[BOARD=iMX6DQ_IOMUXC] 
description="Freescale iMX6DQ development kit"
Advanced_Information.Cortex-A9={\
  Memory_block.default={}\
  Map_Rule.default={}:Register_enum.default={}:Register.default={\
    bit_fields.default={}\
  }:Concat_Register.default={}:Peripherals.default={\
    Register.default={\
      bit_fields.default={}\
    }\
  }\
  :Peripherals.IOMUXC={\
    base=Absolute:description=""\
    :Register.G_IOMUXC_GPR0={\
      gui_name="GPR0":start=0x20e0000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL0={\
        gui_name="DMAREQ_MUX_SEL0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL1={\
        gui_name="DMAREQ_MUX_SEL1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL2={\
        gui_name="DMAREQ_MUX_SEL2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL3={\
        gui_name="DMAREQ_MUX_SEL3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL4={\
        gui_name="DMAREQ_MUX_SEL4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL5={\
        gui_name="DMAREQ_MUX_SEL5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL6={\
        gui_name="DMAREQ_MUX_SEL6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL7={\
        gui_name="DMAREQ_MUX_SEL7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_AUDIO_VIDEO_MUXING={\
        gui_name="AUDIO_VIDEO_MUXING":position=8:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_TX_CLK2_MUX_SEL={\
        gui_name="TX_CLK2_MUX_SEL":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_1_MUX_SEL={\
        gui_name="CLOCK_1_MUX_SEL":position=16:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_9_MUX_SEL={\
        gui_name="CLOCK_9_MUX_SEL":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_2_MUX_SEL={\
        gui_name="CLOCK_2_MUX_SEL":position=20:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_A_MUX_SEL={\
        gui_name="CLOCK_A_MUX_SEL":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_3_MUX_SEL={\
        gui_name="CLOCK_3_MUX_SEL":position=24:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_B_MUX_SEL={\
        gui_name="CLOCK_B_MUX_SEL":position=26:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_0_MUX_SEL={\
        gui_name="CLOCK_0_MUX_SEL":position=28:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_8_MUX_SEL={\
        gui_name="CLOCK_8_MUX_SEL":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR1={\
      gui_name="GPR1":start=0x20e0004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS0={\
        gui_name="ACT_CS0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS0={\
        gui_name="ADDRS0":position=1:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS1={\
        gui_name="ACT_CS1":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS1={\
        gui_name="ADDRS1":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS2={\
        gui_name="ACT_CS2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS2={\
        gui_name="ADDRS2":position=7:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS3={\
        gui_name="ACT_CS3":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS3={\
        gui_name="ADDRS3":position=10:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_GINT={\
        gui_name="GINT":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_USB_OTG_ID_SEL={\
        gui_name="USB_OTG_ID_SEL":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_SYS_INT={\
        gui_name="SYS_INT":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_USB_EXP_MODE={\
        gui_name="USB_EXP_MODE":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_REF_SSP_EN={\
        gui_name="REF_SSP_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_IPU_VPU_MUX={\
        gui_name="IPU_VPU_MUX":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_TEST_POWERDOWN={\
        gui_name="TEST_POWERDOWN":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_MIPI_IPU1_MUX={\
        gui_name="MIPI_IPU1_MUX":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_MIPI_IPU2_MUX={\
        gui_name="MIPI_IPU2_MUX":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ENET_CLK_SEL={\
        gui_name="ENET_CLK_SEL":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_EXC_MON={\
        gui_name="EXC_MON":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_MIPI_DPI_OFF={\
        gui_name="MIPI_DPI_OFF":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_MIPI_COLOR_SW={\
        gui_name="MIPI_COLOR_SW":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_REQ_ENTR_L1={\
        gui_name="APP_REQ_ENTR_L1":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_READY_ENTR_L23={\
        gui_name="APP_READY_ENTR_L23":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_REQ_EXIT_L1={\
        gui_name="APP_REQ_EXIT_L1":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_CLK_REQ_N={\
        gui_name="APP_CLK_REQ_N":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_CFG_L1_CLK_REMOVA1={\
        gui_name="CFG_L1_CLK_REMOVAL_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR2={\
      gui_name="GPR2":start=0x20e0008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR2_CH0_MODE={\
        gui_name="CH0_MODE":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_CH1_MODE={\
        gui_name="CH1_MODE":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_SPLIT_MODE_EN={\
        gui_name="SPLIT_MODE_EN":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DATA_WIDTH_CH0={\
        gui_name="DATA_WIDTH_CH0":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_BIT_MAPPING_CH0={\
        gui_name="BIT_MAPPING_CH0":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DATA_WIDTH_CH1={\
        gui_name="DATA_WIDTH_CH1":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_BIT_MAPPING_CH1={\
        gui_name="BIT_MAPPING_CH1":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DI0_VS_POLARITY={\
        gui_name="DI0_VS_POLARITY":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DI1_VS_POLARITY={\
        gui_name="DI1_VS_POLARITY":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_LVDS_CLK_SHIFT={\
        gui_name="LVDS_CLK_SHIFT":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_COUNTER_RESET_VAL={\
        gui_name="COUNTER_RESET_VAL":position=20:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR3={\
      gui_name="GPR3":start=0x20e000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR3_HDMI_MUX_CTL={\
        gui_name="HDMI_MUX_CTL":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_MIPI_MUX_CTL={\
        gui_name="MIPI_MUX_CTL":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_LVDS0_MUX_CTL={\
        gui_name="LVDS0_MUX_CTL":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_LVDS1_MUX_CTL={\
        gui_name="LVDS1_MUX_CTL":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_IPU_DIAG={\
        gui_name="IPU_DIAG":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_TZASC1_BOOT_LOCK={\
        gui_name="TZASC1_BOOT_LOCK":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_TZASC2_BOOT_LOCK={\
        gui_name="TZASC2_BOOT_LOCK":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_CORE0_DBG_ACK_EN={\
        gui_name="CORE0_DBG_ACK_EN":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_CORE1_DBG_ACK_EN={\
        gui_name="CORE1_DBG_ACK_EN":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_CORE2_DBG_ACK_EN={\
        gui_name="CORE2_DBG_ACK_EN":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_CORE3_DBG_ACK_EN={\
        gui_name="CORE3_DBG_ACK_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_OCRAM_STATUS={\
        gui_name="OCRAM_STATUS":position=17:size=4:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR3_OCRAM_CTL={\
        gui_name="OCRAM_CTL":position=21:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_USDHCX_RD_CACHE_C2={\
        gui_name="USDHCX_RD_CACHE_CTL":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_USDHCX_WR_CACHE_C3={\
        gui_name="USDHCX_WR_CACHE_CTL":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_BCH_RD_CACHE_CTL={\
        gui_name="BCH_RD_CACHE_CTL":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_BCH_WR_CACHE_CTL={\
        gui_name="BCH_WR_CACHE_CTL":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_GPU_DBG={\
        gui_name="GPU_DBG":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR4={\
      gui_name="GPR4":start=0x20e0010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR4_IPU_RD_CACHE_CTL={\
        gui_name="IPU_RD_CACHE_CTL":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_IPU_WR_CACHE_CTL={\
        gui_name="IPU_WR_CACHE_CTL":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_P_RD_CACHE_VAL={\
        gui_name="VPU_P_RD_CACHE_VAL":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_P_WR_CACHE_VAL={\
        gui_name="VPU_P_WR_CACHE_VAL":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_RD_CACHE_SEL={\
        gui_name="VPU_RD_CACHE_SEL":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_WR_CACHE_SEL={\
        gui_name="VPU_WR_CACHE_SEL":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_SOC_VERSION={\
        gui_name="SOC_VERSION":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_ENET_STOP_ACK={\
        gui_name="ENET_STOP_ACK":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_CAN1_STOP_ACK={\
        gui_name="CAN1_STOP_ACK":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_CAN2_STOP_ACK={\
        gui_name="CAN2_STOP_ACK":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_SDMA_STOP_ACK={\
        gui_name="SDMA_STOP_ACK":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_RD_CACHE_VAL={\
        gui_name="PCIE_RD_CACHE_VAL":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_WR_CACHE_VAL={\
        gui_name="PCIE_WR_CACHE_VAL":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_RD_CACHE_SEL={\
        gui_name="PCIE_RD_CACHE_SEL":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_WR_CACHE_SEL={\
        gui_name="PCIE_WR_CACHE_SEL":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_RD_CACHE_VAL={\
        gui_name="VDOA_RD_CACHE_VAL":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_WR_CACHE_VAL={\
        gui_name="VDOA_WR_CACHE_VAL":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_RD_CACHE_SEL={\
        gui_name="VDOA_RD_CACHE_SEL":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_WR_CACHE_SEL={\
        gui_name="VDOA_WR_CACHE_SEL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR5={\
      gui_name="GPR5":start=0x20e0014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR5_ARM_WFI={\
        gui_name="ARM_WFI":position=0:size=4:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR5_ARM_WFE={\
        gui_name="ARM_WFE":position=4:size=4:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR5_L2_CLK_STOP={\
        gui_name="L2_CLK_STOP":position=8:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_GPR6={\
      gui_name="GPR6":start=0x20e0018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID00_WR_QOS={\
        gui_name="IPU1_ID00_WR_QOS":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID01_WR_QOS={\
        gui_name="IPU1_ID01_WR_QOS":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID10_WR_QOS={\
        gui_name="IPU1_ID10_WR_QOS":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID11_WR_QOS={\
        gui_name="IPU1_ID11_WR_QOS":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID00_RD_QOS={\
        gui_name="IPU1_ID00_RD_QOS":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID01_RD_QOS={\
        gui_name="IPU1_ID01_RD_QOS":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID10_RD_QOS={\
        gui_name="IPU1_ID10_RD_QOS":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID11_RD_QOS={\
        gui_name="IPU1_ID11_RD_QOS":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR7={\
      gui_name="GPR7":start=0x20e001c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID00_WR_QOS={\
        gui_name="IPU2_ID00_WR_QOS":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID01_WR_QOS={\
        gui_name="IPU2_ID01_WR_QOS":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID10_WR_QOS={\
        gui_name="IPU2_ID10_WR_QOS":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID11_WR_QOS={\
        gui_name="IPU2_ID11_WR_QOS":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID00_RD_QOS={\
        gui_name="IPU2_ID00_RD_QOS":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID01_RD_QOS={\
        gui_name="IPU2_ID01_RD_QOS":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID10_RD_QOS={\
        gui_name="IPU2_ID10_RD_QOS":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID11_RD_QOS={\
        gui_name="IPU2_ID11_RD_QOS":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR8={\
      gui_name="GPR8":start=0x20e0020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN1={\
        gui_name="PCS_TX_DEEMPH_GEN1":position=0:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN4={\
        gui_name="PCS_TX_DEEMPH_GEN2_3P5DB":position=6:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN5={\
        gui_name="PCS_TX_DEEMPH_GEN2_6DB":position=12:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_SWING_FULL={\
        gui_name="PCS_TX_SWING_FULL":position=18:size=7:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_SWING_LOW={\
        gui_name="PCS_TX_SWING_LOW":position=25:size=7:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR9={\
      gui_name="GPR9":start=0x20e0024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR9_TZASC1_BYP={\
        gui_name="TZASC1_BYP":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR9_TZASC2_BYP={\
        gui_name="TZASC2_BYP":position=1:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_GPR10={\
      gui_name="GPR10":start=0x20e0028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR10_DCIC1_MUX_CTL={\
        gui_name="DCIC1_MUX_CTL":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_DCIC2_MUX_CTL={\
        gui_name="DCIC2_MUX_CTL":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_OCRAM_TZ_EN={\
        gui_name="OCRAM_TZ_EN":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_OCRAM_TZ_ADDR={\
        gui_name="OCRAM_TZ_ADDR":position=5:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_SEC_ERR_RESP={\
        gui_name="SEC_ERR_RESP":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_DBG_CLK_EN={\
        gui_name="DBG_CLK_EN":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_DBG_EN={\
        gui_name="DBG_EN":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DCIC1_MUX_C6={\
        gui_name="LOCK_DCIC1_MUX_CTL":position=16:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DCIC2_MUX_C7={\
        gui_name="LOCK_DCIC2_MUX_CTL":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_TZ_EN={\
        gui_name="LOCK_OCRAM_TZ_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_TZ_AD8={\
        gui_name="LOCK_OCRAM_TZ_ADDR":position=21:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_SEC_ERR_RESP={\
        gui_name="LOCK_SEC_ERR_RESP":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DBG_CLK_EN={\
        gui_name="LOCK_DBG_CLK_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DBG_EN={\
        gui_name="LOCK_DBG_EN":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR11={\
      gui_name="GPR11":start=0x20e002c:length=4:\
      read_only=false:write_only=false\
    }\
    :Register.G_IOMUXC_GPR12={\
      gui_name="GPR12":start=0x20e0030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR12_USDHC_DBG_MUX={\
        gui_name="USDHC_DBG_MUX":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_LOS_LEVEL={\
        gui_name="LOS_LEVEL":position=4:size=5:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APPS_PM_XMT_PME={\
        gui_name="APPS_PM_XMT_PME":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APP_LTSSM_ENABLE={\
        gui_name="APP_LTSSM_ENABLE":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APP_INIT_RST={\
        gui_name="APP_INIT_RST":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_DEVICE_TYPE={\
        gui_name="DEVICE_TYPE":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APPS_PM_XMT_TURN9={\
        gui_name="APPS_PM_XMT_TURNOFF":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_DIA_STATUS_BUS_10={\
        gui_name="DIA_STATUS_BUS_SELECT":position=17:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_PCIE_CTL_7={\
        gui_name="PCIE_CTL_7":position=21:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_APB_CLK_EN={\
        gui_name="ARMP_APB_CLK_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_ATB_CLK_EN={\
        gui_name="ARMP_ATB_CLK_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_AHB_CLK_EN={\
        gui_name="ARMP_AHB_CLK_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_IPG_CLK_EN={\
        gui_name="ARMP_IPG_CLK_EN":position=27:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR13={\
      gui_name="GPR13":start=0x20e0034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_1={\
        gui_name="SATA_PHY_1":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_2={\
        gui_name="SATA_PHY_2":position=2:size=5:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_3={\
        gui_name="SATA_PHY_3":position=7:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_4={\
        gui_name="SATA_PHY_4":position=11:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_5={\
        gui_name="SATA_PHY_5":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_SPEED={\
        gui_name="SATA_SPEED":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_6={\
        gui_name="SATA_PHY_6":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_7={\
        gui_name="SATA_PHY_7":position=19:size=5:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_8={\
        gui_name="SATA_PHY_8":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_ENET_STOP_REQ={\
        gui_name="ENET_STOP_REQ":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_CAN1_STOP_REQ={\
        gui_name="CAN1_STOP_REQ":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_CAN2_STOP_REQ={\
        gui_name="CAN2_STOP_REQ":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SDMA_STOP_REQ={\
        gui_name="SDMA_STOP_REQ":position=30:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DA11={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA1":start=0x20e004c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA12={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA13={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DA14={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA2":start=0x20e0050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA15={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA16={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DA17={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA0":start=0x20e0054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA18={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA19={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_20={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TXC":start=0x20e0058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_21={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_22={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_23={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD0":start=0x20e005c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_24={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_25={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_26={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD1":start=0x20e0060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_27={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_28={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_29={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD2":start=0x20e0064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_30={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_31={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_32={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD3":start=0x20e0068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_33={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_34={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_35={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RX_CTL":start=0x20e006c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_36={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_37={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_38={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD0":start=0x20e0070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_39={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_40={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_41={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TX_CTL":start=0x20e0074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_42={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_43={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_44={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD1":start=0x20e0078:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_45={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_46={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_47={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD2":start=0x20e007c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_48={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_49={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_50={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD3":start=0x20e0080:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_51={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_52={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_53={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RXC":start=0x20e0084:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_54={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_55={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD56={\
      gui_name="SW_MUX_CTL_PAD_EIM_ADDR25":start=0x20e0088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_AD57={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_AD58={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB2={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB2":start=0x20e008c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB59={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB60={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA61={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA16":start=0x20e0090:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA62={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA63={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA64={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA17":start=0x20e0094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA65={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA66={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA67={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA18":start=0x20e0098:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA68={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA69={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA70={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA19":start=0x20e009c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA71={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA72={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA73={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA20":start=0x20e00a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA74={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA75={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA76={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA21":start=0x20e00a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA77={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA78={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA79={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA22":start=0x20e00a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA80={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA81={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA82={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA23":start=0x20e00ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA83={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA84={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB3={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB3":start=0x20e00b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB85={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB86={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA87={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA24":start=0x20e00b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA88={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA89={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA90={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA25":start=0x20e00b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA91={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA92={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA93={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA26":start=0x20e00bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA94={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA95={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA96={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA27":start=0x20e00c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA97={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA98={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA99={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA28":start=0x20e00c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D100={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D101={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D102={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA29":start=0x20e00c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D103={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D104={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D105={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA30":start=0x20e00cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D106={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D107={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D108={\
      gui_name="SW_MUX_CTL_PAD_EIM_DATA31":start=0x20e00d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D109={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D110={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A111={\
      gui_name="SW_MUX_CTL_PAD_EIM_ADDR24":start=0x20e00d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A112={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A113={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A114={\
      gui_name="SW_MUX_CTL_PAD_EIM_ADDR23":start=0x20e00d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A115={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A116={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A117={\
      gui_name="SW_MUX_CTL_PAD_EIM_ADDR22":start=0x20e00dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A118={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A119={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A120={\
      gui_name="SW_MUX_CTL_PAD_EIM_ADDR21":start=0x20e00e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A121={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A122={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A123={\
      gui_name="SW_MUX_CTL_PAD_EIM_ADDR20":start=0x20e00e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A124={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A125={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A126={\
      gui_name="SW_MUX_CTL_PAD_EIM_ADDR19":start=0x20e00e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A127={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A128={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A129={\
      gui_name="SW_MUX_CTL_PAD_EIM_ADDR18":start=0x20e00ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A130={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A131={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A132={\
      gui_name="SW_MUX_CTL_PAD_EIM_ADDR17":start=0x20e00f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A133={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A134={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A135={\
      gui_name="SW_MUX_CTL_PAD_EIM_ADDR16":start=0x20e00f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A136={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A137={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS0={\
      gui_name="SW_MUX_CTL_PAD_EIM_CS0":start=0x20e00f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C138={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C139={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS1={\
      gui_name="SW_MUX_CTL_PAD_EIM_CS1":start=0x20e00fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C140={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C141={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_OE={\
      gui_name="SW_MUX_CTL_PAD_EIM_OE":start=0x20e0100:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_O142={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_O143={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_RW={\
      gui_name="SW_MUX_CTL_PAD_EIM_RW":start=0x20e0104:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_R144={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_R145={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA={\
      gui_name="SW_MUX_CTL_PAD_EIM_LBA":start=0x20e0108:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_L146={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_L147={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB0":start=0x20e010c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E148={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E149={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB1":start=0x20e0110:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E150={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E151={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD00={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD00":start=0x20e0114:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A152={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A153={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD01={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD01":start=0x20e0118:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A154={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A155={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD02={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD02":start=0x20e011c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A156={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A157={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD03={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD03":start=0x20e0120:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A158={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A159={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD04={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD04":start=0x20e0124:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A160={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A161={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD05={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD05":start=0x20e0128:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A162={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A163={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD06={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD06":start=0x20e012c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A164={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A165={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD07={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD07":start=0x20e0130:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A166={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A167={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD08={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD08":start=0x20e0134:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A168={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A169={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD09={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD09":start=0x20e0138:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A170={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A171={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD10={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD10":start=0x20e013c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A172={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A173={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD11={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD11":start=0x20e0140:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A174={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A175={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD12={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD12":start=0x20e0144:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A176={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A177={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD13={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD13":start=0x20e0148:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A178={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A179={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD14={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD14":start=0x20e014c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A180={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A181={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD15={\
      gui_name="SW_MUX_CTL_PAD_EIM_AD15":start=0x20e0150:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A182={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A183={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT={\
      gui_name="SW_MUX_CTL_PAD_EIM_WAIT":start=0x20e0154:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_W184={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_W185={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK={\
      gui_name="SW_MUX_CTL_PAD_EIM_BCLK":start=0x20e0158:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_B186={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_B187={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_D188={\
      gui_name="SW_MUX_CTL_PAD_DI0_DISP_CLK":start=0x20e015c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_D189={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_D190={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_P191={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN15":start=0x20e0160:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P192={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P193={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_P194={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN02":start=0x20e0164:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P195={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P196={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_P197={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN03":start=0x20e0168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P198={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P199={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_P200={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN04":start=0x20e016c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P201={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P202={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0203={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA00":start=0x20e0170:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0204={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0205={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0206={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA01":start=0x20e0174:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0207={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0208={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0209={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA02":start=0x20e0178:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0210={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0211={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0212={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA03":start=0x20e017c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0213={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0214={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0215={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA04":start=0x20e0180:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0216={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0217={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0218={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA05":start=0x20e0184:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0219={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0220={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0221={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA06":start=0x20e0188:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0222={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0223={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0224={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA07":start=0x20e018c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0225={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0226={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0227={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA08":start=0x20e0190:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0228={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0229={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0230={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA09":start=0x20e0194:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0231={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0232={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0233={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA10":start=0x20e0198:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0234={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0235={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0236={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA11":start=0x20e019c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0237={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0238={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0239={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA12":start=0x20e01a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0240={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0241={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0242={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA13":start=0x20e01a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0243={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0244={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0245={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA14":start=0x20e01a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0246={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0247={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0248={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA15":start=0x20e01ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0249={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0250={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0251={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA16":start=0x20e01b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0252={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0253={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0254={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA17":start=0x20e01b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0255={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0256={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0257={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA18":start=0x20e01b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0258={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0259={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0260={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA19":start=0x20e01bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0261={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0262={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0263={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA20":start=0x20e01c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0264={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0265={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0266={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA21":start=0x20e01c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0267={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0268={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0269={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA22":start=0x20e01c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0270={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0271={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0272={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DATA23":start=0x20e01cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0273={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0274={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_275={\
      gui_name="SW_MUX_CTL_PAD_ENET_MDIO":start=0x20e01d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_276={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_277={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_278={\
      gui_name="SW_MUX_CTL_PAD_ENET_REF_CLK":start=0x20e01d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_279={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_280={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_281={\
      gui_name="SW_MUX_CTL_PAD_ENET_RX_ER":start=0x20e01d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_282={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_283={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_284={\
      gui_name="SW_MUX_CTL_PAD_ENET_CRS_DV":start=0x20e01dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_285={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_286={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_287={\
      gui_name="SW_MUX_CTL_PAD_ENET_RX_DATA1":start=0x20e01e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_288={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_289={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_290={\
      gui_name="SW_MUX_CTL_PAD_ENET_RX_DATA0":start=0x20e01e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_291={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_292={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_293={\
      gui_name="SW_MUX_CTL_PAD_ENET_TX_EN":start=0x20e01e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_294={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_295={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_296={\
      gui_name="SW_MUX_CTL_PAD_ENET_TX_DATA1":start=0x20e01ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_297={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_298={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_299={\
      gui_name="SW_MUX_CTL_PAD_ENET_TX_DATA0":start=0x20e01f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_300={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_301={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_MDC={\
      gui_name="SW_MUX_CTL_PAD_ENET_MDC":start=0x20e01f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_302={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_303={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL0":start=0x20e01f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C304={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C305={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW0":start=0x20e01fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R306={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R307={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL1":start=0x20e0200:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C308={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C309={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW1":start=0x20e0204:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R310={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R311={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL2":start=0x20e0208:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C312={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C313={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW2":start=0x20e020c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R314={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R315={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL3":start=0x20e0210:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C316={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C317={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW3":start=0x20e0214:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R318={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R319={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL4":start=0x20e0218:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C320={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C321={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW4":start=0x20e021c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R322={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R323={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO00={\
      gui_name="SW_MUX_CTL_PAD_GPIO00":start=0x20e0220:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0324={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0325={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO01={\
      gui_name="SW_MUX_CTL_PAD_GPIO01":start=0x20e0224:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0326={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0327={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO09={\
      gui_name="SW_MUX_CTL_PAD_GPIO09":start=0x20e0228:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0328={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0329={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO03={\
      gui_name="SW_MUX_CTL_PAD_GPIO03":start=0x20e022c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0330={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0331={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO06={\
      gui_name="SW_MUX_CTL_PAD_GPIO06":start=0x20e0230:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0332={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0333={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO02={\
      gui_name="SW_MUX_CTL_PAD_GPIO02":start=0x20e0234:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0334={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0335={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO04={\
      gui_name="SW_MUX_CTL_PAD_GPIO04":start=0x20e0238:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0336={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0337={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO05={\
      gui_name="SW_MUX_CTL_PAD_GPIO05":start=0x20e023c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0338={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0339={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO07={\
      gui_name="SW_MUX_CTL_PAD_GPIO07":start=0x20e0240:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0340={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0341={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO08={\
      gui_name="SW_MUX_CTL_PAD_GPIO08":start=0x20e0244:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0342={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO0343={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO16={\
      gui_name="SW_MUX_CTL_PAD_GPIO16":start=0x20e0248:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO1344={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO1345={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO17={\
      gui_name="SW_MUX_CTL_PAD_GPIO17":start=0x20e024c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO1346={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO1347={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO18={\
      gui_name="SW_MUX_CTL_PAD_GPIO18":start=0x20e0250:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO1348={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO1349={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO19={\
      gui_name="SW_MUX_CTL_PAD_GPIO19":start=0x20e0254:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO1350={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO1351={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_352={\
      gui_name="SW_MUX_CTL_PAD_CSI0_PIXCLK":start=0x20e0258:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_353={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_354={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_355={\
      gui_name="SW_MUX_CTL_PAD_CSI0_HSYNC":start=0x20e025c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_356={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_357={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_358={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA_EN":start=0x20e0260:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_359={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_360={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_361={\
      gui_name="SW_MUX_CTL_PAD_CSI0_VSYNC":start=0x20e0264:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_362={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_363={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_364={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA04":start=0x20e0268:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_365={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_366={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_367={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA05":start=0x20e026c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_368={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_369={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_370={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA06":start=0x20e0270:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_371={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_372={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_373={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA07":start=0x20e0274:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_374={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_375={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_376={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA08":start=0x20e0278:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_377={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_378={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_379={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA09":start=0x20e027c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_380={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_381={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_382={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA10":start=0x20e0280:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_383={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_384={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_385={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA11":start=0x20e0284:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_386={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_387={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_388={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA12":start=0x20e0288:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_389={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_390={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_391={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA13":start=0x20e028c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_392={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_393={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_394={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA14":start=0x20e0290:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_395={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_396={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_397={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA15":start=0x20e0294:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_398={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_399={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_400={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA16":start=0x20e0298:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_401={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_402={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_403={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA17":start=0x20e029c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_404={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_405={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_406={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA18":start=0x20e02a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_407={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_408={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_409={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA19":start=0x20e02a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_410={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_411={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D412={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA7":start=0x20e02a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D413={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D414={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D415={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA6":start=0x20e02ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D416={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D417={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D418={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA5":start=0x20e02b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D419={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D420={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D421={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA4":start=0x20e02b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D422={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D423={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD3_CMD":start=0x20e02b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C424={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C425={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD3_CLK":start=0x20e02bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C426={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C427={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D428={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA0":start=0x20e02c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D429={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D430={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D431={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA1":start=0x20e02c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D432={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D433={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D434={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA2":start=0x20e02c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D435={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D436={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D437={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA3":start=0x20e02cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D438={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D439={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_R440={\
      gui_name="SW_MUX_CTL_PAD_SD3_RESET":start=0x20e02d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_R441={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_R442={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_CLE={\
      gui_name="SW_MUX_CTL_PAD_NAND_CLE":start=0x20e02d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_443={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_444={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_ALE={\
      gui_name="SW_MUX_CTL_PAD_NAND_ALE":start=0x20e02d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_445={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_446={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_447={\
      gui_name="SW_MUX_CTL_PAD_NAND_WP_B":start=0x20e02dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_448={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_449={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_450={\
      gui_name="SW_MUX_CTL_PAD_NAND_READY":start=0x20e02e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_451={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_452={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_453={\
      gui_name="SW_MUX_CTL_PAD_NAND_CS0_B":start=0x20e02e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_454={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_455={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_456={\
      gui_name="SW_MUX_CTL_PAD_NAND_CS1_B":start=0x20e02e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_457={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_458={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_459={\
      gui_name="SW_MUX_CTL_PAD_NAND_CS2_B":start=0x20e02ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_460={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_461={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_462={\
      gui_name="SW_MUX_CTL_PAD_NAND_CS3_B":start=0x20e02f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_463={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_464={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD4_CMD":start=0x20e02f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C465={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C466={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD4_CLK":start=0x20e02f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C467={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C468={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_469={\
      gui_name="SW_MUX_CTL_PAD_NAND_DATA00":start=0x20e02fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_470={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_471={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_472={\
      gui_name="SW_MUX_CTL_PAD_NAND_DATA01":start=0x20e0300:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_473={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_474={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_475={\
      gui_name="SW_MUX_CTL_PAD_NAND_DATA02":start=0x20e0304:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_476={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_477={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_478={\
      gui_name="SW_MUX_CTL_PAD_NAND_DATA03":start=0x20e0308:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_479={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_480={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_481={\
      gui_name="SW_MUX_CTL_PAD_NAND_DATA04":start=0x20e030c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_482={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_483={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_484={\
      gui_name="SW_MUX_CTL_PAD_NAND_DATA05":start=0x20e0310:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_485={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_486={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_487={\
      gui_name="SW_MUX_CTL_PAD_NAND_DATA06":start=0x20e0314:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_488={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_489={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NAND_490={\
      gui_name="SW_MUX_CTL_PAD_NAND_DATA07":start=0x20e0318:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_491={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NAND_492={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_D493={\
      gui_name="SW_MUX_CTL_PAD_SD4_DATA0":start=0x20e031c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D494={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D495={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_D496={\
      gui_name="SW_MUX_CTL_PAD_SD4_DATA1":start=0x20e0320:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D497={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D498={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_D499={\
      gui_name="SW_MUX_CTL_PAD_SD4_DATA2":start=0x20e0324:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D500={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D501={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_D502={\
      gui_name="SW_MUX_CTL_PAD_SD4_DATA3":start=0x20e0328:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D503={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D504={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_D505={\
      gui_name="SW_MUX_CTL_PAD_SD4_DATA4":start=0x20e032c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D506={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D507={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_D508={\
      gui_name="SW_MUX_CTL_PAD_SD4_DATA5":start=0x20e0330:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D509={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D510={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_D511={\
      gui_name="SW_MUX_CTL_PAD_SD4_DATA6":start=0x20e0334:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D512={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D513={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_D514={\
      gui_name="SW_MUX_CTL_PAD_SD4_DATA7":start=0x20e0338:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D515={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D516={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D517={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA1":start=0x20e033c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D518={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D519={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D520={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA0":start=0x20e0340:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D521={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D522={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D523={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA3":start=0x20e0344:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D524={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D525={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD1_CMD":start=0x20e0348:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C526={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C527={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D528={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA2":start=0x20e034c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D529={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D530={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD1_CLK":start=0x20e0350:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C531={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C532={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD2_CLK":start=0x20e0354:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C533={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C534={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD2_CMD":start=0x20e0358:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C535={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C536={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_D537={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA3":start=0x20e035c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D538={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D539={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_D540={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA1":start=0x20e0360:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D541={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D542={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D543={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D544={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D545={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D546={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D547={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D548={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_D549={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA2":start=0x20e0364:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D550={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D551={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D552={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D553={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D554={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D555={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D556={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D557={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_D558={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA0":start=0x20e0368:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D559={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D560={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D561={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D562={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D563={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D564={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D565={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D566={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII567={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TXC":start=0x20e036c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII568={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII569={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII570={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII571={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII572={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII573={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII574={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII575={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD0":start=0x20e0370:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII576={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII577={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII578={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII579={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII580={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII581={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII582={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII583={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD1":start=0x20e0374:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII584={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII585={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII586={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII587={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII588={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII589={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII590={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII591={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD2":start=0x20e0378:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII592={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII593={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII594={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII595={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII596={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII597={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII598={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII599={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD3":start=0x20e037c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII600={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII601={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII602={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII603={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII604={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII605={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII606={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII607={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RX_CTL":start=0x20e0380:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII608={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII609={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII610={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII611={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII612={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII613={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII614={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII615={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD0":start=0x20e0384:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII616={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII617={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII618={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII619={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII620={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII621={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII622={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII623={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TX_CTL":start=0x20e0388:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII624={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII625={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII626={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII627={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII628={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII629={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII630={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII631={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD1":start=0x20e038c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII632={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII633={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII634={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII635={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII636={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII637={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII638={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII639={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD2":start=0x20e0390:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII640={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII641={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII642={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII643={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII644={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII645={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII646={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII647={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD3":start=0x20e0394:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII648={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII649={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII650={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII651={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII652={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII653={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII654={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII655={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RXC":start=0x20e0398:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII656={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII657={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII658={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII659={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII660={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII661={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII662={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A663={\
      gui_name="SW_PAD_CTL_PAD_EIM_ADDR25":start=0x20e039c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A664={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A665={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A666={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A667={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A668={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A669={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A670={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A671={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB2={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB2":start=0x20e03a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E672={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E673={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E674={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E675={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E676={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E677={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E678={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E679={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D680={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA16":start=0x20e03a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D681={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D682={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D683={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D684={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D685={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D686={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D687={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D688={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D689={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA17":start=0x20e03a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D690={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D691={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D692={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D693={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D694={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D695={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D696={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D697={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D698={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA18":start=0x20e03ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D699={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D700={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D701={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D702={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D703={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D704={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D705={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D706={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D707={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA19":start=0x20e03b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D708={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D709={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D710={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D711={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D712={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D713={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D714={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D715={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D716={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA20":start=0x20e03b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D717={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D718={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D719={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D720={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D721={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D722={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D723={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D724={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D725={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA21":start=0x20e03b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D726={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D727={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D728={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D729={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D730={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D731={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D732={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D733={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D734={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA22":start=0x20e03bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D735={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D736={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D737={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D738={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D739={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D740={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D741={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D742={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D743={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA23":start=0x20e03c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D744={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D745={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D746={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D747={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D748={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D749={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D750={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D751={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB3={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB3":start=0x20e03c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E752={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E753={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E754={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E755={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E756={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E757={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E758={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E759={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D760={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA24":start=0x20e03c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D761={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D762={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D763={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D764={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D765={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D766={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D767={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D768={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D769={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA25":start=0x20e03cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D770={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D771={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D772={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D773={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D774={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D775={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D776={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D777={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D778={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA26":start=0x20e03d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D779={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D780={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D781={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D782={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D783={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D784={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D785={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D786={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D787={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA27":start=0x20e03d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D788={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D789={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D790={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D791={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D792={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D793={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D794={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D795={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D796={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA28":start=0x20e03d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D797={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D798={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D799={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D800={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D801={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D802={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D803={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D804={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D805={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA29":start=0x20e03dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D806={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D807={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D808={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D809={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D810={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D811={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D812={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D813={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D814={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA30":start=0x20e03e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D815={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D816={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D817={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D818={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D819={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D820={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D821={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D822={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D823={\
      gui_name="SW_PAD_CTL_PAD_EIM_DATA31":start=0x20e03e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D824={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D825={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D826={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D827={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D828={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D829={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D830={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D831={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A832={\
      gui_name="SW_PAD_CTL_PAD_EIM_ADDR24":start=0x20e03e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A833={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A834={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A835={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A836={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A837={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A838={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A839={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A840={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A841={\
      gui_name="SW_PAD_CTL_PAD_EIM_ADDR23":start=0x20e03ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A842={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A843={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A844={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A845={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A846={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A847={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A848={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A849={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A850={\
      gui_name="SW_PAD_CTL_PAD_EIM_ADDR22":start=0x20e03f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A851={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A852={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A853={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A854={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A855={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A856={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A857={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A858={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A859={\
      gui_name="SW_PAD_CTL_PAD_EIM_ADDR21":start=0x20e03f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A860={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A861={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A862={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A863={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A864={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A865={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A866={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A867={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A868={\
      gui_name="SW_PAD_CTL_PAD_EIM_ADDR20":start=0x20e03f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A869={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A870={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A871={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A872={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A873={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A874={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A875={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A876={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A877={\
      gui_name="SW_PAD_CTL_PAD_EIM_ADDR19":start=0x20e03fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A878={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A879={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A880={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A881={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A882={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A883={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A884={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A885={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A886={\
      gui_name="SW_PAD_CTL_PAD_EIM_ADDR18":start=0x20e0400:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A887={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A888={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A889={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A890={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A891={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A892={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A893={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A894={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A895={\
      gui_name="SW_PAD_CTL_PAD_EIM_ADDR17":start=0x20e0404:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A896={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A897={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A898={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A899={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A900={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A901={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A902={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A903={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A904={\
      gui_name="SW_PAD_CTL_PAD_EIM_ADDR16":start=0x20e0408:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A905={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A906={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A907={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A908={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A909={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A910={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A911={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A912={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0={\
      gui_name="SW_PAD_CTL_PAD_EIM_CS0":start=0x20e040c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C913={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C914={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C915={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C916={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C917={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C918={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C919={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C920={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1={\
      gui_name="SW_PAD_CTL_PAD_EIM_CS1":start=0x20e0410:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C921={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C922={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C923={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C924={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C925={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C926={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C927={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C928={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_OE={\
      gui_name="SW_PAD_CTL_PAD_EIM_OE":start=0x20e0414:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O929={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O930={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O931={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O932={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O933={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O934={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O935={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O936={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_RW={\
      gui_name="SW_PAD_CTL_PAD_EIM_RW":start=0x20e0418:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R937={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R938={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R939={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R940={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R941={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R942={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R943={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R944={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA={\
      gui_name="SW_PAD_CTL_PAD_EIM_LBA":start=0x20e041c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L945={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L946={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L947={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L948={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L949={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L950={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L951={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L952={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB0":start=0x20e0420:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E953={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E954={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E955={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E956={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E957={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E958={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E959={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E960={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB1":start=0x20e0424:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E961={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E962={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E963={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E964={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E965={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E966={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E967={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E968={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD00={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD00":start=0x20e0428:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A969={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A970={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A971={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A972={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A973={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A974={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A975={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A976={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD01={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD01":start=0x20e042c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A977={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A978={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A979={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A980={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A981={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A982={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A983={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A984={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD02={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD02":start=0x20e0430:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A985={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A986={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A987={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A988={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A989={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A990={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A991={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A992={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD03={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD03":start=0x20e0434:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A993={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A994={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A995={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A996={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A997={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A998={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A999={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1000={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD04={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD04":start=0x20e0438:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1001={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1002={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1003={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1004={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1005={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1006={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1007={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1008={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD05={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD05":start=0x20e043c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1009={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1010={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1011={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1012={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1013={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1014={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1015={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1016={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD06={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD06":start=0x20e0440:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1017={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1018={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1019={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1020={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1021={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1022={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1023={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1024={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD07={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD07":start=0x20e0444:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1025={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1026={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1027={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1028={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1029={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1030={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1031={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1032={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD08={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD08":start=0x20e0448:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1033={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1034={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1035={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1036={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1037={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1038={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1039={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1040={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD09={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD09":start=0x20e044c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1041={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1042={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1043={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1044={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1045={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1046={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1047={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1048={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD10={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD10":start=0x20e0450:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1049={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1050={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1051={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1052={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1053={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1054={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1055={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1056={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD11={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD11":start=0x20e0454:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1057={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1058={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1059={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1060={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1061={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1062={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1063={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1064={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD12={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD12":start=0x20e0458:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1065={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1066={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1067={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1068={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1069={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1070={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1071={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1072={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD13={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD13":start=0x20e045c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1073={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1074={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1075={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1076={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1077={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1078={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1079={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1080={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD14={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD14":start=0x20e0460:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1081={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1082={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1083={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1084={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1085={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1086={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1087={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1088={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD15={\
      gui_name="SW_PAD_CTL_PAD_EIM_AD15":start=0x20e0464:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1089={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1090={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1091={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1092={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1093={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1094={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1095={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1096={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT={\
      gui_name="SW_PAD_CTL_PAD_EIM_WAIT":start=0x20e0468:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1097={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1098={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1099={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1100={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1101={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1102={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1103={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1104={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK={\
      gui_name="SW_PAD_CTL_PAD_EIM_BCLK":start=0x20e046c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1105={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1106={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1107={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1108={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1109={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1110={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1111={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1112={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_1113={\
      gui_name="SW_PAD_CTL_PAD_DI0_DISP_CLK":start=0x20e0470:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1114={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1115={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1116={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1117={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1118={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1119={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1120={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1121={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_1122={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN15":start=0x20e0474:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1123={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1124={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1125={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1126={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1127={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1128={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1129={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1130={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_1131={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN02":start=0x20e0478:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1132={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1133={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1134={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1135={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1136={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1137={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1138={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1139={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_1140={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN03":start=0x20e047c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1141={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1142={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1143={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1144={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1145={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1146={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1147={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1148={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_1149={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN04":start=0x20e0480:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1150={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1151={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1152={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1153={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1154={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1155={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1156={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1157={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1158={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA00":start=0x20e0484:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1159={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1160={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1161={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1162={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1163={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1164={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1165={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1166={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1167={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA01":start=0x20e0488:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1168={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1169={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1170={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1171={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1172={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1173={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1174={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1175={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1176={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA02":start=0x20e048c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1177={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1178={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1179={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1180={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1181={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1182={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1183={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1184={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1185={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA03":start=0x20e0490:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1186={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1187={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1188={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1189={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1190={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1191={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1192={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1193={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1194={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA04":start=0x20e0494:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1195={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1196={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1197={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1198={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1199={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1200={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1201={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1202={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1203={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA05":start=0x20e0498:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1204={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1205={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1206={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1207={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1208={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1209={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1210={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1211={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1212={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA06":start=0x20e049c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1213={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1214={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1215={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1216={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1217={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1218={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1219={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1220={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1221={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA07":start=0x20e04a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1222={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1223={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1224={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1225={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1226={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1227={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1228={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1229={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1230={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA08":start=0x20e04a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1231={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1232={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1233={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1234={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1235={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1236={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1237={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1238={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1239={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA09":start=0x20e04a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1240={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1241={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1242={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1243={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1244={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1245={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1246={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1247={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1248={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA10":start=0x20e04ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1249={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1250={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1251={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1252={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1253={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1254={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1255={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1256={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1257={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA11":start=0x20e04b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1258={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1259={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1260={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1261={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1262={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1263={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1264={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1265={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1266={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA12":start=0x20e04b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1267={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1268={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1269={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1270={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1271={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1272={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1273={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1274={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1275={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA13":start=0x20e04b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1276={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1277={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1278={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1279={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1280={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1281={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1282={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1283={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1284={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA14":start=0x20e04bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1285={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1286={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1287={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1288={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1289={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1290={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1291={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1292={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1293={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA15":start=0x20e04c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1294={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1295={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1296={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1297={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1298={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1299={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1300={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1301={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1302={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA16":start=0x20e04c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1303={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1304={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1305={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1306={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1307={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1308={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1309={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1310={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1311={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA17":start=0x20e04c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1312={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1313={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1314={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1315={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1316={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1317={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1318={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1319={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1320={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA18":start=0x20e04cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1321={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1322={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1323={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1324={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1325={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1326={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1327={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1328={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1329={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA19":start=0x20e04d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1330={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1331={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1332={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1333={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1334={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1335={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1336={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1337={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1338={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA20":start=0x20e04d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1339={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1340={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1341={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1342={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1343={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1344={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1345={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1346={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1347={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA21":start=0x20e04d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1348={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1349={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1350={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1351={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1352={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1353={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1354={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1355={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1356={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA22":start=0x20e04dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1357={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1358={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1359={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1360={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1361={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1362={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1363={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1364={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1365={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DATA23":start=0x20e04e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1366={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1367={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1368={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1369={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1370={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1371={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1372={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1373={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1374={\
      gui_name="SW_PAD_CTL_PAD_ENET_MDIO":start=0x20e04e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1375={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1376={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1377={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1378={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1379={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1380={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1381={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1382={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1383={\
      gui_name="SW_PAD_CTL_PAD_ENET_REF_CLK":start=0x20e04e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1384={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1385={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1386={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1387={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1388={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1389={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1390={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1391={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1392={\
      gui_name="SW_PAD_CTL_PAD_ENET_RX_ER":start=0x20e04ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1393={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1394={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1395={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1396={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1397={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1398={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1399={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1400={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1401={\
      gui_name="SW_PAD_CTL_PAD_ENET_CRS_DV":start=0x20e04f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1402={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1403={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1404={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1405={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1406={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1407={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1408={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1409={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1410={\
      gui_name="SW_PAD_CTL_PAD_ENET_RX_DATA1":start=0x20e04f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1411={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1412={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1413={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1414={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1415={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1416={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1417={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1418={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1419={\
      gui_name="SW_PAD_CTL_PAD_ENET_RX_DATA0":start=0x20e04f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1420={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1421={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1422={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1423={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1424={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1425={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1426={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1427={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1428={\
      gui_name="SW_PAD_CTL_PAD_ENET_TX_EN":start=0x20e04fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1429={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1430={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1431={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1432={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1433={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1434={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1435={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1436={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1437={\
      gui_name="SW_PAD_CTL_PAD_ENET_TX_DATA1":start=0x20e0500:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1438={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1439={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1440={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1441={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1442={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1443={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1444={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1445={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1446={\
      gui_name="SW_PAD_CTL_PAD_ENET_TX_DATA0":start=0x20e0504:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1447={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1448={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1449={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1450={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1451={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1452={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1453={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1454={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET_MDC={\
      gui_name="SW_PAD_CTL_PAD_ENET_MDC":start=0x20e0508:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1455={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1456={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1457={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1458={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1459={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1460={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1461={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1462={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1463={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS5_P":start=0x20e050c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1464={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1465={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1466={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1467={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1468={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1469={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1470={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1471={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1472={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM5":start=0x20e0510:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1473={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1474={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1475={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1476={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1477={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1478={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1479={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1480={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1481={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM4":start=0x20e0514:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1482={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1483={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1484={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1485={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1486={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1487={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1488={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1489={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1490={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS4_P":start=0x20e0518:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1491={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1492={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1493={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1494={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1495={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1496={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1497={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1498={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1499={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS3_P":start=0x20e051c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1500={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1501={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1502={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1503={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1504={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1505={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1506={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1507={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1508={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM3":start=0x20e0520:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1509={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1510={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1511={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1512={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1513={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1514={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1515={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1516={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1517={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS2_P":start=0x20e0524:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1518={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1519={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1520={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1521={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1522={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1523={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1524={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1525={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1526={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM2":start=0x20e0528:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1527={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1528={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1529={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1530={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1531={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1532={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1533={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1534={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1535={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR00":start=0x20e052c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1536={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1537={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1538={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1539={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1540={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1541={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1542={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1543={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1544={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR01":start=0x20e0530:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1545={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1546={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1547={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1548={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1549={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1550={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1551={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1552={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1553={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR02":start=0x20e0534:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1554={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1555={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1556={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1557={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1558={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1559={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1560={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1561={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1562={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR03":start=0x20e0538:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1563={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1564={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1565={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1566={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1567={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1568={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1569={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1570={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1571={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR04":start=0x20e053c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1572={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1573={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1574={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1575={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1576={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1577={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1578={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1579={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1580={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR05":start=0x20e0540:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1581={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1582={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1583={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1584={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1585={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1586={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1587={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1588={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1589={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR06":start=0x20e0544:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1590={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1591={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1592={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1593={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1594={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1595={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1596={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1597={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1598={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR07":start=0x20e0548:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1599={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1600={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1601={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1602={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1603={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1604={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1605={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1606={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1607={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR08":start=0x20e054c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1608={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1609={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1610={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1611={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1612={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1613={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1614={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1615={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1616={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR09":start=0x20e0550:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1617={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1618={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1619={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1620={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1621={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1622={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1623={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1624={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1625={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR10":start=0x20e0554:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1626={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1627={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1628={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1629={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1630={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1631={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1632={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1633={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1634={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR11":start=0x20e0558:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1635={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1636={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1637={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1638={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1639={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1640={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1641={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1642={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1643={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR12":start=0x20e055c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1644={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1645={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1646={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1647={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1648={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1649={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1650={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1651={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1652={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR13":start=0x20e0560:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1653={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1654={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1655={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1656={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1657={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1658={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1659={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1660={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1661={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR14":start=0x20e0564:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1662={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1663={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1664={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1665={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1666={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1667={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1668={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1669={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1670={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR15":start=0x20e0568:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1671={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1672={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1673={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1674={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1675={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1676={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1677={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1678={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CAS":start=0x20e056c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1679={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1680={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1681={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1682={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1683={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1684={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1685={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1686={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CS0":start=0x20e0570:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1687={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1688={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1689={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1690={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1691={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1692={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1693={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1694={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CS1":start=0x20e0574:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1695={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1696={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1697={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1698={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1699={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1700={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1701={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1702={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS={\
      gui_name="SW_PAD_CTL_PAD_DRAM_RAS":start=0x20e0578:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1703={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1704={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1705={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1706={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1707={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1708={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1709={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1710={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1711={\
      gui_name="SW_PAD_CTL_PAD_DRAM_RESET":start=0x20e057c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1712={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1713={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1714={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1715={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1716={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1717={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1718={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1719={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1720={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA0":start=0x20e0580:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1721={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1722={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1723={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1724={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1725={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1726={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1727={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1728={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1729={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA1":start=0x20e0584:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1730={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1731={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1732={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1733={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1734={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1735={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1736={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1737={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1738={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCLK0_P":start=0x20e0588:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1739={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1740={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1741={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1742={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1743={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1744={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1745={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1746={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1747={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA2":start=0x20e058c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1748={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1749={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1750={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1751={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1752={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1753={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1754={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1755={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1756={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCKE0":start=0x20e0590:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1757={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1758={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1759={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1760={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1761={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1762={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1763={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1764={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1765={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCLK1_P":start=0x20e0594:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1766={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1767={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1768={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1769={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1770={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1771={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1772={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1773={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1774={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCKE1":start=0x20e0598:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1775={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1776={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1777={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1778={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1779={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1780={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1781={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1782={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1783={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ODT0":start=0x20e059c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1784={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1785={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1786={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1787={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1788={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1789={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1790={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1791={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1792={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ODT1":start=0x20e05a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1793={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1794={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1795={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1796={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1797={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1798={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1799={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1800={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1801={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDWE":start=0x20e05a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1802={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1803={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1804={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1805={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1806={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1807={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1808={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1809={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1810={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS0_P":start=0x20e05a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1811={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1812={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1813={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1814={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1815={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1816={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1817={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1818={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1819={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM0":start=0x20e05ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1820={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1821={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1822={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1823={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1824={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1825={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1826={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1827={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1828={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS1_P":start=0x20e05b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1829={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1830={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1831={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1832={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1833={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1834={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1835={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1836={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1837={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM1":start=0x20e05b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1838={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1839={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1840={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1841={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1842={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1843={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1844={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1845={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1846={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS6_P":start=0x20e05b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1847={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1848={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1849={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1850={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1851={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1852={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1853={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1854={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1855={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM6":start=0x20e05bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1856={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1857={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1858={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1859={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1860={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1861={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1862={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1863={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1864={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS7_P":start=0x20e05c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1865={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1866={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1867={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1868={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1869={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1870={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1871={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1872={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1873={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM7":start=0x20e05c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1874={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1875={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1876={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1877={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1878={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1879={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1880={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1881={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL0={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL0":start=0x20e05c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1882={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1883={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1884={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1885={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1886={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1887={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1888={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1889={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW0":start=0x20e05cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1890={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1891={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1892={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1893={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1894={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1895={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1896={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1897={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL1={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL1":start=0x20e05d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1898={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1899={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1900={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1901={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1902={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1903={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1904={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1905={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW1":start=0x20e05d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1906={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1907={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1908={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1909={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1910={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1911={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1912={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1913={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL2={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL2":start=0x20e05d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1914={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1915={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1916={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1917={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1918={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1919={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1920={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1921={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW2":start=0x20e05dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1922={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1923={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1924={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1925={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1926={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1927={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1928={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1929={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL3={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL3":start=0x20e05e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1930={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1931={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1932={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1933={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1934={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1935={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1936={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1937={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW3":start=0x20e05e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1938={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1939={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1940={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1941={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1942={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1943={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1944={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1945={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL4={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL4":start=0x20e05e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1946={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1947={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1948={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1949={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1950={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1951={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1952={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1953={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW4":start=0x20e05ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1954={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1955={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1956={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1957={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1958={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1959={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1960={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1961={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO00={\
      gui_name="SW_PAD_CTL_PAD_GPIO00":start=0x20e05f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1962={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1963={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1964={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1965={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1966={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1967={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1968={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1969={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO01={\
      gui_name="SW_PAD_CTL_PAD_GPIO01":start=0x20e05f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1970={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1971={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1972={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1973={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1974={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1975={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1976={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1977={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO09={\
      gui_name="SW_PAD_CTL_PAD_GPIO09":start=0x20e05f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1978={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1979={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1980={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1981={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1982={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1983={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1984={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1985={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO03={\
      gui_name="SW_PAD_CTL_PAD_GPIO03":start=0x20e05fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1986={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1987={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1988={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1989={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1990={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1991={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1992={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1993={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO06={\
      gui_name="SW_PAD_CTL_PAD_GPIO06":start=0x20e0600:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1994={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1995={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1996={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1997={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1998={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1999={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2000={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2001={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO02={\
      gui_name="SW_PAD_CTL_PAD_GPIO02":start=0x20e0604:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2002={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2003={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2004={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2005={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2006={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2007={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2008={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2009={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO04={\
      gui_name="SW_PAD_CTL_PAD_GPIO04":start=0x20e0608:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2010={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2011={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2012={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2013={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2014={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2015={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2016={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2017={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO05={\
      gui_name="SW_PAD_CTL_PAD_GPIO05":start=0x20e060c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2018={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2019={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2020={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2021={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2022={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2023={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2024={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2025={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO07={\
      gui_name="SW_PAD_CTL_PAD_GPIO07":start=0x20e0610:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2026={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2027={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2028={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2029={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2030={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2031={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2032={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2033={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO08={\
      gui_name="SW_PAD_CTL_PAD_GPIO08":start=0x20e0614:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2034={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2035={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2036={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2037={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2038={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2039={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2040={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2041={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO16={\
      gui_name="SW_PAD_CTL_PAD_GPIO16":start=0x20e0618:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2042={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2043={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2044={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2045={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2046={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2047={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2048={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2049={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO17={\
      gui_name="SW_PAD_CTL_PAD_GPIO17":start=0x20e061c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2050={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2051={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2052={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2053={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2054={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2055={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2056={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2057={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO18={\
      gui_name="SW_PAD_CTL_PAD_GPIO18":start=0x20e0620:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2058={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2059={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2060={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2061={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2062={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2063={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2064={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2065={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO19={\
      gui_name="SW_PAD_CTL_PAD_GPIO19":start=0x20e0624:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2066={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2067={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2068={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2069={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2070={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2071={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2072={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO2073={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02074={\
      gui_name="SW_PAD_CTL_PAD_CSI0_PIXCLK":start=0x20e0628:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02075={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02076={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02077={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02078={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02079={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02080={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02081={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02082={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02083={\
      gui_name="SW_PAD_CTL_PAD_CSI0_HSYNC":start=0x20e062c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02084={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02085={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02086={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02087={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02088={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02089={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02090={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02091={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02092={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA_EN":start=0x20e0630:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02093={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02094={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02095={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02096={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02097={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02098={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02099={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02100={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02101={\
      gui_name="SW_PAD_CTL_PAD_CSI0_VSYNC":start=0x20e0634:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02102={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02103={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02104={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02105={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02106={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02107={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02108={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02109={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02110={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA04":start=0x20e0638:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02111={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02112={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02113={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02114={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02115={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02116={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02117={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02118={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02119={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA05":start=0x20e063c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02120={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02121={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02122={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02123={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02124={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02125={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02126={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02127={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02128={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA06":start=0x20e0640:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02129={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02130={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02131={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02132={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02133={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02134={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02135={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02136={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02137={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA07":start=0x20e0644:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02138={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02139={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02140={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02141={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02142={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02143={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02144={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02145={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02146={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA08":start=0x20e0648:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02147={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02148={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02149={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02150={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02151={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02152={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02153={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02154={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02155={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA09":start=0x20e064c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02156={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02157={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02158={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02159={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02160={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02161={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02162={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02163={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02164={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA10":start=0x20e0650:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02165={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02166={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02167={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02168={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02169={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02170={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02171={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02172={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02173={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA11":start=0x20e0654:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02174={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02175={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02176={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02177={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02178={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02179={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02180={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02181={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02182={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA12":start=0x20e0658:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02183={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02184={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02185={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02186={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02187={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02188={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02189={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02190={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02191={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA13":start=0x20e065c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02192={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02193={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02194={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02195={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02196={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02197={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02198={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02199={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02200={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA14":start=0x20e0660:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02201={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02202={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02203={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02204={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02205={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02206={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02207={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02208={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02209={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA15":start=0x20e0664:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02210={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02211={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02212={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02213={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02214={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02215={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02216={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02217={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02218={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA16":start=0x20e0668:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02219={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02220={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02221={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02222={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02223={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02224={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02225={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02226={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02227={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA17":start=0x20e066c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02228={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02229={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02230={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02231={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02232={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02233={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02234={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02235={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02236={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA18":start=0x20e0670:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02237={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02238={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02239={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02240={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02241={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02242={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02243={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02244={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02245={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA19":start=0x20e0674:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02246={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02247={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02248={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02249={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02250={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02251={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02252={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02253={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TMS":start=0x20e0678:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2254={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2255={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2256={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2257={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2258={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2259={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2260={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2261={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD={\
      gui_name="SW_PAD_CTL_PAD_JTAG_MOD":start=0x20e067c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2262={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2263={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2264={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2265={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2266={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2267={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2268={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2269={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG2270={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TRSTB":start=0x20e0680:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2271={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2272={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2273={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2274={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2275={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2276={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2277={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2278={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TDI":start=0x20e0684:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2279={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2280={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2281={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2282={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2283={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2284={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2285={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2286={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TCK":start=0x20e0688:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2287={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2288={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2289={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2290={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2291={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2292={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2293={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2294={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TDO":start=0x20e068c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2295={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2296={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2297={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2298={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2299={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2300={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2301={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2302={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2303={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA7":start=0x20e0690:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2304={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2305={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2306={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2307={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2308={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2309={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2310={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2311={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2312={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA6":start=0x20e0694:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2313={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2314={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2315={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2316={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2317={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2318={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2319={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2320={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2321={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA5":start=0x20e0698:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2322={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2323={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2324={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2325={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2326={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2327={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2328={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2329={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2330={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA4":start=0x20e069c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2331={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2332={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2333={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2334={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2335={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2336={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2337={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2338={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD3_CMD":start=0x20e06a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2339={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2340={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2341={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2342={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2343={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2344={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2345={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2346={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD3_CLK":start=0x20e06a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2347={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2348={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2349={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2350={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2351={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2352={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2353={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2354={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2355={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA0":start=0x20e06a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2356={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2357={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2358={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2359={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2360={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2361={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2362={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2363={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2364={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA1":start=0x20e06ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2365={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2366={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2367={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2368={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2369={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2370={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2371={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2372={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2373={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA2":start=0x20e06b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2374={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2375={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2376={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2377={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2378={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2379={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2380={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2381={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2382={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA3":start=0x20e06b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2383={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2384={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2385={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2386={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2387={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2388={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2389={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2390={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2391={\
      gui_name="SW_PAD_CTL_PAD_SD3_RESET":start=0x20e06b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2392={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2393={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2394={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2395={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2396={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2397={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2398={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2399={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND_CLE={\
      gui_name="SW_PAD_CTL_PAD_NAND_CLE":start=0x20e06bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2400={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2401={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2402={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2403={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2404={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2405={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2406={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2407={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND_ALE={\
      gui_name="SW_PAD_CTL_PAD_NAND_ALE":start=0x20e06c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2408={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2409={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2410={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2411={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2412={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2413={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2414={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2415={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2416={\
      gui_name="SW_PAD_CTL_PAD_NAND_WP_B":start=0x20e06c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2417={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2418={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2419={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2420={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2421={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2422={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2423={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2424={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2425={\
      gui_name="SW_PAD_CTL_PAD_NAND_READY":start=0x20e06c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2426={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2427={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2428={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2429={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2430={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2431={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2432={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2433={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2434={\
      gui_name="SW_PAD_CTL_PAD_NAND_CS0_B":start=0x20e06cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2435={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2436={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2437={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2438={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2439={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2440={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2441={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2442={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2443={\
      gui_name="SW_PAD_CTL_PAD_NAND_CS1_B":start=0x20e06d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2444={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2445={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2446={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2447={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2448={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2449={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2450={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2451={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2452={\
      gui_name="SW_PAD_CTL_PAD_NAND_CS2_B":start=0x20e06d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2453={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2454={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2455={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2456={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2457={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2458={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2459={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2460={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2461={\
      gui_name="SW_PAD_CTL_PAD_NAND_CS3_B":start=0x20e06d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2462={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2463={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2464={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2465={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2466={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2467={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2468={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2469={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD4_CMD":start=0x20e06dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2470={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2471={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2472={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2473={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2474={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2475={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2476={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2477={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD4_CLK":start=0x20e06e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2478={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2479={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2480={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2481={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2482={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2483={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2484={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2485={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2486={\
      gui_name="SW_PAD_CTL_PAD_NAND_DATA00":start=0x20e06e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2487={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2488={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2489={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2490={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2491={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2492={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2493={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2494={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2495={\
      gui_name="SW_PAD_CTL_PAD_NAND_DATA01":start=0x20e06e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2496={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2497={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2498={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2499={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2500={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2501={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2502={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2503={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2504={\
      gui_name="SW_PAD_CTL_PAD_NAND_DATA02":start=0x20e06ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2505={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2506={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2507={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2508={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2509={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2510={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2511={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2512={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2513={\
      gui_name="SW_PAD_CTL_PAD_NAND_DATA03":start=0x20e06f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2514={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2515={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2516={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2517={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2518={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2519={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2520={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2521={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2522={\
      gui_name="SW_PAD_CTL_PAD_NAND_DATA04":start=0x20e06f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2523={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2524={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2525={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2526={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2527={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2528={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2529={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2530={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2531={\
      gui_name="SW_PAD_CTL_PAD_NAND_DATA05":start=0x20e06f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2532={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2533={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2534={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2535={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2536={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2537={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2538={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2539={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2540={\
      gui_name="SW_PAD_CTL_PAD_NAND_DATA06":start=0x20e06fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2541={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2542={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2543={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2544={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2545={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2546={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2547={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2548={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2549={\
      gui_name="SW_PAD_CTL_PAD_NAND_DATA07":start=0x20e0700:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2550={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2551={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2552={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2553={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2554={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2555={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2556={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2557={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_2558={\
      gui_name="SW_PAD_CTL_PAD_SD4_DATA0":start=0x20e0704:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2559={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2560={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2561={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2562={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2563={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2564={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2565={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2566={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_2567={\
      gui_name="SW_PAD_CTL_PAD_SD4_DATA1":start=0x20e0708:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2568={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2569={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2570={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2571={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2572={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2573={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2574={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2575={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_2576={\
      gui_name="SW_PAD_CTL_PAD_SD4_DATA2":start=0x20e070c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2577={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2578={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2579={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2580={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2581={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2582={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2583={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2584={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_2585={\
      gui_name="SW_PAD_CTL_PAD_SD4_DATA3":start=0x20e0710:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2586={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2587={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2588={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2589={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2590={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2591={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2592={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2593={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_2594={\
      gui_name="SW_PAD_CTL_PAD_SD4_DATA4":start=0x20e0714:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2595={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2596={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2597={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2598={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2599={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2600={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2601={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2602={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_2603={\
      gui_name="SW_PAD_CTL_PAD_SD4_DATA5":start=0x20e0718:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2604={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2605={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2606={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2607={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2608={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2609={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2610={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2611={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_2612={\
      gui_name="SW_PAD_CTL_PAD_SD4_DATA6":start=0x20e071c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2613={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2614={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2615={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2616={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2617={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2618={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2619={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2620={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_2621={\
      gui_name="SW_PAD_CTL_PAD_SD4_DATA7":start=0x20e0720:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2622={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2623={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2624={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2625={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2626={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2627={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2628={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2629={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2630={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA1":start=0x20e0724:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2631={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2632={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2633={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2634={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2635={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2636={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2637={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2638={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2639={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA0":start=0x20e0728:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2640={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2641={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2642={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2643={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2644={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2645={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2646={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2647={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2648={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA3":start=0x20e072c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2649={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2650={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2651={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2652={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2653={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2654={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2655={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2656={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD1_CMD":start=0x20e0730:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2657={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2658={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2659={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2660={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2661={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2662={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2663={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2664={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2665={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA2":start=0x20e0734:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2666={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2667={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2668={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2669={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2670={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2671={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2672={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2673={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD1_CLK":start=0x20e0738:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2674={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2675={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2676={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2677={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2678={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2679={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2680={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2681={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD2_CLK":start=0x20e073c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2682={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2683={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2684={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2685={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2686={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2687={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2688={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2689={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD2_CMD":start=0x20e0740:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2690={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2691={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2692={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2693={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2694={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2695={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2696={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2697={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_2698={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA3":start=0x20e0744:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2699={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2700={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2701={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2702={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2703={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2704={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2705={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2706={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B7DS={\
      gui_name="SW_PAD_CTL_GRP_B7DS":start=0x20e0748:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_ADDDS={\
      gui_name="SW_PAD_CTL_GRP_ADDDS":start=0x20e074c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_ADDD2707={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRM2708={\
      gui_name="SW_PAD_CTL_GRP_DDRMODE_CTL":start=0x20e0750:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRM2709={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2710={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL0":start=0x20e0754:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2711={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRPKE={\
      gui_name="SW_PAD_CTL_GRP_DDRPKE":start=0x20e0758:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRP2712={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2713={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL1":start=0x20e075c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2714={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2715={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL2":start=0x20e0760:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2716={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2717={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL3":start=0x20e0764:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2718={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRPK={\
      gui_name="SW_PAD_CTL_GRP_DDRPK":start=0x20e0768:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRP2719={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2720={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL4":start=0x20e076c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2721={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRHYS={\
      gui_name="SW_PAD_CTL_GRP_DDRHYS":start=0x20e0770:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRH2722={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRMODE={\
      gui_name="SW_PAD_CTL_GRP_DDRMODE":start=0x20e0774:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRM2723={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2724={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL5":start=0x20e0778:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2725={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2726={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL6":start=0x20e077c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2727={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2728={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL7":start=0x20e0780:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2729={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B0DS={\
      gui_name="SW_PAD_CTL_GRP_B0DS":start=0x20e0784:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B1DS={\
      gui_name="SW_PAD_CTL_GRP_B1DS":start=0x20e0788:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_CTLDS={\
      gui_name="SW_PAD_CTL_GRP_CTLDS":start=0x20e078c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_CTLD2730={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDR_2731={\
      gui_name="SW_PAD_CTL_GRP_DDR_TYPE_RGMII":start=0x20e0790:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDR_2732={\
        gui_name="DDR_SEL_RGMII":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B2DS={\
      gui_name="SW_PAD_CTL_GRP_B2DS":start=0x20e0794:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE={\
      gui_name="SW_PAD_CTL_GRP_DDR_TYPE":start=0x20e0798:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDR_2733={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B3DS={\
      gui_name="SW_PAD_CTL_GRP_B3DS":start=0x20e079c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B4DS={\
      gui_name="SW_PAD_CTL_GRP_B4DS":start=0x20e07a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B5DS={\
      gui_name="SW_PAD_CTL_GRP_B5DS":start=0x20e07a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B6DS={\
      gui_name="SW_PAD_CTL_GRP_B6DS":start=0x20e07a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_RGMI2734={\
      gui_name="SW_PAD_CTL_GRP_RGMII_TERM":start=0x20e07ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_RGMI2735={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ASRC_ASRCK_CLOCK_6_2736={\
      gui_name="ASRC_ASRCK_CLOCK_6_SELECT_INPUT":start=0x20e07b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ASRC_ASRCK_CLOCK_6_2737={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_DA_AMX_S2738={\
      gui_name="AUD4_INPUT_DA_AMX_SELECT_INPUT":start=0x20e07b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_DA_AMX_S2739={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_DB_AMX_S2740={\
      gui_name="AUD4_INPUT_DB_AMX_SELECT_INPUT":start=0x20e07b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_DB_AMX_S2741={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_RXCLK_AM2742={\
      gui_name="AUD4_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x20e07bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_RXCLK_AM2743={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_RXFS_AMX2744={\
      gui_name="AUD4_INPUT_RXFS_AMX_SELECT_INPUT":start=0x20e07c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_RXFS_AMX2745={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_TXCLK_AM2746={\
      gui_name="AUD4_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x20e07c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_TXCLK_AM2747={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_TXFS_AMX2748={\
      gui_name="AUD4_INPUT_TXFS_AMX_SELECT_INPUT":start=0x20e07c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_TXFS_AMX2749={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_DA_AMX_S2750={\
      gui_name="AUD5_INPUT_DA_AMX_SELECT_INPUT":start=0x20e07cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_DA_AMX_S2751={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_DB_AMX_S2752={\
      gui_name="AUD5_INPUT_DB_AMX_SELECT_INPUT":start=0x20e07d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_DB_AMX_S2753={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_RXCLK_AM2754={\
      gui_name="AUD5_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x20e07d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_RXCLK_AM2755={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_RXFS_AMX2756={\
      gui_name="AUD5_INPUT_RXFS_AMX_SELECT_INPUT":start=0x20e07d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_RXFS_AMX2757={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_TXCLK_AM2758={\
      gui_name="AUD5_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x20e07dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_TXCLK_AM2759={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_TXFS_AMX2760={\
      gui_name="AUD5_INPUT_TXFS_AMX_SELECT_INPUT":start=0x20e07e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_TXFS_AMX2761={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_FLEXCAN1_RX_SELECT_2762={\
      gui_name="FLEXCAN1_RX_SELECT_INPUT":start=0x20e07e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_FLEXCAN1_RX_SELECT_2763={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_FLEXCAN2_RX_SELECT_2764={\
      gui_name="FLEXCAN2_RX_SELECT_INPUT":start=0x20e07e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_FLEXCAN2_RX_SELECT_2765={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CCM_PMIC_READY_SELE2766={\
      gui_name="CCM_PMIC_READY_SELECT_INPUT":start=0x20e07f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CCM_PMIC_READY_SELE2767={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_CSPI_CLK_IN_2768={\
      gui_name="ECSPI1_CSPI_CLK_IN_SELECT_INPUT":start=0x20e07f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_CSPI_CLK_IN_2769={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_MISO_SELECT_2770={\
      gui_name="ECSPI1_MISO_SELECT_INPUT":start=0x20e07f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_MISO_SELECT_2771={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_MOSI_SELECT_2772={\
      gui_name="ECSPI1_MOSI_SELECT_INPUT":start=0x20e07fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_MOSI_SELECT_2773={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_SS0_SELECT_INPUT={\
      gui_name="ECSPI1_SS0_SELECT_INPUT":start=0x20e0800:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_SS0_SELECT_I2774={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_SS1_SELECT_INPUT={\
      gui_name="ECSPI1_SS1_SELECT_INPUT":start=0x20e0804:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_SS1_SELECT_I2775={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_SS2_SELECT_INPUT={\
      gui_name="ECSPI1_SS2_SELECT_INPUT":start=0x20e0808:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_SS2_SELECT_I2776={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_SS3_SELECT_INPUT={\
      gui_name="ECSPI1_SS3_SELECT_INPUT":start=0x20e080c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_SS3_SELECT_I2777={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_CSPI_CLK_IN_2778={\
      gui_name="ECSPI2_CSPI_CLK_IN_SELECT_INPUT":start=0x20e0810:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_CSPI_CLK_IN_2779={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_MISO_SELECT_2780={\
      gui_name="ECSPI2_MISO_SELECT_INPUT":start=0x20e0814:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_MISO_SELECT_2781={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_MOSI_SELECT_2782={\
      gui_name="ECSPI2_MOSI_SELECT_INPUT":start=0x20e0818:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_MOSI_SELECT_2783={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_SS0_SELECT_INPUT={\
      gui_name="ECSPI2_SS0_SELECT_INPUT":start=0x20e081c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_SS0_SELECT_I2784={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_SS1_SELECT_INPUT={\
      gui_name="ECSPI2_SS1_SELECT_INPUT":start=0x20e0820:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_SS1_SELECT_I2785={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI4_SS0_SELECT_INPUT={\
      gui_name="ECSPI4_SS0_SELECT_INPUT":start=0x20e0824:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI4_SS0_SELECT_I2786={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI5_CSPI_CLK_IN_2787={\
      gui_name="ECSPI5_CSPI_CLK_IN_SELECT_INPUT":start=0x20e0828:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI5_CSPI_CLK_IN_2788={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI5_MISO_SELECT_2789={\
      gui_name="ECSPI5_MISO_SELECT_INPUT":start=0x20e082c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI5_MISO_SELECT_2790={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI5_MOSI_SELECT_2791={\
      gui_name="ECSPI5_MOSI_SELECT_INPUT":start=0x20e0830:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI5_MOSI_SELECT_2792={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI5_SS0_SELECT_INPUT={\
      gui_name="ECSPI5_SS0_SELECT_INPUT":start=0x20e0834:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI5_SS0_SELECT_I2793={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI5_SS1_SELECT_INPUT={\
      gui_name="ECSPI5_SS1_SELECT_INPUT":start=0x20e0838:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI5_SS1_SELECT_I2794={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_REF_CLK_SELECT2795={\
      gui_name="ENET_REF_CLK_SELECT_INPUT":start=0x20e083c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_REF_CLK_SELECT2796={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_MAC0_MDIO_SELE2797={\
      gui_name="ENET_MAC0_MDIO_SELECT_INPUT":start=0x20e0840:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_MAC0_MDIO_SELE2798={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_MAC0_RX_CLK_SE2799={\
      gui_name="ENET_MAC0_RX_CLK_SELECT_INPUT":start=0x20e0844:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_MAC0_RX_CLK_SE2800={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_MAC0_RX_DATA0_2801={\
      gui_name="ENET_MAC0_RX_DATA0_SELECT_INPUT":start=0x20e0848:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_MAC0_RX_DATA0_2802={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_MAC0_RX_DATA1_2803={\
      gui_name="ENET_MAC0_RX_DATA1_SELECT_INPUT":start=0x20e084c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_MAC0_RX_DATA1_2804={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_MAC0_RX_DATA2_2805={\
      gui_name="ENET_MAC0_RX_DATA2_SELECT_INPUT":start=0x20e0850:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_MAC0_RX_DATA2_2806={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_MAC0_RX_DATA3_2807={\
      gui_name="ENET_MAC0_RX_DATA3_SELECT_INPUT":start=0x20e0854:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_MAC0_RX_DATA3_2808={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_MAC0_RX_EN_SEL2809={\
      gui_name="ENET_MAC0_RX_EN_SELECT_INPUT":start=0x20e0858:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_MAC0_RX_EN_SEL2810={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_RX_FS_SELECT_INPUT={\
      gui_name="ESAI_RX_FS_SELECT_INPUT":start=0x20e085c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_RX_FS_SELECT_I2811={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_TX_FS_SELECT_INPUT={\
      gui_name="ESAI_TX_FS_SELECT_INPUT":start=0x20e0860:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_TX_FS_SELECT_I2812={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_RX_HF_CLK_SELE2813={\
      gui_name="ESAI_RX_HF_CLK_SELECT_INPUT":start=0x20e0864:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_RX_HF_CLK_SELE2814={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_TX_HF_CLK_SELE2815={\
      gui_name="ESAI_TX_HF_CLK_SELECT_INPUT":start=0x20e0868:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_TX_HF_CLK_SELE2816={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_RX_CLK_SELECT_2817={\
      gui_name="ESAI_RX_CLK_SELECT_INPUT":start=0x20e086c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_RX_CLK_SELECT_2818={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_TX_CLK_SELECT_2819={\
      gui_name="ESAI_TX_CLK_SELECT_INPUT":start=0x20e0870:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_TX_CLK_SELECT_2820={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_SDO0_SELECT_INPUT={\
      gui_name="ESAI_SDO0_SELECT_INPUT":start=0x20e0874:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_SDO0_SELECT_IN2821={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_SDO1_SELECT_INPUT={\
      gui_name="ESAI_SDO1_SELECT_INPUT":start=0x20e0878:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_SDO1_SELECT_IN2822={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_SDO2_SDI3_SELE2823={\
      gui_name="ESAI_SDO2_SDI3_SELECT_INPUT":start=0x20e087c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_SDO2_SDI3_SELE2824={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_SDO3_SDI2_SELE2825={\
      gui_name="ESAI_SDO3_SDI2_SELECT_INPUT":start=0x20e0880:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_SDO3_SDI2_SELE2826={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_SDO4_SDI1_SELE2827={\
      gui_name="ESAI_SDO4_SDI1_SELECT_INPUT":start=0x20e0884:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_SDO4_SDI1_SELE2828={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_SDO5_SDI0_SELE2829={\
      gui_name="ESAI_SDO5_SDI0_SELECT_INPUT":start=0x20e0888:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_SDO5_SDI0_SELE2830={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_HDMI_ICECIN_SELECT_2831={\
      gui_name="HDMI_ICECIN_SELECT_INPUT":start=0x20e088c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_HDMI_ICECIN_SELECT_2832={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_HDMI_II2C_CLKIN_SEL2833={\
      gui_name="HDMI_II2C_CLKIN_SELECT_INPUT":start=0x20e0890:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_HDMI_II2C_CLKIN_SEL2834={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_HDMI_II2C_DATAIN_SE2835={\
      gui_name="HDMI_II2C_DATAIN_SELECT_INPUT":start=0x20e0894:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_HDMI_II2C_DATAIN_SE2836={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C1_SCL_IN_SELECT_2837={\
      gui_name="I2C1_SCL_IN_SELECT_INPUT":start=0x20e0898:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C1_SCL_IN_SELECT_2838={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C1_SDA_IN_SELECT_2839={\
      gui_name="I2C1_SDA_IN_SELECT_INPUT":start=0x20e089c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C1_SDA_IN_SELECT_2840={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C2_SCL_IN_SELECT_2841={\
      gui_name="I2C2_SCL_IN_SELECT_INPUT":start=0x20e08a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C2_SCL_IN_SELECT_2842={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C2_SDA_IN_SELECT_2843={\
      gui_name="I2C2_SDA_IN_SELECT_INPUT":start=0x20e08a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C2_SDA_IN_SELECT_2844={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C3_SCL_IN_SELECT_2845={\
      gui_name="I2C3_SCL_IN_SELECT_INPUT":start=0x20e08a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C3_SCL_IN_SELECT_2846={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C3_SDA_IN_SELECT_2847={\
      gui_name="I2C3_SDA_IN_SELECT_INPUT":start=0x20e08ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C3_SDA_IN_SELECT_2848={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_DATA10_S2849={\
      gui_name="IPU2_SENS1_DATA10_SELECT_INPUT":start=0x20e08b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_DATA10_S2850={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_DATA11_S2851={\
      gui_name="IPU2_SENS1_DATA11_SELECT_INPUT":start=0x20e08b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_DATA11_S2852={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_DATA12_S2853={\
      gui_name="IPU2_SENS1_DATA12_SELECT_INPUT":start=0x20e08b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_DATA12_S2854={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_DATA13_S2855={\
      gui_name="IPU2_SENS1_DATA13_SELECT_INPUT":start=0x20e08bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_DATA13_S2856={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_DATA14_S2857={\
      gui_name="IPU2_SENS1_DATA14_SELECT_INPUT":start=0x20e08c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_DATA14_S2858={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_DATA15_S2859={\
      gui_name="IPU2_SENS1_DATA15_SELECT_INPUT":start=0x20e08c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_DATA15_S2860={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_DATA16_S2861={\
      gui_name="IPU2_SENS1_DATA16_SELECT_INPUT":start=0x20e08c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_DATA16_S2862={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_DATA17_S2863={\
      gui_name="IPU2_SENS1_DATA17_SELECT_INPUT":start=0x20e08cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_DATA17_S2864={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_DATA18_S2865={\
      gui_name="IPU2_SENS1_DATA18_SELECT_INPUT":start=0x20e08d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_DATA18_S2866={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_DATA19_S2867={\
      gui_name="IPU2_SENS1_DATA19_SELECT_INPUT":start=0x20e08d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_DATA19_S2868={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_DATA_EN_2869={\
      gui_name="IPU2_SENS1_DATA_EN_SELECT_INPUT":start=0x20e08d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_DATA_EN_2870={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_HSYNC_SE2871={\
      gui_name="IPU2_SENS1_HSYNC_SELECT_INPUT":start=0x20e08dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_HSYNC_SE2872={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_PIX_CLK_2873={\
      gui_name="IPU2_SENS1_PIX_CLK_SELECT_INPUT":start=0x20e08e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_PIX_CLK_2874={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_SENS1_VSYNC_SE2875={\
      gui_name="IPU2_SENS1_VSYNC_SELECT_INPUT":start=0x20e08e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_SENS1_VSYNC_SE2876={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_COL5_SELECT_INPUT={\
      gui_name="KEY_COL5_SELECT_INPUT":start=0x20e08e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_COL5_SELECT_INP2877={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_COL6_SELECT_INPUT={\
      gui_name="KEY_COL6_SELECT_INPUT":start=0x20e08ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_COL6_SELECT_INP2878={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_COL7_SELECT_INPUT={\
      gui_name="KEY_COL7_SELECT_INPUT":start=0x20e08f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_COL7_SELECT_INP2879={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_ROW5_SELECT_INPUT={\
      gui_name="KEY_ROW5_SELECT_INPUT":start=0x20e08f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_ROW5_SELECT_INP2880={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_ROW6_SELECT_INPUT={\
      gui_name="KEY_ROW6_SELECT_INPUT":start=0x20e08f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_ROW6_SELECT_INP2881={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_ROW7_SELECT_INPUT={\
      gui_name="KEY_ROW7_SELECT_INPUT":start=0x20e08fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_ROW7_SELECT_INP2882={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MLB_MLB_CLK_IN_SELE2883={\
      gui_name="MLB_MLB_CLK_IN_SELECT_INPUT":start=0x20e0900:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MLB_MLB_CLK_IN_SELE2884={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MLB_MLB_DATA_IN_SEL2885={\
      gui_name="MLB_MLB_DATA_IN_SELECT_INPUT":start=0x20e0904:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MLB_MLB_DATA_IN_SEL2886={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MLB_MLB_SIG_IN_SELE2887={\
      gui_name="MLB_MLB_SIG_IN_SELECT_INPUT":start=0x20e0908:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MLB_MLB_SIG_IN_SELE2888={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SDMA_EVENTS14_SELEC2889={\
      gui_name="SDMA_EVENTS14_SELECT_INPUT":start=0x20e090c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SDMA_EVENTS14_SELEC2890={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SDMA_EVENTS15_SELEC2891={\
      gui_name="SDMA_EVENTS15_SELECT_INPUT":start=0x20e0910:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SDMA_EVENTS15_SELEC2892={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SPDIF_SPDIF_IN1_SEL2893={\
      gui_name="SPDIF_SPDIF_IN1_SELECT_INPUT":start=0x20e0914:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SPDIF_SPDIF_IN1_SEL2894={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SPDIF_TX_CLK2_SELEC2895={\
      gui_name="SPDIF_TX_CLK2_SELECT_INPUT":start=0x20e0918:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SPDIF_TX_CLK2_SELEC2896={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART1_UART_RTS_B_SE2897={\
      gui_name="UART1_UART_RTS_B_SELECT_INPUT":start=0x20e091c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART1_UART_RTS_B_SE2898={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART1_UART_RX_DATA_2899={\
      gui_name="UART1_UART_RX_DATA_SELECT_INPUT":start=0x20e0920:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART1_UART_RX_DATA_2900={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART2_UART_RTS_B_SE2901={\
      gui_name="UART2_UART_RTS_B_SELECT_INPUT":start=0x20e0924:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART2_UART_RTS_B_SE2902={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART2_UART_RX_DATA_2903={\
      gui_name="UART2_UART_RX_DATA_SELECT_INPUT":start=0x20e0928:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART2_UART_RX_DATA_2904={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART3_UART_RTS_B_SE2905={\
      gui_name="UART3_UART_RTS_B_SELECT_INPUT":start=0x20e092c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART3_UART_RTS_B_SE2906={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART3_UART_RX_DATA_2907={\
      gui_name="UART3_UART_RX_DATA_SELECT_INPUT":start=0x20e0930:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART3_UART_RX_DATA_2908={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART4_UART_RTS_B_SE2909={\
      gui_name="UART4_UART_RTS_B_SELECT_INPUT":start=0x20e0934:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART4_UART_RTS_B_SE2910={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART4_UART_RX_DATA_2911={\
      gui_name="UART4_UART_RX_DATA_SELECT_INPUT":start=0x20e0938:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART4_UART_RX_DATA_2912={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART5_UART_RTS_B_SE2913={\
      gui_name="UART5_UART_RTS_B_SELECT_INPUT":start=0x20e093c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART5_UART_RTS_B_SE2914={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART5_UART_RX_DATA_2915={\
      gui_name="UART5_UART_RX_DATA_SELECT_INPUT":start=0x20e0940:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART5_UART_RX_DATA_2916={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USB_OTG_OC_SELECT_INPUT={\
      gui_name="USB_OTG_OC_SELECT_INPUT":start=0x20e0944:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USB_OTG_OC_SELECT_I2917={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USB_H1_OC_SELECT_INPUT={\
      gui_name="USB_H1_OC_SELECT_INPUT":start=0x20e0948:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USB_H1_OC_SELECT_IN2918={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC1_WP_ON_SELECT2919={\
      gui_name="USDHC1_WP_ON_SELECT_INPUT":start=0x20e094c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC1_WP_ON_SELECT2920={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
  }\
  :Register_window.IOMUXC={\
    line="$+":\
    line="=G_IOMUXC_GPR0":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL0":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL1":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL2":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL3":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL4":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL5":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL6":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL7":\
    line="B_IOMUXC_GPR0_AUDIO_VIDEO_MUXING":\
    line="B_IOMUXC_GPR0_TX_CLK2_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_1_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_9_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_2_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_A_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_3_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_B_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_0_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_8_MUX_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR1":\
    line="B_IOMUXC_GPR1_ACT_CS0":\
    line="B_IOMUXC_GPR1_ADDRS0":\
    line="B_IOMUXC_GPR1_ACT_CS1":\
    line="B_IOMUXC_GPR1_ADDRS1":\
    line="B_IOMUXC_GPR1_ACT_CS2":\
    line="B_IOMUXC_GPR1_ADDRS2":\
    line="B_IOMUXC_GPR1_ACT_CS3":\
    line="B_IOMUXC_GPR1_ADDRS3":\
    line="B_IOMUXC_GPR1_GINT":\
    line="B_IOMUXC_GPR1_USB_OTG_ID_SEL":\
    line="B_IOMUXC_GPR1_SYS_INT":\
    line="B_IOMUXC_GPR1_USB_EXP_MODE":\
    line="B_IOMUXC_GPR1_REF_SSP_EN":\
    line="B_IOMUXC_GPR1_IPU_VPU_MUX":\
    line="B_IOMUXC_GPR1_TEST_POWERDOWN":\
    line="B_IOMUXC_GPR1_MIPI_IPU1_MUX":\
    line="B_IOMUXC_GPR1_MIPI_IPU2_MUX":\
    line="B_IOMUXC_GPR1_ENET_CLK_SEL":\
    line="B_IOMUXC_GPR1_EXC_MON":\
    line="B_IOMUXC_GPR1_MIPI_DPI_OFF":\
    line="B_IOMUXC_GPR1_MIPI_COLOR_SW":\
    line="B_IOMUXC_GPR1_APP_REQ_ENTR_L1":\
    line="B_IOMUXC_GPR1_APP_READY_ENTR_L23":\
    line="B_IOMUXC_GPR1_APP_REQ_EXIT_L1":\
    line="B_IOMUXC_GPR1_APP_CLK_REQ_N":\
    line="B_IOMUXC_GPR1_CFG_L1_CLK_REMOVA1":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR2":\
    line="B_IOMUXC_GPR2_CH0_MODE":\
    line="B_IOMUXC_GPR2_CH1_MODE":\
    line="B_IOMUXC_GPR2_SPLIT_MODE_EN":\
    line="B_IOMUXC_GPR2_DATA_WIDTH_CH0":\
    line="B_IOMUXC_GPR2_BIT_MAPPING_CH0":\
    line="B_IOMUXC_GPR2_DATA_WIDTH_CH1":\
    line="B_IOMUXC_GPR2_BIT_MAPPING_CH1":\
    line="B_IOMUXC_GPR2_DI0_VS_POLARITY":\
    line="B_IOMUXC_GPR2_DI1_VS_POLARITY":\
    line="B_IOMUXC_GPR2_LVDS_CLK_SHIFT":\
    line="B_IOMUXC_GPR2_COUNTER_RESET_VAL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR3":\
    line="B_IOMUXC_GPR3_HDMI_MUX_CTL":\
    line="B_IOMUXC_GPR3_MIPI_MUX_CTL":\
    line="B_IOMUXC_GPR3_LVDS0_MUX_CTL":\
    line="B_IOMUXC_GPR3_LVDS1_MUX_CTL":\
    line="B_IOMUXC_GPR3_IPU_DIAG":\
    line="B_IOMUXC_GPR3_TZASC1_BOOT_LOCK":\
    line="B_IOMUXC_GPR3_TZASC2_BOOT_LOCK":\
    line="B_IOMUXC_GPR3_CORE0_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_CORE1_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_CORE2_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_CORE3_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_OCRAM_STATUS":\
    line="B_IOMUXC_GPR3_OCRAM_CTL":\
    line="B_IOMUXC_GPR3_USDHCX_RD_CACHE_C2":\
    line="B_IOMUXC_GPR3_USDHCX_WR_CACHE_C3":\
    line="B_IOMUXC_GPR3_BCH_RD_CACHE_CTL":\
    line="B_IOMUXC_GPR3_BCH_WR_CACHE_CTL":\
    line="B_IOMUXC_GPR3_GPU_DBG":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR4":\
    line="B_IOMUXC_GPR4_IPU_RD_CACHE_CTL":\
    line="B_IOMUXC_GPR4_IPU_WR_CACHE_CTL":\
    line="B_IOMUXC_GPR4_VPU_P_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VPU_P_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VPU_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR4_VPU_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR4_SOC_VERSION":\
    line="B_IOMUXC_GPR4_ENET_STOP_ACK":\
    line="B_IOMUXC_GPR4_CAN1_STOP_ACK":\
    line="B_IOMUXC_GPR4_CAN2_STOP_ACK":\
    line="B_IOMUXC_GPR4_SDMA_STOP_ACK":\
    line="B_IOMUXC_GPR4_PCIE_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR4_PCIE_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR4_PCIE_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR4_PCIE_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR4_VDOA_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VDOA_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VDOA_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR4_VDOA_WR_CACHE_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR5":\
    line="B_IOMUXC_GPR5_ARM_WFI":\
    line="B_IOMUXC_GPR5_ARM_WFE":\
    line="B_IOMUXC_GPR5_L2_CLK_STOP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR6":\
    line="B_IOMUXC_GPR6_IPU1_ID00_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID01_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID10_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID11_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID00_RD_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID01_RD_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID10_RD_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID11_RD_QOS":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR7":\
    line="B_IOMUXC_GPR7_IPU2_ID00_WR_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID01_WR_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID10_WR_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID11_WR_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID00_RD_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID01_RD_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID10_RD_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID11_RD_QOS":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR8":\
    line="B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN1":\
    line="B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN4":\
    line="B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN5":\
    line="B_IOMUXC_GPR8_PCS_TX_SWING_FULL":\
    line="B_IOMUXC_GPR8_PCS_TX_SWING_LOW":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR9":\
    line="B_IOMUXC_GPR9_TZASC1_BYP":\
    line="B_IOMUXC_GPR9_TZASC2_BYP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR10":\
    line="B_IOMUXC_GPR10_DCIC1_MUX_CTL":\
    line="B_IOMUXC_GPR10_DCIC2_MUX_CTL":\
    line="B_IOMUXC_GPR10_OCRAM_TZ_EN":\
    line="B_IOMUXC_GPR10_OCRAM_TZ_ADDR":\
    line="B_IOMUXC_GPR10_SEC_ERR_RESP":\
    line="B_IOMUXC_GPR10_DBG_CLK_EN":\
    line="B_IOMUXC_GPR10_DBG_EN":\
    line="B_IOMUXC_GPR10_LOCK_DCIC1_MUX_C6":\
    line="B_IOMUXC_GPR10_LOCK_DCIC2_MUX_C7":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_TZ_EN":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_TZ_AD8":\
    line="B_IOMUXC_GPR10_LOCK_SEC_ERR_RESP":\
    line="B_IOMUXC_GPR10_LOCK_DBG_CLK_EN":\
    line="B_IOMUXC_GPR10_LOCK_DBG_EN":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR11":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR12":\
    line="B_IOMUXC_GPR12_USDHC_DBG_MUX":\
    line="B_IOMUXC_GPR12_LOS_LEVEL":\
    line="B_IOMUXC_GPR12_APPS_PM_XMT_PME":\
    line="B_IOMUXC_GPR12_APP_LTSSM_ENABLE":\
    line="B_IOMUXC_GPR12_APP_INIT_RST":\
    line="B_IOMUXC_GPR12_DEVICE_TYPE":\
    line="B_IOMUXC_GPR12_APPS_PM_XMT_TURN9":\
    line="B_IOMUXC_GPR12_DIA_STATUS_BUS_10":\
    line="B_IOMUXC_GPR12_PCIE_CTL_7":\
    line="B_IOMUXC_GPR12_ARMP_APB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_ATB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_AHB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_IPG_CLK_EN":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR13":\
    line="B_IOMUXC_GPR13_SATA_PHY_1":\
    line="B_IOMUXC_GPR13_SATA_PHY_2":\
    line="B_IOMUXC_GPR13_SATA_PHY_3":\
    line="B_IOMUXC_GPR13_SATA_PHY_4":\
    line="B_IOMUXC_GPR13_SATA_PHY_5":\
    line="B_IOMUXC_GPR13_SATA_SPEED":\
    line="B_IOMUXC_GPR13_SATA_PHY_6":\
    line="B_IOMUXC_GPR13_SATA_PHY_7":\
    line="B_IOMUXC_GPR13_SATA_PHY_8":\
    line="B_IOMUXC_GPR13_ENET_STOP_REQ":\
    line="B_IOMUXC_GPR13_CAN1_STOP_REQ":\
    line="B_IOMUXC_GPR13_CAN2_STOP_REQ":\
    line="B_IOMUXC_GPR13_SDMA_STOP_REQ":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DA11":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA12":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA13":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DA14":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA15":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA16":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DA17":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA18":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA19":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_20":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_21":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_22":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_23":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_24":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_25":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_26":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_27":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_28":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_29":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_30":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_31":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_32":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_33":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_34":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_35":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_36":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_37":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_38":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_39":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_40":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_41":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_42":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_43":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_44":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_45":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_46":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_47":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_48":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_49":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_50":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_51":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_52":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_53":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_54":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_55":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD56":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_AD57":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_AD58":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB59":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB60":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA61":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA62":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA63":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA64":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA65":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA66":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA67":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA68":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA69":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA70":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA71":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA72":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA73":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA74":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA75":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA76":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA77":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA78":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA79":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA80":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA81":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA82":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA83":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA84":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB85":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB86":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA87":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA88":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA89":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA90":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA91":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA92":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA93":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA94":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA95":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA96":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA97":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_DA98":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA99":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D100":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D101":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D102":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D103":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D104":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D105":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D106":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D107":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D108":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D109":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D110":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A111":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A112":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A113":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A114":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A115":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A116":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A117":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A118":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A119":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A120":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A121":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A122":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A123":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A124":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A125":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A126":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A127":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A128":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A129":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A130":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A131":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A132":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A133":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A134":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A135":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A136":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A137":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C138":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C139":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C140":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C141":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_OE":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_O142":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_O143":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_RW":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_R144":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_R145":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_L146":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_L147":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E148":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E149":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E150":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E151":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD00":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A152":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A153":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD01":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A154":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A155":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD02":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A156":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A157":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD03":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A158":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A159":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD04":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A160":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A161":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD05":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A162":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A163":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD06":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A164":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A165":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD07":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A166":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A167":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD08":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A168":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A169":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD09":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A170":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A171":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD10":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A172":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A173":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD11":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A174":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A175":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD12":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A176":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A177":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD13":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A178":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A179":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD14":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A180":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A181":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_AD15":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A182":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A183":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_W184":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_W185":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_B186":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_B187":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_D188":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_D189":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_D190":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_P191":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P192":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P193":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_P194":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P195":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P196":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_P197":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P198":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P199":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_P200":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P201":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P202":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0203":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0204":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0205":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0206":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0207":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0208":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0209":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0210":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0211":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0212":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0213":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0214":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0215":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0216":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0217":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0218":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0219":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0220":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0221":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0222":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0223":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0224":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0225":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0226":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0227":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0228":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0229":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0230":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0231":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0232":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0233":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0234":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0235":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0236":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0237":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0238":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0239":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0240":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0241":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0242":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0243":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0244":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0245":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0246":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0247":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0248":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0249":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0250":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0251":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0252":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0253":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0254":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0255":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0256":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0257":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0258":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0259":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0260":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0261":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0262":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0263":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0264":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0265":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0266":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0267":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0268":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0269":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0270":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0271":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0272":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0273":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0274":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_275":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_276":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_277":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_278":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_279":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_280":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_281":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_282":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_283":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_284":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_285":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_286":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_287":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_288":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_289":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_290":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_291":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_292":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_293":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_294":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_295":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_296":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_297":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_298":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_299":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_300":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_301":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_MDC":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_302":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_303":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C304":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C305":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R306":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R307":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C308":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C309":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R310":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R311":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C312":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C313":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R314":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R315":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C316":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C317":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R318":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R319":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C320":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C321":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R322":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R323":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO00":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0324":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0325":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO01":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0326":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0327":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO09":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0328":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0329":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO03":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0330":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0331":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO06":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0332":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0333":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO02":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0334":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0335":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO04":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0336":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0337":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO05":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0338":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0339":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO07":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0340":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0341":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO08":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0342":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO0343":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO16":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO1344":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO1345":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO17":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO1346":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO1347":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO18":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO1348":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO1349":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO19":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO1350":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO1351":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_352":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_353":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_354":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_355":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_356":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_357":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_358":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_359":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_360":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_361":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_362":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_363":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_364":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_365":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_366":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_367":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_368":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_369":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_370":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_371":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_372":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_373":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_374":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_375":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_376":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_377":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_378":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_379":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_380":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_381":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_382":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_383":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_384":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_385":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_386":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_387":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_388":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_389":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_390":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_391":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_392":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_393":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_394":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_395":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_396":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_397":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_398":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_399":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_400":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_401":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_402":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_403":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_404":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_405":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_406":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_407":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_408":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_409":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_410":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_411":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D412":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D413":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D414":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D415":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D416":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D417":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D418":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D419":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D420":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D421":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D422":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D423":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C424":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C425":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C426":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C427":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D428":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D429":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D430":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D431":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D432":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D433":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D434":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D435":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D436":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D437":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D438":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D439":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_R440":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_R441":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_R442":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_CLE":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_443":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_444":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_ALE":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_445":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_446":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_447":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_448":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_449":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_450":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_451":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_452":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_453":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_454":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_455":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_456":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_457":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_458":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_459":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_460":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_461":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_462":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_463":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_464":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C465":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C466":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C467":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C468":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_469":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_470":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_471":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_472":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_473":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_474":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_475":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_476":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_477":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_478":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_479":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_480":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_481":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_482":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_483":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_484":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_485":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_486":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_487":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_488":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_489":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NAND_490":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_491":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NAND_492":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_D493":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D494":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D495":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_D496":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D497":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D498":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_D499":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D500":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D501":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_D502":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D503":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D504":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_D505":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D506":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D507":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_D508":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D509":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D510":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_D511":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D512":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D513":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_D514":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D515":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D516":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D517":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D518":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D519":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D520":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D521":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D522":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D523":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D524":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D525":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C526":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C527":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D528":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D529":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D530":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C531":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C532":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C533":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C534":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C535":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C536":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_D537":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D538":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D539":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_D540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D542":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D547":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D548":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_D549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D550":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D553":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D555":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D557":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_D558":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D561":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D566":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII571":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII574":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII575":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII577":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII579":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII582":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII583":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII584":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII585":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII586":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII587":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII588":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII589":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII590":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII591":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII592":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII593":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII595":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII597":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII598":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII600":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII601":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII602":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII603":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII604":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII606":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII607":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII609":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII610":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII611":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII613":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII614":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII615":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII616":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII617":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII618":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII619":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII620":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII621":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII622":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII623":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII624":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII625":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII627":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII628":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII629":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII630":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII631":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII632":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII633":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII634":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII635":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII636":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII637":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII638":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII640":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII641":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII642":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII643":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII644":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII645":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII646":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII647":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII648":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII649":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII650":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII651":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII652":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII653":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII654":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII655":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII656":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII657":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII658":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII659":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII660":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII661":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII662":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A663":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A664":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A665":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A666":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A667":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A668":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A669":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A670":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A671":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E672":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E673":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E674":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E675":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E676":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E677":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E678":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E679":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D680":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D681":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D682":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D683":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D684":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D685":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D686":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D687":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D688":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D689":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D690":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D691":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D692":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D693":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D694":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D695":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D696":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D697":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D698":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D699":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D700":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D701":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D702":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D703":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D704":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D705":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D706":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D707":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D708":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D709":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D710":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D711":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D712":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D713":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D714":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D715":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D716":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D717":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D718":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D719":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D720":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D721":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D722":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D723":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D724":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D725":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D726":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D727":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D728":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D729":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D730":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D731":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D732":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D733":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D734":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D735":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D736":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D737":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D738":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D739":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D740":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D741":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D742":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D743":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D744":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D745":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D746":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D747":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D748":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D749":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D750":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D751":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E752":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E753":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E754":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E755":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E756":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E757":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E758":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E759":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D760":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D761":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D762":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D763":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D764":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D765":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D766":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D767":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D768":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D769":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D770":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D771":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D772":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D773":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D774":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D775":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D776":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D777":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D778":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D779":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D780":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D781":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D782":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D783":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D784":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D785":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D786":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D787":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D788":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D789":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D790":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D791":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D792":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D793":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D794":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D795":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D796":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D797":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D798":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D799":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D800":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D801":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D802":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D803":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D804":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D805":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D806":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D807":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D808":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D809":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D810":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D811":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D812":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D813":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D814":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D815":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D816":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D817":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D818":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D819":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D820":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D821":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D822":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D823":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D824":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D825":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D826":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D827":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D828":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D829":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D830":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D831":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A832":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A833":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A834":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A835":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A836":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A837":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A838":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A839":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A840":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A841":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A842":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A843":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A844":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A845":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A846":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A847":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A848":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A849":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A850":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A851":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A852":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A853":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A854":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A855":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A856":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A857":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A858":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A859":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A860":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A861":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A862":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A863":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A864":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A865":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A866":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A867":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A868":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A869":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A870":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A871":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A872":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A873":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A874":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A875":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A876":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A877":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A878":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A879":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A880":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A881":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A882":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A883":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A884":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A885":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A886":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A887":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A888":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A889":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A890":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A891":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A892":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A893":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A894":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A895":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A896":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A897":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A898":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A899":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A900":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A901":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A902":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A903":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A904":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A905":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A906":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A907":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A908":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A909":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A910":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A911":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A912":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C913":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C914":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C915":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C916":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C917":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C918":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C919":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C920":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C921":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C922":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C923":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C924":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C925":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C926":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C927":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C928":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_OE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O929":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O930":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O931":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O932":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O933":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O934":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O935":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O936":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_RW":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R937":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R938":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R939":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R940":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R941":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R942":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R943":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R944":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L945":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L946":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L947":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L948":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L949":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L950":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L951":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L952":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E953":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E954":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E955":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E956":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E957":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E958":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E959":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E960":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E961":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E962":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E963":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E964":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E965":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E966":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E967":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E968":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD00":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A969":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A970":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A971":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A972":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A973":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A974":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A975":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A976":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD01":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A977":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A978":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A979":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A980":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A981":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A982":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A983":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A984":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD02":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A985":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A986":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A987":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A988":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A989":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A990":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A991":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A992":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD03":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A993":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A994":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A995":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A996":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A997":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A998":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A999":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1000":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD04":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1001":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1002":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1003":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1004":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1005":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1006":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1007":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1008":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD05":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1009":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1010":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1011":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1012":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1013":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1014":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1015":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1016":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD06":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1017":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1018":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1019":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1020":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1021":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1022":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1023":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1024":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD07":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1025":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1026":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1027":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1028":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1029":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1030":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1031":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1032":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD08":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1033":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1034":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1035":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1036":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1037":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1038":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1039":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1040":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD09":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1041":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1042":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1043":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1044":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1045":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1046":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1047":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1048":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD10":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1049":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1050":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1051":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1052":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1053":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1054":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1055":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1056":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD11":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1057":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1058":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1059":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1060":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1061":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1062":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1063":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1064":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD12":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1065":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1066":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1067":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1068":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1069":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1070":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1071":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1072":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD13":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1073":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1074":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1075":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1076":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1077":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1078":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1079":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1080":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD14":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1081":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1082":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1083":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1084":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1085":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1086":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1087":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1088":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_AD15":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1089":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1090":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1091":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1092":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1093":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1094":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1095":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1096":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1097":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1098":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1099":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1100":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1101":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1102":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1103":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1104":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1105":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1106":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1107":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1108":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1109":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1110":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1111":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1112":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_1113":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1114":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1115":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1116":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1117":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1118":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1119":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1120":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1121":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_1122":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1123":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1124":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1125":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1126":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1127":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1128":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1129":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1130":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_1131":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1132":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1133":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1134":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1135":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1136":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1137":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1138":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1139":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_1140":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1141":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1142":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1143":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1144":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1145":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1146":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1147":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1148":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_1149":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1150":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1151":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1152":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1153":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1154":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1155":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1156":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1157":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1158":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1159":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1160":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1161":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1162":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1163":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1164":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1165":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1166":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1167":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1168":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1169":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1170":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1171":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1172":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1173":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1174":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1175":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1176":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1177":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1178":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1179":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1180":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1181":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1182":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1183":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1184":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1185":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1186":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1187":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1188":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1189":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1190":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1191":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1192":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1193":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1194":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1195":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1196":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1197":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1198":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1199":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1200":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1201":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1202":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1203":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1204":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1205":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1206":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1207":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1208":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1209":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1210":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1211":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1212":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1213":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1214":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1215":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1216":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1217":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1218":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1219":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1220":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1221":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1222":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1223":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1224":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1225":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1226":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1227":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1228":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1229":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1230":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1231":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1232":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1233":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1234":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1235":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1236":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1237":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1238":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1239":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1240":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1241":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1242":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1243":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1244":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1245":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1246":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1247":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1248":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1249":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1250":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1251":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1252":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1253":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1254":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1255":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1256":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1257":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1258":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1259":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1260":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1261":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1262":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1263":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1264":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1265":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1266":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1267":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1268":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1269":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1270":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1271":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1272":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1273":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1274":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1275":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1276":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1277":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1278":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1279":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1280":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1281":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1282":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1283":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1284":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1285":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1286":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1287":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1288":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1289":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1290":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1291":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1292":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1293":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1294":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1295":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1296":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1297":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1298":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1299":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1300":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1301":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1302":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1303":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1304":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1305":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1306":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1307":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1308":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1309":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1310":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1311":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1312":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1313":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1314":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1315":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1316":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1317":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1318":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1319":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1320":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1321":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1322":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1323":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1324":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1325":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1326":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1327":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1328":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1329":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1330":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1331":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1332":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1333":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1334":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1335":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1336":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1337":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1338":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1339":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1340":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1341":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1342":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1343":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1344":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1345":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1346":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1347":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1348":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1349":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1350":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1351":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1352":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1353":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1354":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1355":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1356":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1357":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1358":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1359":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1360":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1361":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1362":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1363":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1364":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1365":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1366":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1367":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1368":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1369":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1370":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1371":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1372":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1373":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1374":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1375":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1376":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1377":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1378":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1379":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1380":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1381":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1382":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1383":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1384":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1385":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1386":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1387":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1388":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1389":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1390":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1391":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1392":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1393":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1394":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1395":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1396":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1397":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1398":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1399":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1400":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1401":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1402":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1403":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1404":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1405":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1406":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1407":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1408":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1409":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1410":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1411":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1412":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1413":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1414":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1415":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1416":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1417":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1418":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1419":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1420":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1421":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1422":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1423":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1424":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1425":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1426":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1427":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1428":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1429":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1430":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1431":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1432":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1433":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1434":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1435":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1436":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1437":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1438":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1439":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1440":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1441":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1442":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1443":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1444":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1445":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1446":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1447":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1448":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1449":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1450":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1451":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1452":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1453":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1454":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET_MDC":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1455":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1456":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1457":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1458":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1459":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1460":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1461":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1462":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1463":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1464":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1465":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1466":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1467":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1468":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1469":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1470":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1471":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1472":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1473":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1474":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1475":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1476":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1477":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1478":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1479":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1480":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1481":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1482":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1483":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1484":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1485":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1486":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1487":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1489":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1490":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1491":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1493":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1494":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1495":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1496":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1497":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1498":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1499":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1500":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1502":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1503":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1505":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1507":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1508":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1509":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1510":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1511":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1512":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1513":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1514":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1515":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1516":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1517":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1518":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1520":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1521":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1523":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1525":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1526":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1528":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1529":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1530":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1531":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1532":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1534":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1535":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1537":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1538":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1539":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1542":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1543":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1547":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1548":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1550":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1552":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1553":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1555":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1557":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1558":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1561":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1566":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1570":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1571":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1574":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1575":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1577":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1579":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1582":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1583":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1584":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1585":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1586":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1587":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1588":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1589":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1590":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1591":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1592":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1593":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1595":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1597":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1598":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1600":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1601":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1602":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1603":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1604":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1606":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1607":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1609":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1610":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1611":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1613":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1614":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1615":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1616":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1617":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1618":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1619":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1620":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1621":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1622":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1623":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1624":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1625":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1627":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1628":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1629":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1630":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1631":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1632":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1633":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1634":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1635":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1636":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1637":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1638":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1640":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1641":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1642":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1643":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1644":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1645":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1646":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1647":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1648":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1649":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1650":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1651":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1652":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1653":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1654":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1655":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1656":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1657":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1658":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1659":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1660":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1661":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1662":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1663":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1664":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1665":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1666":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1667":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1668":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1669":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1670":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1671":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1672":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1673":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1674":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1675":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1676":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1677":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1678":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1679":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1680":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1681":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1682":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1683":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1684":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1685":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1686":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1687":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1688":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1689":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1690":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1691":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1692":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1693":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1694":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1695":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1696":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1697":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1698":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1699":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1700":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1701":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1702":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1703":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1704":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1705":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1706":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1707":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1708":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1709":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1710":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1711":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1712":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1713":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1714":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1715":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1716":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1717":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1718":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1719":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1720":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1721":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1722":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1723":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1724":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1725":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1726":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1727":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1728":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1729":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1730":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1731":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1732":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1733":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1734":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1735":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1736":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1737":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1738":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1739":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1740":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1741":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1742":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1743":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1744":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1745":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1746":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1747":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1748":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1749":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1750":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1751":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1752":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1753":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1754":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1755":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1756":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1757":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1758":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1759":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1760":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1761":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1762":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1763":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1764":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1765":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1766":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1767":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1768":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1769":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1770":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1771":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1772":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1773":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1774":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1775":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1776":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1777":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1778":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1779":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1780":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1781":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1782":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1783":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1784":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1785":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1786":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1787":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1788":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1789":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1790":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1791":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1792":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1793":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1794":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1795":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1796":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1797":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1798":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1799":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1800":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1801":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1802":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1803":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1804":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1805":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1806":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1807":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1808":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1809":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1810":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1811":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1812":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1813":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1814":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1815":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1816":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1817":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1818":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1819":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1820":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1821":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1822":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1823":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1824":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1825":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1826":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1827":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1828":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1829":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1830":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1831":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1832":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1833":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1834":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1835":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1836":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1837":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1838":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1839":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1840":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1841":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1842":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1843":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1844":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1845":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1846":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1847":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1848":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1849":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1850":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1851":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1852":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1853":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1854":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1855":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1856":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1857":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1858":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1859":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1860":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1861":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1862":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1863":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1864":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1865":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1866":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1867":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1868":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1869":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1870":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1871":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1872":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1873":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1874":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1875":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1876":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1877":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1878":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1879":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1880":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1881":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1882":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1883":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1884":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1885":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1886":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1887":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1888":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1889":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1890":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1891":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1892":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1893":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1894":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1895":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1896":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1897":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1898":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1899":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1900":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1901":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1902":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1903":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1904":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1905":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1906":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1907":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1908":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1909":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1910":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1911":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1912":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1913":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1914":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1915":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1916":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1917":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1918":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1919":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1920":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1921":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1922":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1923":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1924":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1925":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1926":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1927":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1928":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1929":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1930":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1931":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1932":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1933":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1934":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1935":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1936":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1937":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1938":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1939":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1940":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1941":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1942":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1943":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1944":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1945":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1946":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1947":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1948":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1949":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1950":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1951":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1952":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1953":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1954":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1955":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1956":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1957":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1958":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1959":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1960":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1961":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO00":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1962":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1963":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1964":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1965":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1966":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1967":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1968":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1969":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO01":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1970":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1971":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1972":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1973":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1974":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1975":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1976":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1977":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO09":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1978":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1979":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1980":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1981":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1982":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1983":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1984":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1985":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO03":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1986":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1987":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1988":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1989":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1990":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1991":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1992":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1993":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO06":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1994":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1995":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1996":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1997":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1998":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1999":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2000":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2001":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO02":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2002":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2003":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2004":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2005":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2006":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2007":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2008":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2009":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO04":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2010":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2011":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2012":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2013":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2014":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2015":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2016":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2017":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO05":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2018":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2019":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2020":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2021":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2022":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2023":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2024":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2025":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO07":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2026":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2027":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2028":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2029":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2030":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2031":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2032":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2033":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO08":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2034":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2035":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2036":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2037":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2038":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2039":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2040":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2041":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO16":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2042":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2043":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2044":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2045":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2046":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2047":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2048":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2049":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO17":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2050":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2051":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2052":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2053":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2054":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2055":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2056":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2057":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO18":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2058":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2059":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2060":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2061":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2062":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2063":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2064":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2065":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO19":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2066":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2067":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2068":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2069":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2070":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2071":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2072":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO2073":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02074":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02075":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02076":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02077":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02078":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02079":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02080":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02081":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02082":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02083":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02084":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02085":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02086":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02087":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02088":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02089":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02090":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02091":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02092":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02093":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02094":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02095":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02096":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02097":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02098":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02099":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02100":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02101":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02102":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02103":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02104":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02105":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02106":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02107":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02108":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02109":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02110":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02111":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02112":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02113":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02114":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02115":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02116":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02117":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02118":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02119":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02120":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02121":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02122":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02123":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02124":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02125":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02126":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02127":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02128":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02129":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02130":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02131":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02132":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02133":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02134":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02135":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02136":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02137":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02138":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02139":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02140":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02141":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02142":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02143":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02144":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02145":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02146":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02147":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02148":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02149":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02150":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02151":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02152":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02153":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02154":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02155":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02156":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02157":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02158":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02159":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02160":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02161":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02162":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02163":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02164":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02165":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02166":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02167":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02168":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02169":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02170":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02171":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02172":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02173":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02174":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02175":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02176":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02177":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02178":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02179":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02180":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02181":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02182":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02183":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02184":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02185":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02186":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02187":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02188":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02189":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02190":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02191":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02192":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02193":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02194":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02195":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02196":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02197":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02198":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02199":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02200":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02201":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02202":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02203":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02204":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02205":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02206":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02207":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02208":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02209":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02210":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02211":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02212":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02213":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02214":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02215":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02216":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02217":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02218":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02219":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02220":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02221":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02222":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02223":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02224":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02225":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02226":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02227":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02228":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02229":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02230":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02231":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02232":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02233":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02234":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02235":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02236":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02237":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02238":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02239":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02240":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02241":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02242":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02243":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02244":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02245":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02246":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02247":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02248":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02249":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02250":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02251":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02252":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02253":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2254":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2255":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2256":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2257":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2258":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2259":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2260":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2261":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2262":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2263":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2264":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2265":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2266":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2267":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2268":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2269":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG2270":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2271":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2272":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2273":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2274":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2275":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2276":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2277":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2278":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2279":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2280":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2281":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2282":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2283":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2284":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2285":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2286":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2287":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2288":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2289":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2290":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2291":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2292":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2293":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2294":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2295":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2296":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2297":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2298":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2299":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2300":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2301":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2302":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2303":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2304":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2305":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2306":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2307":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2308":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2309":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2310":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2311":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2312":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2313":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2314":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2315":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2316":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2317":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2318":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2319":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2320":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2321":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2322":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2323":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2324":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2325":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2326":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2327":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2328":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2329":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2330":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2331":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2332":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2333":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2334":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2335":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2336":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2337":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2338":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2339":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2340":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2341":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2342":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2343":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2344":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2345":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2346":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2347":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2348":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2349":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2350":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2351":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2352":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2353":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2354":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2355":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2356":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2357":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2358":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2359":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2360":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2361":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2362":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2363":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2364":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2365":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2366":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2367":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2368":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2369":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2370":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2371":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2372":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2373":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2374":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2375":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2376":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2377":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2378":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2379":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2380":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2381":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2382":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2383":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2384":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2385":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2386":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2387":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2388":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2389":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2390":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2391":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2392":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2393":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2394":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2395":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2396":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2397":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2398":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2399":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND_CLE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2400":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2401":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2402":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2403":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2404":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2405":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2406":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2407":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND_ALE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2408":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2409":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2410":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2411":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2412":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2413":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2414":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2415":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2416":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2417":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2418":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2419":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2420":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2421":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2422":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2423":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2424":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2425":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2426":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2427":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2428":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2429":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2430":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2431":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2432":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2433":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2434":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2435":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2436":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2437":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2438":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2439":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2440":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2441":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2442":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2443":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2444":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2445":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2446":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2447":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2448":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2449":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2450":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2451":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2452":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2453":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2454":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2455":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2456":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2457":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2458":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2459":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2460":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2461":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2462":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2463":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2464":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2465":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2466":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2467":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2468":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2469":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2470":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2471":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2472":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2473":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2474":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2475":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2476":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2477":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2478":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2479":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2480":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2481":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2482":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2483":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2484":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2485":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2486":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2487":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2489":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2490":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2491":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2493":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2494":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2495":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2496":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2497":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2498":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2499":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2500":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2502":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2503":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2505":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2507":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2508":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2509":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2510":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2511":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2512":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2513":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2514":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2515":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2516":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2517":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2518":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2520":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2521":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2523":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2525":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2526":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2528":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2529":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2530":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2531":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2532":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2534":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2535":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2537":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2538":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2539":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2542":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2547":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2548":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2550":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2553":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2555":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2557":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_2558":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2561":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2566":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_2567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2571":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2574":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2575":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_2576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2577":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2579":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2582":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2583":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2584":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_2585":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2586":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2587":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2588":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2589":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2590":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2591":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2592":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2593":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_2594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2595":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2597":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2598":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2600":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2601":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2602":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_2603":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2604":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2606":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2607":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2609":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2610":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2611":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_2612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2613":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2614":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2615":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2616":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2617":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2618":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2619":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2620":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_2621":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2622":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2623":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2624":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2625":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2627":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2628":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2629":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2630":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2631":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2632":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2633":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2634":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2635":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2636":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2637":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2638":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2640":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2641":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2642":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2643":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2644":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2645":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2646":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2647":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2648":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2649":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2650":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2651":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2652":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2653":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2654":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2655":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2656":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2657":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2658":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2659":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2660":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2661":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2662":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2663":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2664":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2665":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2666":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2667":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2668":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2669":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2670":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2671":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2672":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2673":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2674":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2675":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2676":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2677":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2678":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2679":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2680":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2681":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2682":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2683":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2684":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2685":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2686":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2687":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2688":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2689":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2690":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2691":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2692":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2693":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2694":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2695":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2696":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2697":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_2698":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2699":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2700":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2701":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2702":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2703":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2704":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2705":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2706":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B7DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_ADDDS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_ADDD2707":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRM2708":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRM2709":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2710":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2711":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRPKE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRP2712":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2713":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2714":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2715":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2716":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2717":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2718":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRPK":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRP2719":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2720":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2721":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRHYS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRH2722":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRMODE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRM2723":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2724":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2725":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2726":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2727":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2728":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2729":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B0DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B1DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_CTLDS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_CTLD2730":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDR_2731":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDR_2732":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B2DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDR_2733":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B3DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B4DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B5DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B6DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_RGMI2734":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_RGMI2735":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ASRC_ASRCK_CLOCK_6_2736":\
    line="B_IOMUXC_ASRC_ASRCK_CLOCK_6_2737":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_DA_AMX_S2738":\
    line="B_IOMUXC_AUD4_INPUT_DA_AMX_S2739":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_DB_AMX_S2740":\
    line="B_IOMUXC_AUD4_INPUT_DB_AMX_S2741":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_RXCLK_AM2742":\
    line="B_IOMUXC_AUD4_INPUT_RXCLK_AM2743":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_RXFS_AMX2744":\
    line="B_IOMUXC_AUD4_INPUT_RXFS_AMX2745":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_TXCLK_AM2746":\
    line="B_IOMUXC_AUD4_INPUT_TXCLK_AM2747":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_TXFS_AMX2748":\
    line="B_IOMUXC_AUD4_INPUT_TXFS_AMX2749":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_DA_AMX_S2750":\
    line="B_IOMUXC_AUD5_INPUT_DA_AMX_S2751":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_DB_AMX_S2752":\
    line="B_IOMUXC_AUD5_INPUT_DB_AMX_S2753":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_RXCLK_AM2754":\
    line="B_IOMUXC_AUD5_INPUT_RXCLK_AM2755":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_RXFS_AMX2756":\
    line="B_IOMUXC_AUD5_INPUT_RXFS_AMX2757":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_TXCLK_AM2758":\
    line="B_IOMUXC_AUD5_INPUT_TXCLK_AM2759":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_TXFS_AMX2760":\
    line="B_IOMUXC_AUD5_INPUT_TXFS_AMX2761":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FLEXCAN1_RX_SELECT_2762":\
    line="B_IOMUXC_FLEXCAN1_RX_SELECT_2763":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FLEXCAN2_RX_SELECT_2764":\
    line="B_IOMUXC_FLEXCAN2_RX_SELECT_2765":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CCM_PMIC_READY_SELE2766":\
    line="B_IOMUXC_CCM_PMIC_READY_SELE2767":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_CSPI_CLK_IN_2768":\
    line="B_IOMUXC_ECSPI1_CSPI_CLK_IN_2769":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_MISO_SELECT_2770":\
    line="B_IOMUXC_ECSPI1_MISO_SELECT_2771":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_MOSI_SELECT_2772":\
    line="B_IOMUXC_ECSPI1_MOSI_SELECT_2773":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_SS0_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI1_SS0_SELECT_I2774":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_SS1_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI1_SS1_SELECT_I2775":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_SS2_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI1_SS2_SELECT_I2776":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_SS3_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI1_SS3_SELECT_I2777":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_CSPI_CLK_IN_2778":\
    line="B_IOMUXC_ECSPI2_CSPI_CLK_IN_2779":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_MISO_SELECT_2780":\
    line="B_IOMUXC_ECSPI2_MISO_SELECT_2781":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_MOSI_SELECT_2782":\
    line="B_IOMUXC_ECSPI2_MOSI_SELECT_2783":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_SS0_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI2_SS0_SELECT_I2784":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_SS1_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI2_SS1_SELECT_I2785":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_SS0_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI4_SS0_SELECT_I2786":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI5_CSPI_CLK_IN_2787":\
    line="B_IOMUXC_ECSPI5_CSPI_CLK_IN_2788":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI5_MISO_SELECT_2789":\
    line="B_IOMUXC_ECSPI5_MISO_SELECT_2790":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI5_MOSI_SELECT_2791":\
    line="B_IOMUXC_ECSPI5_MOSI_SELECT_2792":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI5_SS0_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI5_SS0_SELECT_I2793":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI5_SS1_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI5_SS1_SELECT_I2794":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_REF_CLK_SELECT2795":\
    line="B_IOMUXC_ENET_REF_CLK_SELECT2796":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_MAC0_MDIO_SELE2797":\
    line="B_IOMUXC_ENET_MAC0_MDIO_SELE2798":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_MAC0_RX_CLK_SE2799":\
    line="B_IOMUXC_ENET_MAC0_RX_CLK_SE2800":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_MAC0_RX_DATA0_2801":\
    line="B_IOMUXC_ENET_MAC0_RX_DATA0_2802":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_MAC0_RX_DATA1_2803":\
    line="B_IOMUXC_ENET_MAC0_RX_DATA1_2804":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_MAC0_RX_DATA2_2805":\
    line="B_IOMUXC_ENET_MAC0_RX_DATA2_2806":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_MAC0_RX_DATA3_2807":\
    line="B_IOMUXC_ENET_MAC0_RX_DATA3_2808":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_MAC0_RX_EN_SEL2809":\
    line="B_IOMUXC_ENET_MAC0_RX_EN_SEL2810":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_RX_FS_SELECT_INPUT":\
    line="B_IOMUXC_ESAI_RX_FS_SELECT_I2811":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_TX_FS_SELECT_INPUT":\
    line="B_IOMUXC_ESAI_TX_FS_SELECT_I2812":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_RX_HF_CLK_SELE2813":\
    line="B_IOMUXC_ESAI_RX_HF_CLK_SELE2814":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_TX_HF_CLK_SELE2815":\
    line="B_IOMUXC_ESAI_TX_HF_CLK_SELE2816":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_RX_CLK_SELECT_2817":\
    line="B_IOMUXC_ESAI_RX_CLK_SELECT_2818":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_TX_CLK_SELECT_2819":\
    line="B_IOMUXC_ESAI_TX_CLK_SELECT_2820":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_SDO0_SELECT_INPUT":\
    line="B_IOMUXC_ESAI_SDO0_SELECT_IN2821":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_SDO1_SELECT_INPUT":\
    line="B_IOMUXC_ESAI_SDO1_SELECT_IN2822":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_SDO2_SDI3_SELE2823":\
    line="B_IOMUXC_ESAI_SDO2_SDI3_SELE2824":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_SDO3_SDI2_SELE2825":\
    line="B_IOMUXC_ESAI_SDO3_SDI2_SELE2826":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_SDO4_SDI1_SELE2827":\
    line="B_IOMUXC_ESAI_SDO4_SDI1_SELE2828":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_SDO5_SDI0_SELE2829":\
    line="B_IOMUXC_ESAI_SDO5_SDI0_SELE2830":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_HDMI_ICECIN_SELECT_2831":\
    line="B_IOMUXC_HDMI_ICECIN_SELECT_2832":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_HDMI_II2C_CLKIN_SEL2833":\
    line="B_IOMUXC_HDMI_II2C_CLKIN_SEL2834":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_HDMI_II2C_DATAIN_SE2835":\
    line="B_IOMUXC_HDMI_II2C_DATAIN_SE2836":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C1_SCL_IN_SELECT_2837":\
    line="B_IOMUXC_I2C1_SCL_IN_SELECT_2838":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C1_SDA_IN_SELECT_2839":\
    line="B_IOMUXC_I2C1_SDA_IN_SELECT_2840":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C2_SCL_IN_SELECT_2841":\
    line="B_IOMUXC_I2C2_SCL_IN_SELECT_2842":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C2_SDA_IN_SELECT_2843":\
    line="B_IOMUXC_I2C2_SDA_IN_SELECT_2844":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C3_SCL_IN_SELECT_2845":\
    line="B_IOMUXC_I2C3_SCL_IN_SELECT_2846":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C3_SDA_IN_SELECT_2847":\
    line="B_IOMUXC_I2C3_SDA_IN_SELECT_2848":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_DATA10_S2849":\
    line="B_IOMUXC_IPU2_SENS1_DATA10_S2850":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_DATA11_S2851":\
    line="B_IOMUXC_IPU2_SENS1_DATA11_S2852":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_DATA12_S2853":\
    line="B_IOMUXC_IPU2_SENS1_DATA12_S2854":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_DATA13_S2855":\
    line="B_IOMUXC_IPU2_SENS1_DATA13_S2856":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_DATA14_S2857":\
    line="B_IOMUXC_IPU2_SENS1_DATA14_S2858":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_DATA15_S2859":\
    line="B_IOMUXC_IPU2_SENS1_DATA15_S2860":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_DATA16_S2861":\
    line="B_IOMUXC_IPU2_SENS1_DATA16_S2862":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_DATA17_S2863":\
    line="B_IOMUXC_IPU2_SENS1_DATA17_S2864":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_DATA18_S2865":\
    line="B_IOMUXC_IPU2_SENS1_DATA18_S2866":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_DATA19_S2867":\
    line="B_IOMUXC_IPU2_SENS1_DATA19_S2868":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_DATA_EN_2869":\
    line="B_IOMUXC_IPU2_SENS1_DATA_EN_2870":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_HSYNC_SE2871":\
    line="B_IOMUXC_IPU2_SENS1_HSYNC_SE2872":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_PIX_CLK_2873":\
    line="B_IOMUXC_IPU2_SENS1_PIX_CLK_2874":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_SENS1_VSYNC_SE2875":\
    line="B_IOMUXC_IPU2_SENS1_VSYNC_SE2876":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_COL5_SELECT_INPUT":\
    line="B_IOMUXC_KEY_COL5_SELECT_INP2877":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_COL6_SELECT_INPUT":\
    line="B_IOMUXC_KEY_COL6_SELECT_INP2878":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_COL7_SELECT_INPUT":\
    line="B_IOMUXC_KEY_COL7_SELECT_INP2879":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_ROW5_SELECT_INPUT":\
    line="B_IOMUXC_KEY_ROW5_SELECT_INP2880":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_ROW6_SELECT_INPUT":\
    line="B_IOMUXC_KEY_ROW6_SELECT_INP2881":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_ROW7_SELECT_INPUT":\
    line="B_IOMUXC_KEY_ROW7_SELECT_INP2882":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MLB_MLB_CLK_IN_SELE2883":\
    line="B_IOMUXC_MLB_MLB_CLK_IN_SELE2884":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MLB_MLB_DATA_IN_SEL2885":\
    line="B_IOMUXC_MLB_MLB_DATA_IN_SEL2886":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MLB_MLB_SIG_IN_SELE2887":\
    line="B_IOMUXC_MLB_MLB_SIG_IN_SELE2888":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SDMA_EVENTS14_SELEC2889":\
    line="B_IOMUXC_SDMA_EVENTS14_SELEC2890":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SDMA_EVENTS15_SELEC2891":\
    line="B_IOMUXC_SDMA_EVENTS15_SELEC2892":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SPDIF_SPDIF_IN1_SEL2893":\
    line="B_IOMUXC_SPDIF_SPDIF_IN1_SEL2894":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SPDIF_TX_CLK2_SELEC2895":\
    line="B_IOMUXC_SPDIF_TX_CLK2_SELEC2896":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART1_UART_RTS_B_SE2897":\
    line="B_IOMUXC_UART1_UART_RTS_B_SE2898":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART1_UART_RX_DATA_2899":\
    line="B_IOMUXC_UART1_UART_RX_DATA_2900":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART2_UART_RTS_B_SE2901":\
    line="B_IOMUXC_UART2_UART_RTS_B_SE2902":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART2_UART_RX_DATA_2903":\
    line="B_IOMUXC_UART2_UART_RX_DATA_2904":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART3_UART_RTS_B_SE2905":\
    line="B_IOMUXC_UART3_UART_RTS_B_SE2906":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART3_UART_RX_DATA_2907":\
    line="B_IOMUXC_UART3_UART_RX_DATA_2908":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART4_UART_RTS_B_SE2909":\
    line="B_IOMUXC_UART4_UART_RTS_B_SE2910":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART4_UART_RX_DATA_2911":\
    line="B_IOMUXC_UART4_UART_RX_DATA_2912":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART5_UART_RTS_B_SE2913":\
    line="B_IOMUXC_UART5_UART_RTS_B_SE2914":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART5_UART_RX_DATA_2915":\
    line="B_IOMUXC_UART5_UART_RX_DATA_2916":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USB_OTG_OC_SELECT_INPUT":\
    line="B_IOMUXC_USB_OTG_OC_SELECT_I2917":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USB_H1_OC_SELECT_INPUT":\
    line="B_IOMUXC_USB_H1_OC_SELECT_IN2918":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC1_WP_ON_SELECT2919":\
    line="B_IOMUXC_USDHC1_WP_ON_SELECT2920":\
    line="$$":\
  }\
  :ARM_config={}\
}
