# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: RAD
registers:
  - name: RAD_REG_CTL
    address: 0x1180070000000
    bus: RSL
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: 0x0
        typical: 0x0
        description: RESERVED

      - name: WC_DIS
        bits: 6
        access: R/W/H
        reset: 0
        typical: 0
        description: |
          Reserved. INTERNAL: Bug 17188 diagnostic disable.

      - name: MAX_READ
        bits: 5..2
        access: R/W
        reset: 0x8
        typical: 0x8
        description: Maximum number of outstanding data read commands

      - name: STORE_LE
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: Force STORE0 byte write address to little endian

      - name: RESET
        bits: 0
        access: WO
        reset: 0
        typical: 0
        description: Reset oneshot pulse (lasts for 4 cycles)


  - name: RAD_REG_CMD_BUF
    address: 0x1180070000008
    bus: RSL
    fields:
      - name: --
        bits: 63..58
        access: ---
        reset: 0x0
        typical: 0x0
        description: RESERVED

      - name: DWB
        bits: 57..49
        access: R/W
        reset: 0x0
        typical: --
        description: Number of DontWriteBacks

      - name: POOL
        bits: 48..46
        access: R/W
        reset: 0x0
        typical: --
        description: Free list used to free command buffer segments

      - name: SIZE
        bits: 45..33
        access: R/W
        reset: 0x0
        typical: --
        description: Number of uint64s per command buffer segment

      - name: PTR
        bits: 32..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Initial command buffer pointer[39:7] (128B-aligned)


  - name: RAD_REG_POLYNOMIAL
    address: 0x1180070000010
    bus: RSL
    fields:
      - name: --
        bits: 63..8
        access: ---
        reset: 0x0
        typical: 0x0
        description: RESERVED

      - name: COEFFS
        bits: 7..0
        access: R/W
        reset: 0x1d
        typical: 0x1d
        description: coefficients of GF(2^8) irreducible polynomial


  - name: RAD_REG_READ_IDX
    address: 0x1180070000018
    bus: RSL
    fields:
      - name: --
        bits: 63..32
        access: ---
        reset: --
        typical: --
        description: RESERVED

      - name: INC
        bits: 31..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Increment to add to current index for next index

      - name: IDX
        bits: 15..0
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Index to use for next memory CSR read


  - name: RAD_REG_BIST_RESULT
    address: 0x1180070000080
    bus: RSL
    fields:
      - name: --
        bits: 63..8
        access: ---
        reset: --
        typical: --
        description: RESERVED

      - name: STA
        bits: 7
        access: RO
        reset: X
        typical: 0
        description: BiST result of the STA     memories

      - name: NCB_OUB
        bits: 6
        access: RO
        reset: X
        typical: 0
        description: BiST result of the NCB_OUB memories

      - name: NCB_INB
        bits: 5..4
        access: RO
        reset: X
        typical: 0x0
        description: BiST result of the NCB_INB memories

      - name: DAT
        bits: 3..0
        access: RO
        reset: X
        typical: 0x0
        description: BiST result of the DAT     memories


  - name: RAD_REG_ERROR
    address: 0x1180070000088
    bus: RSL
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: RESERVED

      - name: DOORBELL
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: A doorbell count has overflowed


  - name: RAD_REG_INT_MASK
    address: 0x1180070000090
    bus: RSL
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: RESERVED

      - name: DOORBELL
        bits: 0
        access: R/W/H
        reset: 0
        typical: 0
        description: Bit mask corresponding to RAD_REG_ERROR[0] above


  - name: RAD_REG_DEBUG0
    address: 0x1180070000100
    bus: RSL
    fields:
      - name: --
        bits: 63..57
        access: RO/H
        reset: --
        typical: --
        description: RESERVED

      - name: LOOP
        bits: 56..32
        access: RO/H
        reset: --
        typical: --
        description: Loop offset

      - name: --
        bits: 31..24
        access: RO/H
        reset: --
        typical: --
        description: RESERVED

      - name: --
        bits: 23..22
        access: RO/H
        reset: --
        typical: --
        description: RESERVED

      - name: IRIDX
        bits: 21..16
        access: RO/H
        reset: --
        typical: --
        description: IWords read index

      - name: --
        bits: 15..14
        access: RO/H
        reset: --
        typical: --
        description: RESERVED

      - name: IWIDX
        bits: 13..8
        access: RO/H
        reset: --
        typical: --
        description: IWords write index

      - name: OWORDQV
        bits: 7
        access: RO/H
        reset: --
        typical: --
        description: Valid for OWORDQ

      - name: OWORDPV
        bits: 6
        access: RO/H
        reset: --
        typical: --
        description: Valid for OWORDP

      - name: COMMIT
        bits: 5
        access: RO/H
        reset: --
        typical: --
        description: Waiting for write commit

      - name: STATE
        bits: 4..0
        access: RO/H
        reset: --
        typical: --
        description: Main state


  - name: RAD_REG_DEBUG1
    address: 0x1180070000108
    bus: RSL
    fields:
      - name: CWORD
        bits: 63..0
        access: RO/H
        reset: --
        typical: --
        description: CWord


  - name: RAD_REG_DEBUG2
    address: 0x1180070000110
    bus: RSL
    fields:
      - name: OWORDP
        bits: 63..0
        access: RO/H
        reset: --
        typical: --
        description: OWordP


  - name: RAD_REG_DEBUG3
    address: 0x1180070000118
    bus: RSL
    fields:
      - name: OWORDQ
        bits: 63..0
        access: RO/H
        reset: --
        typical: --
        description: OWordQ


  - name: RAD_REG_DEBUG4
    address: 0x1180070000120
    bus: RSL
    fields:
      - name: RWORD
        bits: 63..0
        access: RO/H
        reset: --
        typical: --
        description: RWord


  - name: RAD_REG_DEBUG5
    address: 0x1180070000128
    bus: RSL
    fields:
      - name: --
        bits: 63..53
        access: ---
        reset: --
        typical: --
        description: RESERVED

      - name: NIROPC7
        bits: 52..50
        access: RO/H
        reset: --
        typical: --
        description: NCBI ropc (stage7 grant)

      - name: NIRQUE7
        bits: 49..48
        access: RO/H
        reset: --
        typical: --
        description: NCBI rque (stage7 grant)

      - name: NIRVAL7
        bits: 47..43
        access: RO/H
        reset: --
        typical: --
        description: NCBI rval (stage7 grant)

      - name: NIROPC6
        bits: 42..40
        access: RO/H
        reset: --
        typical: --
        description: NCBI ropc (stage6 arb)

      - name: NIRQUE6
        bits: 39..38
        access: RO/H
        reset: --
        typical: --
        description: NCBI rque (stage6 arb)

      - name: NIRARB6
        bits: 37
        access: RO/H
        reset: --
        typical: --
        description: NCBI rarb (stage6 arb)

      - name: NIRVAL6
        bits: 36..32
        access: RO/H
        reset: --
        typical: --
        description: NCBI rval (stage6 arb)

      - name: NIRIDX1
        bits: 31..28
        access: RO/H
        reset: --
        typical: --
        description: NCBI ridx1

      - name: NIWIDX1
        bits: 27..24
        access: RO/H
        reset: --
        typical: --
        description: NCBI widx1

      - name: NIRIDX0
        bits: 23..20
        access: RO/H
        reset: --
        typical: --
        description: NCBI ridx0

      - name: NIWIDX0
        bits: 19..16
        access: RO/H
        reset: --
        typical: --
        description: NCBI widx0

      - name: WCCREDS
        bits: 15..14
        access: RO/H
        reset: 0x0
        typical: 0x0
        description: WC credits

      - name: FPACREDS
        bits: 13..12
        access: RO/H
        reset: 0x1
        typical: 0x0
        description: POW credits

      - name: --
        bits: 11..10
        access: ---
        reset: --
        typical: --
        description: RESERVED

      - name: POWCREDS
        bits: 9..8
        access: RO/H
        reset: 0x2
        typical: 0x0
        description: POW credits

      - name: N1CREDS
        bits: 7..4
        access: RO/H
        reset: 0x8
        typical: 0x0
        description: NCBI1 credits

      - name: N0CREDS
        bits: 3..0
        access: RO/H
        reset: 0x8
        typical: 0x0
        description: NCBI0 credits


  - name: RAD_REG_DEBUG6
    address: 0x1180070000130
    bus: RSL
    fields:
      - name: CNT
        bits: 63..56
        access: RO/H
        reset: --
        typical: --
        description: |
          CCTL count[7:0] (bytes)

      - name: SIZE
        bits: 55..40
        access: RO/H
        reset: --
        typical: --
        description: CCTL size (bytes)

      - name: PTR
        bits: 39..0
        access: RO/H
        reset: --
        typical: --
        description: CCTL pointer


  - name: RAD_REG_DEBUG7
    address: 0x1180070000138
    bus: RSL
    fields:
      - name: --
        bits: 63..15
        access: ---
        reset: --
        typical: --
        description: RESERVED

      - name: CNT
        bits: 14..0
        access: RO/H
        reset: --
        typical: --
        description: |
          CCTL count[22:8] (bytes)


  - name: RAD_REG_DEBUG8
    address: 0x1180070000140
    bus: RSL
    fields:
      - name: FLAGS
        bits: 63..56
        access: RO/H
        reset: --
        typical: --
        description: ICTL flags

      - name: SIZE
        bits: 55..40
        access: RO/H
        reset: --
        typical: --
        description: ICTL size (bytes)

      - name: PTR
        bits: 39..0
        access: RO/H
        reset: --
        typical: --
        description: ICTL pointer


  - name: RAD_REG_DEBUG9
    address: 0x1180070000148
    bus: RSL
    fields:
      - name: --
        bits: 63..20
        access: ---
        reset: --
        typical: --
        description: RESERVED

      - name: EOD
        bits: 19
        access: RO/H
        reset: --
        typical: --
        description: ICTL eod flag

      - name: INI
        bits: 18
        access: RO/H
        reset: --
        typical: --
        description: ICTL init flag

      - name: Q
        bits: 17
        access: RO/H
        reset: --
        typical: --
        description: ICTL q enable

      - name: P
        bits: 16
        access: RO/H
        reset: --
        typical: --
        description: ICTL p enable

      - name: MUL
        bits: 15..8
        access: RO/H
        reset: --
        typical: --
        description: ICTL multiplier

      - name: IDX
        bits: 7..0
        access: RO/H
        reset: --
        typical: --
        description: ICTL index


  - name: RAD_REG_DEBUG10
    address: 0x1180070000150
    bus: RSL
    fields:
      - name: FLAGS
        bits: 63..56
        access: RO/H
        reset: --
        typical: --
        description: OCTL flags

      - name: SIZE
        bits: 55..40
        access: RO/H
        reset: --
        typical: --
        description: OCTL size (bytes)

      - name: PTR
        bits: 39..0
        access: RO/H
        reset: --
        typical: --
        description: OCTL pointer


  - name: RAD_REG_DEBUG11
    address: 0x1180070000158
    bus: RSL
    fields:
      - name: --
        bits: 63..13
        access: ---
        reset: --
        typical: --
        description: RESERVED

      - name: Q
        bits: 12
        access: RO/H
        reset: --
        typical: --
        description: OCTL q flag

      - name: P
        bits: 11
        access: RO/H
        reset: --
        typical: --
        description: OCTL p flag

      - name: WC
        bits: 10
        access: RO/H
        reset: --
        typical: --
        description: OCTL write commit flag

      - name: EOD
        bits: 9
        access: RO/H
        reset: --
        typical: --
        description: OCTL eod flag

      - name: SOD
        bits: 8
        access: RO/H
        reset: --
        typical: --
        description: OCTL sod flag

      - name: IDX
        bits: 7..0
        access: RO/H
        reset: --
        typical: --
        description: OCTL index


  - name: RAD_REG_DEBUG12
    address: 0x1180070000160
    bus: RSL
    fields:
      - name: --
        bits: 63..15
        access: ---
        reset: --
        typical: --
        description: RESERVED

      - name: ASSERTS
        bits: 14..0
        access: RO
        reset: --
        typical: --
        description: Various assertion checks


  - name: RAD_MEM_DEBUG0
    address: 0x1180070001000
    bus: RSL
    fields:
      - name: IWORD
        bits: 63..0
        access: RO/H
        reset: --
        typical: --
        description: IWord


  - name: RAD_MEM_DEBUG1
    address: 0x1180070001008
    bus: RSL
    fields:
      - name: P_DAT
        bits: 63..0
        access: RO/H
        reset: --
        typical: --
        description: P data


  - name: RAD_MEM_DEBUG2
    address: 0x1180070001010
    bus: RSL
    fields:
      - name: Q_DAT
        bits: 63..0
        access: RO/H
        reset: --
        typical: --
        description: Q data



