// Seed: 2401817599
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output wand id_2,
    input wand id_3,
    output tri1 id_4,
    output tri1 id_5,
    input wor id_6,
    output wand id_7,
    input tri0 id_8,
    output supply0 id_9,
    output wor id_10,
    input wor id_11,
    output tri0 id_12,
    input supply0 id_13,
    output tri id_14,
    logic id_16
);
  wire id_17;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri0 id_4
);
  uwire id_6 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
