# Introduction-to-Verilog

### Implement the following logic functions using VerilogHDL with the appropriate modelling techniques (Gate-level modelling, Dataflow modelling, and Behavioral modelling). Subsequently, simulate and verify all the given logic functions using ModelSim integrated with Quartus Prime Lite Edition Software.



####  Q1. 8-bit AND gate

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/and_gate_8bit.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/and_gate_test.v


#### Q2. 16-bit OR gate

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/or_gate_16.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/or_gate_test.v

#### Q3. 32-bit XOR gate

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/xor_gate_32.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/xor_gate_test.v

#### Q4. NAND gates

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/nand_all.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/nand_all_test.v

#### Q5. NOR gates

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/nor_all.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/nor_all_test.v

#### Q6. Half Adder

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/half_adder.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/half_adder_test.v

#### Q7. Full Adder

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/full_adder.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/full_adder_test.v

#### Q8. Full Adder 2

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/fa.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/fa_test.v

#### Q9. Ripple Carry Adder

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/ripple_carry.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/ripple_carry_test.v

#### Q10. Ripple Carry Adder 8-bit

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/ripple_carry8.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/ripple_carry8_test.v

#### Q11. BCD Adder

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/bcd_adder.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/bcd_adder_test.v

#### Q12. BCD Converter

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/bcd.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/bcd_tb.v

#### Q13. Half Subtractor

Code:https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/half_sub.v

Testbench:https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/half_sub_test.v

#### Q14. Full Subtractor

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/full_sub.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/full_sub_test.v

#### Q15. Array of Gates

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/array_gates.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/array_gates_test.v

#### Q16. SR Latch

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/sr_latch.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/sr_latch_test.v

#### Q17. Clocked SR latch

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/csr_latch.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/csr_latch_test.v

#### Q18. Clocked D Latch with synchronous preset and clear

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/dl_sync.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/dlatch_sync_test.v

#### Q19. D flip-flop with synchronous preset and clear

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/dff_sync.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/dff_sync_test.v

#### Q20. Clocked D latch with asynchronous preset and clear

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/d_aync_pr_clr.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/d_aync_pr_clr_tb.v

#### Q21. D flip-flop with asynchronous preset and clear

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/dff_aync_pr_clr.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/dff_aync_pr_clr_tb.v

#### Q22.

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/m41.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/m41_test.v

#### Q23. Multiplier 4

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/multiplier_4.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/multiplier_4_test.v

#### Q24. 4:1 MUX

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/mux_41.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/mux_41_test.v

#### Q25. 16:4 MUX

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/mux16_4.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/mux16_test.v

#### Q26. 16-bit MUX

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/mux16.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/mux16_test.v

#### Q27. Multiplexer

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/multiplexer.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/multiplexer_test.v

#### Q28. Quadruple Two-to-One Multiplexer

Code:https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/quad_21_mux.v

Testbench:https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/quad_21_mux_test.v

#### Q29. 1:4 DEMUX

Code:https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/demux_14.v

Testbench:https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/demux_14_test.v

#### Q30. FOUR input Binary function F(w, x ,y, z)=‚àëùëö(1, 3, 5, 7, 8, 13, 14, 15) with 8:1 Multiplexer

Code:https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/func_81.v

Testbench:https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/func_81_test.v

#### Q31.

fabc.v

#### Q32. 3:8 Decoder

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/decoder_38.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/decoder_38_tb.v

#### Q33. 4:16 Decoder

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/decoder_416.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/decoder_416_tb.v

#### Q34. Binary to Grey Code Converter

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/binary_grey.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/binary_grey_test.v

#### Q35.  Binary to Grey Converter 16-bit

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/binary_grey_16.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/binary_grey_16_test.v

#### Q36. Grey to Binary Code Converter

https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/grey_binary_16.v

#### Q37. Excess 3 Code

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/excess_3_code.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/excess_3_code_test.v

#### Q38. 8-bit Register

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/reg_8.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/reg_8_tb.v

#### Q39. Shift Register

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/shift_reg.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/shift_reg_test.v

#### Q40. ALU

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/alu.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/alu_test.v

#### Q41. Serial Adder

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/serial_add.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/serial_add_test.v

#### Q42. Serial Subtractor

Code: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/serial_sub.v

Testbench: https://github.com/hwlab-csed/Introduction-to-Verilog/blob/main/Sample/serial_sub_test.v




