#ifndef NO_GRAPHICS_API_IMPL_H
#define NO_GRAPHICS_API_IMPL_H

#include "Config.h"

#include <cstdint>
#include <span>

#define GPU_DEFAULT_ALIGNMENT 16

#define GPU_DEFINE_HANDLE(object) \
    struct object##_T;            \
    using object = object##_T*;

// NOTE: these are named structs rather than aliases of anonymous structs
// (e.g. `using uint3 = struct { ... };`). GCC does not extend the
// "typedef name for linkage purposes" rule ([dcl.typedef]/9) to alias
// declarations, so anonymous structs named only via `using` have no linkage
// there, which makes API functions taking them by value fail to link. Named
// structs have linkage on every compiler while preserving the same layout.
struct int2
{
    int x, y;
};
struct int3
{
    int x, y, z;
};
struct int4
{
    int x, y, z, w;
};
using uint = uint32_t;
struct uint2
{
    uint x, y;
};
struct uint3
{
    uint x, y, z;
};
struct uint4
{
    uint x, y, z, w;
};
struct float2
{
    float x, y;
};
struct float3
{
    float x, y, z;
};
struct float4
{
    float x, y, z, w;
};
struct float3x4
{
    float4 row0, row1, row2;
};
struct float4x4
{
    float4 row0, row1, row2, row3;
};

// Use standard library span
template <typename T>
using Span = std::span<T>;

// Explicit template for ByteSpan
using ByteSpan = Span<uint8_t>;

// Opaque handles
GPU_DEFINE_HANDLE(GpuDevice)
GPU_DEFINE_HANDLE(GpuPipeline)
GPU_DEFINE_HANDLE(GpuPipeline)
GPU_DEFINE_HANDLE(GpuTexture)
GPU_DEFINE_HANDLE(GpuDepthStencilState)
GPU_DEFINE_HANDLE(GpuBlendState)
GPU_DEFINE_HANDLE(GpuQueue)
GPU_DEFINE_HANDLE(GpuCommandBuffer)
GPU_DEFINE_HANDLE(GpuSemaphore)
#ifdef GPU_SURFACE_EXTENSION
GPU_DEFINE_HANDLE(GpuSurface)
GPU_DEFINE_HANDLE(GpuSurface)
GPU_DEFINE_HANDLE(GpuSwapchain)
#endif
#ifdef GPU_RAY_TRACING_EXTENSION
GPU_DEFINE_HANDLE(GpuAccelerationStructure)
#endif

// Enums
enum RESULT
{
    RESULT_SUCCESS,
    RESULT_FAILURE
};
enum MEMORY
{
    MEMORY_DEFAULT,
    MEMORY_GPU,
    MEMORY_READBACK,
    MEMORY_DESCRIPTOR
};
enum CULL
{
    CULL_CCW,
    CULL_CW,
    CULL_ALL,
    CULL_NONE
};
enum DEPTH_FLAGS
{
    DEPTH_UNDEFINED = 0x0,
    DEPTH_READ = 0x1,
    DEPTH_WRITE = 0x2
};
enum OP
{
    OP_NEVER,
    OP_LESS,
    OP_EQUAL,
    OP_LESS_EQUAL,
    OP_GREATER,
    OP_NOT_EQUAL,
    OP_GREATER_EQUAL,
    OP_ALWAYS,
    OP_KEEP,
    OP_ZERO
};
enum BLEND
{
    BLEND_ADD,
    BLEND_SUBTRACT,
    BLEND_REV_SUBTRACT,
    BLEND_MIN,
    BLEND_MAX
};
enum FACTOR
{
    FACTOR_ZERO,
    FACTOR_ONE,
    FACTOR_SRC_COLOR,
    FACTOR_DST_COLOR,
    FACTOR_SRC_ALPHA,
    // One-minus / destination-alpha variants appended after the original set so
    // existing values keep their ordinals. Needed for ordinary alpha
    // compositing (e.g. text/UI: SRC_ALPHA, ONE_MINUS_SRC_ALPHA).
    FACTOR_ONE_MINUS_SRC_COLOR,
    FACTOR_ONE_MINUS_DST_COLOR,
    FACTOR_ONE_MINUS_SRC_ALPHA,
    FACTOR_DST_ALPHA,
    FACTOR_ONE_MINUS_DST_ALPHA
};
enum TOPOLOGY
{
    TOPOLOGY_TRIANGLE_LIST,
    TOPOLOGY_TRIANGLE_STRIP,
    TOPOLOGY_TRIANGLE_FAN
};
enum TEXTURE
{
    TEXTURE_1D,
    TEXTURE_2D,
    TEXTURE_3D,
    TEXTURE_CUBE,
    TEXTURE_2D_ARRAY,
    TEXTURE_CUBE_ARRAY
};
enum FORMAT
{
    FORMAT_NONE,
    FORMAT_RGBA8_UNORM,
    FORMAT_BGRA8_SRGB,
    FORMAT_D32_FLOAT,
    FORMAT_RG11B10_FLOAT,
    FORMAT_RGB10_A2_UNORM,
    FORMAT_RGB32_FLOAT,
    FORMAT_RG32_FLOAT,
    FORMAT_RGBA32_FLOAT,
    FORMAT_RGBA16_FLOAT,
    // Single-channel 8-bit unorm — coverage masks (font atlases, rasterized SVG
    // icons) in engines like Vega. Appended to keep existing ordinals stable.
    FORMAT_R8_UNORM /*, ...*/
};
enum USAGE_FLAGS
{
    USAGE_SAMPLED = 1 << 0,
    USAGE_STORAGE = 1 << 1,
    USAGE_COLOR_ATTACHMENT = 1 << 2,
    USAGE_DEPTH_STENCIL_ATTACHMENT = 1 << 3,
    USAGE_TRANSFER_DST = 1 << 4,
    USAGE_TRANSFER_SRC = 1 << 5 /*, ...*/
};
enum STAGE
{
    STAGE_TRANSFER,
    STAGE_COMPUTE,
    STAGE_RASTER_COLOR_OUT,
    STAGE_PIXEL_SHADER,
    STAGE_VERTEX_SHADER,
    STAGE_ACCELERATION_STRUCTURE_BUILD /*, ...*/
};
enum HAZARD_FLAGS
{
    HAZARD_NONE = 0x0,
    HAZARD_DRAW_ARGUMENTS = 0x1,
    HAZARD_DESCRIPTORS = 0x2,
    HAZARD_DEPTH_STENCIL = 0x4,
    HAZARD_ACCELERATION_STRUCTURE = 0x8 /*, ...*/
};
enum SIGNAL
{
    SIGNAL_ATOMIC_SET,
    SIGNAL_ATOMIC_MAX,
    SIGNAL_ATOMIC_OR /*, ...*/
};
#ifdef GPU_RAY_TRACING_EXTENSION
enum INDEX_TYPE
{
    INDEX_TYPE_UINT16,
    INDEX_TYPE_UINT32
};
enum GEOMETRY_TYPE
{
    GEOMETRY_TYPE_TRIANGLES,
    GEOMETRY_TYPE_AABBS
};
enum MODE
{
    MODE_BUILD,
    MODE_UPDATE
};
enum TYPE
{
    TYPE_BOTTOM_LEVEL,
    TYPE_TOP_LEVEL
};
enum LOAD_OP
{
    LOAD_OP_CLEAR,
    LOAD_OP_LOAD
};
#endif // GPU_RAY_TRACING_EXTENSION

// View descriptor constants
constexpr uint8_t ALL_MIPS = 0xFF;
constexpr uint16_t ALL_LAYERS = 0xFFFF;

// Structs
struct Stencil
{
    OP test = OP_ALWAYS;
    OP failOp = OP_KEEP;
    OP passOp = OP_KEEP;
    OP depthFailOp = OP_KEEP;
    uint8_t reference = 0;
};

struct GpuDepthStencilDesc
{
    DEPTH_FLAGS depthMode = DEPTH_UNDEFINED;
    OP depthTest = OP_ALWAYS;
    float depthBias = 0.0f;
    float depthBiasSlopeFactor = 0.0f;
    float depthBiasClamp = 0.0f;
    uint8_t stencilReadMask = 0xff;
    uint8_t stencilWriteMask = 0xff;
    Stencil stencilFront;
    Stencil stencilBack;
};

struct GpuBlendDesc
{
    BLEND colorOp = BLEND_ADD;
    FACTOR srcColorFactor = FACTOR_ONE;
    FACTOR dstColorFactor = FACTOR_ZERO;
    BLEND alphaOp = BLEND_ADD;
    FACTOR srcAlphaFactor = FACTOR_ONE;
    FACTOR dstAlphaFactor = FACTOR_ZERO;
    uint8_t colorWriteMask = 0xf;
};

struct ColorTarget
{
    FORMAT format = FORMAT_NONE;
    uint8_t writeMask = 0xf;
};

struct GpuRasterDesc
{
    TOPOLOGY topology = TOPOLOGY_TRIANGLE_LIST;
    CULL cull = CULL_NONE;
    bool alphaToCoverage = false;
    bool supportDualSourceBlending = false;
    uint8_t sampleCount = 1;
    FORMAT depthFormat = FORMAT_NONE;
    FORMAT stencilFormat = FORMAT_NONE;
    Span<ColorTarget> colorTargets = {};
    GpuBlendDesc* blendState = nullptr; // optional embedded blend state
};

struct GpuTextureDesc
{
    TEXTURE type = TEXTURE_2D;
    uint3 dimensions;
    uint32_t mipCount = 1;
    uint32_t layerCount = 1;
    uint32_t sampleCount = 1;
    FORMAT format = FORMAT_NONE;
    USAGE_FLAGS usage = USAGE_SAMPLED;
};

struct GpuViewDesc
{
    FORMAT format = FORMAT_NONE;
    uint8_t baseMip = 0;
    uint8_t mipCount = ALL_MIPS;
    uint16_t baseLayer = 0;
    uint16_t layerCount = ALL_LAYERS;
};

struct GpuRenderPassDesc
{
    Span<GpuTexture> colorTargets = {};
    GpuTexture depthStencilTarget = nullptr;
    LOAD_OP loadOp = LOAD_OP_CLEAR;
};

struct GpuIndirectDrawArgs
{
    uint32_t indexCount;
    uint32_t instanceCount;
    uint32_t firstIndex;
    int32_t vertexOffset;
    uint32_t firstInstance;
};

struct GpuDeviceDesc
{
    char name[256];
    uint32_t vendorID;
    uint64_t dedicatedMemory;
    bool discrete;
};

struct GpuTextureSizeAlign
{
    size_t size;
    size_t align;
};
struct GpuTextureDescriptor
{
    uint64_t data[4];
};

#ifdef GPU_RAY_TRACING_EXTENSION
struct GpuAccelerationStructureSizes
{
    size_t size;
    size_t updateScratchSize;
    size_t buildScratchSize;
};

struct GpuAccelerationStructureTrianglesDesc
{
    void* vertexDataGpu = nullptr;
    uint32_t vertexCount = 0;
    size_t vertexStride = 0;
    FORMAT vertexFormat = FORMAT_NONE;
    void* indexDataGpu = nullptr;
    INDEX_TYPE indexType = INDEX_TYPE_UINT32;
    void* transformDataGpu = nullptr; // optional
};

struct GpuAccelerationStructureAabbsDesc
{
    void* aabbDataGpu = nullptr;
    uint64_t stride = 0;
};

struct GpuAccelerationStructureInstanceDesc
{
    float3x4 transform = {};
    uint32_t instanceID : 24;
    uint32_t instanceMask : 8;
    uint32_t hitGroupIndex : 24;
    uint32_t flags : 8;
    void* blasAddress;
};

struct GpuAccelerationStructureBlasDesc
{
    GEOMETRY_TYPE type = GEOMETRY_TYPE_TRIANGLES;
    Span<GpuAccelerationStructureTrianglesDesc> triangles = {};
    Span<GpuAccelerationStructureAabbsDesc> aabbs = {};
};

struct GpuAccelerationStructureTlasDesc
{
    bool arrayOfPointers = false;
    void* instancesGpu = nullptr;
};

struct GpuAccelerationStructureBuildRange
{
    uint32_t primitiveCount = 0;
    uint32_t primitiveOffset = 0;
    uint32_t firstVertex = 0;
    int32_t transformOffset = 0;
};

struct GpuAccelerationStructureDesc
{
    TYPE type = TYPE_BOTTOM_LEVEL;
    GpuAccelerationStructureBlasDesc blasDesc = {};
    GpuAccelerationStructureTlasDesc tlasDesc = {};
    Span<GpuAccelerationStructureBuildRange> buildRanges = {};
};

#endif // GPU_RAY_TRACING_EXTENSION

#ifdef GPU_EXPOSE_INTERNAL
void* gpuVulkanInstance();
// fallbackWidth/Height: the window's framebuffer size in pixels. Used as the
// swapchain's desired extent when the surface does not report its own size
// (e.g. Wayland, where currentExtent is 0xFFFFFFFF); ignored otherwise. Pass 0
// (the default) if unknown — the swapchain then uses the backend default size.
GpuSurface gpuCreateSurface(void* vulkanSurface, uint32_t fallbackWidth = 0, uint32_t fallbackHeight = 0);
void* gpuVulkanSurface(GpuSurface surface);
void gpuDestroySurface(GpuSurface surface);
#endif // GPU_EXPOSE_INTERNAL

// Instance
RESULT gpuCreateInstance();
void gpuDestroyInstance();

// Device enumeration
uint32_t gpuDeviceCount();
GpuDeviceDesc gpuDeviceDesc(uint32_t index);

// Device
GpuDevice gpuCreateDevice(uint32_t deviceIndex);
void gpuDestroyDevice(GpuDevice device);

// Memory
void* gpuMalloc(GpuDevice device, size_t bytes, MEMORY memory = MEMORY_DEFAULT);
void* gpuMalloc(GpuDevice device, size_t bytes, size_t align, MEMORY memory = MEMORY_DEFAULT);
void gpuFree(GpuDevice device, void* ptr);
void* gpuHostToDevicePointer(GpuDevice device, void* ptr);

// Textures
GpuTextureSizeAlign gpuTextureSizeAlign(GpuDevice device, GpuTextureDesc desc);
GpuTexture gpuCreateTexture(GpuDevice device, GpuTextureDesc desc, void* ptrGpu);
void gpuDestroyTexture(GpuTexture texture);
GpuTextureDescriptor gpuTextureViewDescriptor(GpuTexture texture, GpuViewDesc desc);
GpuTextureDescriptor gpuRWTextureViewDescriptor(GpuTexture texture, GpuViewDesc desc);

// Pipelines
GpuPipeline gpuCreateComputePipeline(GpuDevice device, ByteSpan computeIR, const char* entry = "main");
GpuPipeline gpuCreateGraphicsPipeline(GpuDevice device, ByteSpan vertexIR, ByteSpan pixelIR, GpuRasterDesc desc);
GpuPipeline gpuCreateGraphicsMeshletPipeline(GpuDevice device, ByteSpan meshletIR, ByteSpan pixelIR, GpuRasterDesc desc);
void gpuFreePipeline(GpuPipeline pipeline);

// State objects
GpuDepthStencilState gpuCreateDepthStencilState(GpuDepthStencilDesc desc);
GpuBlendState gpuCreateBlendState(GpuBlendDesc desc);
void gpuFreeDepthStencilState(GpuDepthStencilState state);
void gpuFreeBlendState(GpuBlendState state);

// Queue
//
// Threading contract: resource creation/destruction (malloc/free, textures,
// view descriptors, pipelines, semaphores, acceleration structures) and
// queue operations (submit, wait, present) are callable from any thread
// concurrently. Command recording is parallel across command buffers — each
// GpuCommandBuffer belongs to one thread at a time and recording into it
// takes no locks. Externally synchronized (one thread at a time): each
// individual command buffer, each swapchain, and instance/device
// creation/destruction. See docs/multithreading.md.
GpuQueue gpuCreateQueue(GpuDevice device);
void gpuDestroyQueue(GpuQueue queue);
GpuCommandBuffer gpuStartCommandRecording(GpuQueue queue);
void gpuSubmit(GpuQueue queue, Span<GpuCommandBuffer> commandBuffers, GpuSemaphore semaphore, uint64_t value);

// Semaphores
GpuSemaphore gpuCreateSemaphore(GpuDevice device, uint64_t initValue);
void gpuWaitSemaphore(GpuSemaphore sema, uint64_t value, uint64_t timeout = UINT64_MAX);
void gpuDestroySemaphore(GpuSemaphore sema);

// Commands
void gpuMemCpy(GpuCommandBuffer cb, void* destGpu, void* srcGpu, uint64_t size);
void gpuCopyToTexture(GpuCommandBuffer cb, void* srcGpu, GpuTexture texture);
void gpuCopyFromTexture(GpuCommandBuffer cb, void* destGpu, GpuTexture texture);
void gpuBlitTexture(GpuCommandBuffer cb, GpuTexture destTexture, GpuTexture srcTexture);

void gpuSetActiveTextureHeapPtr(GpuCommandBuffer cb, void* ptrGpu);

void gpuBarrier(GpuCommandBuffer cb, STAGE before, STAGE after, HAZARD_FLAGS hazards = HAZARD_NONE);
void gpuSignalAfter(GpuCommandBuffer cb, STAGE before, void* ptrGpu, uint64_t value, SIGNAL signal);
void gpuWaitBefore(GpuCommandBuffer cb, STAGE after, void* ptrGpu, uint64_t value, OP op, HAZARD_FLAGS hazards = HAZARD_NONE, uint64_t mask = ~0);

void gpuSetPipeline(GpuCommandBuffer cb, GpuPipeline pipeline);
void gpuSetDepthStencilState(GpuCommandBuffer cb, GpuDepthStencilState state);
void gpuSetBlendState(GpuCommandBuffer cb, GpuBlendState state);

void gpuDispatch(GpuCommandBuffer cb, void* dataGpu, uint3 gridDimensions);
void gpuDispatchIndirect(GpuCommandBuffer cb, void* dataGpu, void* gridDimensionsGpu);

void gpuBeginRenderPass(GpuCommandBuffer cb, GpuRenderPassDesc desc);
void gpuEndRenderPass(GpuCommandBuffer cb);

void gpuDrawIndexedInstanced(GpuCommandBuffer cb, void* vertexDataGpu, void* pixelDataGpu, void* indicesGpu, uint32_t indexCount, uint32_t instanceCount);
void gpuDrawIndexedInstancedIndirect(GpuCommandBuffer cb, void* vertexDataGpu, void* pixelDataGpu, void* indicesGpu, void* argsGpu);
void gpuDrawIndexedInstancedIndirectMulti(GpuCommandBuffer cb, void* dataVxGpu, uint32_t vxStride, void* dataPxGpu, uint32_t pxStride, void* indicesGpu, void* argsGpu, void* drawCountGpu);

void gpuDrawMeshlets(GpuCommandBuffer cb, void* meshletDataGpu, void* pixelDataGpu, uint3 dim);
void gpuDrawMeshletsIndirect(GpuCommandBuffer cb, void* meshletDataGpu, void* pixelDataGpu, void* dimGpu);

#ifdef GPU_SURFACE_EXTENSION
Span<FORMAT> gpuSurfaceFormats(GpuDevice device, GpuSurface surface);

GpuSwapchain gpuCreateSwapchain(GpuDevice device, GpuSurface surface, uint32_t images);
void gpuDestroySwapchain(GpuSwapchain swapchain);

GpuTextureDesc gpuSwapchainDesc(GpuSwapchain swapchain);
GpuTexture gpuSwapchainImage(GpuSwapchain swapchain);

void gpuPresent(GpuSwapchain swapchain, GpuSemaphore sema, uint64_t value);
#endif // GPU_SURFACE_EXTENSION

#ifdef GPU_RAY_TRACING_EXTENSION
GpuAccelerationStructureSizes gpuAccelerationStructureSizes(GpuDevice device, GpuAccelerationStructureDesc desc);
GpuAccelerationStructure gpuCreateAccelerationStructure(GpuDevice device, GpuAccelerationStructureDesc desc, void* ptrGpu, uint64_t size);
void gpuBuildAccelerationStructures(GpuCommandBuffer cb, Span<GpuAccelerationStructure> as, void* scratchGpu, MODE mode);
void gpuDestroyAccelerationStructure(GpuAccelerationStructure as);

#endif // GPU_RAY_TRACING_EXTENSION

#endif // NO_GRAPHICS_API_IMPL_H