--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top_RAM_B.twx top_RAM_B.ncd -o top_RAM_B.twr top_RAM_B.pcf
-ucf top_RAM_B.ucf

Design file:              top_RAM_B.ncd
Physical constraint file: top_RAM_B.pcf
Device,package,speed:     xc7a100t,fgg484,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
C<0>        |    1.181(R)|      FAST  |    1.810(R)|      SLOW  |Clk_BUFGP         |   0.000|
C<1>        |    1.153(R)|      FAST  |    1.719(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<2> |    0.752(R)|      FAST  |    1.594(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<3> |    0.550(R)|      FAST  |    1.719(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<4> |    0.226(R)|      FAST  |    2.163(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<5> |    0.198(R)|      FAST  |    2.174(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<6> |    0.475(R)|      FAST  |    1.513(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<7> |    0.462(R)|      FAST  |    1.982(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Write   |    1.093(R)|      FAST  |    2.485(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk_s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_s          |    2.708|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 24 18:50:05 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4951 MB



