$date
	Mon Jan 13 14:42:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Data_Memory_tb $end
$var wire 32 ! Read_data [31:0] $end
$var wire 1 " busywait $end
$var reg 32 # Address [31:0] $end
$var reg 1 $ Clock $end
$var reg 3 % Func3 [2:0] $end
$var reg 1 & Read $end
$var reg 1 ' Reset $end
$var reg 1 ( Write $end
$var reg 32 ) Write_data [31:0] $end
$scope module uut $end
$var wire 32 * Address [31:0] $end
$var wire 1 + Clock $end
$var wire 3 , Func3 [2:0] $end
$var wire 1 - Read $end
$var wire 1 . Reset $end
$var wire 1 / Write $end
$var wire 32 0 Write_data [31:0] $end
$var reg 32 1 Read_data [31:0] $end
$var reg 1 2 busywait $end
$var integer 32 3 i [31:0] $end
$var reg 1 4 read_access $end
$var reg 1 5 write_access $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
04
b10000000000 3
02
bx 1
b0 0
0/
1.
0-
b0 ,
0+
b0 *
b0 )
0(
1'
0&
b0 %
0$
b0 #
0"
bx !
$end
#5
1$
1+
#10
15
12
1"
0$
0+
1(
1/
b10 %
b10 ,
b10010001101000101011001111000 )
b10010001101000101011001111000 0
b100 #
b100 *
0'
0.
#15
05
02
0"
1$
1+
#20
14
12
1"
0$
0+
1&
1-
0(
0/
#25
04
02
0"
b10010001101000101011001111000 1
b10010001101000101011001111000 !
1$
1+
#30
15
12
1"
0$
0+
1(
1/
b0 %
b0 ,
b10101010 )
b10101010 0
b101 #
b101 *
0&
0-
#35
05
02
0"
1$
1+
#40
14
12
1"
0$
0+
1&
1-
0(
0/
#45
04
02
0"
b11111111111111111111111110101010 1
b11111111111111111111111110101010 !
1$
1+
#50
15
12
1"
0$
0+
1(
1/
b1 %
b1 ,
b1011101110111011 )
b1011101110111011 0
b110 #
b110 *
0&
0-
#55
05
02
0"
1$
1+
#60
14
12
1"
0$
0+
1&
1-
0(
0/
#65
04
02
0"
b11111111111111111011101110111011 1
b11111111111111111011101110111011 !
1$
1+
#70
15
12
1"
0$
0+
1(
1/
b10 %
b10 ,
b11011110101011011011111011101111 )
b11011110101011011011111011101111 0
b10000 #
b10000 *
0&
0-
#75
05
02
0"
1$
1+
#80
14
12
1"
0$
0+
1&
1-
0(
0/
#85
04
02
0"
b11011110101011011011111011101111 1
b11011110101011011011111011101111 !
1$
1+
#90
0$
0+
0&
0-
#95
1$
1+
#100
0$
0+
#105
1$
1+
#110
0$
0+
#115
1$
1+
#120
0$
0+
#125
1$
1+
#130
0$
0+
#135
1$
1+
#140
0$
0+
