Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon May 27 09:59:43 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-14  Critical Warning  LUT on the clock tree                               3           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
LUTAR-1    Warning           LUT drives async reset alert                        13          
TIMING-20  Warning           Non-clocked latch                                   275         
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6914)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3236)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6914)
---------------------------
 There are 689 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rstart_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/bk_valid_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_arvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_awvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_wvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/cc_up_enable_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/arready_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/last_rready_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/last_rvalid_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rstart_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/bk_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3236)
---------------------------------------------------
 There are 3236 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.839        0.000                      0                48956        0.012        0.000                      0                48956        0.000        0.000                       0                 19210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 2.000}        4.000           250.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 100.000}      200.000         5.000           
  clk_out2_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           1.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         77.201        0.000                      0                39962        0.012        0.000                      0                39962       13.360        0.000                       0                 18400  
  clk_out2_design_1_clk_wiz_0_0         16.747        0.000                      0                 1125        0.122        0.000                      0                 1125       24.500        0.000                       0                   805  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       12.113        0.000                      0                 3088        0.582        0.000                      0                 3088  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       19.481        0.000                      0                  117        0.104        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       87.603        0.000                      0                 5432        0.525        0.000                      0                 5432  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       19.382        0.000                      0                  105       24.931        0.000                      0                  105  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        7.839        0.000                      0                  801        1.162        0.000                      0                  801  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       41.789        0.000                      0                  200        0.192        0.000                      0                  200  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y26  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       77.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.201ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        122.311ns  (logic 40.893ns (33.434%)  route 81.418ns (66.566%))
  Logic Levels:           160  (CARRY4=84 DSP48E1=3 LUT1=1 LUT2=5 LUT3=8 LUT4=9 LUT5=15 LUT6=35)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 201.562 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.720     1.720    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X57Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.419     2.139 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/Q
                         net (fo=24, routed)          1.620     3.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_0_in[8]
    SLICE_X72Y6          LUT3 (Prop_lut3_I1_O)        0.299     4.058 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.608 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.608    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17_n_0
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12_n_0
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11_n_0
    SLICE_X72Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8/CO[0]
                         net (fo=76, routed)          1.056     6.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8_n_3
    SLICE_X72Y12         LUT3 (Prop_lut3_I1_O)        0.373     6.651 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232/O
                         net (fo=1, routed)           0.000     6.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232_n_0
    SLICE_X72Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.049 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.049    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154_n_0
    SLICE_X72Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.163    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81_n_0
    SLICE_X72Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.277    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X72Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.304     8.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X71Y6          LUT5 (Prop_lut5_I3_O)        0.299     9.102 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298/O
                         net (fo=5, routed)           0.515     9.617    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.129    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.463 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90/O[1]
                         net (fo=1, routed)           1.249    11.712    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90_n_6
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/O
                         net (fo=6, routed)           0.801    12.816    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X80Y6          LUT2 (Prop_lut2_I0_O)        0.124    12.940 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X80Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.338 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.338    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.452 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.452    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.674 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.135    14.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X82Y6          LUT5 (Prop_lut5_I3_O)        0.299    15.108 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275/O
                         net (fo=5, routed)           0.705    15.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.211 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.775 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.391    18.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    18.465 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192/O
                         net (fo=5, routed)           0.386    18.851    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.377 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.827 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=58, routed)          1.101    20.928    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    21.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203/O
                         net (fo=5, routed)           0.540    21.767    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.317 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.770 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=43, routed)          1.040    23.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X77Y8          LUT5 (Prop_lut5_I3_O)        0.295    24.104 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140/O
                         net (fo=3, routed)           0.483    24.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.227    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X78Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.449 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          1.220    26.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X75Y7          LUT5 (Prop_lut5_I3_O)        0.299    26.968 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149/O
                         net (fo=1, routed)           0.495    27.463    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149_n_0
    SLICE_X76Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.989    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X76Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.103    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X76Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.325 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.520    28.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_33[0]
    SLICE_X77Y17         LUT6 (Prop_lut6_I0_O)        0.299    29.144 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78/O
                         net (fo=1, routed)           1.113    30.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78_n_0
    SLICE_X95Y17         LUT6 (Prop_lut6_I2_O)        0.124    30.381 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.161    31.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    35.578 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    35.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X4Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    37.293 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    37.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    38.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[38]
                         net (fo=2, routed)           1.504    40.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[55]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.153    40.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378/O
                         net (fo=2, routed)           0.708    41.177    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378_n_0
    SLICE_X92Y6          LUT4 (Prop_lut4_I3_O)        0.331    41.508 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382/O
                         net (fo=1, routed)           0.000    41.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.884 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.884    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.001 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254/CO[3]
                         net (fo=1, routed)           0.000    42.001    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.118 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260/CO[3]
                         net (fo=1, routed)           0.000    42.118    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.236 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257/CO[3]
                         net (fo=1, routed)           0.000    42.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262/CO[3]
                         net (fo=1, routed)           0.000    42.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253/CO[3]
                         net (fo=1, routed)           0.000    42.470    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.587 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.821 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264/CO[3]
                         net (fo=1, routed)           0.000    42.821    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.938 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255/CO[3]
                         net (fo=1, routed)           0.000    42.938    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.055 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.370 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_256/O[3]
                         net (fo=4, routed)           1.340    44.710    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_36[10]
    SLICE_X94Y10         LUT3 (Prop_lut3_I2_O)        0.329    45.039 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_185/O
                         net (fo=7, routed)           0.912    45.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[35]
    SLICE_X83Y9          LUT6 (Prop_lut6_I3_O)        0.328    46.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248/O
                         net (fo=1, routed)           0.988    47.267    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248_n_0
    SLICE_X86Y5          LUT5 (Prop_lut5_I2_O)        0.124    47.391 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_130/O
                         net (fo=2, routed)           0.506    47.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_39
    SLICE_X87Y5          LUT5 (Prop_lut5_I4_O)        0.124    48.021 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_57/O
                         net (fo=4, routed)           0.970    48.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[47]_i_8_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I3_O)        0.124    49.114 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_34/O
                         net (fo=5, routed)           0.737    49.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_6_1[50]
    SLICE_X97Y6          LUT4 (Prop_lut4_I2_O)        0.124    49.976 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30/O
                         net (fo=1, routed)           0.665    50.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30_n_0
    SLICE_X97Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.764 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10/O
                         net (fo=2, routed)           0.755    51.520    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10_n_0
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124    51.644 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_25/O
                         net (fo=75, routed)          1.802    53.446    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    53.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35/O
                         net (fo=1, routed)           0.434    54.004    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124    54.128 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=8, routed)           0.978    55.105    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.229 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30/O
                         net (fo=17, routed)          1.093    56.322    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30_n_0
    SLICE_X72Y31         LUT5 (Prop_lut5_I4_O)        0.124    56.446 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3/O
                         net (fo=9, routed)           0.974    57.420    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3_n_0
    SLICE_X78Y29         LUT4 (Prop_lut4_I1_O)        0.150    57.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40/O
                         net (fo=3, routed)           0.597    58.167    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40_n_0
    SLICE_X69Y29         LUT6 (Prop_lut6_I0_O)        0.326    58.493 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_12/O
                         net (fo=2, routed)           0.504    58.997    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124    59.121 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16/O
                         net (fo=1, routed)           0.847    59.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    60.623 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.623    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/O[1]
                         net (fo=8, routed)           0.657    61.615    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[5]
    SLICE_X74Y24         LUT5 (Prop_lut5_I3_O)        0.303    61.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35/O
                         net (fo=1, routed)           0.580    62.498    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35_n_0
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    62.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_16/O
                         net (fo=2, routed)           0.520    63.141    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[0]
    SLICE_X72Y26         LUT6 (Prop_lut6_I0_O)        0.124    63.265 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20/O
                         net (fo=1, routed)           0.000    63.265    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.815 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.815    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.128 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_8_5_reg[2]_i_5/O[3]
                         net (fo=188, routed)         1.438    65.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I4_O)        0.306    65.872 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8/O
                         net (fo=22, routed)          1.044    66.916    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.150    67.066 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_103/O
                         net (fo=1, routed)           0.436    67.502    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_61_1
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.326    67.828 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82/O
                         net (fo=4, routed)           1.174    69.003    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82_n_0
    SLICE_X86Y26         LUT4 (Prop_lut4_I2_O)        0.124    69.127 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_182/O
                         net (fo=45, routed)          2.166    71.292    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_479
    SLICE_X110Y37        LUT5 (Prop_lut5_I4_O)        0.124    71.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_333/O
                         net (fo=15, routed)          2.369    73.785    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_117_3
    SLICE_X86Y33         LUT5 (Prop_lut5_I1_O)        0.124    73.910 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469/O
                         net (fo=1, routed)           0.877    74.787    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469_n_0
    SLICE_X86Y30         LUT4 (Prop_lut4_I1_O)        0.124    74.911 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212/O
                         net (fo=2, routed)           1.384    76.294    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212_n_0
    SLICE_X86Y43         LUT6 (Prop_lut6_I1_O)        0.124    76.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59/O
                         net (fo=4, routed)           1.238    77.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59_n_0
    SLICE_X74Y40         LUT4 (Prop_lut4_I0_O)        0.150    77.806 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45/O
                         net (fo=1, routed)           1.383    79.189    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I4_O)        0.326    79.515 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20/O
                         net (fo=1, routed)           0.596    80.110    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20_n_0
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124    80.234 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10/O
                         net (fo=1, routed)           1.316    81.550    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    82.171 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.405 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.405    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.522 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.522    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.639 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.639    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.756 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.756    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.873 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.873    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.990 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.107    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.224 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.224    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.341 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.341    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.458 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.458    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.692 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    83.924 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[6]_i_2/O[0]
                         net (fo=7, routed)           1.743    85.667    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[57]
    SLICE_X76Y45         LUT4 (Prop_lut4_I3_O)        0.295    85.962 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.685    86.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X76Y45         LUT5 (Prop_lut5_I4_O)        0.152    86.799 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.338    87.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.326    87.463 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.229    88.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.153    88.845 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=15, routed)          1.390    90.235    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.327    90.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=14, routed)          1.312    91.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.124    91.998 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_23/O
                         net (fo=2, routed)           0.593    92.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124    92.715 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.523    93.237    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    93.361 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.586    93.947    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.124    94.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38/O
                         net (fo=1, routed)           0.000    94.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    94.447 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.456    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    94.675 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_17/O[0]
                         net (fo=2, routed)           0.614    95.289    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[4]
    SLICE_X57Y26         LUT1 (Prop_lut1_I0_O)        0.295    95.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29/O
                         net (fo=1, routed)           0.000    95.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    96.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.429 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=42, routed)          0.934    97.363    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_8_else_4_unequal_tmp_reg[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.298    97.661 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_155/O
                         net (fo=5, routed)           0.556    98.216    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_14_in1531_in
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.328    98.544 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74/O
                         net (fo=1, routed)           0.416    98.960    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124    99.084 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73/O
                         net (fo=1, routed)           0.500    99.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.124    99.708 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71/O
                         net (fo=1, routed)           0.645   100.354    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124   100.478 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62/O
                         net (fo=1, routed)           0.294   100.772    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124   100.896 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_49/O
                         net (fo=20, routed)          1.340   102.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[3]
    SLICE_X87Y20         LUT2 (Prop_lut2_I1_O)        0.118   102.354 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36/O
                         net (fo=54, routed)          1.312   103.666    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36_n_0
    SLICE_X89Y14         LUT2 (Prop_lut2_I0_O)        0.356   104.022 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_28/O
                         net (fo=7, routed)           1.181   105.203    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_16
    SLICE_X85Y12         LUT6 (Prop_lut6_I4_O)        0.327   105.530 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_62/O
                         net (fo=1, routed)           0.689   106.219    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/z_out_15[2]
    SLICE_X85Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.343 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42/O
                         net (fo=1, routed)           0.497   106.840    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42_n_0
    SLICE_X85Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.964 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22/O
                         net (fo=1, routed)           0.593   107.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22_n_0
    SLICE_X88Y6          LUT5 (Prop_lut5_I4_O)        0.124   107.681 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7/O
                         net (fo=1, routed)           0.000   107.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.213 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2_n_0
    SLICE_X88Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.327    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.441 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.441    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.555 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.239    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.467 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.467    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   109.780 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8/O[3]
                         net (fo=10, routed)          1.317   111.098    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_12_0[3]
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.306   111.404 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_41/O
                         net (fo=9, routed)           1.762   113.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_41_n_0
    SLICE_X94Y40         LUT6 (Prop_lut6_I0_O)        0.124   113.290 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_37/O
                         net (fo=1, routed)           0.000   113.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_37_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   113.666 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000   113.666    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_reg_i_20_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   113.885 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_reg_i_10/O[0]
                         net (fo=44, routed)          1.676   115.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_20_nl[53]
    SLICE_X73Y38         LUT3 (Prop_lut3_I1_O)        0.291   115.852 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_op_bigger_mux_2_itm_rsp_1[29]_i_5/O
                         net (fo=108, routed)         2.633   118.484    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_op_bigger_mux_2_itm_rsp_1[29]_i_5_n_0
    SLICE_X95Y51         LUT6 (Prop_lut6_I4_O)        0.327   118.811 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_228/O
                         net (fo=1, routed)           1.706   120.518    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_228_n_0
    SLICE_X98Y36         LUT4 (Prop_lut4_I3_O)        0.124   120.642 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_64/O
                         net (fo=1, routed)           1.444   122.086    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_64_n_0
    SLICE_X98Y52         LUT6 (Prop_lut6_I4_O)        0.124   122.210 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_16/O
                         net (fo=1, routed)           0.514   122.724    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_16_n_0
    SLICE_X96Y47         LUT6 (Prop_lut6_I1_O)        0.124   122.848 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_4/O
                         net (fo=1, routed)           1.059   123.907    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_4_n_0
    SLICE_X81Y43         LUT6 (Prop_lut6_I2_O)        0.124   124.031 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_1/O
                         net (fo=1, routed)           0.000   124.031    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst_n_881
    SLICE_X81Y43         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.562   201.562    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X81Y43         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_reg/C
                         clock pessimism              0.105   201.667    
                         clock uncertainty           -0.464   201.203    
    SLICE_X81Y43         FDCE (Setup_fdce_C_D)        0.029   201.232    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_reg
  -------------------------------------------------------------------
                         required time                        201.232    
                         arrival time                        -124.031    
  -------------------------------------------------------------------
                         slack                                 77.201    

Slack (MET) :             77.673ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        121.396ns  (logic 40.353ns (33.241%)  route 81.043ns (66.759%))
  Logic Levels:           159  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=7 LUT3=8 LUT4=8 LUT5=16 LUT6=33)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 201.591 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.720     1.720    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X57Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.419     2.139 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/Q
                         net (fo=24, routed)          1.620     3.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_0_in[8]
    SLICE_X72Y6          LUT3 (Prop_lut3_I1_O)        0.299     4.058 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.608 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.608    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17_n_0
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12_n_0
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11_n_0
    SLICE_X72Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8/CO[0]
                         net (fo=76, routed)          1.056     6.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8_n_3
    SLICE_X72Y12         LUT3 (Prop_lut3_I1_O)        0.373     6.651 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232/O
                         net (fo=1, routed)           0.000     6.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232_n_0
    SLICE_X72Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.049 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.049    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154_n_0
    SLICE_X72Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.163    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81_n_0
    SLICE_X72Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.277    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X72Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.304     8.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X71Y6          LUT5 (Prop_lut5_I3_O)        0.299     9.102 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298/O
                         net (fo=5, routed)           0.515     9.617    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.129    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.463 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90/O[1]
                         net (fo=1, routed)           1.249    11.712    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90_n_6
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/O
                         net (fo=6, routed)           0.801    12.816    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X80Y6          LUT2 (Prop_lut2_I0_O)        0.124    12.940 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X80Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.338 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.338    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.452 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.452    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.674 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.135    14.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X82Y6          LUT5 (Prop_lut5_I3_O)        0.299    15.108 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275/O
                         net (fo=5, routed)           0.705    15.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.211 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.775 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.391    18.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    18.465 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192/O
                         net (fo=5, routed)           0.386    18.851    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.377 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.827 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=58, routed)          1.101    20.928    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    21.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203/O
                         net (fo=5, routed)           0.540    21.767    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.317 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.770 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=43, routed)          1.040    23.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X77Y8          LUT5 (Prop_lut5_I3_O)        0.295    24.104 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140/O
                         net (fo=3, routed)           0.483    24.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.227    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X78Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.449 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          1.220    26.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X75Y7          LUT5 (Prop_lut5_I3_O)        0.299    26.968 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149/O
                         net (fo=1, routed)           0.495    27.463    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149_n_0
    SLICE_X76Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.989    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X76Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.103    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X76Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.325 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.520    28.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_33[0]
    SLICE_X77Y17         LUT6 (Prop_lut6_I0_O)        0.299    29.144 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78/O
                         net (fo=1, routed)           1.113    30.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78_n_0
    SLICE_X95Y17         LUT6 (Prop_lut6_I2_O)        0.124    30.381 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.161    31.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    35.578 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    35.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X4Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    37.293 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    37.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    38.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[38]
                         net (fo=2, routed)           1.504    40.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[55]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.153    40.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378/O
                         net (fo=2, routed)           0.708    41.177    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378_n_0
    SLICE_X92Y6          LUT4 (Prop_lut4_I3_O)        0.331    41.508 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382/O
                         net (fo=1, routed)           0.000    41.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.884 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.884    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.001 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254/CO[3]
                         net (fo=1, routed)           0.000    42.001    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.118 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260/CO[3]
                         net (fo=1, routed)           0.000    42.118    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.236 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257/CO[3]
                         net (fo=1, routed)           0.000    42.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262/CO[3]
                         net (fo=1, routed)           0.000    42.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253/CO[3]
                         net (fo=1, routed)           0.000    42.470    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.587 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.821 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264/CO[3]
                         net (fo=1, routed)           0.000    42.821    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.938 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255/CO[3]
                         net (fo=1, routed)           0.000    42.938    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.055 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.370 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_256/O[3]
                         net (fo=4, routed)           1.340    44.710    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_36[10]
    SLICE_X94Y10         LUT3 (Prop_lut3_I2_O)        0.329    45.039 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_185/O
                         net (fo=7, routed)           0.912    45.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[35]
    SLICE_X83Y9          LUT6 (Prop_lut6_I3_O)        0.328    46.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248/O
                         net (fo=1, routed)           0.988    47.267    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248_n_0
    SLICE_X86Y5          LUT5 (Prop_lut5_I2_O)        0.124    47.391 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_130/O
                         net (fo=2, routed)           0.506    47.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_39
    SLICE_X87Y5          LUT5 (Prop_lut5_I4_O)        0.124    48.021 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_57/O
                         net (fo=4, routed)           0.970    48.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[47]_i_8_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I3_O)        0.124    49.114 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_34/O
                         net (fo=5, routed)           0.737    49.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_6_1[50]
    SLICE_X97Y6          LUT4 (Prop_lut4_I2_O)        0.124    49.976 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30/O
                         net (fo=1, routed)           0.665    50.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30_n_0
    SLICE_X97Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.764 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10/O
                         net (fo=2, routed)           0.755    51.520    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10_n_0
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124    51.644 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_25/O
                         net (fo=75, routed)          1.802    53.446    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    53.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35/O
                         net (fo=1, routed)           0.434    54.004    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124    54.128 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=8, routed)           0.978    55.105    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.229 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30/O
                         net (fo=17, routed)          1.093    56.322    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30_n_0
    SLICE_X72Y31         LUT5 (Prop_lut5_I4_O)        0.124    56.446 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3/O
                         net (fo=9, routed)           0.974    57.420    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3_n_0
    SLICE_X78Y29         LUT4 (Prop_lut4_I1_O)        0.150    57.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40/O
                         net (fo=3, routed)           0.597    58.167    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40_n_0
    SLICE_X69Y29         LUT6 (Prop_lut6_I0_O)        0.326    58.493 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_12/O
                         net (fo=2, routed)           0.504    58.997    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124    59.121 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16/O
                         net (fo=1, routed)           0.847    59.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    60.623 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.623    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/O[1]
                         net (fo=8, routed)           0.657    61.615    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[5]
    SLICE_X74Y24         LUT5 (Prop_lut5_I3_O)        0.303    61.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35/O
                         net (fo=1, routed)           0.580    62.498    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35_n_0
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    62.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_16/O
                         net (fo=2, routed)           0.520    63.141    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[0]
    SLICE_X72Y26         LUT6 (Prop_lut6_I0_O)        0.124    63.265 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20/O
                         net (fo=1, routed)           0.000    63.265    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.815 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.815    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.128 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_8_5_reg[2]_i_5/O[3]
                         net (fo=188, routed)         1.438    65.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I4_O)        0.306    65.872 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8/O
                         net (fo=22, routed)          1.044    66.916    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.150    67.066 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_103/O
                         net (fo=1, routed)           0.436    67.502    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_61_1
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.326    67.828 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82/O
                         net (fo=4, routed)           1.174    69.003    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82_n_0
    SLICE_X86Y26         LUT4 (Prop_lut4_I2_O)        0.124    69.127 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_182/O
                         net (fo=45, routed)          2.166    71.292    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_479
    SLICE_X110Y37        LUT5 (Prop_lut5_I4_O)        0.124    71.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_333/O
                         net (fo=15, routed)          2.369    73.785    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_117_3
    SLICE_X86Y33         LUT5 (Prop_lut5_I1_O)        0.124    73.910 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469/O
                         net (fo=1, routed)           0.877    74.787    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469_n_0
    SLICE_X86Y30         LUT4 (Prop_lut4_I1_O)        0.124    74.911 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212/O
                         net (fo=2, routed)           1.384    76.294    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212_n_0
    SLICE_X86Y43         LUT6 (Prop_lut6_I1_O)        0.124    76.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59/O
                         net (fo=4, routed)           1.238    77.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59_n_0
    SLICE_X74Y40         LUT4 (Prop_lut4_I0_O)        0.150    77.806 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45/O
                         net (fo=1, routed)           1.383    79.189    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I4_O)        0.326    79.515 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20/O
                         net (fo=1, routed)           0.596    80.110    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20_n_0
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124    80.234 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10/O
                         net (fo=1, routed)           1.316    81.550    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    82.171 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.405 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.405    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.522 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.522    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.639 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.639    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.756 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.756    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.873 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.873    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.990 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.107    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.224 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.224    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.341 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.341    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.458 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.458    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.692 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    83.924 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[6]_i_2/O[0]
                         net (fo=7, routed)           1.743    85.667    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[57]
    SLICE_X76Y45         LUT4 (Prop_lut4_I3_O)        0.295    85.962 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.685    86.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X76Y45         LUT5 (Prop_lut5_I4_O)        0.152    86.799 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.338    87.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.326    87.463 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.229    88.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.153    88.845 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=15, routed)          1.390    90.235    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.327    90.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=14, routed)          1.312    91.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.124    91.998 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_23/O
                         net (fo=2, routed)           0.593    92.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124    92.715 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.523    93.237    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    93.361 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.586    93.947    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.124    94.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38/O
                         net (fo=1, routed)           0.000    94.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    94.447 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.456    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    94.675 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_17/O[0]
                         net (fo=2, routed)           0.614    95.289    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[4]
    SLICE_X57Y26         LUT1 (Prop_lut1_I0_O)        0.295    95.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29/O
                         net (fo=1, routed)           0.000    95.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    96.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.429 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=42, routed)          0.934    97.363    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_8_else_4_unequal_tmp_reg[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.298    97.661 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_155/O
                         net (fo=5, routed)           0.556    98.216    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_14_in1531_in
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.328    98.544 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74/O
                         net (fo=1, routed)           0.416    98.960    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124    99.084 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73/O
                         net (fo=1, routed)           0.500    99.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.124    99.708 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71/O
                         net (fo=1, routed)           0.645   100.354    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124   100.478 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62/O
                         net (fo=1, routed)           0.294   100.772    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124   100.896 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_49/O
                         net (fo=20, routed)          1.340   102.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[3]
    SLICE_X87Y20         LUT2 (Prop_lut2_I1_O)        0.118   102.354 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36/O
                         net (fo=54, routed)          1.312   103.666    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36_n_0
    SLICE_X89Y14         LUT2 (Prop_lut2_I0_O)        0.356   104.022 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_28/O
                         net (fo=7, routed)           1.181   105.203    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_16
    SLICE_X85Y12         LUT6 (Prop_lut6_I4_O)        0.327   105.530 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_62/O
                         net (fo=1, routed)           0.689   106.219    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/z_out_15[2]
    SLICE_X85Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.343 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42/O
                         net (fo=1, routed)           0.497   106.840    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42_n_0
    SLICE_X85Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.964 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22/O
                         net (fo=1, routed)           0.593   107.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22_n_0
    SLICE_X88Y6          LUT5 (Prop_lut5_I4_O)        0.124   107.681 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7/O
                         net (fo=1, routed)           0.000   107.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.213 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2_n_0
    SLICE_X88Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.327    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.441 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.441    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.555 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.239    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.467 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.467    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.581 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8/CO[3]
                         net (fo=1, routed)           0.000   109.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   109.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=150, routed)         2.325   112.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.373   112.572 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_1_i_64__0/O
                         net (fo=4, routed)           0.461   113.033    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_22
    SLICE_X52Y36         LUT5 (Prop_lut5_I3_O)        0.124   113.157 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0/O
                         net (fo=2, routed)           0.294   113.451    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I0_O)        0.124   113.575 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0/O
                         net (fo=52, routed)          2.074   115.649    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.124   115.773 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_203__0/O
                         net (fo=12, routed)          1.597   117.370    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_163_m1c
    SLICE_X77Y26         LUT2 (Prop_lut2_I1_O)        0.152   117.522 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0/O
                         net (fo=51, routed)          1.602   119.124    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I0_O)        0.332   119.456 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_153/O
                         net (fo=1, routed)           0.553   120.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_153_n_0
    SLICE_X77Y34         LUT6 (Prop_lut6_I1_O)        0.124   120.133 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_75/O
                         net (fo=1, routed)           1.819   121.952    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_75_n_0
    SLICE_X75Y11         LUT3 (Prop_lut3_I0_O)        0.152   122.104 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_17__0/O
                         net (fo=1, routed)           1.012   123.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/d[26]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.591   201.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/clock
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.105   201.695    
                         clock uncertainty           -0.464   201.232    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.443   200.789    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0
  -------------------------------------------------------------------
                         required time                        200.789    
                         arrival time                        -123.116    
  -------------------------------------------------------------------
                         slack                                 77.673    

Slack (MET) :             77.824ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        121.245ns  (logic 40.353ns (33.282%)  route 80.892ns (66.718%))
  Logic Levels:           159  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=7 LUT3=8 LUT4=8 LUT5=16 LUT6=33)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 201.591 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.720     1.720    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X57Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.419     2.139 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/Q
                         net (fo=24, routed)          1.620     3.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_0_in[8]
    SLICE_X72Y6          LUT3 (Prop_lut3_I1_O)        0.299     4.058 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.608 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.608    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17_n_0
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12_n_0
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11_n_0
    SLICE_X72Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8/CO[0]
                         net (fo=76, routed)          1.056     6.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8_n_3
    SLICE_X72Y12         LUT3 (Prop_lut3_I1_O)        0.373     6.651 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232/O
                         net (fo=1, routed)           0.000     6.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232_n_0
    SLICE_X72Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.049 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.049    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154_n_0
    SLICE_X72Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.163    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81_n_0
    SLICE_X72Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.277    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X72Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.304     8.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X71Y6          LUT5 (Prop_lut5_I3_O)        0.299     9.102 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298/O
                         net (fo=5, routed)           0.515     9.617    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.129    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.463 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90/O[1]
                         net (fo=1, routed)           1.249    11.712    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90_n_6
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/O
                         net (fo=6, routed)           0.801    12.816    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X80Y6          LUT2 (Prop_lut2_I0_O)        0.124    12.940 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X80Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.338 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.338    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.452 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.452    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.674 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.135    14.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X82Y6          LUT5 (Prop_lut5_I3_O)        0.299    15.108 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275/O
                         net (fo=5, routed)           0.705    15.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.211 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.775 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.391    18.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    18.465 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192/O
                         net (fo=5, routed)           0.386    18.851    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.377 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.827 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=58, routed)          1.101    20.928    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    21.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203/O
                         net (fo=5, routed)           0.540    21.767    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.317 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.770 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=43, routed)          1.040    23.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X77Y8          LUT5 (Prop_lut5_I3_O)        0.295    24.104 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140/O
                         net (fo=3, routed)           0.483    24.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.227    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X78Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.449 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          1.220    26.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X75Y7          LUT5 (Prop_lut5_I3_O)        0.299    26.968 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149/O
                         net (fo=1, routed)           0.495    27.463    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149_n_0
    SLICE_X76Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.989    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X76Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.103    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X76Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.325 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.520    28.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_33[0]
    SLICE_X77Y17         LUT6 (Prop_lut6_I0_O)        0.299    29.144 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78/O
                         net (fo=1, routed)           1.113    30.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78_n_0
    SLICE_X95Y17         LUT6 (Prop_lut6_I2_O)        0.124    30.381 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.161    31.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    35.578 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    35.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X4Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    37.293 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    37.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    38.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[38]
                         net (fo=2, routed)           1.504    40.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[55]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.153    40.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378/O
                         net (fo=2, routed)           0.708    41.177    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378_n_0
    SLICE_X92Y6          LUT4 (Prop_lut4_I3_O)        0.331    41.508 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382/O
                         net (fo=1, routed)           0.000    41.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.884 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.884    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.001 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254/CO[3]
                         net (fo=1, routed)           0.000    42.001    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.118 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260/CO[3]
                         net (fo=1, routed)           0.000    42.118    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.236 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257/CO[3]
                         net (fo=1, routed)           0.000    42.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262/CO[3]
                         net (fo=1, routed)           0.000    42.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253/CO[3]
                         net (fo=1, routed)           0.000    42.470    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.587 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.821 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264/CO[3]
                         net (fo=1, routed)           0.000    42.821    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.938 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255/CO[3]
                         net (fo=1, routed)           0.000    42.938    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.055 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.370 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_256/O[3]
                         net (fo=4, routed)           1.340    44.710    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_36[10]
    SLICE_X94Y10         LUT3 (Prop_lut3_I2_O)        0.329    45.039 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_185/O
                         net (fo=7, routed)           0.912    45.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[35]
    SLICE_X83Y9          LUT6 (Prop_lut6_I3_O)        0.328    46.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248/O
                         net (fo=1, routed)           0.988    47.267    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248_n_0
    SLICE_X86Y5          LUT5 (Prop_lut5_I2_O)        0.124    47.391 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_130/O
                         net (fo=2, routed)           0.506    47.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_39
    SLICE_X87Y5          LUT5 (Prop_lut5_I4_O)        0.124    48.021 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_57/O
                         net (fo=4, routed)           0.970    48.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[47]_i_8_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I3_O)        0.124    49.114 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_34/O
                         net (fo=5, routed)           0.737    49.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_6_1[50]
    SLICE_X97Y6          LUT4 (Prop_lut4_I2_O)        0.124    49.976 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30/O
                         net (fo=1, routed)           0.665    50.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30_n_0
    SLICE_X97Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.764 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10/O
                         net (fo=2, routed)           0.755    51.520    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10_n_0
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124    51.644 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_25/O
                         net (fo=75, routed)          1.802    53.446    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    53.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35/O
                         net (fo=1, routed)           0.434    54.004    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124    54.128 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=8, routed)           0.978    55.105    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.229 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30/O
                         net (fo=17, routed)          1.093    56.322    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30_n_0
    SLICE_X72Y31         LUT5 (Prop_lut5_I4_O)        0.124    56.446 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3/O
                         net (fo=9, routed)           0.974    57.420    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3_n_0
    SLICE_X78Y29         LUT4 (Prop_lut4_I1_O)        0.150    57.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40/O
                         net (fo=3, routed)           0.597    58.167    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40_n_0
    SLICE_X69Y29         LUT6 (Prop_lut6_I0_O)        0.326    58.493 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_12/O
                         net (fo=2, routed)           0.504    58.997    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124    59.121 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16/O
                         net (fo=1, routed)           0.847    59.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    60.623 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.623    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/O[1]
                         net (fo=8, routed)           0.657    61.615    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[5]
    SLICE_X74Y24         LUT5 (Prop_lut5_I3_O)        0.303    61.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35/O
                         net (fo=1, routed)           0.580    62.498    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35_n_0
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    62.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_16/O
                         net (fo=2, routed)           0.520    63.141    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[0]
    SLICE_X72Y26         LUT6 (Prop_lut6_I0_O)        0.124    63.265 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20/O
                         net (fo=1, routed)           0.000    63.265    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.815 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.815    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.128 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_8_5_reg[2]_i_5/O[3]
                         net (fo=188, routed)         1.438    65.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I4_O)        0.306    65.872 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8/O
                         net (fo=22, routed)          1.044    66.916    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.150    67.066 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_103/O
                         net (fo=1, routed)           0.436    67.502    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_61_1
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.326    67.828 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82/O
                         net (fo=4, routed)           1.174    69.003    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82_n_0
    SLICE_X86Y26         LUT4 (Prop_lut4_I2_O)        0.124    69.127 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_182/O
                         net (fo=45, routed)          2.166    71.292    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_479
    SLICE_X110Y37        LUT5 (Prop_lut5_I4_O)        0.124    71.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_333/O
                         net (fo=15, routed)          2.369    73.785    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_117_3
    SLICE_X86Y33         LUT5 (Prop_lut5_I1_O)        0.124    73.910 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469/O
                         net (fo=1, routed)           0.877    74.787    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469_n_0
    SLICE_X86Y30         LUT4 (Prop_lut4_I1_O)        0.124    74.911 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212/O
                         net (fo=2, routed)           1.384    76.294    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212_n_0
    SLICE_X86Y43         LUT6 (Prop_lut6_I1_O)        0.124    76.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59/O
                         net (fo=4, routed)           1.238    77.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59_n_0
    SLICE_X74Y40         LUT4 (Prop_lut4_I0_O)        0.150    77.806 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45/O
                         net (fo=1, routed)           1.383    79.189    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I4_O)        0.326    79.515 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20/O
                         net (fo=1, routed)           0.596    80.110    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20_n_0
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124    80.234 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10/O
                         net (fo=1, routed)           1.316    81.550    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    82.171 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.405 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.405    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.522 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.522    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.639 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.639    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.756 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.756    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.873 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.873    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.990 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.107    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.224 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.224    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.341 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.341    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.458 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.458    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.692 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    83.924 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[6]_i_2/O[0]
                         net (fo=7, routed)           1.743    85.667    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[57]
    SLICE_X76Y45         LUT4 (Prop_lut4_I3_O)        0.295    85.962 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.685    86.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X76Y45         LUT5 (Prop_lut5_I4_O)        0.152    86.799 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.338    87.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.326    87.463 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.229    88.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.153    88.845 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=15, routed)          1.390    90.235    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.327    90.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=14, routed)          1.312    91.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.124    91.998 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_23/O
                         net (fo=2, routed)           0.593    92.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124    92.715 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.523    93.237    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    93.361 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.586    93.947    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.124    94.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38/O
                         net (fo=1, routed)           0.000    94.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    94.447 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.456    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    94.675 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_17/O[0]
                         net (fo=2, routed)           0.614    95.289    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[4]
    SLICE_X57Y26         LUT1 (Prop_lut1_I0_O)        0.295    95.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29/O
                         net (fo=1, routed)           0.000    95.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    96.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.429 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=42, routed)          0.934    97.363    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_8_else_4_unequal_tmp_reg[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.298    97.661 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_155/O
                         net (fo=5, routed)           0.556    98.216    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_14_in1531_in
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.328    98.544 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74/O
                         net (fo=1, routed)           0.416    98.960    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124    99.084 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73/O
                         net (fo=1, routed)           0.500    99.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.124    99.708 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71/O
                         net (fo=1, routed)           0.645   100.354    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124   100.478 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62/O
                         net (fo=1, routed)           0.294   100.772    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124   100.896 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_49/O
                         net (fo=20, routed)          1.340   102.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[3]
    SLICE_X87Y20         LUT2 (Prop_lut2_I1_O)        0.118   102.354 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36/O
                         net (fo=54, routed)          1.312   103.666    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36_n_0
    SLICE_X89Y14         LUT2 (Prop_lut2_I0_O)        0.356   104.022 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_28/O
                         net (fo=7, routed)           1.181   105.203    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_16
    SLICE_X85Y12         LUT6 (Prop_lut6_I4_O)        0.327   105.530 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_62/O
                         net (fo=1, routed)           0.689   106.219    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/z_out_15[2]
    SLICE_X85Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.343 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42/O
                         net (fo=1, routed)           0.497   106.840    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42_n_0
    SLICE_X85Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.964 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22/O
                         net (fo=1, routed)           0.593   107.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22_n_0
    SLICE_X88Y6          LUT5 (Prop_lut5_I4_O)        0.124   107.681 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7/O
                         net (fo=1, routed)           0.000   107.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.213 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2_n_0
    SLICE_X88Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.327    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.441 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.441    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.555 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.239    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.467 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.467    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.581 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8/CO[3]
                         net (fo=1, routed)           0.000   109.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   109.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=150, routed)         2.325   112.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.373   112.572 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_1_i_64__0/O
                         net (fo=4, routed)           0.461   113.033    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_22
    SLICE_X52Y36         LUT5 (Prop_lut5_I3_O)        0.124   113.157 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0/O
                         net (fo=2, routed)           0.294   113.451    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I0_O)        0.124   113.575 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0/O
                         net (fo=52, routed)          2.074   115.649    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.124   115.773 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_203__0/O
                         net (fo=12, routed)          1.597   117.370    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_163_m1c
    SLICE_X77Y26         LUT2 (Prop_lut2_I1_O)        0.152   117.522 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0/O
                         net (fo=51, routed)          1.728   119.250    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I0_O)        0.332   119.582 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_156/O
                         net (fo=1, routed)           1.290   120.872    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_156_n_0
    SLICE_X74Y20         LUT6 (Prop_lut6_I1_O)        0.124   120.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_78/O
                         net (fo=1, routed)           1.336   122.332    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_78_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.152   122.484 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_20__0/O
                         net (fo=1, routed)           0.481   122.965    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/d[23]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.591   201.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/clock
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.105   201.695    
                         clock uncertainty           -0.464   201.232    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.443   200.789    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0
  -------------------------------------------------------------------
                         required time                        200.789    
                         arrival time                        -122.965    
  -------------------------------------------------------------------
                         slack                                 77.824    

Slack (MET) :             78.027ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        121.040ns  (logic 40.315ns (33.307%)  route 80.725ns (66.693%))
  Logic Levels:           159  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=7 LUT3=8 LUT4=8 LUT5=16 LUT6=33)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 201.591 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.720     1.720    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X57Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.419     2.139 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/Q
                         net (fo=24, routed)          1.620     3.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_0_in[8]
    SLICE_X72Y6          LUT3 (Prop_lut3_I1_O)        0.299     4.058 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.608 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.608    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17_n_0
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12_n_0
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11_n_0
    SLICE_X72Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8/CO[0]
                         net (fo=76, routed)          1.056     6.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8_n_3
    SLICE_X72Y12         LUT3 (Prop_lut3_I1_O)        0.373     6.651 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232/O
                         net (fo=1, routed)           0.000     6.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232_n_0
    SLICE_X72Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.049 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.049    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154_n_0
    SLICE_X72Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.163    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81_n_0
    SLICE_X72Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.277    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X72Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.304     8.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X71Y6          LUT5 (Prop_lut5_I3_O)        0.299     9.102 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298/O
                         net (fo=5, routed)           0.515     9.617    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.129    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.463 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90/O[1]
                         net (fo=1, routed)           1.249    11.712    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90_n_6
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/O
                         net (fo=6, routed)           0.801    12.816    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X80Y6          LUT2 (Prop_lut2_I0_O)        0.124    12.940 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X80Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.338 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.338    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.452 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.452    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.674 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.135    14.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X82Y6          LUT5 (Prop_lut5_I3_O)        0.299    15.108 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275/O
                         net (fo=5, routed)           0.705    15.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.211 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.775 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.391    18.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    18.465 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192/O
                         net (fo=5, routed)           0.386    18.851    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.377 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.827 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=58, routed)          1.101    20.928    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    21.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203/O
                         net (fo=5, routed)           0.540    21.767    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.317 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.770 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=43, routed)          1.040    23.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X77Y8          LUT5 (Prop_lut5_I3_O)        0.295    24.104 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140/O
                         net (fo=3, routed)           0.483    24.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.227    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X78Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.449 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          1.220    26.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X75Y7          LUT5 (Prop_lut5_I3_O)        0.299    26.968 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149/O
                         net (fo=1, routed)           0.495    27.463    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149_n_0
    SLICE_X76Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.989    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X76Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.103    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X76Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.325 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.520    28.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_33[0]
    SLICE_X77Y17         LUT6 (Prop_lut6_I0_O)        0.299    29.144 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78/O
                         net (fo=1, routed)           1.113    30.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78_n_0
    SLICE_X95Y17         LUT6 (Prop_lut6_I2_O)        0.124    30.381 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.161    31.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    35.578 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    35.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X4Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    37.293 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    37.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    38.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[38]
                         net (fo=2, routed)           1.504    40.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[55]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.153    40.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378/O
                         net (fo=2, routed)           0.708    41.177    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378_n_0
    SLICE_X92Y6          LUT4 (Prop_lut4_I3_O)        0.331    41.508 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382/O
                         net (fo=1, routed)           0.000    41.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.884 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.884    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.001 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254/CO[3]
                         net (fo=1, routed)           0.000    42.001    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.118 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260/CO[3]
                         net (fo=1, routed)           0.000    42.118    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.236 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257/CO[3]
                         net (fo=1, routed)           0.000    42.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262/CO[3]
                         net (fo=1, routed)           0.000    42.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253/CO[3]
                         net (fo=1, routed)           0.000    42.470    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.587 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.821 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264/CO[3]
                         net (fo=1, routed)           0.000    42.821    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.938 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255/CO[3]
                         net (fo=1, routed)           0.000    42.938    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.055 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.370 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_256/O[3]
                         net (fo=4, routed)           1.340    44.710    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_36[10]
    SLICE_X94Y10         LUT3 (Prop_lut3_I2_O)        0.329    45.039 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_185/O
                         net (fo=7, routed)           0.912    45.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[35]
    SLICE_X83Y9          LUT6 (Prop_lut6_I3_O)        0.328    46.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248/O
                         net (fo=1, routed)           0.988    47.267    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248_n_0
    SLICE_X86Y5          LUT5 (Prop_lut5_I2_O)        0.124    47.391 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_130/O
                         net (fo=2, routed)           0.506    47.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_39
    SLICE_X87Y5          LUT5 (Prop_lut5_I4_O)        0.124    48.021 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_57/O
                         net (fo=4, routed)           0.970    48.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[47]_i_8_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I3_O)        0.124    49.114 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_34/O
                         net (fo=5, routed)           0.737    49.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_6_1[50]
    SLICE_X97Y6          LUT4 (Prop_lut4_I2_O)        0.124    49.976 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30/O
                         net (fo=1, routed)           0.665    50.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30_n_0
    SLICE_X97Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.764 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10/O
                         net (fo=2, routed)           0.755    51.520    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10_n_0
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124    51.644 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_25/O
                         net (fo=75, routed)          1.802    53.446    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    53.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35/O
                         net (fo=1, routed)           0.434    54.004    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124    54.128 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=8, routed)           0.978    55.105    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.229 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30/O
                         net (fo=17, routed)          1.093    56.322    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30_n_0
    SLICE_X72Y31         LUT5 (Prop_lut5_I4_O)        0.124    56.446 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3/O
                         net (fo=9, routed)           0.974    57.420    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3_n_0
    SLICE_X78Y29         LUT4 (Prop_lut4_I1_O)        0.150    57.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40/O
                         net (fo=3, routed)           0.597    58.167    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40_n_0
    SLICE_X69Y29         LUT6 (Prop_lut6_I0_O)        0.326    58.493 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_12/O
                         net (fo=2, routed)           0.504    58.997    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124    59.121 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16/O
                         net (fo=1, routed)           0.847    59.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    60.623 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.623    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/O[1]
                         net (fo=8, routed)           0.657    61.615    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[5]
    SLICE_X74Y24         LUT5 (Prop_lut5_I3_O)        0.303    61.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35/O
                         net (fo=1, routed)           0.580    62.498    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35_n_0
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    62.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_16/O
                         net (fo=2, routed)           0.520    63.141    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[0]
    SLICE_X72Y26         LUT6 (Prop_lut6_I0_O)        0.124    63.265 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20/O
                         net (fo=1, routed)           0.000    63.265    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.815 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.815    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.128 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_8_5_reg[2]_i_5/O[3]
                         net (fo=188, routed)         1.438    65.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I4_O)        0.306    65.872 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8/O
                         net (fo=22, routed)          1.044    66.916    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.150    67.066 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_103/O
                         net (fo=1, routed)           0.436    67.502    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_61_1
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.326    67.828 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82/O
                         net (fo=4, routed)           1.174    69.003    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82_n_0
    SLICE_X86Y26         LUT4 (Prop_lut4_I2_O)        0.124    69.127 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_182/O
                         net (fo=45, routed)          2.166    71.292    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_479
    SLICE_X110Y37        LUT5 (Prop_lut5_I4_O)        0.124    71.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_333/O
                         net (fo=15, routed)          2.369    73.785    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_117_3
    SLICE_X86Y33         LUT5 (Prop_lut5_I1_O)        0.124    73.910 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469/O
                         net (fo=1, routed)           0.877    74.787    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469_n_0
    SLICE_X86Y30         LUT4 (Prop_lut4_I1_O)        0.124    74.911 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212/O
                         net (fo=2, routed)           1.384    76.294    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212_n_0
    SLICE_X86Y43         LUT6 (Prop_lut6_I1_O)        0.124    76.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59/O
                         net (fo=4, routed)           1.238    77.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59_n_0
    SLICE_X74Y40         LUT4 (Prop_lut4_I0_O)        0.150    77.806 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45/O
                         net (fo=1, routed)           1.383    79.189    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I4_O)        0.326    79.515 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20/O
                         net (fo=1, routed)           0.596    80.110    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20_n_0
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124    80.234 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10/O
                         net (fo=1, routed)           1.316    81.550    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    82.171 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.405 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.405    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.522 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.522    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.639 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.639    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.756 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.756    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.873 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.873    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.990 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.107    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.224 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.224    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.341 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.341    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.458 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.458    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.692 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    83.924 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[6]_i_2/O[0]
                         net (fo=7, routed)           1.743    85.667    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[57]
    SLICE_X76Y45         LUT4 (Prop_lut4_I3_O)        0.295    85.962 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.685    86.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X76Y45         LUT5 (Prop_lut5_I4_O)        0.152    86.799 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.338    87.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.326    87.463 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.229    88.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.153    88.845 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=15, routed)          1.390    90.235    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.327    90.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=14, routed)          1.312    91.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.124    91.998 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_23/O
                         net (fo=2, routed)           0.593    92.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124    92.715 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.523    93.237    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    93.361 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.586    93.947    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.124    94.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38/O
                         net (fo=1, routed)           0.000    94.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    94.447 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.456    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    94.675 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_17/O[0]
                         net (fo=2, routed)           0.614    95.289    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[4]
    SLICE_X57Y26         LUT1 (Prop_lut1_I0_O)        0.295    95.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29/O
                         net (fo=1, routed)           0.000    95.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    96.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.429 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=42, routed)          0.934    97.363    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_8_else_4_unequal_tmp_reg[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.298    97.661 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_155/O
                         net (fo=5, routed)           0.556    98.216    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_14_in1531_in
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.328    98.544 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74/O
                         net (fo=1, routed)           0.416    98.960    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124    99.084 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73/O
                         net (fo=1, routed)           0.500    99.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.124    99.708 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71/O
                         net (fo=1, routed)           0.645   100.354    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124   100.478 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62/O
                         net (fo=1, routed)           0.294   100.772    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124   100.896 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_49/O
                         net (fo=20, routed)          1.340   102.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[3]
    SLICE_X87Y20         LUT2 (Prop_lut2_I1_O)        0.118   102.354 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36/O
                         net (fo=54, routed)          1.312   103.666    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36_n_0
    SLICE_X89Y14         LUT2 (Prop_lut2_I0_O)        0.356   104.022 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_28/O
                         net (fo=7, routed)           1.181   105.203    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_16
    SLICE_X85Y12         LUT6 (Prop_lut6_I4_O)        0.327   105.530 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_62/O
                         net (fo=1, routed)           0.689   106.219    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/z_out_15[2]
    SLICE_X85Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.343 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42/O
                         net (fo=1, routed)           0.497   106.840    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42_n_0
    SLICE_X85Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.964 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22/O
                         net (fo=1, routed)           0.593   107.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22_n_0
    SLICE_X88Y6          LUT5 (Prop_lut5_I4_O)        0.124   107.681 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7/O
                         net (fo=1, routed)           0.000   107.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.213 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2_n_0
    SLICE_X88Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.327    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.441 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.441    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.555 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.239    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.467 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.467    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.581 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8/CO[3]
                         net (fo=1, routed)           0.000   109.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   109.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=150, routed)         2.325   112.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.373   112.572 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_1_i_64__0/O
                         net (fo=4, routed)           0.461   113.033    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_22
    SLICE_X52Y36         LUT5 (Prop_lut5_I3_O)        0.124   113.157 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0/O
                         net (fo=2, routed)           0.294   113.451    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I0_O)        0.124   113.575 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0/O
                         net (fo=52, routed)          2.074   115.649    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.124   115.773 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_203__0/O
                         net (fo=12, routed)          0.969   116.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_163_m1c
    SLICE_X76Y13         LUT2 (Prop_lut2_I1_O)        0.118   116.860 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_205__0/O
                         net (fo=43, routed)          2.013   118.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_205__0_n_0
    SLICE_X75Y39         LUT6 (Prop_lut6_I5_O)        0.326   119.200 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_151/O
                         net (fo=1, routed)           0.687   119.887    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_151_n_0
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124   120.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73/O
                         net (fo=1, routed)           1.831   121.842    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73_n_0
    SLICE_X67Y11         LUT3 (Prop_lut3_I0_O)        0.154   121.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_15__0/O
                         net (fo=1, routed)           0.764   122.760    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/d[28]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.591   201.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/clock
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.105   201.695    
                         clock uncertainty           -0.464   201.232    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.444   200.788    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0
  -------------------------------------------------------------------
                         required time                        200.788    
                         arrival time                        -122.760    
  -------------------------------------------------------------------
                         slack                                 78.027    

Slack (MET) :             78.062ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_0/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        121.204ns  (logic 40.449ns (33.373%)  route 80.755ns (66.627%))
  Logic Levels:           160  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=8 LUT3=7 LUT4=8 LUT5=16 LUT6=34)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 201.586 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.720     1.720    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X57Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.419     2.139 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/Q
                         net (fo=24, routed)          1.620     3.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_0_in[8]
    SLICE_X72Y6          LUT3 (Prop_lut3_I1_O)        0.299     4.058 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.608 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.608    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17_n_0
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12_n_0
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11_n_0
    SLICE_X72Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8/CO[0]
                         net (fo=76, routed)          1.056     6.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8_n_3
    SLICE_X72Y12         LUT3 (Prop_lut3_I1_O)        0.373     6.651 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232/O
                         net (fo=1, routed)           0.000     6.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232_n_0
    SLICE_X72Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.049 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.049    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154_n_0
    SLICE_X72Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.163    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81_n_0
    SLICE_X72Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.277    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X72Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.304     8.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X71Y6          LUT5 (Prop_lut5_I3_O)        0.299     9.102 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298/O
                         net (fo=5, routed)           0.515     9.617    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.129    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.463 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90/O[1]
                         net (fo=1, routed)           1.249    11.712    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90_n_6
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/O
                         net (fo=6, routed)           0.801    12.816    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X80Y6          LUT2 (Prop_lut2_I0_O)        0.124    12.940 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X80Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.338 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.338    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.452 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.452    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.674 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.135    14.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X82Y6          LUT5 (Prop_lut5_I3_O)        0.299    15.108 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275/O
                         net (fo=5, routed)           0.705    15.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.211 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.775 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.391    18.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    18.465 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192/O
                         net (fo=5, routed)           0.386    18.851    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.377 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.827 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=58, routed)          1.101    20.928    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    21.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203/O
                         net (fo=5, routed)           0.540    21.767    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.317 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.770 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=43, routed)          1.040    23.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X77Y8          LUT5 (Prop_lut5_I3_O)        0.295    24.104 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140/O
                         net (fo=3, routed)           0.483    24.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.227    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X78Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.449 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          1.220    26.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X75Y7          LUT5 (Prop_lut5_I3_O)        0.299    26.968 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149/O
                         net (fo=1, routed)           0.495    27.463    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149_n_0
    SLICE_X76Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.989    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X76Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.103    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X76Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.325 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.520    28.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_33[0]
    SLICE_X77Y17         LUT6 (Prop_lut6_I0_O)        0.299    29.144 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78/O
                         net (fo=1, routed)           1.113    30.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78_n_0
    SLICE_X95Y17         LUT6 (Prop_lut6_I2_O)        0.124    30.381 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.161    31.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    35.578 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    35.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X4Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    37.293 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    37.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    38.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[38]
                         net (fo=2, routed)           1.504    40.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[55]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.153    40.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378/O
                         net (fo=2, routed)           0.708    41.177    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378_n_0
    SLICE_X92Y6          LUT4 (Prop_lut4_I3_O)        0.331    41.508 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382/O
                         net (fo=1, routed)           0.000    41.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.884 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.884    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.001 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254/CO[3]
                         net (fo=1, routed)           0.000    42.001    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.118 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260/CO[3]
                         net (fo=1, routed)           0.000    42.118    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.236 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257/CO[3]
                         net (fo=1, routed)           0.000    42.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262/CO[3]
                         net (fo=1, routed)           0.000    42.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253/CO[3]
                         net (fo=1, routed)           0.000    42.470    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.587 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.821 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264/CO[3]
                         net (fo=1, routed)           0.000    42.821    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.938 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255/CO[3]
                         net (fo=1, routed)           0.000    42.938    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.055 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.370 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_256/O[3]
                         net (fo=4, routed)           1.340    44.710    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_36[10]
    SLICE_X94Y10         LUT3 (Prop_lut3_I2_O)        0.329    45.039 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_185/O
                         net (fo=7, routed)           0.912    45.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[35]
    SLICE_X83Y9          LUT6 (Prop_lut6_I3_O)        0.328    46.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248/O
                         net (fo=1, routed)           0.988    47.267    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248_n_0
    SLICE_X86Y5          LUT5 (Prop_lut5_I2_O)        0.124    47.391 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_130/O
                         net (fo=2, routed)           0.506    47.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_39
    SLICE_X87Y5          LUT5 (Prop_lut5_I4_O)        0.124    48.021 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_57/O
                         net (fo=4, routed)           0.970    48.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[47]_i_8_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I3_O)        0.124    49.114 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_34/O
                         net (fo=5, routed)           0.737    49.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_6_1[50]
    SLICE_X97Y6          LUT4 (Prop_lut4_I2_O)        0.124    49.976 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30/O
                         net (fo=1, routed)           0.665    50.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30_n_0
    SLICE_X97Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.764 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10/O
                         net (fo=2, routed)           0.755    51.520    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10_n_0
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124    51.644 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_25/O
                         net (fo=75, routed)          1.802    53.446    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    53.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35/O
                         net (fo=1, routed)           0.434    54.004    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124    54.128 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=8, routed)           0.978    55.105    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.229 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30/O
                         net (fo=17, routed)          1.093    56.322    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30_n_0
    SLICE_X72Y31         LUT5 (Prop_lut5_I4_O)        0.124    56.446 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3/O
                         net (fo=9, routed)           0.974    57.420    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3_n_0
    SLICE_X78Y29         LUT4 (Prop_lut4_I1_O)        0.150    57.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40/O
                         net (fo=3, routed)           0.597    58.167    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40_n_0
    SLICE_X69Y29         LUT6 (Prop_lut6_I0_O)        0.326    58.493 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_12/O
                         net (fo=2, routed)           0.504    58.997    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124    59.121 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16/O
                         net (fo=1, routed)           0.847    59.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    60.623 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.623    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/O[1]
                         net (fo=8, routed)           0.657    61.615    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[5]
    SLICE_X74Y24         LUT5 (Prop_lut5_I3_O)        0.303    61.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35/O
                         net (fo=1, routed)           0.580    62.498    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35_n_0
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    62.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_16/O
                         net (fo=2, routed)           0.520    63.141    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[0]
    SLICE_X72Y26         LUT6 (Prop_lut6_I0_O)        0.124    63.265 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20/O
                         net (fo=1, routed)           0.000    63.265    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.815 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.815    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.128 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_8_5_reg[2]_i_5/O[3]
                         net (fo=188, routed)         1.438    65.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I4_O)        0.306    65.872 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8/O
                         net (fo=22, routed)          1.044    66.916    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.150    67.066 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_103/O
                         net (fo=1, routed)           0.436    67.502    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_61_1
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.326    67.828 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82/O
                         net (fo=4, routed)           1.174    69.003    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82_n_0
    SLICE_X86Y26         LUT4 (Prop_lut4_I2_O)        0.124    69.127 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_182/O
                         net (fo=45, routed)          2.166    71.292    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_479
    SLICE_X110Y37        LUT5 (Prop_lut5_I4_O)        0.124    71.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_333/O
                         net (fo=15, routed)          2.369    73.785    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_117_3
    SLICE_X86Y33         LUT5 (Prop_lut5_I1_O)        0.124    73.910 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469/O
                         net (fo=1, routed)           0.877    74.787    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469_n_0
    SLICE_X86Y30         LUT4 (Prop_lut4_I1_O)        0.124    74.911 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212/O
                         net (fo=2, routed)           1.384    76.294    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212_n_0
    SLICE_X86Y43         LUT6 (Prop_lut6_I1_O)        0.124    76.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59/O
                         net (fo=4, routed)           1.238    77.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59_n_0
    SLICE_X74Y40         LUT4 (Prop_lut4_I0_O)        0.150    77.806 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45/O
                         net (fo=1, routed)           1.383    79.189    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I4_O)        0.326    79.515 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20/O
                         net (fo=1, routed)           0.596    80.110    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20_n_0
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124    80.234 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10/O
                         net (fo=1, routed)           1.316    81.550    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    82.171 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.405 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.405    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.522 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.522    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.639 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.639    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.756 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.756    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.873 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.873    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.990 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.107    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.224 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.224    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.341 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.341    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.458 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.458    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.692 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    83.924 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[6]_i_2/O[0]
                         net (fo=7, routed)           1.743    85.667    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[57]
    SLICE_X76Y45         LUT4 (Prop_lut4_I3_O)        0.295    85.962 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.685    86.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X76Y45         LUT5 (Prop_lut5_I4_O)        0.152    86.799 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.338    87.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.326    87.463 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.229    88.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.153    88.845 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=15, routed)          1.390    90.235    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.327    90.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=14, routed)          1.312    91.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.124    91.998 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_23/O
                         net (fo=2, routed)           0.593    92.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124    92.715 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.523    93.237    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    93.361 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.586    93.947    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.124    94.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38/O
                         net (fo=1, routed)           0.000    94.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    94.447 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.456    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    94.675 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_17/O[0]
                         net (fo=2, routed)           0.614    95.289    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[4]
    SLICE_X57Y26         LUT1 (Prop_lut1_I0_O)        0.295    95.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29/O
                         net (fo=1, routed)           0.000    95.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    96.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.429 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=42, routed)          0.934    97.363    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_8_else_4_unequal_tmp_reg[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.298    97.661 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_155/O
                         net (fo=5, routed)           0.556    98.216    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_14_in1531_in
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.328    98.544 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74/O
                         net (fo=1, routed)           0.416    98.960    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124    99.084 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73/O
                         net (fo=1, routed)           0.500    99.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.124    99.708 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71/O
                         net (fo=1, routed)           0.645   100.354    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124   100.478 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62/O
                         net (fo=1, routed)           0.294   100.772    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124   100.896 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_49/O
                         net (fo=20, routed)          1.340   102.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[3]
    SLICE_X87Y20         LUT2 (Prop_lut2_I1_O)        0.118   102.354 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36/O
                         net (fo=54, routed)          1.312   103.666    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36_n_0
    SLICE_X89Y14         LUT2 (Prop_lut2_I0_O)        0.356   104.022 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_28/O
                         net (fo=7, routed)           1.181   105.203    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_16
    SLICE_X85Y12         LUT6 (Prop_lut6_I4_O)        0.327   105.530 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_62/O
                         net (fo=1, routed)           0.689   106.219    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/z_out_15[2]
    SLICE_X85Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.343 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42/O
                         net (fo=1, routed)           0.497   106.840    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42_n_0
    SLICE_X85Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.964 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22/O
                         net (fo=1, routed)           0.593   107.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22_n_0
    SLICE_X88Y6          LUT5 (Prop_lut5_I4_O)        0.124   107.681 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7/O
                         net (fo=1, routed)           0.000   107.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.213 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2_n_0
    SLICE_X88Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.327    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.441 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.441    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.555 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.239    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.467 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.467    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.581 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8/CO[3]
                         net (fo=1, routed)           0.000   109.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   109.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=150, routed)         1.739   111.613    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.373   111.986 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_220__0/O
                         net (fo=4, routed)           0.892   112.878    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_59__0_1
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124   113.002 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_152__0/O
                         net (fo=2, routed)           0.747   113.749    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_152__0_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I5_O)        0.124   113.873 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0/O
                         net (fo=52, routed)          1.440   115.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_n_0
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124   115.437 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_215__0/O
                         net (fo=7, routed)           1.256   116.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_161_m1c
    SLICE_X70Y18         LUT2 (Prop_lut2_I1_O)        0.124   116.817 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_159__0/O
                         net (fo=51, routed)          2.076   118.892    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_159__0_n_0
    SLICE_X71Y36         LUT6 (Prop_lut6_I0_O)        0.124   119.016 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_260/O
                         net (fo=1, routed)           0.417   119.433    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_260_n_0
    SLICE_X70Y35         LUT6 (Prop_lut6_I1_O)        0.124   119.557 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_209/O
                         net (fo=1, routed)           1.583   121.140    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_209_n_0
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.152   121.292 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_122__0/O
                         net (fo=1, routed)           0.675   121.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/in_ramf_d[2]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.332   122.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/mem_reg_0_i_45/O
                         net (fo=1, routed)           0.625   122.924    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/d[34]
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_0/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.586   201.586    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/clock
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_0/CLKARDCLK
                         clock pessimism              0.105   201.690    
                         clock uncertainty           -0.464   201.227    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                     -0.241   200.986    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_0
  -------------------------------------------------------------------
                         required time                        200.986    
                         arrival time                        -122.924    
  -------------------------------------------------------------------
                         slack                                 78.062    

Slack (MET) :             78.073ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        120.989ns  (logic 40.351ns (33.351%)  route 80.638ns (66.649%))
  Logic Levels:           159  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=7 LUT3=8 LUT4=8 LUT5=16 LUT6=33)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 201.591 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.720     1.720    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X57Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.419     2.139 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/Q
                         net (fo=24, routed)          1.620     3.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_0_in[8]
    SLICE_X72Y6          LUT3 (Prop_lut3_I1_O)        0.299     4.058 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.608 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.608    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17_n_0
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12_n_0
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11_n_0
    SLICE_X72Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8/CO[0]
                         net (fo=76, routed)          1.056     6.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8_n_3
    SLICE_X72Y12         LUT3 (Prop_lut3_I1_O)        0.373     6.651 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232/O
                         net (fo=1, routed)           0.000     6.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232_n_0
    SLICE_X72Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.049 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.049    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154_n_0
    SLICE_X72Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.163    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81_n_0
    SLICE_X72Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.277    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X72Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.304     8.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X71Y6          LUT5 (Prop_lut5_I3_O)        0.299     9.102 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298/O
                         net (fo=5, routed)           0.515     9.617    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.129    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.463 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90/O[1]
                         net (fo=1, routed)           1.249    11.712    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90_n_6
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/O
                         net (fo=6, routed)           0.801    12.816    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X80Y6          LUT2 (Prop_lut2_I0_O)        0.124    12.940 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X80Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.338 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.338    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.452 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.452    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.674 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.135    14.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X82Y6          LUT5 (Prop_lut5_I3_O)        0.299    15.108 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275/O
                         net (fo=5, routed)           0.705    15.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.211 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.775 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.391    18.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    18.465 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192/O
                         net (fo=5, routed)           0.386    18.851    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.377 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.827 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=58, routed)          1.101    20.928    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    21.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203/O
                         net (fo=5, routed)           0.540    21.767    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.317 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.770 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=43, routed)          1.040    23.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X77Y8          LUT5 (Prop_lut5_I3_O)        0.295    24.104 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140/O
                         net (fo=3, routed)           0.483    24.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.227    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X78Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.449 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          1.220    26.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X75Y7          LUT5 (Prop_lut5_I3_O)        0.299    26.968 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149/O
                         net (fo=1, routed)           0.495    27.463    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149_n_0
    SLICE_X76Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.989    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X76Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.103    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X76Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.325 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.520    28.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_33[0]
    SLICE_X77Y17         LUT6 (Prop_lut6_I0_O)        0.299    29.144 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78/O
                         net (fo=1, routed)           1.113    30.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78_n_0
    SLICE_X95Y17         LUT6 (Prop_lut6_I2_O)        0.124    30.381 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.161    31.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    35.578 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    35.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X4Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    37.293 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    37.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    38.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[38]
                         net (fo=2, routed)           1.504    40.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[55]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.153    40.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378/O
                         net (fo=2, routed)           0.708    41.177    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378_n_0
    SLICE_X92Y6          LUT4 (Prop_lut4_I3_O)        0.331    41.508 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382/O
                         net (fo=1, routed)           0.000    41.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.884 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.884    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.001 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254/CO[3]
                         net (fo=1, routed)           0.000    42.001    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.118 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260/CO[3]
                         net (fo=1, routed)           0.000    42.118    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.236 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257/CO[3]
                         net (fo=1, routed)           0.000    42.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262/CO[3]
                         net (fo=1, routed)           0.000    42.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253/CO[3]
                         net (fo=1, routed)           0.000    42.470    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.587 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.821 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264/CO[3]
                         net (fo=1, routed)           0.000    42.821    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.938 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255/CO[3]
                         net (fo=1, routed)           0.000    42.938    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.055 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.370 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_256/O[3]
                         net (fo=4, routed)           1.340    44.710    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_36[10]
    SLICE_X94Y10         LUT3 (Prop_lut3_I2_O)        0.329    45.039 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_185/O
                         net (fo=7, routed)           0.912    45.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[35]
    SLICE_X83Y9          LUT6 (Prop_lut6_I3_O)        0.328    46.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248/O
                         net (fo=1, routed)           0.988    47.267    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248_n_0
    SLICE_X86Y5          LUT5 (Prop_lut5_I2_O)        0.124    47.391 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_130/O
                         net (fo=2, routed)           0.506    47.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_39
    SLICE_X87Y5          LUT5 (Prop_lut5_I4_O)        0.124    48.021 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_57/O
                         net (fo=4, routed)           0.970    48.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[47]_i_8_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I3_O)        0.124    49.114 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_34/O
                         net (fo=5, routed)           0.737    49.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_6_1[50]
    SLICE_X97Y6          LUT4 (Prop_lut4_I2_O)        0.124    49.976 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30/O
                         net (fo=1, routed)           0.665    50.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30_n_0
    SLICE_X97Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.764 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10/O
                         net (fo=2, routed)           0.755    51.520    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10_n_0
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124    51.644 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_25/O
                         net (fo=75, routed)          1.802    53.446    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    53.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35/O
                         net (fo=1, routed)           0.434    54.004    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124    54.128 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=8, routed)           0.978    55.105    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.229 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30/O
                         net (fo=17, routed)          1.093    56.322    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30_n_0
    SLICE_X72Y31         LUT5 (Prop_lut5_I4_O)        0.124    56.446 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3/O
                         net (fo=9, routed)           0.974    57.420    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3_n_0
    SLICE_X78Y29         LUT4 (Prop_lut4_I1_O)        0.150    57.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40/O
                         net (fo=3, routed)           0.597    58.167    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40_n_0
    SLICE_X69Y29         LUT6 (Prop_lut6_I0_O)        0.326    58.493 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_12/O
                         net (fo=2, routed)           0.504    58.997    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124    59.121 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16/O
                         net (fo=1, routed)           0.847    59.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    60.623 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.623    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/O[1]
                         net (fo=8, routed)           0.657    61.615    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[5]
    SLICE_X74Y24         LUT5 (Prop_lut5_I3_O)        0.303    61.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35/O
                         net (fo=1, routed)           0.580    62.498    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35_n_0
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    62.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_16/O
                         net (fo=2, routed)           0.520    63.141    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[0]
    SLICE_X72Y26         LUT6 (Prop_lut6_I0_O)        0.124    63.265 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20/O
                         net (fo=1, routed)           0.000    63.265    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.815 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.815    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.128 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_8_5_reg[2]_i_5/O[3]
                         net (fo=188, routed)         1.438    65.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I4_O)        0.306    65.872 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8/O
                         net (fo=22, routed)          1.044    66.916    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.150    67.066 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_103/O
                         net (fo=1, routed)           0.436    67.502    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_61_1
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.326    67.828 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82/O
                         net (fo=4, routed)           1.174    69.003    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82_n_0
    SLICE_X86Y26         LUT4 (Prop_lut4_I2_O)        0.124    69.127 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_182/O
                         net (fo=45, routed)          2.166    71.292    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_479
    SLICE_X110Y37        LUT5 (Prop_lut5_I4_O)        0.124    71.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_333/O
                         net (fo=15, routed)          2.369    73.785    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_117_3
    SLICE_X86Y33         LUT5 (Prop_lut5_I1_O)        0.124    73.910 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469/O
                         net (fo=1, routed)           0.877    74.787    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469_n_0
    SLICE_X86Y30         LUT4 (Prop_lut4_I1_O)        0.124    74.911 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212/O
                         net (fo=2, routed)           1.384    76.294    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212_n_0
    SLICE_X86Y43         LUT6 (Prop_lut6_I1_O)        0.124    76.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59/O
                         net (fo=4, routed)           1.238    77.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59_n_0
    SLICE_X74Y40         LUT4 (Prop_lut4_I0_O)        0.150    77.806 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45/O
                         net (fo=1, routed)           1.383    79.189    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I4_O)        0.326    79.515 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20/O
                         net (fo=1, routed)           0.596    80.110    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20_n_0
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124    80.234 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10/O
                         net (fo=1, routed)           1.316    81.550    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    82.171 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.405 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.405    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.522 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.522    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.639 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.639    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.756 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.756    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.873 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.873    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.990 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.107    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.224 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.224    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.341 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.341    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.458 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.458    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.692 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    83.924 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[6]_i_2/O[0]
                         net (fo=7, routed)           1.743    85.667    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[57]
    SLICE_X76Y45         LUT4 (Prop_lut4_I3_O)        0.295    85.962 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.685    86.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X76Y45         LUT5 (Prop_lut5_I4_O)        0.152    86.799 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.338    87.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.326    87.463 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.229    88.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.153    88.845 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=15, routed)          1.390    90.235    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.327    90.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=14, routed)          1.312    91.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.124    91.998 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_23/O
                         net (fo=2, routed)           0.593    92.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124    92.715 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.523    93.237    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    93.361 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.586    93.947    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.124    94.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38/O
                         net (fo=1, routed)           0.000    94.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    94.447 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.456    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    94.675 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_17/O[0]
                         net (fo=2, routed)           0.614    95.289    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[4]
    SLICE_X57Y26         LUT1 (Prop_lut1_I0_O)        0.295    95.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29/O
                         net (fo=1, routed)           0.000    95.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    96.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.429 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=42, routed)          0.934    97.363    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_8_else_4_unequal_tmp_reg[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.298    97.661 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_155/O
                         net (fo=5, routed)           0.556    98.216    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_14_in1531_in
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.328    98.544 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74/O
                         net (fo=1, routed)           0.416    98.960    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124    99.084 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73/O
                         net (fo=1, routed)           0.500    99.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.124    99.708 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71/O
                         net (fo=1, routed)           0.645   100.354    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124   100.478 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62/O
                         net (fo=1, routed)           0.294   100.772    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124   100.896 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_49/O
                         net (fo=20, routed)          1.340   102.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[3]
    SLICE_X87Y20         LUT2 (Prop_lut2_I1_O)        0.118   102.354 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36/O
                         net (fo=54, routed)          1.312   103.666    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36_n_0
    SLICE_X89Y14         LUT2 (Prop_lut2_I0_O)        0.356   104.022 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_28/O
                         net (fo=7, routed)           1.181   105.203    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_16
    SLICE_X85Y12         LUT6 (Prop_lut6_I4_O)        0.327   105.530 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_62/O
                         net (fo=1, routed)           0.689   106.219    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/z_out_15[2]
    SLICE_X85Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.343 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42/O
                         net (fo=1, routed)           0.497   106.840    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42_n_0
    SLICE_X85Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.964 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22/O
                         net (fo=1, routed)           0.593   107.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22_n_0
    SLICE_X88Y6          LUT5 (Prop_lut5_I4_O)        0.124   107.681 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7/O
                         net (fo=1, routed)           0.000   107.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.213 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2_n_0
    SLICE_X88Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.327    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.441 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.441    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.555 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.239    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.467 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.467    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.581 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8/CO[3]
                         net (fo=1, routed)           0.000   109.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   109.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=150, routed)         2.325   112.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.373   112.572 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_1_i_64__0/O
                         net (fo=4, routed)           0.461   113.033    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_22
    SLICE_X52Y36         LUT5 (Prop_lut5_I3_O)        0.124   113.157 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0/O
                         net (fo=2, routed)           0.294   113.451    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I0_O)        0.124   113.575 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0/O
                         net (fo=52, routed)          2.074   115.649    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.124   115.773 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_203__0/O
                         net (fo=12, routed)          1.597   117.370    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_163_m1c
    SLICE_X77Y26         LUT2 (Prop_lut2_I1_O)        0.152   117.522 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0/O
                         net (fo=51, routed)          1.322   118.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0_n_0
    SLICE_X76Y39         LUT6 (Prop_lut6_I0_O)        0.332   119.177 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_197/O
                         net (fo=1, routed)           0.915   120.092    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_197_n_0
    SLICE_X68Y33         LUT6 (Prop_lut6_I1_O)        0.124   120.216 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_119/O
                         net (fo=1, routed)           1.552   121.768    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_119_n_0
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.150   121.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_45__0/O
                         net (fo=1, routed)           0.792   122.709    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/d[34]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.591   201.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/clock
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.105   201.695    
                         clock uncertainty           -0.464   201.232    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                     -0.449   200.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0
  -------------------------------------------------------------------
                         required time                        200.783    
                         arrival time                        -122.709    
  -------------------------------------------------------------------
                         slack                                 78.073    

Slack (MET) :             78.244ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        120.792ns  (logic 40.351ns (33.405%)  route 80.441ns (66.595%))
  Logic Levels:           159  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=7 LUT3=8 LUT4=8 LUT5=16 LUT6=33)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 201.581 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.720     1.720    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X57Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.419     2.139 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/Q
                         net (fo=24, routed)          1.620     3.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_0_in[8]
    SLICE_X72Y6          LUT3 (Prop_lut3_I1_O)        0.299     4.058 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.608 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.608    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17_n_0
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12_n_0
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11_n_0
    SLICE_X72Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8/CO[0]
                         net (fo=76, routed)          1.056     6.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8_n_3
    SLICE_X72Y12         LUT3 (Prop_lut3_I1_O)        0.373     6.651 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232/O
                         net (fo=1, routed)           0.000     6.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232_n_0
    SLICE_X72Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.049 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.049    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154_n_0
    SLICE_X72Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.163    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81_n_0
    SLICE_X72Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.277    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X72Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.304     8.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X71Y6          LUT5 (Prop_lut5_I3_O)        0.299     9.102 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298/O
                         net (fo=5, routed)           0.515     9.617    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.129    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.463 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90/O[1]
                         net (fo=1, routed)           1.249    11.712    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90_n_6
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/O
                         net (fo=6, routed)           0.801    12.816    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X80Y6          LUT2 (Prop_lut2_I0_O)        0.124    12.940 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X80Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.338 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.338    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.452 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.452    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.674 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.135    14.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X82Y6          LUT5 (Prop_lut5_I3_O)        0.299    15.108 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275/O
                         net (fo=5, routed)           0.705    15.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.211 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.775 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.391    18.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    18.465 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192/O
                         net (fo=5, routed)           0.386    18.851    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.377 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.827 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=58, routed)          1.101    20.928    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    21.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203/O
                         net (fo=5, routed)           0.540    21.767    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.317 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.770 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=43, routed)          1.040    23.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X77Y8          LUT5 (Prop_lut5_I3_O)        0.295    24.104 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140/O
                         net (fo=3, routed)           0.483    24.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.227    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X78Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.449 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          1.220    26.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X75Y7          LUT5 (Prop_lut5_I3_O)        0.299    26.968 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149/O
                         net (fo=1, routed)           0.495    27.463    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149_n_0
    SLICE_X76Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.989    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X76Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.103    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X76Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.325 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.520    28.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_33[0]
    SLICE_X77Y17         LUT6 (Prop_lut6_I0_O)        0.299    29.144 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78/O
                         net (fo=1, routed)           1.113    30.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78_n_0
    SLICE_X95Y17         LUT6 (Prop_lut6_I2_O)        0.124    30.381 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.161    31.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    35.578 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    35.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X4Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    37.293 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    37.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    38.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[38]
                         net (fo=2, routed)           1.504    40.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[55]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.153    40.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378/O
                         net (fo=2, routed)           0.708    41.177    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378_n_0
    SLICE_X92Y6          LUT4 (Prop_lut4_I3_O)        0.331    41.508 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382/O
                         net (fo=1, routed)           0.000    41.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.884 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.884    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.001 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254/CO[3]
                         net (fo=1, routed)           0.000    42.001    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.118 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260/CO[3]
                         net (fo=1, routed)           0.000    42.118    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.236 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257/CO[3]
                         net (fo=1, routed)           0.000    42.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262/CO[3]
                         net (fo=1, routed)           0.000    42.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253/CO[3]
                         net (fo=1, routed)           0.000    42.470    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.587 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.821 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264/CO[3]
                         net (fo=1, routed)           0.000    42.821    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.938 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255/CO[3]
                         net (fo=1, routed)           0.000    42.938    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.055 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.370 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_256/O[3]
                         net (fo=4, routed)           1.340    44.710    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_36[10]
    SLICE_X94Y10         LUT3 (Prop_lut3_I2_O)        0.329    45.039 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_185/O
                         net (fo=7, routed)           0.912    45.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[35]
    SLICE_X83Y9          LUT6 (Prop_lut6_I3_O)        0.328    46.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248/O
                         net (fo=1, routed)           0.988    47.267    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248_n_0
    SLICE_X86Y5          LUT5 (Prop_lut5_I2_O)        0.124    47.391 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_130/O
                         net (fo=2, routed)           0.506    47.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_39
    SLICE_X87Y5          LUT5 (Prop_lut5_I4_O)        0.124    48.021 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_57/O
                         net (fo=4, routed)           0.970    48.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[47]_i_8_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I3_O)        0.124    49.114 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_34/O
                         net (fo=5, routed)           0.737    49.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_6_1[50]
    SLICE_X97Y6          LUT4 (Prop_lut4_I2_O)        0.124    49.976 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30/O
                         net (fo=1, routed)           0.665    50.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30_n_0
    SLICE_X97Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.764 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10/O
                         net (fo=2, routed)           0.755    51.520    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10_n_0
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124    51.644 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_25/O
                         net (fo=75, routed)          1.802    53.446    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    53.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35/O
                         net (fo=1, routed)           0.434    54.004    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124    54.128 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=8, routed)           0.978    55.105    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.229 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30/O
                         net (fo=17, routed)          1.093    56.322    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30_n_0
    SLICE_X72Y31         LUT5 (Prop_lut5_I4_O)        0.124    56.446 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3/O
                         net (fo=9, routed)           0.974    57.420    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3_n_0
    SLICE_X78Y29         LUT4 (Prop_lut4_I1_O)        0.150    57.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40/O
                         net (fo=3, routed)           0.597    58.167    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40_n_0
    SLICE_X69Y29         LUT6 (Prop_lut6_I0_O)        0.326    58.493 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_12/O
                         net (fo=2, routed)           0.504    58.997    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124    59.121 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16/O
                         net (fo=1, routed)           0.847    59.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    60.623 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.623    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/O[1]
                         net (fo=8, routed)           0.657    61.615    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[5]
    SLICE_X74Y24         LUT5 (Prop_lut5_I3_O)        0.303    61.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35/O
                         net (fo=1, routed)           0.580    62.498    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35_n_0
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    62.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_16/O
                         net (fo=2, routed)           0.520    63.141    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[0]
    SLICE_X72Y26         LUT6 (Prop_lut6_I0_O)        0.124    63.265 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20/O
                         net (fo=1, routed)           0.000    63.265    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.815 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.815    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.128 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_8_5_reg[2]_i_5/O[3]
                         net (fo=188, routed)         1.438    65.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I4_O)        0.306    65.872 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8/O
                         net (fo=22, routed)          1.044    66.916    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.150    67.066 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_103/O
                         net (fo=1, routed)           0.436    67.502    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_61_1
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.326    67.828 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82/O
                         net (fo=4, routed)           1.174    69.003    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82_n_0
    SLICE_X86Y26         LUT4 (Prop_lut4_I2_O)        0.124    69.127 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_182/O
                         net (fo=45, routed)          2.166    71.292    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_479
    SLICE_X110Y37        LUT5 (Prop_lut5_I4_O)        0.124    71.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_333/O
                         net (fo=15, routed)          2.369    73.785    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_117_3
    SLICE_X86Y33         LUT5 (Prop_lut5_I1_O)        0.124    73.910 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469/O
                         net (fo=1, routed)           0.877    74.787    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469_n_0
    SLICE_X86Y30         LUT4 (Prop_lut4_I1_O)        0.124    74.911 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212/O
                         net (fo=2, routed)           1.384    76.294    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212_n_0
    SLICE_X86Y43         LUT6 (Prop_lut6_I1_O)        0.124    76.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59/O
                         net (fo=4, routed)           1.238    77.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59_n_0
    SLICE_X74Y40         LUT4 (Prop_lut4_I0_O)        0.150    77.806 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45/O
                         net (fo=1, routed)           1.383    79.189    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I4_O)        0.326    79.515 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20/O
                         net (fo=1, routed)           0.596    80.110    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20_n_0
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124    80.234 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10/O
                         net (fo=1, routed)           1.316    81.550    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    82.171 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.405 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.405    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.522 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.522    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.639 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.639    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.756 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.756    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.873 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.873    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.990 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.107    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.224 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.224    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.341 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.341    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.458 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.458    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.692 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    83.924 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[6]_i_2/O[0]
                         net (fo=7, routed)           1.743    85.667    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[57]
    SLICE_X76Y45         LUT4 (Prop_lut4_I3_O)        0.295    85.962 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.685    86.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X76Y45         LUT5 (Prop_lut5_I4_O)        0.152    86.799 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.338    87.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.326    87.463 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.229    88.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.153    88.845 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=15, routed)          1.390    90.235    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.327    90.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=14, routed)          1.312    91.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.124    91.998 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_23/O
                         net (fo=2, routed)           0.593    92.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124    92.715 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.523    93.237    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    93.361 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.586    93.947    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.124    94.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38/O
                         net (fo=1, routed)           0.000    94.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    94.447 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.456    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    94.675 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_17/O[0]
                         net (fo=2, routed)           0.614    95.289    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[4]
    SLICE_X57Y26         LUT1 (Prop_lut1_I0_O)        0.295    95.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29/O
                         net (fo=1, routed)           0.000    95.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    96.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.429 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=42, routed)          0.934    97.363    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_8_else_4_unequal_tmp_reg[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.298    97.661 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_155/O
                         net (fo=5, routed)           0.556    98.216    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_14_in1531_in
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.328    98.544 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74/O
                         net (fo=1, routed)           0.416    98.960    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124    99.084 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73/O
                         net (fo=1, routed)           0.500    99.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.124    99.708 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71/O
                         net (fo=1, routed)           0.645   100.354    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124   100.478 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62/O
                         net (fo=1, routed)           0.294   100.772    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124   100.896 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_49/O
                         net (fo=20, routed)          1.340   102.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[3]
    SLICE_X87Y20         LUT2 (Prop_lut2_I1_O)        0.118   102.354 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36/O
                         net (fo=54, routed)          1.312   103.666    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36_n_0
    SLICE_X89Y14         LUT2 (Prop_lut2_I0_O)        0.356   104.022 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_28/O
                         net (fo=7, routed)           1.181   105.203    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_16
    SLICE_X85Y12         LUT6 (Prop_lut6_I4_O)        0.327   105.530 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_62/O
                         net (fo=1, routed)           0.689   106.219    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/z_out_15[2]
    SLICE_X85Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.343 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42/O
                         net (fo=1, routed)           0.497   106.840    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42_n_0
    SLICE_X85Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.964 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22/O
                         net (fo=1, routed)           0.593   107.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22_n_0
    SLICE_X88Y6          LUT5 (Prop_lut5_I4_O)        0.124   107.681 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7/O
                         net (fo=1, routed)           0.000   107.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.213 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2_n_0
    SLICE_X88Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.327    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.441 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.441    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.555 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.239    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.467 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.467    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.581 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8/CO[3]
                         net (fo=1, routed)           0.000   109.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   109.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=150, routed)         2.325   112.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.373   112.572 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_1_i_64__0/O
                         net (fo=4, routed)           0.461   113.033    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_22
    SLICE_X52Y36         LUT5 (Prop_lut5_I3_O)        0.124   113.157 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0/O
                         net (fo=2, routed)           0.294   113.451    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I0_O)        0.124   113.575 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0/O
                         net (fo=52, routed)          2.074   115.649    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.124   115.773 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_203__0/O
                         net (fo=12, routed)          1.597   117.370    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_163_m1c
    SLICE_X77Y26         LUT2 (Prop_lut2_I1_O)        0.152   117.522 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0/O
                         net (fo=51, routed)          1.685   119.207    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I0_O)        0.332   119.539 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_119__0/O
                         net (fo=1, routed)           0.442   119.981    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_119__0_n_0
    SLICE_X69Y34         LUT6 (Prop_lut6_I1_O)        0.124   120.105 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_58/O
                         net (fo=1, routed)           1.480   121.585    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_58_n_0
    SLICE_X66Y17         LUT3 (Prop_lut3_I0_O)        0.150   121.735 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_26__0/O
                         net (fo=1, routed)           0.777   122.512    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/d[38]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.581   201.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/clock
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1/CLKARDCLK
                         clock pessimism              0.105   201.685    
                         clock uncertainty           -0.464   201.222    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.465   200.757    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1
  -------------------------------------------------------------------
                         required time                        200.757    
                         arrival time                        -122.512    
  -------------------------------------------------------------------
                         slack                                 78.244    

Slack (MET) :             78.252ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        120.806ns  (logic 40.351ns (33.401%)  route 80.455ns (66.599%))
  Logic Levels:           159  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=7 LUT3=8 LUT4=8 LUT5=16 LUT6=33)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 201.581 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.720     1.720    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X57Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.419     2.139 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/Q
                         net (fo=24, routed)          1.620     3.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_0_in[8]
    SLICE_X72Y6          LUT3 (Prop_lut3_I1_O)        0.299     4.058 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.608 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.608    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17_n_0
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12_n_0
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11_n_0
    SLICE_X72Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8/CO[0]
                         net (fo=76, routed)          1.056     6.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8_n_3
    SLICE_X72Y12         LUT3 (Prop_lut3_I1_O)        0.373     6.651 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232/O
                         net (fo=1, routed)           0.000     6.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232_n_0
    SLICE_X72Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.049 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.049    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154_n_0
    SLICE_X72Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.163    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81_n_0
    SLICE_X72Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.277    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X72Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.304     8.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X71Y6          LUT5 (Prop_lut5_I3_O)        0.299     9.102 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298/O
                         net (fo=5, routed)           0.515     9.617    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.129    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.463 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90/O[1]
                         net (fo=1, routed)           1.249    11.712    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90_n_6
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/O
                         net (fo=6, routed)           0.801    12.816    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X80Y6          LUT2 (Prop_lut2_I0_O)        0.124    12.940 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X80Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.338 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.338    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.452 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.452    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.674 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.135    14.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X82Y6          LUT5 (Prop_lut5_I3_O)        0.299    15.108 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275/O
                         net (fo=5, routed)           0.705    15.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.211 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.775 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.391    18.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    18.465 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192/O
                         net (fo=5, routed)           0.386    18.851    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.377 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.827 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=58, routed)          1.101    20.928    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    21.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203/O
                         net (fo=5, routed)           0.540    21.767    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.317 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.770 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=43, routed)          1.040    23.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X77Y8          LUT5 (Prop_lut5_I3_O)        0.295    24.104 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140/O
                         net (fo=3, routed)           0.483    24.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.227    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X78Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.449 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          1.220    26.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X75Y7          LUT5 (Prop_lut5_I3_O)        0.299    26.968 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149/O
                         net (fo=1, routed)           0.495    27.463    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149_n_0
    SLICE_X76Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.989    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X76Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.103    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X76Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.325 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.520    28.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_33[0]
    SLICE_X77Y17         LUT6 (Prop_lut6_I0_O)        0.299    29.144 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78/O
                         net (fo=1, routed)           1.113    30.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78_n_0
    SLICE_X95Y17         LUT6 (Prop_lut6_I2_O)        0.124    30.381 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.161    31.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    35.578 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    35.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X4Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    37.293 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    37.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    38.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[38]
                         net (fo=2, routed)           1.504    40.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[55]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.153    40.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378/O
                         net (fo=2, routed)           0.708    41.177    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378_n_0
    SLICE_X92Y6          LUT4 (Prop_lut4_I3_O)        0.331    41.508 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382/O
                         net (fo=1, routed)           0.000    41.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.884 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.884    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.001 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254/CO[3]
                         net (fo=1, routed)           0.000    42.001    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.118 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260/CO[3]
                         net (fo=1, routed)           0.000    42.118    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.236 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257/CO[3]
                         net (fo=1, routed)           0.000    42.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262/CO[3]
                         net (fo=1, routed)           0.000    42.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253/CO[3]
                         net (fo=1, routed)           0.000    42.470    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.587 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.821 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264/CO[3]
                         net (fo=1, routed)           0.000    42.821    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.938 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255/CO[3]
                         net (fo=1, routed)           0.000    42.938    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.055 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.370 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_256/O[3]
                         net (fo=4, routed)           1.340    44.710    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_36[10]
    SLICE_X94Y10         LUT3 (Prop_lut3_I2_O)        0.329    45.039 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_185/O
                         net (fo=7, routed)           0.912    45.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[35]
    SLICE_X83Y9          LUT6 (Prop_lut6_I3_O)        0.328    46.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248/O
                         net (fo=1, routed)           0.988    47.267    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248_n_0
    SLICE_X86Y5          LUT5 (Prop_lut5_I2_O)        0.124    47.391 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_130/O
                         net (fo=2, routed)           0.506    47.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_39
    SLICE_X87Y5          LUT5 (Prop_lut5_I4_O)        0.124    48.021 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_57/O
                         net (fo=4, routed)           0.970    48.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[47]_i_8_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I3_O)        0.124    49.114 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_34/O
                         net (fo=5, routed)           0.737    49.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_6_1[50]
    SLICE_X97Y6          LUT4 (Prop_lut4_I2_O)        0.124    49.976 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30/O
                         net (fo=1, routed)           0.665    50.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30_n_0
    SLICE_X97Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.764 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10/O
                         net (fo=2, routed)           0.755    51.520    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10_n_0
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124    51.644 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_25/O
                         net (fo=75, routed)          1.802    53.446    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    53.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35/O
                         net (fo=1, routed)           0.434    54.004    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124    54.128 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=8, routed)           0.978    55.105    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.229 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30/O
                         net (fo=17, routed)          1.093    56.322    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30_n_0
    SLICE_X72Y31         LUT5 (Prop_lut5_I4_O)        0.124    56.446 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3/O
                         net (fo=9, routed)           0.974    57.420    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3_n_0
    SLICE_X78Y29         LUT4 (Prop_lut4_I1_O)        0.150    57.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40/O
                         net (fo=3, routed)           0.597    58.167    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40_n_0
    SLICE_X69Y29         LUT6 (Prop_lut6_I0_O)        0.326    58.493 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_12/O
                         net (fo=2, routed)           0.504    58.997    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124    59.121 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16/O
                         net (fo=1, routed)           0.847    59.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    60.623 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.623    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/O[1]
                         net (fo=8, routed)           0.657    61.615    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[5]
    SLICE_X74Y24         LUT5 (Prop_lut5_I3_O)        0.303    61.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35/O
                         net (fo=1, routed)           0.580    62.498    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35_n_0
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    62.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_16/O
                         net (fo=2, routed)           0.520    63.141    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[0]
    SLICE_X72Y26         LUT6 (Prop_lut6_I0_O)        0.124    63.265 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20/O
                         net (fo=1, routed)           0.000    63.265    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.815 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.815    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.128 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_8_5_reg[2]_i_5/O[3]
                         net (fo=188, routed)         1.438    65.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I4_O)        0.306    65.872 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8/O
                         net (fo=22, routed)          1.044    66.916    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.150    67.066 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_103/O
                         net (fo=1, routed)           0.436    67.502    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_61_1
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.326    67.828 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82/O
                         net (fo=4, routed)           1.174    69.003    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82_n_0
    SLICE_X86Y26         LUT4 (Prop_lut4_I2_O)        0.124    69.127 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_182/O
                         net (fo=45, routed)          2.166    71.292    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_479
    SLICE_X110Y37        LUT5 (Prop_lut5_I4_O)        0.124    71.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_333/O
                         net (fo=15, routed)          2.369    73.785    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_117_3
    SLICE_X86Y33         LUT5 (Prop_lut5_I1_O)        0.124    73.910 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469/O
                         net (fo=1, routed)           0.877    74.787    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469_n_0
    SLICE_X86Y30         LUT4 (Prop_lut4_I1_O)        0.124    74.911 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212/O
                         net (fo=2, routed)           1.384    76.294    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212_n_0
    SLICE_X86Y43         LUT6 (Prop_lut6_I1_O)        0.124    76.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59/O
                         net (fo=4, routed)           1.238    77.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59_n_0
    SLICE_X74Y40         LUT4 (Prop_lut4_I0_O)        0.150    77.806 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45/O
                         net (fo=1, routed)           1.383    79.189    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I4_O)        0.326    79.515 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20/O
                         net (fo=1, routed)           0.596    80.110    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20_n_0
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124    80.234 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10/O
                         net (fo=1, routed)           1.316    81.550    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    82.171 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.405 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.405    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.522 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.522    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.639 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.639    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.756 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.756    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.873 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.873    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.990 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.107    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.224 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.224    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.341 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.341    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.458 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.458    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.692 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    83.924 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[6]_i_2/O[0]
                         net (fo=7, routed)           1.743    85.667    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[57]
    SLICE_X76Y45         LUT4 (Prop_lut4_I3_O)        0.295    85.962 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.685    86.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X76Y45         LUT5 (Prop_lut5_I4_O)        0.152    86.799 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.338    87.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.326    87.463 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.229    88.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.153    88.845 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=15, routed)          1.390    90.235    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.327    90.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=14, routed)          1.312    91.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.124    91.998 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_23/O
                         net (fo=2, routed)           0.593    92.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124    92.715 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.523    93.237    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    93.361 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.586    93.947    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.124    94.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38/O
                         net (fo=1, routed)           0.000    94.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    94.447 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.456    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    94.675 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_17/O[0]
                         net (fo=2, routed)           0.614    95.289    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[4]
    SLICE_X57Y26         LUT1 (Prop_lut1_I0_O)        0.295    95.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29/O
                         net (fo=1, routed)           0.000    95.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    96.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.429 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=42, routed)          0.934    97.363    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_8_else_4_unequal_tmp_reg[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.298    97.661 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_155/O
                         net (fo=5, routed)           0.556    98.216    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_14_in1531_in
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.328    98.544 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74/O
                         net (fo=1, routed)           0.416    98.960    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124    99.084 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73/O
                         net (fo=1, routed)           0.500    99.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.124    99.708 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71/O
                         net (fo=1, routed)           0.645   100.354    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124   100.478 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62/O
                         net (fo=1, routed)           0.294   100.772    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124   100.896 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_49/O
                         net (fo=20, routed)          1.340   102.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[3]
    SLICE_X87Y20         LUT2 (Prop_lut2_I1_O)        0.118   102.354 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36/O
                         net (fo=54, routed)          1.312   103.666    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36_n_0
    SLICE_X89Y14         LUT2 (Prop_lut2_I0_O)        0.356   104.022 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_28/O
                         net (fo=7, routed)           1.181   105.203    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_16
    SLICE_X85Y12         LUT6 (Prop_lut6_I4_O)        0.327   105.530 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_62/O
                         net (fo=1, routed)           0.689   106.219    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/z_out_15[2]
    SLICE_X85Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.343 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42/O
                         net (fo=1, routed)           0.497   106.840    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42_n_0
    SLICE_X85Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.964 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22/O
                         net (fo=1, routed)           0.593   107.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22_n_0
    SLICE_X88Y6          LUT5 (Prop_lut5_I4_O)        0.124   107.681 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7/O
                         net (fo=1, routed)           0.000   107.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.213 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2_n_0
    SLICE_X88Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.327    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.441 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.441    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.555 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.239    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.467 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.467    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.581 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8/CO[3]
                         net (fo=1, routed)           0.000   109.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   109.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=150, routed)         2.325   112.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.373   112.572 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_1_i_64__0/O
                         net (fo=4, routed)           0.461   113.033    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_22
    SLICE_X52Y36         LUT5 (Prop_lut5_I3_O)        0.124   113.157 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0/O
                         net (fo=2, routed)           0.294   113.451    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I0_O)        0.124   113.575 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0/O
                         net (fo=52, routed)          2.074   115.649    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.124   115.773 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_203__0/O
                         net (fo=12, routed)          1.597   117.370    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_163_m1c
    SLICE_X77Y26         LUT2 (Prop_lut2_I1_O)        0.152   117.522 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0/O
                         net (fo=51, routed)          1.589   119.111    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0_n_0
    SLICE_X72Y38         LUT6 (Prop_lut6_I0_O)        0.332   119.443 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_115__0/O
                         net (fo=1, routed)           0.608   120.051    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_115__0_n_0
    SLICE_X66Y37         LUT6 (Prop_lut6_I1_O)        0.124   120.175 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_54/O
                         net (fo=1, routed)           1.555   121.731    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_54_n_0
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.150   121.881 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_22__0/O
                         net (fo=1, routed)           0.646   122.526    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/d[42]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.581   201.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/clock
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1/CLKARDCLK
                         clock pessimism              0.105   201.685    
                         clock uncertainty           -0.464   201.222    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.443   200.779    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1
  -------------------------------------------------------------------
                         required time                        200.779    
                         arrival time                        -122.526    
  -------------------------------------------------------------------
                         slack                                 78.252    

Slack (MET) :             78.292ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        120.775ns  (logic 40.347ns (33.407%)  route 80.428ns (66.593%))
  Logic Levels:           159  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=7 LUT3=8 LUT4=8 LUT5=16 LUT6=33)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 201.591 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.720     1.720    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X57Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.419     2.139 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/Q
                         net (fo=24, routed)          1.620     3.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_0_in[8]
    SLICE_X72Y6          LUT3 (Prop_lut3_I1_O)        0.299     4.058 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.608 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.608    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17_n_0
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12_n_0
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11_n_0
    SLICE_X72Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8/CO[0]
                         net (fo=76, routed)          1.056     6.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8_n_3
    SLICE_X72Y12         LUT3 (Prop_lut3_I1_O)        0.373     6.651 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232/O
                         net (fo=1, routed)           0.000     6.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232_n_0
    SLICE_X72Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.049 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.049    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154_n_0
    SLICE_X72Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.163    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81_n_0
    SLICE_X72Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.277    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X72Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.304     8.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X71Y6          LUT5 (Prop_lut5_I3_O)        0.299     9.102 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298/O
                         net (fo=5, routed)           0.515     9.617    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.129    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.463 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90/O[1]
                         net (fo=1, routed)           1.249    11.712    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90_n_6
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/O
                         net (fo=6, routed)           0.801    12.816    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X80Y6          LUT2 (Prop_lut2_I0_O)        0.124    12.940 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X80Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.338 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.338    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.452 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.452    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.674 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.135    14.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X82Y6          LUT5 (Prop_lut5_I3_O)        0.299    15.108 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275/O
                         net (fo=5, routed)           0.705    15.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.211 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.775 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.391    18.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    18.465 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192/O
                         net (fo=5, routed)           0.386    18.851    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.377 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.827 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=58, routed)          1.101    20.928    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    21.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203/O
                         net (fo=5, routed)           0.540    21.767    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.317 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.770 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=43, routed)          1.040    23.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X77Y8          LUT5 (Prop_lut5_I3_O)        0.295    24.104 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140/O
                         net (fo=3, routed)           0.483    24.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.227    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X78Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.449 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          1.220    26.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X75Y7          LUT5 (Prop_lut5_I3_O)        0.299    26.968 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149/O
                         net (fo=1, routed)           0.495    27.463    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149_n_0
    SLICE_X76Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.989    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X76Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.103    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X76Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.325 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.520    28.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_33[0]
    SLICE_X77Y17         LUT6 (Prop_lut6_I0_O)        0.299    29.144 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78/O
                         net (fo=1, routed)           1.113    30.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78_n_0
    SLICE_X95Y17         LUT6 (Prop_lut6_I2_O)        0.124    30.381 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.161    31.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    35.578 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    35.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X4Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    37.293 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    37.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    38.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[38]
                         net (fo=2, routed)           1.504    40.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[55]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.153    40.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378/O
                         net (fo=2, routed)           0.708    41.177    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378_n_0
    SLICE_X92Y6          LUT4 (Prop_lut4_I3_O)        0.331    41.508 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382/O
                         net (fo=1, routed)           0.000    41.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.884 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.884    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.001 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254/CO[3]
                         net (fo=1, routed)           0.000    42.001    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.118 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260/CO[3]
                         net (fo=1, routed)           0.000    42.118    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.236 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257/CO[3]
                         net (fo=1, routed)           0.000    42.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262/CO[3]
                         net (fo=1, routed)           0.000    42.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253/CO[3]
                         net (fo=1, routed)           0.000    42.470    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.587 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.821 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264/CO[3]
                         net (fo=1, routed)           0.000    42.821    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.938 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255/CO[3]
                         net (fo=1, routed)           0.000    42.938    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.055 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.370 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_256/O[3]
                         net (fo=4, routed)           1.340    44.710    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_36[10]
    SLICE_X94Y10         LUT3 (Prop_lut3_I2_O)        0.329    45.039 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_185/O
                         net (fo=7, routed)           0.912    45.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[35]
    SLICE_X83Y9          LUT6 (Prop_lut6_I3_O)        0.328    46.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248/O
                         net (fo=1, routed)           0.988    47.267    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248_n_0
    SLICE_X86Y5          LUT5 (Prop_lut5_I2_O)        0.124    47.391 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_130/O
                         net (fo=2, routed)           0.506    47.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_39
    SLICE_X87Y5          LUT5 (Prop_lut5_I4_O)        0.124    48.021 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_57/O
                         net (fo=4, routed)           0.970    48.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[47]_i_8_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I3_O)        0.124    49.114 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_34/O
                         net (fo=5, routed)           0.737    49.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_6_1[50]
    SLICE_X97Y6          LUT4 (Prop_lut4_I2_O)        0.124    49.976 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30/O
                         net (fo=1, routed)           0.665    50.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30_n_0
    SLICE_X97Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.764 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10/O
                         net (fo=2, routed)           0.755    51.520    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10_n_0
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124    51.644 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_25/O
                         net (fo=75, routed)          1.802    53.446    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    53.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35/O
                         net (fo=1, routed)           0.434    54.004    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124    54.128 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=8, routed)           0.978    55.105    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.229 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30/O
                         net (fo=17, routed)          1.093    56.322    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30_n_0
    SLICE_X72Y31         LUT5 (Prop_lut5_I4_O)        0.124    56.446 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3/O
                         net (fo=9, routed)           0.974    57.420    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3_n_0
    SLICE_X78Y29         LUT4 (Prop_lut4_I1_O)        0.150    57.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40/O
                         net (fo=3, routed)           0.597    58.167    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40_n_0
    SLICE_X69Y29         LUT6 (Prop_lut6_I0_O)        0.326    58.493 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_12/O
                         net (fo=2, routed)           0.504    58.997    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124    59.121 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16/O
                         net (fo=1, routed)           0.847    59.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    60.623 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.623    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/O[1]
                         net (fo=8, routed)           0.657    61.615    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[5]
    SLICE_X74Y24         LUT5 (Prop_lut5_I3_O)        0.303    61.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35/O
                         net (fo=1, routed)           0.580    62.498    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35_n_0
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    62.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_16/O
                         net (fo=2, routed)           0.520    63.141    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[0]
    SLICE_X72Y26         LUT6 (Prop_lut6_I0_O)        0.124    63.265 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20/O
                         net (fo=1, routed)           0.000    63.265    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.815 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.815    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.128 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_8_5_reg[2]_i_5/O[3]
                         net (fo=188, routed)         1.438    65.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I4_O)        0.306    65.872 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8/O
                         net (fo=22, routed)          1.044    66.916    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.150    67.066 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_103/O
                         net (fo=1, routed)           0.436    67.502    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_61_1
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.326    67.828 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82/O
                         net (fo=4, routed)           1.174    69.003    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82_n_0
    SLICE_X86Y26         LUT4 (Prop_lut4_I2_O)        0.124    69.127 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_182/O
                         net (fo=45, routed)          2.166    71.292    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_479
    SLICE_X110Y37        LUT5 (Prop_lut5_I4_O)        0.124    71.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_333/O
                         net (fo=15, routed)          2.369    73.785    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_117_3
    SLICE_X86Y33         LUT5 (Prop_lut5_I1_O)        0.124    73.910 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469/O
                         net (fo=1, routed)           0.877    74.787    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469_n_0
    SLICE_X86Y30         LUT4 (Prop_lut4_I1_O)        0.124    74.911 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212/O
                         net (fo=2, routed)           1.384    76.294    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212_n_0
    SLICE_X86Y43         LUT6 (Prop_lut6_I1_O)        0.124    76.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59/O
                         net (fo=4, routed)           1.238    77.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59_n_0
    SLICE_X74Y40         LUT4 (Prop_lut4_I0_O)        0.150    77.806 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45/O
                         net (fo=1, routed)           1.383    79.189    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I4_O)        0.326    79.515 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20/O
                         net (fo=1, routed)           0.596    80.110    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20_n_0
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124    80.234 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10/O
                         net (fo=1, routed)           1.316    81.550    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    82.171 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.405 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.405    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.522 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.522    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.639 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.639    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.756 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.756    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.873 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.873    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.990 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.107    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.224 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.224    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.341 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.341    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.458 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.458    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.692 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    83.924 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[6]_i_2/O[0]
                         net (fo=7, routed)           1.743    85.667    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[57]
    SLICE_X76Y45         LUT4 (Prop_lut4_I3_O)        0.295    85.962 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.685    86.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X76Y45         LUT5 (Prop_lut5_I4_O)        0.152    86.799 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.338    87.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.326    87.463 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.229    88.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.153    88.845 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=15, routed)          1.390    90.235    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.327    90.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=14, routed)          1.312    91.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.124    91.998 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_23/O
                         net (fo=2, routed)           0.593    92.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124    92.715 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.523    93.237    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    93.361 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.586    93.947    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.124    94.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38/O
                         net (fo=1, routed)           0.000    94.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    94.447 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.456    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    94.675 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_17/O[0]
                         net (fo=2, routed)           0.614    95.289    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[4]
    SLICE_X57Y26         LUT1 (Prop_lut1_I0_O)        0.295    95.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29/O
                         net (fo=1, routed)           0.000    95.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    96.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.429 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=42, routed)          0.934    97.363    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_8_else_4_unequal_tmp_reg[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.298    97.661 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_155/O
                         net (fo=5, routed)           0.556    98.216    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_14_in1531_in
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.328    98.544 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74/O
                         net (fo=1, routed)           0.416    98.960    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124    99.084 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73/O
                         net (fo=1, routed)           0.500    99.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.124    99.708 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71/O
                         net (fo=1, routed)           0.645   100.354    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124   100.478 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62/O
                         net (fo=1, routed)           0.294   100.772    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124   100.896 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_49/O
                         net (fo=20, routed)          1.340   102.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[3]
    SLICE_X87Y20         LUT2 (Prop_lut2_I1_O)        0.118   102.354 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36/O
                         net (fo=54, routed)          1.312   103.666    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36_n_0
    SLICE_X89Y14         LUT2 (Prop_lut2_I0_O)        0.356   104.022 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_28/O
                         net (fo=7, routed)           1.181   105.203    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_16
    SLICE_X85Y12         LUT6 (Prop_lut6_I4_O)        0.327   105.530 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_62/O
                         net (fo=1, routed)           0.689   106.219    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/z_out_15[2]
    SLICE_X85Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.343 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42/O
                         net (fo=1, routed)           0.497   106.840    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42_n_0
    SLICE_X85Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.964 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22/O
                         net (fo=1, routed)           0.593   107.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22_n_0
    SLICE_X88Y6          LUT5 (Prop_lut5_I4_O)        0.124   107.681 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7/O
                         net (fo=1, routed)           0.000   107.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.213 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2_n_0
    SLICE_X88Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.327    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.441 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.441    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.555 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.239    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.467 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.467    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.581 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8/CO[3]
                         net (fo=1, routed)           0.000   109.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   109.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=150, routed)         2.325   112.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.373   112.572 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_1_i_64__0/O
                         net (fo=4, routed)           0.461   113.033    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_22
    SLICE_X52Y36         LUT5 (Prop_lut5_I3_O)        0.124   113.157 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0/O
                         net (fo=2, routed)           0.294   113.451    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I0_O)        0.124   113.575 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0/O
                         net (fo=52, routed)          2.074   115.649    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.124   115.773 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_203__0/O
                         net (fo=12, routed)          1.597   117.370    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_163_m1c
    SLICE_X77Y26         LUT2 (Prop_lut2_I1_O)        0.152   117.522 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0/O
                         net (fo=51, routed)          1.347   118.869    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_173__0_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I0_O)        0.332   119.201 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_142/O
                         net (fo=1, routed)           0.430   119.631    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_142_n_0
    SLICE_X70Y35         LUT6 (Prop_lut6_I1_O)        0.124   119.755 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_69/O
                         net (fo=1, routed)           1.755   121.510    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_69_n_0
    SLICE_X66Y13         LUT3 (Prop_lut3_I0_O)        0.146   121.656 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_12__0/O
                         net (fo=1, routed)           0.839   122.495    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/d[31]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.591   201.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/clock
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.105   201.695    
                         clock uncertainty           -0.464   201.232    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.445   200.787    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_0
  -------------------------------------------------------------------
                         required time                        200.787    
                         arrival time                        -122.495    
  -------------------------------------------------------------------
                         slack                                 78.292    

Slack (MET) :             78.347ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        120.706ns  (logic 40.313ns (33.398%)  route 80.393ns (66.602%))
  Logic Levels:           159  (CARRY4=83 DSP48E1=3 LUT1=1 LUT2=7 LUT3=8 LUT4=8 LUT5=16 LUT6=33)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 201.581 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.720     1.720    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X57Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.419     2.139 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_2_reg[8]/Q
                         net (fo=24, routed)          1.620     3.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_0_in[8]
    SLICE_X72Y6          LUT3 (Prop_lut3_I1_O)        0.299     4.058 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_30_n_0
    SLICE_X72Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.608 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.608    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_22_n_0
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_17_n_0
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_12_n_0
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_11_n_0
    SLICE_X72Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8/CO[0]
                         net (fo=76, routed)          1.056     6.278    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_8_n_3
    SLICE_X72Y12         LUT3 (Prop_lut3_I1_O)        0.373     6.651 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232/O
                         net (fo=1, routed)           0.000     6.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_232_n_0
    SLICE_X72Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.049 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.049    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_154_n_0
    SLICE_X72Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.163    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_81_n_0
    SLICE_X72Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.277    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X72Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.499 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.304     8.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X71Y6          LUT5 (Prop_lut5_I3_O)        0.299     9.102 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298/O
                         net (fo=5, routed)           0.515     9.617    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_298_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_235_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.129    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_163_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.463 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90/O[1]
                         net (fo=1, routed)           1.249    11.712    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_90_n_6
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.015 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/O
                         net (fo=6, routed)           0.801    12.816    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X80Y6          LUT2 (Prop_lut2_I0_O)        0.124    12.940 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X80Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.338 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.338    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_99_n_0
    SLICE_X80Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.452 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.452    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X80Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.674 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.135    14.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X82Y6          LUT5 (Prop_lut5_I3_O)        0.299    15.108 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275/O
                         net (fo=5, routed)           0.705    15.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_275_n_0
    SLICE_X80Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.211 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_251_n_0
    SLICE_X80Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_179_n_0
    SLICE_X80Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_107_n_0
    SLICE_X80Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X80Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.775 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.391    18.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    18.465 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192/O
                         net (fo=5, routed)           0.386    18.851    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_192_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.377 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.377    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_116_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.491    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.605    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.827 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=58, routed)          1.101    20.928    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X83Y7          LUT5 (Prop_lut5_I3_O)        0.299    21.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203/O
                         net (fo=5, routed)           0.540    21.767    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_203_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.317 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_127_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.770 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=43, routed)          1.040    23.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X77Y8          LUT5 (Prop_lut5_I3_O)        0.295    24.104 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140/O
                         net (fo=3, routed)           0.483    24.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_140_n_0
    SLICE_X78Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X78Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.227    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X78Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.449 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          1.220    26.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X75Y7          LUT5 (Prop_lut5_I3_O)        0.299    26.968 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149/O
                         net (fo=1, routed)           0.495    27.463    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_149_n_0
    SLICE_X76Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.989    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X76Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.103    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X76Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.325 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.520    28.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_33[0]
    SLICE_X77Y17         LUT6 (Prop_lut6_I0_O)        0.299    29.144 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78/O
                         net (fo=1, routed)           1.113    30.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_78_n_0
    SLICE_X95Y17         LUT6 (Prop_lut6_I2_O)        0.124    30.381 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.161    31.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X4Y0           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    35.578 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    35.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X4Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    37.293 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    37.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    38.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[38]
                         net (fo=2, routed)           1.504    40.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[55]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.153    40.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378/O
                         net (fo=2, routed)           0.708    41.177    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_378_n_0
    SLICE_X92Y6          LUT4 (Prop_lut4_I3_O)        0.331    41.508 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382/O
                         net (fo=1, routed)           0.000    41.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[8]_i_382_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.884 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.884    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_263_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.001 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254/CO[3]
                         net (fo=1, routed)           0.000    42.001    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_254_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.118 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260/CO[3]
                         net (fo=1, routed)           0.000    42.118    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_260_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.236 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257/CO[3]
                         net (fo=1, routed)           0.000    42.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_257_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262/CO[3]
                         net (fo=1, routed)           0.000    42.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_262_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.470 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253/CO[3]
                         net (fo=1, routed)           0.000    42.470    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_253_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.587 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    42.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_102_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_57_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.821 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264/CO[3]
                         net (fo=1, routed)           0.000    42.821    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_264_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.938 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255/CO[3]
                         net (fo=1, routed)           0.000    42.938    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_255_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.055 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259/CO[3]
                         net (fo=1, routed)           0.000    43.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_259_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.370 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[8]_i_256/O[3]
                         net (fo=4, routed)           1.340    44.710    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_36[10]
    SLICE_X94Y10         LUT3 (Prop_lut3_I2_O)        0.329    45.039 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_185/O
                         net (fo=7, routed)           0.912    45.950    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[35]
    SLICE_X83Y9          LUT6 (Prop_lut6_I3_O)        0.328    46.278 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248/O
                         net (fo=1, routed)           0.988    47.267    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_248_n_0
    SLICE_X86Y5          LUT5 (Prop_lut5_I2_O)        0.124    47.391 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_62_52[8]_i_130/O
                         net (fo=2, routed)           0.506    47.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_39
    SLICE_X87Y5          LUT5 (Prop_lut5_I4_O)        0.124    48.021 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_57/O
                         net (fo=4, routed)           0.970    48.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[47]_i_8_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I3_O)        0.124    49.114 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[50]_i_34/O
                         net (fo=5, routed)           0.737    49.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_6_1[50]
    SLICE_X97Y6          LUT4 (Prop_lut4_I2_O)        0.124    49.976 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30/O
                         net (fo=1, routed)           0.665    50.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_30_n_0
    SLICE_X97Y6          LUT6 (Prop_lut6_I2_O)        0.124    50.764 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10/O
                         net (fo=2, routed)           0.755    51.520    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[8]_i_10_n_0
    SLICE_X83Y6          LUT6 (Prop_lut6_I3_O)        0.124    51.644 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_25/O
                         net (fo=75, routed)          1.802    53.446    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    53.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35/O
                         net (fo=1, routed)           0.434    54.004    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_35_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124    54.128 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=8, routed)           0.978    55.105    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.229 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30/O
                         net (fo=17, routed)          1.093    56.322    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_30_n_0
    SLICE_X72Y31         LUT5 (Prop_lut5_I4_O)        0.124    56.446 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3/O
                         net (fo=9, routed)           0.974    57.420    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_3_n_0
    SLICE_X78Y29         LUT4 (Prop_lut4_I1_O)        0.150    57.570 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40/O
                         net (fo=3, routed)           0.597    58.167    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_40_n_0
    SLICE_X69Y29         LUT6 (Prop_lut6_I0_O)        0.326    58.493 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_12/O
                         net (fo=2, routed)           0.504    58.997    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124    59.121 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16/O
                         net (fo=1, routed)           0.847    59.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_16_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    60.623 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.623    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_5_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/O[1]
                         net (fo=8, routed)           0.657    61.615    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[5]
    SLICE_X74Y24         LUT5 (Prop_lut5_I3_O)        0.303    61.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35/O
                         net (fo=1, routed)           0.580    62.498    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_35_n_0
    SLICE_X72Y24         LUT6 (Prop_lut6_I5_O)        0.124    62.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_16/O
                         net (fo=2, routed)           0.520    63.141    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[0]
    SLICE_X72Y26         LUT6 (Prop_lut6_I0_O)        0.124    63.265 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20/O
                         net (fo=1, routed)           0.000    63.265    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_20_n_0
    SLICE_X72Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.815 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.815    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10_n_0
    SLICE_X72Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.128 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_8_5_reg[2]_i_5/O[3]
                         net (fo=188, routed)         1.438    65.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X87Y28         LUT6 (Prop_lut6_I4_O)        0.306    65.872 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8/O
                         net (fo=22, routed)          1.044    66.916    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[2]_i_8_n_0
    SLICE_X84Y27         LUT3 (Prop_lut3_I0_O)        0.150    67.066 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_103/O
                         net (fo=1, routed)           0.436    67.502    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_61_1
    SLICE_X84Y27         LUT6 (Prop_lut6_I1_O)        0.326    67.828 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82/O
                         net (fo=4, routed)           1.174    69.003    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50[5]_i_82_n_0
    SLICE_X86Y26         LUT4 (Prop_lut4_I2_O)        0.124    69.127 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_182/O
                         net (fo=45, routed)          2.166    71.292    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_479
    SLICE_X110Y37        LUT5 (Prop_lut5_I4_O)        0.124    71.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_333/O
                         net (fo=15, routed)          2.369    73.785    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_117_3
    SLICE_X86Y33         LUT5 (Prop_lut5_I1_O)        0.124    73.910 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469/O
                         net (fo=1, routed)           0.877    74.787    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_469_n_0
    SLICE_X86Y30         LUT4 (Prop_lut4_I1_O)        0.124    74.911 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212/O
                         net (fo=2, routed)           1.384    76.294    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_212_n_0
    SLICE_X86Y43         LUT6 (Prop_lut6_I1_O)        0.124    76.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59/O
                         net (fo=4, routed)           1.238    77.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_59_n_0
    SLICE_X74Y40         LUT4 (Prop_lut4_I0_O)        0.150    77.806 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45/O
                         net (fo=1, routed)           1.383    79.189    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_45_n_0
    SLICE_X91Y42         LUT6 (Prop_lut6_I4_O)        0.326    79.515 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20/O
                         net (fo=1, routed)           0.596    80.110    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_20_n_0
    SLICE_X92Y42         LUT6 (Prop_lut6_I2_O)        0.124    80.234 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10/O
                         net (fo=1, routed)           1.316    81.550    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[1]_i_10_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    82.171 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[1]_i_3_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[7]_i_2_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.405 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.405    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.522 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.522    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[15]_i_2_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.639 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.639    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[19]_i_2_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.756 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.756    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[21]_i_3_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.873 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.873    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.990 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.990    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[29]_i_3_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.107    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[35]_i_2_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.224 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.224    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[39]_i_2_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.341 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.341    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.458 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.458    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[47]_i_2_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.692 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    83.924 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[6]_i_2/O[0]
                         net (fo=7, routed)           1.743    85.667    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[57]
    SLICE_X76Y45         LUT4 (Prop_lut4_I3_O)        0.295    85.962 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.685    86.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X76Y45         LUT5 (Prop_lut5_I4_O)        0.152    86.799 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.338    87.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.326    87.463 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.229    88.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X76Y31         LUT2 (Prop_lut2_I1_O)        0.153    88.845 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=15, routed)          1.390    90.235    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.327    90.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=14, routed)          1.312    91.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.124    91.998 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_23/O
                         net (fo=2, routed)           0.593    92.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124    92.715 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.523    93.237    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    93.361 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.586    93.947    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.124    94.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38/O
                         net (fo=1, routed)           0.000    94.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_38_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    94.447 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30/CO[3]
                         net (fo=1, routed)           0.009    94.456    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_30_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    94.675 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_17/O[0]
                         net (fo=2, routed)           0.614    95.289    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[4]
    SLICE_X57Y26         LUT1 (Prop_lut1_I0_O)        0.295    95.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29/O
                         net (fo=1, routed)           0.000    95.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_29_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    96.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_12_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.429 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=42, routed)          0.934    97.363    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_8_else_4_unequal_tmp_reg[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.298    97.661 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_155/O
                         net (fo=5, routed)           0.556    98.216    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_14_in1531_in
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.328    98.544 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74/O
                         net (fo=1, routed)           0.416    98.960    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_74_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124    99.084 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73/O
                         net (fo=1, routed)           0.500    99.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_73_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I3_O)        0.124    99.708 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71/O
                         net (fo=1, routed)           0.645   100.354    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_71_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124   100.478 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62/O
                         net (fo=1, routed)           0.294   100.772    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_62_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124   100.896 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_49/O
                         net (fo=20, routed)          1.340   102.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[3]
    SLICE_X87Y20         LUT2 (Prop_lut2_I1_O)        0.118   102.354 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36/O
                         net (fo=54, routed)          1.312   103.666    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[27]_i_36_n_0
    SLICE_X89Y14         LUT2 (Prop_lut2_I0_O)        0.356   104.022 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_28/O
                         net (fo=7, routed)           1.181   105.203    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_16
    SLICE_X85Y12         LUT6 (Prop_lut6_I4_O)        0.327   105.530 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_62/O
                         net (fo=1, routed)           0.689   106.219    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/z_out_15[2]
    SLICE_X85Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.343 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42/O
                         net (fo=1, routed)           0.497   106.840    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_42_n_0
    SLICE_X85Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.964 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22/O
                         net (fo=1, routed)           0.593   107.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_22_n_0
    SLICE_X88Y6          LUT5 (Prop_lut5_I4_O)        0.124   107.681 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7/O
                         net (fo=1, routed)           0.000   107.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_7_n_0
    SLICE_X88Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.213 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[3]_i_2_n_0
    SLICE_X88Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.327    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.441 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.441    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.555 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   108.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X88Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.239    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.353 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.353    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.467 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   109.467    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.581 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8/CO[3]
                         net (fo=1, routed)           0.000   109.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[50]_i_8_n_0
    SLICE_X88Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   109.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=150, routed)         2.325   112.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.373   112.572 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_1_i_64__0/O
                         net (fo=4, routed)           0.461   113.033    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_22
    SLICE_X52Y36         LUT5 (Prop_lut5_I3_O)        0.124   113.157 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0/O
                         net (fo=2, routed)           0.294   113.451    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144__0_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I0_O)        0.124   113.575 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0/O
                         net (fo=52, routed)          2.074   115.649    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_70__0_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I0_O)        0.124   115.773 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_203__0/O
                         net (fo=12, routed)          0.969   116.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_163_m1c
    SLICE_X76Y13         LUT2 (Prop_lut2_I1_O)        0.118   116.860 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_205__0/O
                         net (fo=43, routed)          2.021   118.881    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_205__0_n_0
    SLICE_X71Y38         LUT6 (Prop_lut6_I5_O)        0.326   119.207 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_117__0/O
                         net (fo=1, routed)           0.629   119.835    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_117__0_n_0
    SLICE_X67Y35         LUT6 (Prop_lut6_I1_O)        0.124   119.959 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_56/O
                         net (fo=1, routed)           1.632   121.591    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_56_n_0
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.152   121.743 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_24__0/O
                         net (fo=1, routed)           0.683   122.426    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/d[40]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.581   201.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/clock
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1/CLKARDCLK
                         clock pessimism              0.105   201.685    
                         clock uncertainty           -0.464   201.222    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.449   200.773    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_1/mem_reg_1
  -------------------------------------------------------------------
                         required time                        200.773    
                         arrival time                        -122.426    
  -------------------------------------------------------------------
                         slack                                 78.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/tmp_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.175%)  route 0.130ns (46.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.563     0.563    design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     0.711 r  design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[7]/Q
                         net (fo=1, routed)           0.130     0.841    design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq_n_61
    SLICE_X41Y50         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/tmp_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.825     0.825    design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/ap_clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/tmp_addr_reg[10]/C
                         clock pessimism              0.000     0.825    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.004     0.829    design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/tmp_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/out_memory_assign_fu_90_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123/trunc_ln34_1_reg_409_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.249ns (61.432%)  route 0.156ns (38.568%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.557     0.557    design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/ap_clk
    SLICE_X45Y50         FDRE                                         r  design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/out_memory_assign_fu_90_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/out_memory_assign_fu_90_reg[8]/Q
                         net (fo=5, routed)           0.156     0.854    design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123/Q[7]
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.899 r  design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123/add_ln34_1_fu_282_p2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.899    design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123/add_ln34_1_fu_282_p2_carry__0_i_1_n_3
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.962 r  design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123/add_ln34_1_fu_282_p2_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.962    design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123/add_ln34_1_fu_282_p2[8]
    SLICE_X43Y49         FDRE                                         r  design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123/trunc_ln34_1_reg_409_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.830     0.830    design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123/ap_clk
    SLICE_X43Y49         FDRE                                         r  design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123/trunc_ln34_1_reg_409_reg[5]/C
                         clock pessimism              0.000     0.830    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.105     0.935    design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123/trunc_ln34_1_reg_409_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/tmp_data_V_reg_262_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.779%)  route 0.336ns (67.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.577     0.577    design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/axi_clk_m
    SLICE_X58Y54         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/tmp_data_V_reg_262_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.164     0.741 r  design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/tmp_data_V_reg_262_reg[10]/Q
                         net (fo=1, routed)           0.336     1.077    design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/din[10]
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.892     0.892    design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/axi_clk_m
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.892    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.047    design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.226ns (54.888%)  route 0.186ns (45.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.637     0.637    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X49Y105        FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.128     0.765 f  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_2/Q
                         net (fo=1, routed)           0.186     0.951    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_7_ss_to_spi_clk
    SLICE_X50Y105        LUT5 (Prop_lut5_I0_O)        0.098     1.049 r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SS_O[0]_i_1/O
                         net (fo=1, routed)           0.000     1.049    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]_0
    SLICE_X50Y105        FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.906     0.906    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y105        FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                         clock pessimism             -0.009     0.897    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)         0.120     1.017    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.977%)  route 0.209ns (56.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.552     0.552    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/axi_clk_m
    SLICE_X50Y55         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[18]/Q
                         net (fo=1, routed)           0.209     0.925    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[18]
    SLICE_X49Y56         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.824     0.824    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X49Y56         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[18]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.072     0.891    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.190%)  route 0.172ns (53.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.548     0.548    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/axi_clk_m
    SLICE_X50Y65         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.148     0.696 r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[56]/Q
                         net (fo=2, routed)           0.172     0.868    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/D[54]
    SLICE_X48Y66         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.817     0.817    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/axi_clk_m
    SLICE_X48Y66         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[56]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.022     0.834    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.415%)  route 0.205ns (55.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.548     0.548    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/axi_clk_m
    SLICE_X50Y65         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     0.712 r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[53]/Q
                         net (fo=2, routed)           0.205     0.917    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/D[51]
    SLICE_X49Y69         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.814     0.814    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/axi_clk_m
    SLICE_X49Y69         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[53]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.070     0.879    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.555     0.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/clock
    SLICE_X33Y20         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[18]/Q
                         net (fo=1, routed)           0.107     0.802    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/ram0_d[18]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.857     0.857    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/clock
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/CLKARDCLK
                         clock pessimism             -0.250     0.607    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     0.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_RX_FIFO_Rst_en_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_RST_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.779%)  route 0.232ns (62.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.637     0.637    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi_aclk
    SLICE_X49Y106        FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_RX_FIFO_Rst_en_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_RX_FIFO_Rst_en_d1_reg/Q
                         net (fo=2, routed)           0.232     1.010    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_RX_FIFO_Rst_en_d1_reg_n_0
    SLICE_X52Y104        FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_RST_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.906     0.906    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X52Y104        FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_RST_AX2S_1_CDC/C
                         clock pessimism             -0.009     0.897    
    SLICE_X52Y104        FDRE (Hold_fdre_C_D)         0.070     0.967    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_RST_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ls_rdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.885%)  route 0.241ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.552     0.552    design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_clk
    SLICE_X53Y94         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ls_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ls_rdata_reg[4]/Q
                         net (fo=1, routed)           0.241     0.934    design_1_i/ps_axil_0/inst/PL_AA/ls/D[4]
    SLICE_X47Y93         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.824     0.824    design_1_i/ps_axil_0/inst/PL_AA/ls/axi_clk
    SLICE_X47Y93         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdata_reg[4]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X47Y93         FDCE (Hold_fdce_C_D)         0.072     0.891    design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X1Y6      design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X1Y6      design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB36_X2Y4      design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X2Y4      design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB36_X2Y3      design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X2Y3      design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X2Y2      design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X2Y2      design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X2Y3      design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X2Y3      design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y49     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.747ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_pre_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.993ns  (logic 0.721ns (24.087%)  route 2.272ns (75.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 51.530 - 50.000 ) 
    Source Clock Delay      (SCD):    6.426ns = ( 31.426 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.168    27.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.150    27.318 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.386    28.704    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.030 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.595    29.625    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.726 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.700    31.426    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/caravel_mprj_in[1]
    SLICE_X61Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDCE (Prop_fdce_C_Q)         0.422    31.848 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_reg[1]/Q
                         net (fo=9, routed)           2.272    34.121    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr[1]
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.299    34.420 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_pre_i_1__10/O
                         net (fo=1, routed)           0.000    34.420    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_pre_i_1__10_n_0
    SLICE_X65Y80         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.530    51.530    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/is_ioclk
    SLICE_X65Y80         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_pre_reg/C
                         clock pessimism             -0.010    51.520    
                         clock uncertainty           -0.382    51.138    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)        0.029    51.167    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_pre_reg
  -------------------------------------------------------------------
                         required time                         51.167    
                         arrival time                         -34.420    
  -------------------------------------------------------------------
                         slack                                 16.747    

Slack (MET) :             17.313ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.425ns  (logic 0.707ns (29.151%)  route 1.718ns (70.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 51.529 - 50.000 ) 
    Source Clock Delay      (SCD):    6.429ns = ( 31.429 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.168    27.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.150    27.318 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.386    28.704    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.030 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.595    29.625    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.726 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.703    31.429    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X67Y69         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDCE (Prop_fdce_C_Q)         0.459    31.888 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/Q
                         net (fo=2, routed)           0.695    32.584    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[1]
    SLICE_X67Y69         LUT6 (Prop_lut6_I3_O)        0.124    32.708 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__3/O
                         net (fo=1, routed)           1.023    33.731    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__3_n_0
    SLICE_X67Y71         LUT3 (Prop_lut3_I2_O)        0.124    33.855 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.000    33.855    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__3_n_0
    SLICE_X67Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.529    51.529    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X67Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.519    
                         clock uncertainty           -0.382    51.137    
    SLICE_X67Y71         FDCE (Setup_fdce_C_D)        0.031    51.168    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.168    
                         arrival time                         -33.855    
  -------------------------------------------------------------------
                         slack                                 17.313    

Slack (MET) :             17.393ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.347ns  (logic 0.707ns (30.120%)  route 1.640ns (69.880%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 51.525 - 50.000 ) 
    Source Clock Delay      (SCD):    6.423ns = ( 31.423 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.168    27.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.150    27.318 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.386    28.704    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.030 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.595    29.625    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.726 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.697    31.423    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X61Y77         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.459    31.882 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/Q
                         net (fo=2, routed)           0.824    32.707    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[0]
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.831 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.816    33.647    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__0_n_0
    SLICE_X59Y78         LUT3 (Prop_lut3_I2_O)        0.124    33.771 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    33.771    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__0_n_0
    SLICE_X59Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.525    51.525    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X59Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.515    
                         clock uncertainty           -0.382    51.133    
    SLICE_X59Y78         FDCE (Setup_fdce_C_D)        0.031    51.164    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.164    
                         arrival time                         -33.771    
  -------------------------------------------------------------------
                         slack                                 17.393    

Slack (MET) :             17.498ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.244ns  (logic 0.772ns (34.398%)  route 1.472ns (65.602%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 51.526 - 50.000 ) 
    Source Clock Delay      (SCD):    6.423ns = ( 31.423 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.168    27.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.150    27.318 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.386    28.704    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.030 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.595    29.625    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.726 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.697    31.423    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X66Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDCE (Prop_fdce_C_Q)         0.524    31.947 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/Q
                         net (fo=2, routed)           0.680    32.628    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[3]
    SLICE_X66Y76         LUT6 (Prop_lut6_I0_O)        0.124    32.752 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__5/O
                         net (fo=1, routed)           0.792    33.544    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__5_n_0
    SLICE_X65Y76         LUT3 (Prop_lut3_I2_O)        0.124    33.668 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__5/O
                         net (fo=1, routed)           0.000    33.668    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__5_n_0
    SLICE_X65Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.526    51.526    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X65Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.516    
                         clock uncertainty           -0.382    51.134    
    SLICE_X65Y76         FDCE (Setup_fdce_C_D)        0.032    51.166    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.166    
                         arrival time                         -33.668    
  -------------------------------------------------------------------
                         slack                                 17.498    

Slack (MET) :             17.517ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.223ns  (logic 0.707ns (31.808%)  route 1.516ns (68.192%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 51.562 - 50.000 ) 
    Source Clock Delay      (SCD):    6.462ns = ( 31.462 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.168    27.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.150    27.318 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.386    28.704    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.030 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.595    29.625    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.726 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.736    31.462    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X77Y49         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDCE (Prop_fdce_C_Q)         0.459    31.921 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/Q
                         net (fo=2, routed)           0.695    32.617    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[1]
    SLICE_X77Y49         LUT6 (Prop_lut6_I3_O)        0.124    32.741 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__1/O
                         net (fo=1, routed)           0.820    33.561    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__1_n_0
    SLICE_X79Y49         LUT3 (Prop_lut3_I2_O)        0.124    33.685 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000    33.685    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__1_n_0
    SLICE_X79Y49         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.562    51.562    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X79Y49         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.552    
                         clock uncertainty           -0.382    51.170    
    SLICE_X79Y49         FDCE (Setup_fdce_C_D)        0.032    51.202    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.202    
                         arrival time                         -33.685    
  -------------------------------------------------------------------
                         slack                                 17.517    

Slack (MET) :             17.597ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.142ns  (logic 0.772ns (36.043%)  route 1.370ns (63.957%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 51.533 - 50.000 ) 
    Source Clock Delay      (SCD):    6.432ns = ( 31.432 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.168    27.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.150    27.318 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.386    28.704    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.030 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.595    29.625    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.726 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.706    31.432    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/caravel_mprj_in[1]
    SLICE_X62Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.524    31.956 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[2]/Q
                         net (fo=2, routed)           0.870    32.826    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg_n_0_[2]
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124    32.950 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_shift_reg[3]_i_2__8/O
                         net (fo=1, routed)           0.500    33.450    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_shift_reg[3]_i_2__8_n_0
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.124    33.574 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_shift_reg[3]_i_1__8/O
                         net (fo=1, routed)           0.000    33.574    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_shift_reg[3]_i_1__8_n_0
    SLICE_X63Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.533    51.533    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/is_ioclk
    SLICE_X63Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.523    
                         clock uncertainty           -0.382    51.141    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.031    51.172    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.172    
                         arrival time                         -33.574    
  -------------------------------------------------------------------
                         slack                                 17.597    

Slack (MET) :             17.654ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.086ns  (logic 0.707ns (33.885%)  route 1.379ns (66.115%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 51.526 - 50.000 ) 
    Source Clock Delay      (SCD):    6.424ns = ( 31.424 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.168    27.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.150    27.318 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.386    28.704    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.030 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.595    29.625    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.726 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.698    31.424    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X56Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.459    31.883 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/Q
                         net (fo=2, routed)           0.862    32.745    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[3]
    SLICE_X56Y78         LUT6 (Prop_lut6_I0_O)        0.124    32.869 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__2/O
                         net (fo=1, routed)           0.517    33.387    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__2_n_0
    SLICE_X56Y79         LUT3 (Prop_lut3_I2_O)        0.124    33.511 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000    33.511    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__2_n_0
    SLICE_X56Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.526    51.526    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X56Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.516    
                         clock uncertainty           -0.382    51.134    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.031    51.165    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.165    
                         arrival time                         -33.511    
  -------------------------------------------------------------------
                         slack                                 17.654    

Slack (MET) :             17.689ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.051ns  (logic 0.707ns (34.476%)  route 1.344ns (65.524%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 51.531 - 50.000 ) 
    Source Clock Delay      (SCD):    6.429ns = ( 31.429 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.168    27.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.150    27.318 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.386    28.704    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.030 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.595    29.625    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.726 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.703    31.429    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X65Y69         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.459    31.888 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/Q
                         net (fo=2, routed)           0.695    32.584    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo[1]
    SLICE_X65Y69         LUT6 (Prop_lut6_I3_O)        0.124    32.708 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2/O
                         net (fo=1, routed)           0.648    33.356    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2_n_0
    SLICE_X67Y68         LUT3 (Prop_lut3_I2_O)        0.124    33.480 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    33.480    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg0
    SLICE_X67Y68         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.531    51.531    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X67Y68         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.521    
                         clock uncertainty           -0.382    51.139    
    SLICE_X67Y68         FDCE (Setup_fdce_C_D)        0.031    51.170    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.170    
                         arrival time                         -33.480    
  -------------------------------------------------------------------
                         slack                                 17.689    

Slack (MET) :             17.697ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.043ns  (logic 0.707ns (34.598%)  route 1.336ns (65.402%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 51.530 - 50.000 ) 
    Source Clock Delay      (SCD):    6.428ns = ( 31.428 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.168    27.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.150    27.318 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.386    28.704    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.030 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.595    29.625    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.726 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.702    31.428    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X67Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDCE (Prop_fdce_C_Q)         0.459    31.887 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/Q
                         net (fo=2, routed)           0.695    32.583    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg_n_0_[1]
    SLICE_X67Y79         LUT6 (Prop_lut6_I3_O)        0.124    32.707 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_2__9/O
                         net (fo=1, routed)           0.641    33.348    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_2__9_n_0
    SLICE_X67Y80         LUT3 (Prop_lut3_I2_O)        0.124    33.472 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_1__9/O
                         net (fo=1, routed)           0.000    33.472    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_1__9_n_0
    SLICE_X67Y80         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.530    51.530    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/is_ioclk
    SLICE_X67Y80         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.520    
                         clock uncertainty           -0.382    51.138    
    SLICE_X67Y80         FDCE (Setup_fdce_C_D)        0.031    51.169    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.169    
                         arrival time                         -33.472    
  -------------------------------------------------------------------
                         slack                                 17.697    

Slack (MET) :             17.746ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        1.994ns  (logic 0.707ns (35.451%)  route 1.287ns (64.549%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 51.526 - 50.000 ) 
    Source Clock Delay      (SCD):    6.424ns = ( 31.424 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.168    27.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.150    27.318 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.386    28.704    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.030 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.595    29.625    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.726 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.698    31.424    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X57Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDCE (Prop_fdce_C_Q)         0.459    31.883 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/Q
                         net (fo=2, routed)           0.646    32.530    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[1]
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.124    32.654 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__4/O
                         net (fo=1, routed)           0.641    33.295    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__4_n_0
    SLICE_X57Y79         LUT3 (Prop_lut3_I2_O)        0.124    33.419 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__4/O
                         net (fo=1, routed)           0.000    33.419    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__4_n_0
    SLICE_X57Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.526    51.526    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X57Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.516    
                         clock uncertainty           -0.382    51.134    
    SLICE_X57Y79         FDCE (Setup_fdce_C_D)        0.031    51.165    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.165    
                         arrival time                         -33.419    
  -------------------------------------------------------------------
                         slack                                 17.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.571     0.571    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/is_ioclk
    SLICE_X65Y80         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_pre_reg/Q
                         net (fo=1, routed)           0.056     0.768    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_pre_reg_n_0
    SLICE_X65Y80         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.838     0.838    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/is_ioclk
    SLICE_X65Y80         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_sync_reg/C
                         clock pessimism             -0.267     0.571    
    SLICE_X65Y80         FDCE (Hold_fdce_C_D)         0.075     0.646    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.622     0.622    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[2]
    SLICE_X1Y37          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     0.763 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_pre_reg/Q
                         net (fo=1, routed)           0.056     0.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_pre_reg_n_0
    SLICE_X1Y37          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.891     0.891    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[2]
    SLICE_X1Y37          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_sync_reg/C
                         clock pessimism             -0.269     0.622    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.075     0.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.567     0.567    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X65Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.068     0.776    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg_n_0_[3]
    SLICE_X65Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.833     0.833    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X65Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/C
                         clock pessimism             -0.266     0.567    
    SLICE_X65Y76         FDCE (Hold_fdce_C_D)         0.078     0.645    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588     0.588    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X68Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/Q
                         net (fo=1, routed)           0.065     0.794    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_pre_reg_n_0
    SLICE_X68Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.855     0.855    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X68Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/C
                         clock pessimism             -0.267     0.588    
    SLICE_X68Y48         FDCE (Hold_fdce_C_D)         0.075     0.663    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.545ns  (logic 0.236ns (9.272%)  route 2.309ns (90.728%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 27.902 - 25.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 25.588 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588    25.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146    25.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.548    26.282    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X48Y39         LUT4 (Prop_lut4_I1_O)        0.045    26.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           1.762    28.088    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X53Y77         LUT5 (Prop_lut5_I0_O)        0.045    28.133 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[4]_i_1/O
                         net (fo=1, routed)           0.000    28.133    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[4]_i_1_n_0
    SLICE_X53Y77         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.807    27.902    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X53Y77         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.902    
    SLICE_X53Y77         FDCE (Hold_fdce_C_D)         0.099    28.001    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                        -28.001    
                         arrival time                          28.133    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.560ns  (logic 0.236ns (9.218%)  route 2.324ns (90.782%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 27.903 - 25.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 25.588 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588    25.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146    25.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.548    26.282    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X48Y39         LUT4 (Prop_lut4_I1_O)        0.045    26.327 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           1.776    28.103    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X52Y78         LUT5 (Prop_lut5_I0_O)        0.045    28.148 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[0]_i_1/O
                         net (fo=1, routed)           0.000    28.148    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[0]_i_1_n_0
    SLICE_X52Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.808    27.903    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X52Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.903    
    SLICE_X52Y78         FDCE (Hold_fdce_C_D)         0.099    28.002    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                        -28.002    
                         arrival time                          28.148    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.621     0.621    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X0Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.164     0.785 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/Q
                         net (fo=1, routed)           0.056     0.840    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_pre
    SLICE_X0Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.890     0.890    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X0Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/C
                         clock pessimism             -0.269     0.621    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.053     0.674    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.621     0.621    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X7Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     0.762 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/Q
                         net (fo=1, routed)           0.110     0.872    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_pre_reg_n_0
    SLICE_X7Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.889     0.889    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X7Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/C
                         clock pessimism             -0.268     0.621    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.072     0.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.623     0.623    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X5Y38          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/Q
                         net (fo=1, routed)           0.110     0.874    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_pre_reg_n_0
    SLICE_X5Y38          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.892     0.892    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X5Y38          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/C
                         clock pessimism             -0.269     0.623    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.072     0.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.567     0.567    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X54Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDCE (Prop_fdce_C_Q)         0.164     0.731 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_start_reg/Q
                         net (fo=12, routed)          0.079     0.810    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_start
    SLICE_X54Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.834     0.834    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X54Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/C
                         clock pessimism             -0.267     0.567    
    SLICE_X54Y79         FDCE (Hold_fdce_C_D)         0.060     0.627    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y25   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y27   design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X27Y34     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X26Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X26Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X29Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X30Y33     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X31Y34     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X27Y34     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X27Y34     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X29Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X29Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y33     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y33     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X27Y34     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X27Y34     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X26Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X29Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X29Y31     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y33     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y33     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y23   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.113ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.843ns  (logic 1.798ns (15.182%)  route 10.045ns (84.818%))
  Logic Levels:           7  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 201.493 - 200.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 176.692 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692   176.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459   177.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.076   180.227    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.119   180.346 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.011   181.357    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.332   181.689 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          2.414   184.103    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124   184.227 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26/O
                         net (fo=1, routed)           0.263   184.490    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.124   184.614 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18/O
                         net (fo=1, routed)           0.573   185.187    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124   185.311 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11/O
                         net (fo=1, routed)           0.000   185.311    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I1_O)      0.217   185.528 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           0.651   186.179    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.299   186.478 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.058   188.535    design_1_i/caravel_0/inst/housekeeping/hkspi_n_64
    SLICE_X35Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.493   201.493    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X35Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/C
                         clock pessimism             -0.204   201.290    
                         clock uncertainty           -0.584   200.706    
    SLICE_X35Y11         FDSE (Setup_fdse_C_D)       -0.058   200.648    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]
  -------------------------------------------------------------------
                         required time                        200.648    
                         arrival time                        -188.535    
  -------------------------------------------------------------------
                         slack                                 12.113    

Slack (MET) :             12.135ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.961ns  (logic 1.922ns (16.069%)  route 10.039ns (83.931%))
  Logic Levels:           8  (BUFG=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 201.494 - 200.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 176.692 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692   176.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459   177.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.076   180.227    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.119   180.346 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.011   181.357    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.332   181.689 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          2.414   184.103    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124   184.227 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26/O
                         net (fo=1, routed)           0.263   184.490    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.124   184.614 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18/O
                         net (fo=1, routed)           0.573   185.187    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124   185.311 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11/O
                         net (fo=1, routed)           0.000   185.311    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I1_O)      0.217   185.528 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           0.651   186.179    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.299   186.478 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.051   188.529    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_27
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.124   188.653 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[5]_i_1/O
                         net (fo=1, routed)           0.000   188.653    design_1_i/caravel_0/inst/housekeeping/hkspi_n_81
    SLICE_X34Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.494   201.494    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X34Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/C
                         clock pessimism             -0.204   201.291    
                         clock uncertainty           -0.584   200.707    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)        0.081   200.788    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]
  -------------------------------------------------------------------
                         required time                        200.788    
                         arrival time                        -188.653    
  -------------------------------------------------------------------
                         slack                                 12.135    

Slack (MET) :             12.373ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.596ns  (logic 1.798ns (15.506%)  route 9.798ns (84.494%))
  Logic Levels:           7  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 201.493 - 200.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 176.692 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692   176.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459   177.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.076   180.227    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.119   180.346 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.011   181.357    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.332   181.689 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          2.414   184.103    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124   184.227 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26/O
                         net (fo=1, routed)           0.263   184.490    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.124   184.614 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18/O
                         net (fo=1, routed)           0.573   185.187    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124   185.311 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11/O
                         net (fo=1, routed)           0.000   185.311    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I1_O)      0.217   185.528 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           0.651   186.179    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.299   186.478 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           1.810   188.288    design_1_i/caravel_0/inst/housekeeping/hkspi_n_64
    SLICE_X34Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.493   201.493    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X34Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]/C
                         clock pessimism             -0.204   201.290    
                         clock uncertainty           -0.584   200.706    
    SLICE_X34Y11         FDSE (Setup_fdse_C_D)       -0.045   200.661    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]
  -------------------------------------------------------------------
                         required time                        200.661    
                         arrival time                        -188.288    
  -------------------------------------------------------------------
                         slack                                 12.373    

Slack (MET) :             12.392ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.575ns  (logic 1.798ns (15.533%)  route 9.777ns (84.467%))
  Logic Levels:           7  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 201.492 - 200.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 176.692 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692   176.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459   177.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.076   180.227    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.119   180.346 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.011   181.357    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.332   181.689 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          2.414   184.103    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.124   184.227 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26/O
                         net (fo=1, routed)           0.263   184.490    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.124   184.614 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18/O
                         net (fo=1, routed)           0.573   185.187    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124   185.311 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11/O
                         net (fo=1, routed)           0.000   185.311    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I1_O)      0.217   185.528 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           0.651   186.179    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.299   186.478 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           1.790   188.267    design_1_i/caravel_0/inst/housekeeping/hkspi_n_64
    SLICE_X34Y12         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.492   201.492    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X34Y12         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/C
                         clock pessimism             -0.204   201.289    
                         clock uncertainty           -0.584   200.705    
    SLICE_X34Y12         FDSE (Setup_fdse_C_D)       -0.045   200.660    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]
  -------------------------------------------------------------------
                         required time                        200.660    
                         arrival time                        -188.267    
  -------------------------------------------------------------------
                         slack                                 12.392    

Slack (MET) :             12.656ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.476ns  (logic 1.732ns (15.092%)  route 9.744ns (84.908%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 201.494 - 200.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 176.692 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692   176.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459   177.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.689   180.840    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X64Y58         LUT2 (Prop_lut2_I1_O)        0.149   180.989 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[15]_INST_0/O
                         net (fo=6, routed)           2.467   183.456    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.332   183.788 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22/O
                         net (fo=1, routed)           0.567   184.356    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.124   184.480 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, routed)           0.000   184.480    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
    SLICE_X31Y40         MUXF7 (Prop_muxf7_I1_O)      0.217   184.697 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.899   185.596    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.299   185.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           2.121   188.016    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_28
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.152   188.168 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[7]_i_1/O
                         net (fo=1, routed)           0.000   188.168    design_1_i/caravel_0/inst/housekeeping/hkspi_n_80
    SLICE_X34Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.494   201.494    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X34Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/C
                         clock pessimism             -0.204   201.291    
                         clock uncertainty           -0.584   200.707    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)        0.118   200.825    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]
  -------------------------------------------------------------------
                         required time                        200.825    
                         arrival time                        -188.168    
  -------------------------------------------------------------------
                         slack                                 12.656    

Slack (MET) :             12.667ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.114ns  (logic 1.804ns (16.231%)  route 9.310ns (83.769%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 201.494 - 200.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 176.692 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692   176.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459   177.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          2.819   179.970    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.120   180.090 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[18]_INST_0/O
                         net (fo=6, routed)           2.302   182.392    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[18]
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.327   182.719 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_34/O
                         net (fo=1, routed)           0.000   182.719    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_34_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I0_O)      0.212   182.931 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_22/O
                         net (fo=1, routed)           0.000   182.931    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_22_n_0
    SLICE_X33Y41         MUXF8 (Prop_muxf8_I1_O)      0.094   183.025 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_10/O
                         net (fo=1, routed)           1.022   184.047    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_10_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.316   184.363 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_4/O
                         net (fo=1, routed)           0.667   185.030    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I4_O)        0.124   185.154 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_1/O
                         net (fo=5, routed)           1.976   187.130    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_30
    SLICE_X35Y12         LUT4 (Prop_lut4_I3_O)        0.152   187.282 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[2]_i_1/O
                         net (fo=1, routed)           0.524   187.806    design_1_i/caravel_0/inst/housekeeping/hkspi_n_84
    SLICE_X34Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.494   201.494    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X34Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[2]/C
                         clock pessimism             -0.204   201.291    
                         clock uncertainty           -0.584   200.707    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)       -0.233   200.474    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[2]
  -------------------------------------------------------------------
                         required time                        200.474    
                         arrival time                        -187.806    
  -------------------------------------------------------------------
                         slack                                 12.667    

Slack (MET) :             12.767ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.016ns  (logic 1.552ns (14.089%)  route 9.464ns (85.911%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 201.494 - 200.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 176.692 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692   176.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459   177.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.034   180.185    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.149   180.334 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[20]_INST_0/O
                         net (fo=1, routed)           2.162   182.496    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[20]
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.332   182.828 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.444   183.272    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124   183.396 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13/O
                         net (fo=1, routed)           0.300   183.695    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124   183.819 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/O
                         net (fo=1, routed)           0.444   184.263    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124   184.387 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.564   184.952    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.124   185.076 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           1.900   186.976    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[5]
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.116   187.092 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[4]_i_1/O
                         net (fo=1, routed)           0.615   187.708    design_1_i/caravel_0/inst/housekeeping/hkspi_n_82
    SLICE_X34Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.494   201.494    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X34Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/C
                         clock pessimism             -0.204   201.291    
                         clock uncertainty           -0.584   200.707    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)       -0.232   200.475    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                        200.475    
                         arrival time                        -187.708    
  -------------------------------------------------------------------
                         slack                                 12.767    

Slack (MET) :             12.863ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        10.916ns  (logic 1.844ns (16.893%)  route 9.072ns (83.107%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 201.493 - 200.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 176.692 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692   176.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459   177.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.470   180.621    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.152   180.773 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[8]_INST_0/O
                         net (fo=6, routed)           2.017   182.790    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[8]
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.332   183.122 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_36/O
                         net (fo=1, routed)           0.000   183.122    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_36_n_0
    SLICE_X35Y44         MUXF7 (Prop_muxf7_I1_O)      0.217   183.339 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_22/O
                         net (fo=1, routed)           0.000   183.339    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_22_n_0
    SLICE_X35Y44         MUXF8 (Prop_muxf8_I1_O)      0.094   183.433 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_10/O
                         net (fo=1, routed)           0.807   184.240    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_10_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I0_O)        0.316   184.556 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_4/O
                         net (fo=1, routed)           0.282   184.838    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_4_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I4_O)        0.124   184.962 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_1/O
                         net (fo=5, routed)           2.010   186.972    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.150   187.122 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[24]_i_1/O
                         net (fo=1, routed)           0.485   187.608    design_1_i/caravel_0/inst/housekeeping/hkspi_n_75
    SLICE_X36Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.493   201.493    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X36Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[24]/C
                         clock pessimism             -0.204   201.290    
                         clock uncertainty           -0.584   200.706    
    SLICE_X36Y10         FDRE (Setup_fdre_C_D)       -0.235   200.471    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[24]
  -------------------------------------------------------------------
                         required time                        200.471    
                         arrival time                        -187.608    
  -------------------------------------------------------------------
                         slack                                 12.863    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.015ns  (logic 1.580ns (14.344%)  route 9.435ns (85.656%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 201.493 - 200.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 176.692 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692   176.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459   177.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.689   180.840    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X64Y58         LUT2 (Prop_lut2_I1_O)        0.149   180.989 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[15]_INST_0/O
                         net (fo=6, routed)           2.467   183.456    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.332   183.788 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22/O
                         net (fo=1, routed)           0.567   184.356    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.124   184.480 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, routed)           0.000   184.480    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
    SLICE_X31Y40         MUXF7 (Prop_muxf7_I1_O)      0.217   184.697 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.899   185.596    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.299   185.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           1.812   187.707    design_1_i/caravel_0/inst/housekeeping/hkspi_n_66
    SLICE_X35Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.493   201.493    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X35Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/C
                         clock pessimism             -0.204   201.290    
                         clock uncertainty           -0.584   200.706    
    SLICE_X35Y11         FDSE (Setup_fdse_C_D)       -0.047   200.659    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]
  -------------------------------------------------------------------
                         required time                        200.659    
                         arrival time                        -187.707    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             13.208ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        10.557ns  (logic 1.833ns (17.364%)  route 8.724ns (82.636%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 201.493 - 200.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 176.692 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692   176.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459   177.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.347   180.498    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X64Y58         LUT2 (Prop_lut2_I1_O)        0.154   180.652 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[9]_INST_0/O
                         net (fo=6, routed)           2.001   182.654    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[9]
    SLICE_X34Y45         LUT4 (Prop_lut4_I3_O)        0.327   182.981 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_35/O
                         net (fo=1, routed)           0.000   182.981    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_35_n_0
    SLICE_X34Y45         MUXF7 (Prop_muxf7_I1_O)      0.214   183.195 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_22/O
                         net (fo=1, routed)           0.000   183.195    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_22_n_0
    SLICE_X34Y45         MUXF8 (Prop_muxf8_I1_O)      0.088   183.283 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_10/O
                         net (fo=1, routed)           0.613   183.895    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_10_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.319   184.214 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4/O
                         net (fo=1, routed)           0.263   184.477    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.124   184.601 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_1/O
                         net (fo=5, routed)           1.975   186.577    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_31
    SLICE_X36Y12         LUT5 (Prop_lut5_I4_O)        0.148   186.725 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[25]_i_1/O
                         net (fo=1, routed)           0.524   187.249    design_1_i/caravel_0/inst/housekeeping/hkspi_n_74
    SLICE_X36Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.493   201.493    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X36Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/C
                         clock pessimism             -0.204   201.290    
                         clock uncertainty           -0.584   200.706    
    SLICE_X36Y10         FDRE (Setup_fdre_C_D)       -0.249   200.457    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]
  -------------------------------------------------------------------
                         required time                        200.457    
                         arrival time                        -187.249    
  -------------------------------------------------------------------
                         slack                                 13.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.251ns (8.858%)  route 2.583ns (91.142%))
  Logic Levels:           6  (BUFG=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.621     0.621    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X40Y42         LUT5 (Prop_lut5_I2_O)        0.045     0.666 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.146     0.812    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.857 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13/O
                         net (fo=1, routed)           0.113     0.969    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.014 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/O
                         net (fo=1, routed)           0.146     1.160    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.205 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.194     1.400    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.445 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           0.666     2.111    design_1_i/caravel_0/inst/housekeeping/hkspi_n_67
    SLICE_X34Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.828     0.828    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X34Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]/C
                         clock pessimism              0.059     0.887    
                         clock uncertainty            0.584     1.470    
    SLICE_X34Y11         FDSE (Hold_fdse_C_D)         0.059     1.529    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.335ns (20.127%)  route 1.329ns (79.873%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577     0.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDCE (Prop_fdce_C_Q)         0.141     0.718 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[19]/Q
                         net (fo=1, routed)           0.108     0.826    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[19]
    SLICE_X83Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.871 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.540     1.411    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata18_in
    SLICE_X64Y60         LUT2 (Prop_lut2_I0_O)        0.042     1.453 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[12]_INST_0/O
                         net (fo=7, routed)           0.681     2.134    design_1_i/caravel_0/inst/housekeeping/mprj_i[12]
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.107     2.241 r  design_1_i/caravel_0/inst/housekeeping/multiregimpl136_regs0_i_1/O
                         net (fo=1, routed)           0.000     2.241    design_1_i/caravel_0/inst/soc/core/user_irq[3]
    SLICE_X35Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.823     0.823    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X35Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/C
                         clock pessimism              0.059     0.882    
                         clock uncertainty            0.584     1.465    
    SLICE_X35Y60         FDRE (Hold_fdre_C_D)         0.091     1.556    design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.251ns (8.518%)  route 2.696ns (91.482%))
  Logic Levels:           6  (BUFG=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.621     0.621    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X40Y42         LUT5 (Prop_lut5_I2_O)        0.045     0.666 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.146     0.812    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.857 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13/O
                         net (fo=1, routed)           0.113     0.969    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.014 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/O
                         net (fo=1, routed)           0.146     1.160    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.205 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.194     1.400    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.445 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           0.779     2.224    design_1_i/caravel_0/inst/housekeeping/hkspi_n_67
    SLICE_X34Y12         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.826     0.826    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X34Y12         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/C
                         clock pessimism              0.059     0.885    
                         clock uncertainty            0.584     1.468    
    SLICE_X34Y12         FDSE (Hold_fdse_C_D)         0.059     1.527    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.251ns (8.484%)  route 2.707ns (91.516%))
  Logic Levels:           6  (BUFG=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.621     0.621    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X40Y42         LUT5 (Prop_lut5_I2_O)        0.045     0.666 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.146     0.812    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.857 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13/O
                         net (fo=1, routed)           0.113     0.969    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.014 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/O
                         net (fo=1, routed)           0.146     1.160    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.205 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.194     1.400    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.445 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           0.791     2.236    design_1_i/caravel_0/inst/housekeeping/hkspi_n_67
    SLICE_X35Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.828     0.828    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X35Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/C
                         clock pessimism              0.059     0.887    
                         clock uncertainty            0.584     1.470    
    SLICE_X35Y11         FDSE (Hold_fdse_C_D)         0.047     1.517    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.299ns (9.432%)  route 2.871ns (90.568%))
  Logic Levels:           7  (BUFG=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.621     0.621    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X40Y42         LUT5 (Prop_lut5_I2_O)        0.045     0.666 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.146     0.812    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.857 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13/O
                         net (fo=1, routed)           0.113     0.969    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.014 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/O
                         net (fo=1, routed)           0.146     1.160    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.205 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.194     1.400    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.445 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           0.750     2.195    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[5]
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.048     2.243 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[4]_i_1/O
                         net (fo=1, routed)           0.204     2.448    design_1_i/caravel_0/inst/housekeeping/hkspi_n_82
    SLICE_X34Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.828     0.828    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X34Y10         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/C
                         clock pessimism              0.059     0.887    
                         clock uncertainty            0.584     1.470    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)        -0.003     1.467    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.388ns (13.778%)  route 2.428ns (86.222%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.573     0.573    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDCE (Prop_fdce_C_Q)         0.141     0.714 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[13]/Q
                         net (fo=1, routed)           0.095     0.809    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[13]
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.854 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.618     1.471    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata16_in
    SLICE_X64Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.516 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[11]_INST_0/O
                         net (fo=7, routed)           1.093     2.609    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[11]
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.045     2.654 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_o[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.622     3.277    design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_io_out_hk[0]
    SLICE_X44Y39         LUT6 (Prop_lut6_I4_O)        0.112     3.389 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mprj_o[1]_INST_0/O
                         net (fo=1, routed)           0.000     3.389    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X44Y39         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.827     0.827    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X44Y39         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.059     0.886    
                         clock uncertainty            0.584     1.469    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.091     1.560    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.560ns (19.921%)  route 2.251ns (80.079%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577     0.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     0.718 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf_reg[0]/Q
                         net (fo=1, routed)           0.170     0.888    design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf[0]
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.933 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.545     1.478    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tkeep0__2
    SLICE_X64Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.523 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[17]_INST_0/O
                         net (fo=6, routed)           0.720     2.243    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[17]
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.045     2.288 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_34/O
                         net (fo=1, routed)           0.000     2.288    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_34_n_0
    SLICE_X34Y45         MUXF7 (Prop_muxf7_I0_O)      0.062     2.350 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_22/O
                         net (fo=1, routed)           0.000     2.350    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_22_n_0
    SLICE_X34Y45         MUXF8 (Prop_muxf8_I1_O)      0.019     2.369 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_10/O
                         net (fo=1, routed)           0.228     2.597    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_10_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.113     2.710 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4/O
                         net (fo=1, routed)           0.082     2.792    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.045     2.837 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_1/O
                         net (fo=5, routed)           0.506     3.343    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_31
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.045     3.388 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[17]_i_1/O
                         net (fo=1, routed)           0.000     3.388    design_1_i/caravel_0/inst/housekeeping/hkspi_n_78
    SLICE_X35Y13         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.825     0.825    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X35Y13         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[17]/C
                         clock pessimism              0.059     0.884    
                         clock uncertainty            0.584     1.467    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.091     1.558    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.959ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.515ns (17.582%)  route 2.414ns (82.418%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577     0.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     0.718 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf_reg[0]/Q
                         net (fo=1, routed)           0.170     0.888    design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf[0]
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.933 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.545     1.478    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tkeep0__2
    SLICE_X64Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.523 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[17]_INST_0/O
                         net (fo=6, routed)           0.720     2.243    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[17]
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.045     2.288 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_34/O
                         net (fo=1, routed)           0.000     2.288    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_34_n_0
    SLICE_X34Y45         MUXF7 (Prop_muxf7_I0_O)      0.062     2.350 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_22/O
                         net (fo=1, routed)           0.000     2.350    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_22_n_0
    SLICE_X34Y45         MUXF8 (Prop_muxf8_I1_O)      0.019     2.369 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_10/O
                         net (fo=1, routed)           0.228     2.597    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_10_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.113     2.710 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4/O
                         net (fo=1, routed)           0.082     2.792    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.045     2.837 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_1/O
                         net (fo=5, routed)           0.669     3.506    design_1_i/caravel_0/inst/housekeeping/hkspi_n_70
    SLICE_X35Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.828     0.828    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X35Y11         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[9]/C
                         clock pessimism              0.059     0.887    
                         clock uncertainty            0.584     1.470    
    SLICE_X35Y11         FDSE (Hold_fdse_C_D)         0.076     1.546    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             2.010ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.667ns (22.261%)  route 2.329ns (77.739%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.573     0.573    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDCE (Prop_fdce_C_Q)         0.141     0.714 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[13]/Q
                         net (fo=1, routed)           0.095     0.809    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[13]
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.854 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.618     1.471    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata16_in
    SLICE_X64Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.516 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[11]_INST_0/O
                         net (fo=7, routed)           0.594     2.110    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[11]
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.155 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_34/O
                         net (fo=1, routed)           0.000     2.155    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_34_n_0
    SLICE_X39Y45         MUXF7 (Prop_muxf7_I1_O)      0.065     2.220 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_21/O
                         net (fo=1, routed)           0.201     2.421    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_21_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.108     2.529 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_11/O
                         net (fo=1, routed)           0.000     2.529    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_11_n_0
    SLICE_X39Y37         MUXF7 (Prop_muxf7_I1_O)      0.065     2.594 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4/O
                         net (fo=1, routed)           0.139     2.734    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.108     2.842 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_1/O
                         net (fo=5, routed)           0.682     3.524    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_29
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.045     3.569 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[19]_i_1/O
                         net (fo=1, routed)           0.000     3.569    design_1_i/caravel_0/inst/housekeeping/hkspi_n_76
    SLICE_X35Y13         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.825     0.825    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X35Y13         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[19]/C
                         clock pessimism              0.059     0.884    
                         clock uncertainty            0.584     1.467    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.092     1.559    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.014ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.667ns (22.223%)  route 2.334ns (77.777%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.573     0.573    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDCE (Prop_fdce_C_Q)         0.141     0.714 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[13]/Q
                         net (fo=1, routed)           0.095     0.809    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[13]
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.854 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.618     1.471    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata16_in
    SLICE_X64Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.516 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[11]_INST_0/O
                         net (fo=7, routed)           0.594     2.110    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[11]
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.155 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_34/O
                         net (fo=1, routed)           0.000     2.155    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_34_n_0
    SLICE_X39Y45         MUXF7 (Prop_muxf7_I1_O)      0.065     2.220 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_21/O
                         net (fo=1, routed)           0.201     2.421    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_21_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.108     2.529 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_11/O
                         net (fo=1, routed)           0.000     2.529    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_11_n_0
    SLICE_X39Y37         MUXF7 (Prop_muxf7_I1_O)      0.065     2.594 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4/O
                         net (fo=1, routed)           0.139     2.734    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.108     2.842 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_1/O
                         net (fo=5, routed)           0.687     3.529    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_29
    SLICE_X35Y12         LUT5 (Prop_lut5_I4_O)        0.045     3.574 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[27]_i_1/O
                         net (fo=1, routed)           0.000     3.574    design_1_i/caravel_0/inst/housekeeping/hkspi_n_72
    SLICE_X35Y12         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.826     0.826    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X35Y12         FDRE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[27]/C
                         clock pessimism              0.059     0.885    
                         clock uncertainty            0.584     1.468    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.092     1.560    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  2.014    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.481ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 0.828ns (9.544%)  route 7.848ns (90.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 30.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.667     1.667    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y3          FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           2.392     4.515    design_1_i/caravel_0/inst/gpio_control_in_2[13]/spi_enabled
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.639 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_2/O
                         net (fo=1, routed)           0.800     5.438    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]
    SLICE_X47Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]_INST_0/O
                         net (fo=5, routed)           4.657    10.219    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[0]
    SLICE_X67Y77         LUT5 (Prop_lut5_I0_O)        0.124    10.343 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[4]_i_1/O
                         net (fo=1, routed)           0.000    10.343    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[4]_i_1_n_0
    SLICE_X67Y77         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.897    26.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.121    27.018 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.152    28.171    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.434 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.526    28.960    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.051 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.527    30.577    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X67Y77         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.374    
                         clock uncertainty           -0.584    29.790    
    SLICE_X67Y77         FDCE (Setup_fdce_C_D)        0.034    29.824    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                         29.824    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                 19.481    

Slack (MET) :             19.785ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 0.828ns (9.978%)  route 7.470ns (90.022%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 30.504 - 25.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.667     1.667    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y3          FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.988     4.111    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_enabled
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.235 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_2/O
                         net (fo=1, routed)           0.732     4.966    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.090 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           4.751     9.841    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X52Y78         LUT5 (Prop_lut5_I0_O)        0.124     9.965 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[3]_i_1/O
                         net (fo=1, routed)           0.000     9.965    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[3]_i_1_n_0
    SLICE_X52Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.897    26.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.121    27.018 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.152    28.171    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.434 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.526    28.960    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.051 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.454    30.504    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X52Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.301    
                         clock uncertainty           -0.584    29.717    
    SLICE_X52Y78         FDCE (Setup_fdce_C_D)        0.034    29.751    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                         29.751    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                 19.785    

Slack (MET) :             19.787ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.294ns  (logic 0.828ns (9.983%)  route 7.466ns (90.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 30.504 - 25.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.667     1.667    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y3          FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.988     4.111    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_enabled
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.235 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_2/O
                         net (fo=1, routed)           0.732     4.966    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.090 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           4.747     9.837    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X52Y78         LUT5 (Prop_lut5_I0_O)        0.124     9.961 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[1]_i_1/O
                         net (fo=1, routed)           0.000     9.961    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[1]_i_1_n_0
    SLICE_X52Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.897    26.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.121    27.018 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.152    28.171    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.434 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.526    28.960    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.051 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.454    30.504    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X52Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.301    
                         clock uncertainty           -0.584    29.717    
    SLICE_X52Y78         FDCE (Setup_fdce_C_D)        0.032    29.749    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         29.749    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 19.787    

Slack (MET) :             19.884ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 0.828ns (10.006%)  route 7.447ns (89.994%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 30.580 - 25.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.667     1.667    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y3          FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           2.392     4.515    design_1_i/caravel_0/inst/gpio_control_in_2[13]/spi_enabled
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.639 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_2/O
                         net (fo=1, routed)           0.800     5.438    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]
    SLICE_X47Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]_INST_0/O
                         net (fo=5, routed)           4.256     9.818    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[0]
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124     9.942 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[3]_i_1/O
                         net (fo=1, routed)           0.000     9.942    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[3]_i_1_n_0
    SLICE_X67Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.897    26.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.121    27.018 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.152    28.171    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.434 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.526    28.960    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.051 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.530    30.580    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X67Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.377    
                         clock uncertainty           -0.584    29.793    
    SLICE_X67Y79         FDCE (Setup_fdce_C_D)        0.034    29.827    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                         29.827    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                 19.884    

Slack (MET) :             19.951ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 0.828ns (10.187%)  route 7.300ns (89.813%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 30.502 - 25.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.667     1.667    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y3          FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.988     4.111    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_enabled
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.235 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_2/O
                         net (fo=1, routed)           0.732     4.966    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.090 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           4.581     9.671    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X53Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.795 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[2]_i_1/O
                         net (fo=1, routed)           0.000     9.795    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[2]_i_1_n_0
    SLICE_X53Y77         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.897    26.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.121    27.018 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.152    28.171    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.434 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.526    28.960    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.051 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.452    30.502    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X53Y77         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.299    
                         clock uncertainty           -0.584    29.715    
    SLICE_X53Y77         FDCE (Setup_fdce_C_D)        0.032    29.747    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                         29.747    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 19.951    

Slack (MET) :             20.088ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.828ns (10.261%)  route 7.241ns (89.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 30.580 - 25.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.667     1.667    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y3          FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           2.392     4.515    design_1_i/caravel_0/inst/gpio_control_in_2[13]/spi_enabled
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.639 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_2/O
                         net (fo=1, routed)           0.800     5.438    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]
    SLICE_X47Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]_INST_0/O
                         net (fo=5, routed)           4.050     9.612    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[0]
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124     9.736 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[0]_i_1/O
                         net (fo=1, routed)           0.000     9.736    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[0]_i_1_n_0
    SLICE_X67Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.897    26.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.121    27.018 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.152    28.171    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.434 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.526    28.960    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.051 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.530    30.580    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X67Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.377    
                         clock uncertainty           -0.584    29.793    
    SLICE_X67Y79         FDCE (Setup_fdce_C_D)        0.032    29.825    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         29.825    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                 20.088    

Slack (MET) :             20.092ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 0.828ns (10.264%)  route 7.239ns (89.736%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns = ( 30.580 - 25.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.667     1.667    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y3          FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           2.392     4.515    design_1_i/caravel_0/inst/gpio_control_in_2[13]/spi_enabled
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.639 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_2/O
                         net (fo=1, routed)           0.800     5.438    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]
    SLICE_X47Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]_INST_0/O
                         net (fo=5, routed)           4.048     9.610    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[0]
    SLICE_X67Y79         LUT5 (Prop_lut5_I0_O)        0.124     9.734 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[1]_i_1/O
                         net (fo=1, routed)           0.000     9.734    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[1]_i_1_n_0
    SLICE_X67Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.897    26.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.121    27.018 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.152    28.171    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.434 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.526    28.960    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.051 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.530    30.580    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X67Y79         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.377    
                         clock uncertainty           -0.584    29.793    
    SLICE_X67Y79         FDCE (Setup_fdce_C_D)        0.034    29.827    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         29.827    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 20.092    

Slack (MET) :             20.150ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 0.828ns (10.437%)  route 7.106ns (89.563%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 30.504 - 25.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.667     1.667    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y3          FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.988     4.111    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_enabled
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.235 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_2/O
                         net (fo=1, routed)           0.732     4.966    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.090 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           4.386     9.477    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X52Y78         LUT5 (Prop_lut5_I0_O)        0.124     9.601 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[0]_i_1/O
                         net (fo=1, routed)           0.000     9.601    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[0]_i_1_n_0
    SLICE_X52Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.897    26.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.121    27.018 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.152    28.171    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.434 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.526    28.960    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.051 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.454    30.504    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X52Y78         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.301    
                         clock uncertainty           -0.584    29.717    
    SLICE_X52Y78         FDCE (Setup_fdce_C_D)        0.034    29.751    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         29.751    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 20.150    

Slack (MET) :             20.180ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 0.828ns (10.479%)  route 7.074ns (89.521%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 30.502 - 25.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.667     1.667    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y3          FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.988     4.111    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_enabled
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.235 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_2/O
                         net (fo=1, routed)           0.732     4.966    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]
    SLICE_X48Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.090 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           4.355     9.445    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X53Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.569 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[4]_i_1/O
                         net (fo=1, routed)           0.000     9.569    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[4]_i_1_n_0
    SLICE_X53Y77         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.897    26.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.121    27.018 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.152    28.171    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.434 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.526    28.960    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.051 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.452    30.502    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X53Y77         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.299    
                         clock uncertainty           -0.584    29.715    
    SLICE_X53Y77         FDCE (Setup_fdce_C_D)        0.034    29.749    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                         29.749    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                 20.180    

Slack (MET) :             20.258ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 0.828ns (10.485%)  route 7.069ns (89.515%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 30.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.667     1.667    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y3          FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.456     2.123 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           2.392     4.515    design_1_i/caravel_0/inst/gpio_control_in_2[13]/spi_enabled
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.639 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_2/O
                         net (fo=1, routed)           0.800     5.438    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]
    SLICE_X47Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.562 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]_INST_0/O
                         net (fo=5, routed)           3.877     9.440    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[0]
    SLICE_X67Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.564 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[2]_i_1/O
                         net (fo=1, routed)           0.000     9.564    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[2]_i_1_n_0
    SLICE_X67Y77         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.897    26.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.121    27.018 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.152    28.171    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.434 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.526    28.960    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.051 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.527    30.577    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X67Y77         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.374    
                         clock uncertainty           -0.584    29.790    
    SLICE_X67Y77         FDCE (Setup_fdce_C_D)        0.032    29.822    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                         29.822    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                 20.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.073ns  (logic 0.146ns (13.610%)  route 0.927ns (86.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 100.826 - 100.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 100.560 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.560   100.560    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X33Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.146   100.706 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[1]/Q
                         net (fo=1, routed)           0.927   101.632    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf[1]
    SLICE_X34Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.826   100.826    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X34Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]/C
                         clock pessimism              0.058   100.884    
                         clock uncertainty            0.584   101.468    
    SLICE_X34Y37         FDCE (Hold_fdce_C_D)         0.060   101.528    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.528    
                         arrival time                         101.632    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tkeep_buf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.086ns  (logic 0.146ns (13.447%)  route 0.940ns (86.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 100.819 - 100.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 100.553 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.553   100.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X45Y29         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.146   100.699 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[2]/Q
                         net (fo=1, routed)           0.940   101.638    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf[2]
    SLICE_X45Y30         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tkeep_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.819   100.819    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X45Y30         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tkeep_buf_reg[2]/C
                         clock pessimism              0.058   100.877    
                         clock uncertainty            0.584   101.461    
    SLICE_X45Y30         FDCE (Hold_fdce_C_D)         0.070   101.531    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tkeep_buf_reg[2]
  -------------------------------------------------------------------
                         required time                       -101.531    
                         arrival time                         101.638    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.084ns  (logic 0.146ns (13.467%)  route 0.938ns (86.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 100.843 - 100.000 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 100.578 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.578   100.578    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDCE (Prop_fdce_C_Q)         0.146   100.724 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/Q
                         net (fo=1, routed)           0.938   101.662    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[26]
    SLICE_X82Y68         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.843   100.843    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X82Y68         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[26]/C
                         clock pessimism              0.058   100.901    
                         clock uncertainty            0.584   101.485    
    SLICE_X82Y68         FDCE (Hold_fdce_C_D)         0.063   101.548    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[26]
  -------------------------------------------------------------------
                         required time                       -101.548    
                         arrival time                         101.662    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tkeep_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.096ns  (logic 0.146ns (13.327%)  route 0.950ns (86.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 100.819 - 100.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 100.553 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.553   100.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X45Y29         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.146   100.699 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[3]/Q
                         net (fo=1, routed)           0.950   101.648    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf[3]
    SLICE_X45Y30         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tkeep_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.819   100.819    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X45Y30         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tkeep_buf_reg[3]/C
                         clock pessimism              0.058   100.877    
                         clock uncertainty            0.584   101.461    
    SLICE_X45Y30         FDCE (Hold_fdce_C_D)         0.072   101.533    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tkeep_buf_reg[3]
  -------------------------------------------------------------------
                         required time                       -101.533    
                         arrival time                         101.648    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.016ns  (logic 0.133ns (13.089%)  route 0.883ns (86.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 100.837 - 100.000 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 100.573 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.573   100.573    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDCE (Prop_fdce_C_Q)         0.133   100.706 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[1]/Q
                         net (fo=1, routed)           0.883   101.589    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf[1]
    SLICE_X81Y73         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.837   100.837    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y73         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[1]/C
                         clock pessimism              0.058   100.895    
                         clock uncertainty            0.584   101.479    
    SLICE_X81Y73         FDCE (Hold_fdce_C_D)        -0.006   101.473    design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.473    
                         arrival time                         101.589    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tstrb_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.029ns  (logic 0.133ns (12.928%)  route 0.896ns (87.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 100.818 - 100.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 100.553 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.553   100.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X45Y29         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.133   100.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[1]/Q
                         net (fo=1, routed)           0.896   101.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf[1]
    SLICE_X46Y29         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tstrb_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.818   100.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X46Y29         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tstrb_buf_reg[1]/C
                         clock pessimism              0.058   100.876    
                         clock uncertainty            0.584   101.460    
    SLICE_X46Y29         FDCE (Hold_fdce_C_D)         0.005   101.465    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tstrb_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.465    
                         arrival time                         101.581    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.096ns  (logic 0.146ns (13.318%)  route 0.950ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 100.853 - 100.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 100.587 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.587   100.587    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X24Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.146   100.733 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[0]/Q
                         net (fo=1, routed)           0.950   101.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf[0]
    SLICE_X27Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.853   100.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X27Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
                         clock pessimism              0.058   100.911    
                         clock uncertainty            0.584   101.495    
    SLICE_X27Y34         FDCE (Hold_fdce_C_D)         0.070   101.565    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.565    
                         arrival time                         101.683    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_4_1_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.036ns  (logic 0.133ns (12.835%)  route 0.903ns (87.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 100.818 - 100.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 100.553 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.553   100.553    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X45Y29         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.133   100.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]/Q
                         net (fo=1, routed)           0.903   101.589    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf[0]
    SLICE_X46Y29         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_4_1_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.818   100.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X46Y29         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_4_1_buf_reg[0]/C
                         clock pessimism              0.058   100.876    
                         clock uncertainty            0.584   101.460    
    SLICE_X46Y29         FDCE (Hold_fdce_C_D)         0.010   101.470    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_4_1_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.470    
                         arrival time                         101.589    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.075ns  (logic 0.146ns (13.579%)  route 0.929ns (86.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 100.840 - 100.000 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 100.573 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.573   100.573    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDCE (Prop_fdce_C_Q)         0.146   100.719 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[11]/Q
                         net (fo=1, routed)           0.929   101.648    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[11]
    SLICE_X81Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.840   100.840    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[11]/C
                         clock pessimism              0.058   100.898    
                         clock uncertainty            0.584   101.482    
    SLICE_X81Y71         FDCE (Hold_fdce_C_D)         0.047   101.529    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[11]
  -------------------------------------------------------------------
                         required time                       -101.529    
                         arrival time                         101.648    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.076ns  (logic 0.146ns (13.563%)  route 0.930ns (86.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 100.844 - 100.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 100.576 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.576   100.576    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X80Y68         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDCE (Prop_fdce_C_Q)         0.146   100.722 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[1]/Q
                         net (fo=1, routed)           0.930   101.652    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[1]
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.844   100.844    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[1]/C
                         clock pessimism              0.058   100.902    
                         clock uncertainty            0.584   101.486    
    SLICE_X80Y67         FDCE (Hold_fdce_C_D)         0.047   101.533    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.533    
                         arrival time                         101.652    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       87.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.226ns  (logic 0.773ns (6.886%)  route 10.453ns (93.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         8.219    10.530    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.295    10.825 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    13.059    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.528    
                         clock uncertainty           -0.464   101.064    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.662    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]
  -------------------------------------------------------------------
                         required time                        100.662    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 87.603    

Slack (MET) :             87.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.226ns  (logic 0.773ns (6.886%)  route 10.453ns (93.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         8.219    10.530    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.295    10.825 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    13.059    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.528    
                         clock uncertainty           -0.464   101.064    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.662    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]
  -------------------------------------------------------------------
                         required time                        100.662    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 87.603    

Slack (MET) :             87.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.226ns  (logic 0.773ns (6.886%)  route 10.453ns (93.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         8.219    10.530    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.295    10.825 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    13.059    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.528    
                         clock uncertainty           -0.464   101.064    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.662    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]
  -------------------------------------------------------------------
                         required time                        100.662    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 87.603    

Slack (MET) :             87.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.226ns  (logic 0.773ns (6.886%)  route 10.453ns (93.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         8.219    10.530    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.295    10.825 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    13.059    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.528    
                         clock uncertainty           -0.464   101.064    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.662    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[3]
  -------------------------------------------------------------------
                         required time                        100.662    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 87.603    

Slack (MET) :             87.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.226ns  (logic 0.773ns (6.886%)  route 10.453ns (93.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         8.219    10.530    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.295    10.825 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    13.059    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.528    
                         clock uncertainty           -0.464   101.064    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.662    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        100.662    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 87.603    

Slack (MET) :             87.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.226ns  (logic 0.773ns (6.886%)  route 10.453ns (93.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         8.219    10.530    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.295    10.825 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    13.059    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.528    
                         clock uncertainty           -0.464   101.064    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.662    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]
  -------------------------------------------------------------------
                         required time                        100.662    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 87.603    

Slack (MET) :             87.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.226ns  (logic 0.773ns (6.886%)  route 10.453ns (93.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         8.219    10.530    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.295    10.825 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    13.059    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.528    
                         clock uncertainty           -0.464   101.064    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.662    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[3]
  -------------------------------------------------------------------
                         required time                        100.662    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 87.603    

Slack (MET) :             87.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.226ns  (logic 0.773ns (6.886%)  route 10.453ns (93.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         8.219    10.530    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.295    10.825 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    13.059    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.528    
                         clock uncertainty           -0.464   101.064    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.662    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]
  -------------------------------------------------------------------
                         required time                        100.662    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 87.603    

Slack (MET) :             87.811ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.064ns  (logic 0.773ns (6.987%)  route 10.291ns (93.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         8.219    10.530    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.295    10.825 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.072    12.897    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X82Y67         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.528    
                         clock uncertainty           -0.464   101.064    
    SLICE_X82Y67         FDCE (Recov_fdce_C_CLR)     -0.356   100.708    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]
  -------------------------------------------------------------------
                         required time                        100.708    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 87.811    

Slack (MET) :             87.811ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.064ns  (logic 0.773ns (6.987%)  route 10.291ns (93.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         8.219    10.530    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.295    10.825 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.072    12.897    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X82Y67         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.528    
                         clock uncertainty           -0.464   101.064    
    SLICE_X82Y67         FDCE (Recov_fdce_C_CLR)     -0.356   100.708    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                        100.708    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 87.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.128%)  route 0.265ns (55.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.626     0.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     0.790 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.120     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.045     0.955 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.896     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.254     0.642    
    SLICE_X2Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.575    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.128%)  route 0.265ns (55.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.626     0.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     0.790 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.120     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.045     0.955 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.896     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.254     0.642    
    SLICE_X2Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.575    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.128%)  route 0.265ns (55.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.626     0.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     0.790 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.120     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.045     0.955 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.896     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.254     0.642    
    SLICE_X2Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.575    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.128%)  route 0.265ns (55.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.626     0.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     0.790 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.120     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.045     0.955 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.896     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.254     0.642    
    SLICE_X2Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.575    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.128%)  route 0.265ns (55.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.626     0.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     0.790 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.120     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.045     0.955 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.896     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.254     0.642    
    SLICE_X3Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.550    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.128%)  route 0.265ns (55.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.626     0.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     0.790 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.120     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.045     0.955 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.896     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.254     0.642    
    SLICE_X3Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.550    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.128%)  route 0.265ns (55.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.626     0.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     0.790 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.120     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.045     0.955 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.896     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.254     0.642    
    SLICE_X3Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.550    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.128%)  route 0.265ns (55.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.626     0.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     0.790 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.120     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.045     0.955 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.896     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.254     0.642    
    SLICE_X3Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.550    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.128%)  route 0.265ns (55.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.626     0.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     0.790 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.120     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.045     0.955 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.099    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.896     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.254     0.642    
    SLICE_X3Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.550    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.209ns (41.018%)  route 0.301ns (58.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.626     0.626    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     0.790 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.120     0.910    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.045     0.955 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.180     1.135    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y49          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.896     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y49          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.254     0.642    
    SLICE_X1Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.550    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.586    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       24.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.382ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.957ns  (logic 0.609ns (15.390%)  route 3.348ns (84.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 101.482 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 76.745 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.745    76.745    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.459    77.204 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.744    77.948    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.150    78.098 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          2.604    80.702    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X48Y30         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.482   101.482    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X48Y30         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.279    
                         clock uncertainty           -0.584   100.695    
    SLICE_X48Y30         FDCE (Recov_fdce_C_CLR)     -0.610   100.085    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        100.085    
                         arrival time                         -80.702    
  -------------------------------------------------------------------
                         slack                                 19.382    

Slack (MET) :             19.770ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.886ns  (logic 0.583ns (15.004%)  route 3.303ns (84.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 76.692 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692    76.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459    77.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          1.068    78.219    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.124    78.343 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    80.578    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.334    
                         clock uncertainty           -0.584   100.750    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.348    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]
  -------------------------------------------------------------------
                         required time                        100.348    
                         arrival time                         -80.578    
  -------------------------------------------------------------------
                         slack                                 19.770    

Slack (MET) :             19.770ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.886ns  (logic 0.583ns (15.004%)  route 3.303ns (84.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 76.692 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692    76.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459    77.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          1.068    78.219    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.124    78.343 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    80.578    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.334    
                         clock uncertainty           -0.584   100.750    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.348    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]
  -------------------------------------------------------------------
                         required time                        100.348    
                         arrival time                         -80.578    
  -------------------------------------------------------------------
                         slack                                 19.770    

Slack (MET) :             19.770ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.886ns  (logic 0.583ns (15.004%)  route 3.303ns (84.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 76.692 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692    76.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459    77.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          1.068    78.219    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.124    78.343 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    80.578    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.334    
                         clock uncertainty           -0.584   100.750    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.348    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]
  -------------------------------------------------------------------
                         required time                        100.348    
                         arrival time                         -80.578    
  -------------------------------------------------------------------
                         slack                                 19.770    

Slack (MET) :             19.770ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.886ns  (logic 0.583ns (15.004%)  route 3.303ns (84.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 76.692 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692    76.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459    77.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          1.068    78.219    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.124    78.343 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    80.578    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.334    
                         clock uncertainty           -0.584   100.750    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.348    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[3]
  -------------------------------------------------------------------
                         required time                        100.348    
                         arrival time                         -80.578    
  -------------------------------------------------------------------
                         slack                                 19.770    

Slack (MET) :             19.770ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.886ns  (logic 0.583ns (15.004%)  route 3.303ns (84.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 76.692 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692    76.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459    77.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          1.068    78.219    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.124    78.343 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    80.578    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.334    
                         clock uncertainty           -0.584   100.750    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.348    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        100.348    
                         arrival time                         -80.578    
  -------------------------------------------------------------------
                         slack                                 19.770    

Slack (MET) :             19.770ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.886ns  (logic 0.583ns (15.004%)  route 3.303ns (84.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 76.692 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692    76.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459    77.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          1.068    78.219    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.124    78.343 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    80.578    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.334    
                         clock uncertainty           -0.584   100.750    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.348    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]
  -------------------------------------------------------------------
                         required time                        100.348    
                         arrival time                         -80.578    
  -------------------------------------------------------------------
                         slack                                 19.770    

Slack (MET) :             19.770ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.886ns  (logic 0.583ns (15.004%)  route 3.303ns (84.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 76.692 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692    76.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459    77.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          1.068    78.219    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.124    78.343 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    80.578    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.334    
                         clock uncertainty           -0.584   100.750    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.348    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[3]
  -------------------------------------------------------------------
                         required time                        100.348    
                         arrival time                         -80.578    
  -------------------------------------------------------------------
                         slack                                 19.770    

Slack (MET) :             19.770ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.886ns  (logic 0.583ns (15.004%)  route 3.303ns (84.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 101.538 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 76.692 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.692    76.692    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X56Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.459    77.151 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          1.068    78.219    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.124    78.343 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          2.234    80.578    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.538   101.538    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.334    
                         clock uncertainty           -0.584   100.750    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.402   100.348    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]
  -------------------------------------------------------------------
                         required time                        100.348    
                         arrival time                         -80.578    
  -------------------------------------------------------------------
                         slack                                 19.770    

Slack (MET) :             19.824ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.516ns  (logic 0.609ns (17.320%)  route 2.907ns (82.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 76.745 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.745    76.745    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.459    77.204 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.744    77.948    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.150    78.098 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          2.163    80.261    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X45Y29         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.483   101.483    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X45Y29         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.280    
                         clock uncertainty           -0.584   100.696    
    SLICE_X45Y29         FDCE (Recov_fdce_C_CLR)     -0.610   100.086    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[0]
  -------------------------------------------------------------------
                         required time                        100.086    
                         arrival time                         -80.261    
  -------------------------------------------------------------------
                         slack                                 19.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.931ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.685ns  (logic 0.191ns (27.866%)  route 0.494ns (72.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 100.852 - 100.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 125.588 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588   125.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146   125.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.278   126.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.045   126.057 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          0.216   126.273    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X27Y33         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.852   100.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X27Y33         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.910    
                         clock uncertainty            0.584   101.494    
    SLICE_X27Y33         FDCE (Remov_fdce_C_CLR)     -0.152   101.342    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.342    
                         arrival time                         126.273    
  -------------------------------------------------------------------
                         slack                                 24.931    

Slack (MET) :             24.931ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.685ns  (logic 0.191ns (27.866%)  route 0.494ns (72.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 100.852 - 100.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 125.588 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588   125.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146   125.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.278   126.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.045   126.057 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          0.216   126.273    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X27Y33         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.852   100.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X27Y33         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.910    
                         clock uncertainty            0.584   101.494    
    SLICE_X27Y33         FDCE (Remov_fdce_C_CLR)     -0.152   101.342    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]
  -------------------------------------------------------------------
                         required time                       -101.342    
                         arrival time                         126.273    
  -------------------------------------------------------------------
                         slack                                 24.931    

Slack (MET) :             24.931ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.685ns  (logic 0.191ns (27.866%)  route 0.494ns (72.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 100.852 - 100.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 125.588 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588   125.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146   125.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.278   126.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.045   126.057 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          0.216   126.273    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X27Y33         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.852   100.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X27Y33         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.910    
                         clock uncertainty            0.584   101.494    
    SLICE_X27Y33         FDCE (Remov_fdce_C_CLR)     -0.152   101.342    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[27]
  -------------------------------------------------------------------
                         required time                       -101.342    
                         arrival time                         126.273    
  -------------------------------------------------------------------
                         slack                                 24.931    

Slack (MET) :             24.931ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.685ns  (logic 0.191ns (27.866%)  route 0.494ns (72.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 100.852 - 100.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 125.588 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588   125.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146   125.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.278   126.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.045   126.057 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          0.216   126.273    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X27Y33         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.852   100.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X27Y33         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.910    
                         clock uncertainty            0.584   101.494    
    SLICE_X27Y33         FDCE (Remov_fdce_C_CLR)     -0.152   101.342    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[2]
  -------------------------------------------------------------------
                         required time                       -101.342    
                         arrival time                         126.273    
  -------------------------------------------------------------------
                         slack                                 24.931    

Slack (MET) :             24.951ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.707ns  (logic 0.191ns (27.016%)  route 0.516ns (72.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 100.853 - 100.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 125.588 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588   125.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146   125.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.278   126.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.045   126.057 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          0.238   126.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X24Y34         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.853   100.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X24Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.911    
                         clock uncertainty            0.584   101.495    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.152   101.343    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.343    
                         arrival time                         126.295    
  -------------------------------------------------------------------
                         slack                                 24.951    

Slack (MET) :             24.951ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.707ns  (logic 0.191ns (27.016%)  route 0.516ns (72.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 100.853 - 100.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 125.588 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588   125.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146   125.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.278   126.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.045   126.057 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          0.238   126.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X24Y34         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.853   100.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X24Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.911    
                         clock uncertainty            0.584   101.495    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.152   101.343    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[28]
  -------------------------------------------------------------------
                         required time                       -101.343    
                         arrival time                         126.295    
  -------------------------------------------------------------------
                         slack                                 24.951    

Slack (MET) :             24.951ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.707ns  (logic 0.191ns (27.016%)  route 0.516ns (72.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 100.853 - 100.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 125.588 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588   125.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146   125.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.278   126.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.045   126.057 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          0.238   126.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X24Y34         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.853   100.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X24Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.911    
                         clock uncertainty            0.584   101.495    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.152   101.343    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[29]
  -------------------------------------------------------------------
                         required time                       -101.343    
                         arrival time                         126.295    
  -------------------------------------------------------------------
                         slack                                 24.951    

Slack (MET) :             24.951ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.707ns  (logic 0.191ns (27.016%)  route 0.516ns (72.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 100.853 - 100.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 125.588 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588   125.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146   125.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.278   126.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.045   126.057 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          0.238   126.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X24Y34         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.853   100.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X24Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.911    
                         clock uncertainty            0.584   101.495    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.152   101.343    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[7]
  -------------------------------------------------------------------
                         required time                       -101.343    
                         arrival time                         126.295    
  -------------------------------------------------------------------
                         slack                                 24.951    

Slack (MET) :             24.951ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.707ns  (logic 0.191ns (27.016%)  route 0.516ns (72.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 100.853 - 100.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 125.588 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588   125.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146   125.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.278   126.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.045   126.057 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          0.238   126.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X24Y34         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.853   100.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X24Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.911    
                         clock uncertainty            0.584   101.495    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.152   101.343    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.343    
                         arrival time                         126.295    
  -------------------------------------------------------------------
                         slack                                 24.951    

Slack (MET) :             24.957ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        0.707ns  (logic 0.191ns (27.016%)  route 0.516ns (72.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.588ns = ( 25.588 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.588    25.588    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X24Y37         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.146    25.734 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.278    26.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.045    26.057 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=51, routed)          0.238    26.295    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X24Y35         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.854     0.854    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X24Y35         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[0]/C
                         clock pessimism              0.059     0.913    
                         clock uncertainty            0.584     1.496    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.159     1.337    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                          26.295    
  -------------------------------------------------------------------
                         slack                                 24.957    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.445ns  (logic 0.799ns (5.173%)  route 14.646ns (94.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         9.900    12.211    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y83         LUT1 (Prop_lut1_I0_O)        0.321    12.532 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/w_ptr_pre_i_2/O
                         net (fo=313, routed)         4.746    17.278    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X87Y76         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.531    26.531    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X87Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.327    
                         clock uncertainty           -0.584    25.743    
    SLICE_X87Y76         FDCE (Recov_fdce_C_CLR)     -0.626    25.117    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.117    
                         arrival time                         -17.278    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.445ns  (logic 0.799ns (5.173%)  route 14.646ns (94.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         9.900    12.211    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y83         LUT1 (Prop_lut1_I0_O)        0.321    12.532 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/w_ptr_pre_i_2/O
                         net (fo=313, routed)         4.746    17.278    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X87Y76         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.531    26.531    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X87Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.327    
                         clock uncertainty           -0.584    25.743    
    SLICE_X87Y76         FDCE (Recov_fdce_C_CLR)     -0.626    25.117    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.117    
                         arrival time                         -17.278    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.445ns  (logic 0.799ns (5.173%)  route 14.646ns (94.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         9.900    12.211    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y83         LUT1 (Prop_lut1_I0_O)        0.321    12.532 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/w_ptr_pre_i_2/O
                         net (fo=313, routed)         4.746    17.278    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X87Y76         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.531    26.531    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X87Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.327    
                         clock uncertainty           -0.584    25.743    
    SLICE_X87Y76         FDCE (Recov_fdce_C_CLR)     -0.626    25.117    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.117    
                         arrival time                         -17.278    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.445ns  (logic 0.799ns (5.173%)  route 14.646ns (94.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         9.900    12.211    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y83         LUT1 (Prop_lut1_I0_O)        0.321    12.532 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/w_ptr_pre_i_2/O
                         net (fo=313, routed)         4.746    17.278    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X86Y76         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.531    26.531    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X86Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.327    
                         clock uncertainty           -0.584    25.743    
    SLICE_X86Y76         FDCE (Recov_fdce_C_CLR)     -0.538    25.205    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -17.278    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.445ns  (logic 0.799ns (5.173%)  route 14.646ns (94.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         9.900    12.211    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y83         LUT1 (Prop_lut1_I0_O)        0.321    12.532 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/w_ptr_pre_i_2/O
                         net (fo=313, routed)         4.746    17.278    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X86Y76         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.531    26.531    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X86Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.327    
                         clock uncertainty           -0.584    25.743    
    SLICE_X86Y76         FDCE (Recov_fdce_C_CLR)     -0.538    25.205    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -17.278    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.445ns  (logic 0.799ns (5.173%)  route 14.646ns (94.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         9.900    12.211    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y83         LUT1 (Prop_lut1_I0_O)        0.321    12.532 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/w_ptr_pre_i_2/O
                         net (fo=313, routed)         4.746    17.278    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X86Y76         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.531    26.531    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X86Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.327    
                         clock uncertainty           -0.584    25.743    
    SLICE_X86Y76         FDCE (Recov_fdce_C_CLR)     -0.538    25.205    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -17.278    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.445ns  (logic 0.799ns (5.173%)  route 14.646ns (94.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         9.900    12.211    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y83         LUT1 (Prop_lut1_I0_O)        0.321    12.532 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/w_ptr_pre_i_2/O
                         net (fo=313, routed)         4.746    17.278    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X86Y76         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.531    26.531    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X86Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.327    
                         clock uncertainty           -0.584    25.743    
    SLICE_X86Y76         FDCE (Recov_fdce_C_CLR)     -0.538    25.205    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -17.278    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.116ns  (logic 0.799ns (5.286%)  route 14.317ns (94.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 26.529 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         9.900    12.211    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y83         LUT1 (Prop_lut1_I0_O)        0.321    12.532 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/w_ptr_pre_i_2/O
                         net (fo=313, routed)         4.417    16.949    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X87Y74         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.529    26.529    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X87Y74         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.325    
                         clock uncertainty           -0.584    25.741    
    SLICE_X87Y74         FDCE (Recov_fdce_C_CLR)     -0.626    25.115    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         25.115    
                         arrival time                         -16.949    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.227ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.057ns  (logic 0.799ns (5.306%)  route 14.258ns (94.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         9.900    12.211    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y83         LUT1 (Prop_lut1_I0_O)        0.321    12.532 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/w_ptr_pre_i_2/O
                         net (fo=313, routed)         4.359    16.890    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X85Y76         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.531    26.531    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X85Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.327    
                         clock uncertainty           -0.584    25.743    
    SLICE_X85Y76         FDCE (Recov_fdce_C_CLR)     -0.626    25.117    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.117    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  8.227    

Slack (MET) :             8.227ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.057ns  (logic 0.799ns (5.306%)  route 14.258ns (94.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       1.833     1.833    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y14          FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     2.311 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=142, routed)         9.900    12.211    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y83         LUT1 (Prop_lut1_I0_O)        0.321    12.532 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/w_ptr_pre_i_2/O
                         net (fo=313, routed)         4.359    16.890    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X85Y76         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.531    26.531    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X85Y76         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.327    
                         clock uncertainty           -0.584    25.743    
    SLICE_X85Y76         FDCE (Recov_fdce_C_CLR)     -0.626    25.117    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.117    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  8.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.186ns (9.374%)  route 1.798ns (90.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X29Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=250, routed)         1.568     2.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_n
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.335 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/stage_PE_1_qr_1_10_1_lpi_2_dfm_5_i_3/O
                         net (fo=3363, routed)        0.230     2.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rx_shift_phase_cnt_reg[1]_11
    SLICE_X27Y34         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.853     0.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X27Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
                         clock pessimism              0.059     0.912    
                         clock uncertainty            0.584     1.495    
    SLICE_X27Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[27]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.186ns (9.374%)  route 1.798ns (90.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X29Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=250, routed)         1.568     2.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_n
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.335 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/stage_PE_1_qr_1_10_1_lpi_2_dfm_5_i_3/O
                         net (fo=3363, routed)        0.230     2.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rx_shift_phase_cnt_reg[1]_11
    SLICE_X27Y34         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.853     0.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X27Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[27]/C
                         clock pessimism              0.059     0.912    
                         clock uncertainty            0.584     1.495    
    SLICE_X27Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.186ns (9.374%)  route 1.798ns (90.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X29Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=250, routed)         1.568     2.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_n
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.335 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/stage_PE_1_qr_1_10_1_lpi_2_dfm_5_i_3/O
                         net (fo=3363, routed)        0.230     2.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rx_shift_phase_cnt_reg[1]_11
    SLICE_X27Y34         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.853     0.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X27Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[3]/C
                         clock pessimism              0.059     0.912    
                         clock uncertainty            0.584     1.495    
    SLICE_X27Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.186ns (9.374%)  route 1.798ns (90.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X29Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=250, routed)         1.568     2.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_n
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.335 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/stage_PE_1_qr_1_10_1_lpi_2_dfm_5_i_3/O
                         net (fo=3363, routed)        0.230     2.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rx_shift_phase_cnt_reg[1]_11
    SLICE_X27Y34         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.853     0.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X27Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C
                         clock pessimism              0.059     0.912    
                         clock uncertainty            0.584     1.495    
    SLICE_X27Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.186ns (9.374%)  route 1.798ns (90.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X29Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=250, routed)         1.568     2.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_n
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.335 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/stage_PE_1_qr_1_10_1_lpi_2_dfm_5_i_3/O
                         net (fo=3363, routed)        0.230     2.566    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rx_shift_phase_cnt_reg[1]_11
    SLICE_X27Y34         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.853     0.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X27Y34         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/C
                         clock pessimism              0.059     0.912    
                         clock uncertainty            0.584     1.495    
    SLICE_X27Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.186ns (7.890%)  route 2.171ns (92.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X29Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=250, routed)         1.568     2.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_n
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.335 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/stage_PE_1_qr_1_10_1_lpi_2_dfm_5_i_3/O
                         net (fo=3363, routed)        0.604     2.939    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[2]_1
    SLICE_X18Y35         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.860     0.860    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/mprj_i[2]
    SLICE_X18Y35         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]/C
                         clock pessimism              0.059     0.919    
                         clock uncertainty            0.584     1.502    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.186ns (7.890%)  route 2.171ns (92.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X29Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=250, routed)         1.568     2.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_n
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.335 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/stage_PE_1_qr_1_10_1_lpi_2_dfm_5_i_3/O
                         net (fo=3363, routed)        0.604     2.939    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[2]_1
    SLICE_X18Y35         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.860     0.860    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/mprj_i[2]
    SLICE_X18Y35         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[1]/C
                         clock pessimism              0.059     0.919    
                         clock uncertainty            0.584     1.502    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.186ns (7.890%)  route 2.171ns (92.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X29Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=250, routed)         1.568     2.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_n
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.335 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/stage_PE_1_qr_1_10_1_lpi_2_dfm_5_i_3/O
                         net (fo=3363, routed)        0.604     2.939    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[2]_1
    SLICE_X18Y35         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.860     0.860    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/mprj_i[2]
    SLICE_X18Y35         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[2]/C
                         clock pessimism              0.059     0.919    
                         clock uncertainty            0.584     1.502    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.186ns (7.890%)  route 2.171ns (92.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X29Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=250, routed)         1.568     2.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_n
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.335 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/stage_PE_1_qr_1_10_1_lpi_2_dfm_5_i_3/O
                         net (fo=3363, routed)        0.604     2.939    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_phase_cnt_reg[1]_1
    SLICE_X18Y35         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.860     0.860    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X18Y35         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/C
                         clock pessimism              0.059     0.919    
                         clock uncertainty            0.584     1.502    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.186ns (7.890%)  route 2.171ns (92.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18403, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X29Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=250, routed)         1.568     2.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_n
    SLICE_X24Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.335 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/stage_PE_1_qr_1_10_1_lpi_2_dfm_5_i_3/O
                         net (fo=3363, routed)        0.604     2.939    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_phase_cnt_reg[1]_1
    SLICE_X18Y35         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.860     0.860    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X18Y35         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[1]/C
                         clock pessimism              0.059     0.919    
                         clock uncertainty            0.584     1.502    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  1.504    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       41.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.789ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        10.234ns  (logic 0.670ns (6.547%)  route 9.564ns (93.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 79.764 - 75.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 26.742 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.742    26.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X16Y28         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.524    27.266 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.261    31.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.146    31.673 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=96, routed)          5.303    36.976    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X1Y36          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.825    76.825    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.120    76.945 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.887    77.832    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.277    78.109 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.654    79.764    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X1Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.754    
                         clock uncertainty           -0.382    79.372    
    SLICE_X1Y36          FDCE (Recov_fdce_C_CLR)     -0.606    78.766    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         78.766    
                         arrival time                         -36.976    
  -------------------------------------------------------------------
                         slack                                 41.789    

Slack (MET) :             41.789ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        10.234ns  (logic 0.670ns (6.547%)  route 9.564ns (93.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 79.764 - 75.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 26.742 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.742    26.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X16Y28         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.524    27.266 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.261    31.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.146    31.673 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=96, routed)          5.303    36.976    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X1Y36          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.825    76.825    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.120    76.945 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.887    77.832    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.277    78.109 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.654    79.764    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X1Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.754    
                         clock uncertainty           -0.382    79.372    
    SLICE_X1Y36          FDCE (Recov_fdce_C_CLR)     -0.606    78.766    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         78.766    
                         arrival time                         -36.976    
  -------------------------------------------------------------------
                         slack                                 41.789    

Slack (MET) :             41.789ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        10.234ns  (logic 0.670ns (6.547%)  route 9.564ns (93.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 79.764 - 75.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 26.742 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.742    26.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X16Y28         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.524    27.266 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.261    31.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.146    31.673 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=96, routed)          5.303    36.976    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X1Y36          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.825    76.825    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.120    76.945 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.887    77.832    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.277    78.109 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.654    79.764    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X1Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.754    
                         clock uncertainty           -0.382    79.372    
    SLICE_X1Y36          FDCE (Recov_fdce_C_CLR)     -0.606    78.766    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                         78.766    
                         arrival time                         -36.976    
  -------------------------------------------------------------------
                         slack                                 41.789    

Slack (MET) :             41.789ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        10.234ns  (logic 0.670ns (6.547%)  route 9.564ns (93.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 79.764 - 75.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 26.742 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.742    26.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X16Y28         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.524    27.266 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.261    31.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.146    31.673 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=96, routed)          5.303    36.976    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X1Y36          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.825    76.825    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.120    76.945 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.887    77.832    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.277    78.109 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.654    79.764    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X1Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.754    
                         clock uncertainty           -0.382    79.372    
    SLICE_X1Y36          FDCE (Recov_fdce_C_CLR)     -0.606    78.766    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                         78.766    
                         arrival time                         -36.976    
  -------------------------------------------------------------------
                         slack                                 41.789    

Slack (MET) :             41.789ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        10.234ns  (logic 0.670ns (6.547%)  route 9.564ns (93.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 79.764 - 75.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 26.742 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.742    26.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X16Y28         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.524    27.266 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.261    31.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.146    31.673 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=96, routed)          5.303    36.976    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X1Y36          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.825    76.825    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.120    76.945 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.887    77.832    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.277    78.109 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.654    79.764    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X1Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.754    
                         clock uncertainty           -0.382    79.372    
    SLICE_X1Y36          FDCE (Recov_fdce_C_CLR)     -0.606    78.766    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         78.766    
                         arrival time                         -36.976    
  -------------------------------------------------------------------
                         slack                                 41.789    

Slack (MET) :             41.789ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        10.234ns  (logic 0.670ns (6.547%)  route 9.564ns (93.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 79.764 - 75.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 26.742 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.742    26.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X16Y28         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.524    27.266 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.261    31.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.146    31.673 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=96, routed)          5.303    36.976    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X1Y36          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.825    76.825    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.120    76.945 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.887    77.832    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.277    78.109 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.654    79.764    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X1Y36          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.754    
                         clock uncertainty           -0.382    79.372    
    SLICE_X1Y36          FDCE (Recov_fdce_C_CLR)     -0.606    78.766    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         78.766    
                         arrival time                         -36.976    
  -------------------------------------------------------------------
                         slack                                 41.789    

Slack (MET) :             42.000ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        10.069ns  (logic 0.670ns (6.654%)  route 9.399ns (93.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 79.763 - 75.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 26.742 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.742    26.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X16Y28         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.524    27.266 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.261    31.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.146    31.673 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=96, routed)          5.138    36.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X2Y34          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.825    76.825    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.120    76.945 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.887    77.832    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.277    78.109 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.653    79.763    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X2Y34          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.753    
                         clock uncertainty           -0.382    79.371    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.560    78.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         78.811    
                         arrival time                         -36.811    
  -------------------------------------------------------------------
                         slack                                 42.000    

Slack (MET) :             42.000ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        10.069ns  (logic 0.670ns (6.654%)  route 9.399ns (93.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 79.763 - 75.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 26.742 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.742    26.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X16Y28         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.524    27.266 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.261    31.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.146    31.673 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=96, routed)          5.138    36.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X2Y34          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.825    76.825    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.120    76.945 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.887    77.832    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.277    78.109 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.653    79.763    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X2Y34          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.753    
                         clock uncertainty           -0.382    79.371    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.560    78.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         78.811    
                         arrival time                         -36.811    
  -------------------------------------------------------------------
                         slack                                 42.000    

Slack (MET) :             42.042ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        10.069ns  (logic 0.670ns (6.654%)  route 9.399ns (93.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 79.763 - 75.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 26.742 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.742    26.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X16Y28         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.524    27.266 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.261    31.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.146    31.673 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=96, routed)          5.138    36.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X2Y34          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.825    76.825    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.120    76.945 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.887    77.832    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.277    78.109 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.653    79.763    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X2Y34          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.753    
                         clock uncertainty           -0.382    79.371    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.518    78.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         78.853    
                         arrival time                         -36.811    
  -------------------------------------------------------------------
                         slack                                 42.042    

Slack (MET) :             42.042ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        10.069ns  (logic 0.670ns (6.654%)  route 9.399ns (93.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 79.763 - 75.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 26.742 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.742    26.742    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X16Y28         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.524    27.266 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.261    31.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X16Y28         LUT2 (Prop_lut2_I1_O)        0.146    31.673 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=96, routed)          5.138    36.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X2Y34          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.825    76.825    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.120    76.945 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.887    77.832    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.277    78.109 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.653    79.763    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X2Y34          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.753    
                         clock uncertainty           -0.382    79.371    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.518    78.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         78.853    
                         arrival time                         -36.811    
  -------------------------------------------------------------------
                         slack                                 42.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.472ns  (logic 0.191ns (7.727%)  route 2.281ns (92.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 27.936 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X59Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.155    26.873    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.045    26.918 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.126    28.044    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]_0
    SLICE_X60Y83         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.841    27.936    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/caravel_mprj_in[1]
    SLICE_X60Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.936    
    SLICE_X60Y83         FDCE (Remov_fdce_C_CLR)     -0.085    27.851    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                        -27.851    
                         arrival time                          28.044    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.472ns  (logic 0.191ns (7.727%)  route 2.281ns (92.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 27.936 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X59Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.155    26.873    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.045    26.918 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.126    28.044    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]_0
    SLICE_X60Y83         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.841    27.936    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/caravel_mprj_in[1]
    SLICE_X60Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.936    
    SLICE_X60Y83         FDCE (Remov_fdce_C_CLR)     -0.085    27.851    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                        -27.851    
                         arrival time                          28.044    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.472ns  (logic 0.191ns (7.727%)  route 2.281ns (92.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 27.936 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X59Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.155    26.873    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.045    26.918 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.126    28.044    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]_0
    SLICE_X60Y83         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.841    27.936    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/caravel_mprj_in[1]
    SLICE_X60Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.936    
    SLICE_X60Y83         FDCE (Remov_fdce_C_CLR)     -0.085    27.851    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                        -27.851    
                         arrival time                          28.044    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.472ns  (logic 0.191ns (7.727%)  route 2.281ns (92.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 27.936 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X59Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.155    26.873    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.045    26.918 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.126    28.044    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]_0
    SLICE_X60Y83         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.841    27.936    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/caravel_mprj_in[1]
    SLICE_X60Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.936    
    SLICE_X60Y83         FDCE (Remov_fdce_C_CLR)     -0.085    27.851    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                        -27.851    
                         arrival time                          28.044    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.750ns  (logic 0.191ns (6.945%)  route 2.559ns (93.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 27.936 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X59Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.155    26.873    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.045    26.918 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.404    28.322    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X65Y83         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.841    27.936    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/caravel_mprj_in[1]
    SLICE_X65Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.936    
    SLICE_X65Y83         FDCE (Remov_fdce_C_CLR)     -0.085    27.851    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                        -27.851    
                         arrival time                          28.322    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.750ns  (logic 0.191ns (6.945%)  route 2.559ns (93.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 27.936 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X59Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.155    26.873    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.045    26.918 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.404    28.322    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X65Y83         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.841    27.936    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/caravel_mprj_in[1]
    SLICE_X65Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.936    
    SLICE_X65Y83         FDCE (Remov_fdce_C_CLR)     -0.085    27.851    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                        -27.851    
                         arrival time                          28.322    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.750ns  (logic 0.191ns (6.945%)  route 2.559ns (93.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 27.936 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X59Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.155    26.873    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.045    26.918 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.404    28.322    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X65Y83         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.841    27.936    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/caravel_mprj_in[1]
    SLICE_X65Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.936    
    SLICE_X65Y83         FDCE (Remov_fdce_C_CLR)     -0.085    27.851    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                        -27.851    
                         arrival time                          28.322    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.750ns  (logic 0.191ns (6.945%)  route 2.559ns (93.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 27.936 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X59Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.155    26.873    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.045    26.918 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.404    28.322    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X65Y83         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.841    27.936    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/caravel_mprj_in[1]
    SLICE_X65Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.936    
    SLICE_X65Y83         FDCE (Remov_fdce_C_CLR)     -0.085    27.851    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                        -27.851    
                         arrival time                          28.322    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/w_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.750ns  (logic 0.191ns (6.945%)  route 2.559ns (93.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 27.936 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X59Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.155    26.873    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.045    26.918 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.404    28.322    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X65Y83         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/w_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.841    27.936    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/caravel_mprj_in[1]
    SLICE_X65Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/w_ptr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.936    
    SLICE_X65Y83         FDCE (Remov_fdce_C_CLR)     -0.085    27.851    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/w_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                        -27.851    
                         arrival time                          28.322    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/w_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.750ns  (logic 0.191ns (6.945%)  route 2.559ns (93.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns = ( 27.936 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X59Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.155    26.873    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I1_O)        0.045    26.918 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.404    28.322    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X65Y83         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/w_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.034    26.034    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.052    26.086 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.606    26.692    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    26.826 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.240    27.066    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.095 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.841    27.936    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/caravel_mprj_in[1]
    SLICE_X65Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/w_ptr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.936    
    SLICE_X65Y83         FDCE (Remov_fdce_C_CLR)     -0.085    27.851    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/w_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                        -27.851    
                         arrival time                          28.322    
  -------------------------------------------------------------------
                         slack                                  0.471    





