INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/sources_1/new/alu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/sources_1/new/processor_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/sources_1/new/processor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/program/new/program_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_tb
