# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do chche_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/19.1/cachecontroller {C:/intelFPGA_lite/19.1/cachecontroller/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:35 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/19.1/cachecontroller" C:/intelFPGA_lite/19.1/cachecontroller/cache.v 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 08:06:35 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/19.1/cachecontroller {C:/intelFPGA_lite/19.1/cachecontroller/sram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:35 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/19.1/cachecontroller" C:/intelFPGA_lite/19.1/cachecontroller/sram.v 
# -- Compiling module sram
# 
# Top level modules:
# 	sram
# End time: 08:06:35 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/19.1/cachecontroller {C:/intelFPGA_lite/19.1/cachecontroller/tb_cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:35 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/19.1/cachecontroller" C:/intelFPGA_lite/19.1/cachecontroller/tb_cache.v 
# -- Compiling module tb_cache
# 
# Top level modules:
# 	tb_cache
# End time: 08:06:35 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_cache
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_cache 
# Start time: 08:06:35 on Jul 12,2022
# Loading work.tb_cache
# Loading work.cache
# Loading work.sram
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/intelFPGA_lite/19.1/cachecontroller/tb_cache.v(151)
#    Time: 815 ps  Iteration: 1  Instance: /tb_cache
# 1
# Break in Module tb_cache at C:/intelFPGA_lite/19.1/cachecontroller/tb_cache.v line 151
# End time: 09:10:33 on Jul 12,2022, Elapsed time: 1:03:58
# Errors: 0, Warnings: 0
