<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Select source for SPIM0 signals (HPS Pins or FPGA Interface) - pinmux_spim0_usefpga</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Select source for SPIM0 signals (HPS Pins or FPGA Interface) - pinmux_spim0_usefpga</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">Component : ALT_PINMUX_FPGA_INTERFACE_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Selection between HPS Pin and FPGA Interface for SPIM0 signals</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p>NOTE: These registers should not be modified after IO configuration.There is no support for dynamically changing the Pin Mux selections.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL">Selection for SPIM0 signals</a> </td></tr>
<tr>
<td align="left">[31:1] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Selection for SPIM0 signals - sel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3c89d97c6437851f9c06119357246641"></a><a class="anchor" id="ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL"></a></p>
<p>Select connection for SPIM0.</p>
<p>0 : SPIM0 uses HPS IO Pins.</p>
<p>1 : SPIM0 uses the FPGA Inteface.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaee3b705f3264585f0e64e18a92f87cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaee3b705f3264585f0e64e18a92f87cba">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaee3b705f3264585f0e64e18a92f87cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0039669c51d85517ea5a63afc70fb9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gac0039669c51d85517ea5a63afc70fb9b">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac0039669c51d85517ea5a63afc70fb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d56a7885e6cb570b8438d7299c4adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaa3d56a7885e6cb570b8438d7299c4adc">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa3d56a7885e6cb570b8438d7299c4adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629e41210d3297ba166e11bb3751d040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga629e41210d3297ba166e11bb3751d040">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga629e41210d3297ba166e11bb3751d040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8666f3ff5e18f42ff2b770a21194853c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga8666f3ff5e18f42ff2b770a21194853c">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga8666f3ff5e18f42ff2b770a21194853c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac202336a2fe0cbb7fae29db26e0422f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gac202336a2fe0cbb7fae29db26e0422f5">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac202336a2fe0cbb7fae29db26e0422f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ce3f5d1efd9699cd289b0000bffb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaf7ce3f5d1efd9699cd289b0000bffb3e">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gaf7ce3f5d1efd9699cd289b0000bffb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d0c86cb7c29ef641fb20c9874a7495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga03d0c86cb7c29ef641fb20c9874a7495">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga03d0c86cb7c29ef641fb20c9874a7495"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3f328caeb79729f0cf93c4c85572023c"></a><a class="anchor" id="ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga52f36aee36288c808d4a822cdacc9c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga52f36aee36288c808d4a822cdacc9c33">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga52f36aee36288c808d4a822cdacc9c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8a78dfe901a9bdd925409262ca43a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga6b8a78dfe901a9bdd925409262ca43a7">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga6b8a78dfe901a9bdd925409262ca43a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc601962cc9d7a4b3dc904bf075e113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga6fc601962cc9d7a4b3dc904bf075e113">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_WIDTH</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga6fc601962cc9d7a4b3dc904bf075e113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414e7a5dea4fb0d0807fd55a429120e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga414e7a5dea4fb0d0807fd55a429120e4">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_SET_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga414e7a5dea4fb0d0807fd55a429120e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c9935bf54b67dc40fb8ac721b037b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaf4c9935bf54b67dc40fb8ac721b037b4">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_CLR_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaf4c9935bf54b67dc40fb8ac721b037b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0ca8ca2940d9ef75138e33f5ad1f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gadb0ca8ca2940d9ef75138e33f5ad1f3e">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadb0ca8ca2940d9ef75138e33f5ad1f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcb6cda8fa4a0a3758d08f0b29d2960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga9fcb6cda8fa4a0a3758d08f0b29d2960">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xfffffffe) &gt;&gt; 1)</td></tr>
<tr class="separator:ga9fcb6cda8fa4a0a3758d08f0b29d2960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16f0d616810fa17fcd84338a342fbbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gad16f0d616810fa17fcd84338a342fbbb">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0xfffffffe)</td></tr>
<tr class="separator:gad16f0d616810fa17fcd84338a342fbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a__s">ALT_PINMUX_FPGA_SPIM0_USEFPGA_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga78063d3a0afea1694c90c9f6082439cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga78063d3a0afea1694c90c9f6082439cf">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga78063d3a0afea1694c90c9f6082439cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff67c5043937b8937914d3dd9c024dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaff67c5043937b8937914d3dd9c024dac">ALT_PINMUX_FPGA_SPIM0_USEFPGA_OFST</a>&#160;&#160;&#160;0x2c</td></tr>
<tr class="separator:gaff67c5043937b8937914d3dd9c024dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga8f2a3803d8e88e939815a3db1e0eaa57"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a__s">ALT_PINMUX_FPGA_SPIM0_USEFPGA_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga8f2a3803d8e88e939815a3db1e0eaa57">ALT_PINMUX_FPGA_SPIM0_USEFPGA_t</a></td></tr>
<tr class="separator:ga8f2a3803d8e88e939815a3db1e0eaa57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a__s" id="struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_FPGA_SPIM0_USEFPGA_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIM0_USEFPGA</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1cf217e141caf7f08baa8cab5d6d737e"></a>uint32_t</td>
<td class="fieldname">
sel: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL">Selection for SPIM0 signals</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9a7b0b1a42c521da5a410cbf94e9666b"></a>const uint32_t</td>
<td class="fieldname">
Reserved: 31</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaee3b705f3264585f0e64e18a92f87cba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0039669c51d85517ea5a63afc70fb9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa3d56a7885e6cb570b8438d7299c4adc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga629e41210d3297ba166e11bb3751d040"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8666f3ff5e18f42ff2b770a21194853c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac202336a2fe0cbb7fae29db26e0422f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf7ce3f5d1efd9699cd289b0000bffb3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga03d0c86cb7c29ef641fb20c9874a7495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL">ALT_PINMUX_FPGA_SPIM0_USEFPGA_SEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga52f36aee36288c808d4a822cdacc9c33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b8a78dfe901a9bdd925409262ca43a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6fc601962cc9d7a4b3dc904bf075e113"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_WIDTH&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga414e7a5dea4fb0d0807fd55a429120e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_SET_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf4c9935bf54b67dc40fb8ac721b037b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_CLR_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadb0ca8ca2940d9ef75138e33f5ad1f3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9fcb6cda8fa4a0a3758d08f0b29d2960"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xfffffffe) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad16f0d616810fa17fcd84338a342fbbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0xfffffffe)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD">ALT_PINMUX_FPGA_SPIM0_USEFPGA_RSVD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga78063d3a0afea1694c90c9f6082439cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIM0_USEFPGA</a> register. </p>

</div>
</div>
<a class="anchor" id="gaff67c5043937b8937914d3dd9c024dac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_OFST&#160;&#160;&#160;0x2c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIM0_USEFPGA</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga8f2a3803d8e88e939815a3db1e0eaa57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a__s">ALT_PINMUX_FPGA_SPIM0_USEFPGA_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga8f2a3803d8e88e939815a3db1e0eaa57">ALT_PINMUX_FPGA_SPIM0_USEFPGA_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIM0_USEFPGA</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
