
/root/projects/compiled/crypto_hybrid/stripped/jedisct1_libsodium.git_sign_e9676582_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	460cb570 			; <UNDEFINED> instruction: 0x460cb570
   4:	f7ff4605 			; <UNDEFINED> instruction: 0xf7ff4605
   8:	b904fffe 	stmdblt	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   c:	4904bd70 	stmdbmi	r4, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
  10:	22224628 	eorcs	r4, r2, #40, 12	; 0x2800000
  14:	e8bd2300 	pop	{r8, r9, sp}
  18:	44794070 	ldrbtmi	r4, [r9], #-112	; 0xffffff90
  1c:	bffef7ff 	svclt	0x00fef7ff
  20:	00000002 	andeq	r0, r0, r2
  24:	4ff0e92d 	svcmi	0x00f0e92d
  28:	4a694617 	bmi	0x1a5188c
  2c:	8b02ed2d 	blhi	0xbb4e8
  30:	7d11f5ad 	cfldr32vc	mvfx15, [r1, #-692]	; 0xfffffd4c
  34:	447a4b67 	ldrbtmi	r4, [sl], #-2919	; 0xfffff499
  38:	4605ac2a 	strmi	sl, [r5], -sl, lsr #24
  3c:	f1009100 			; <UNDEFINED> instruction: 0xf1009100
  40:	e9dd0820 	ldmib	sp, {r5, fp}^
  44:	4620969e 			; <UNDEFINED> instruction: 0x4620969e
  48:	f10958d3 			; <UNDEFINED> instruction: 0xf10958d3
  4c:	681b0a20 	ldmdavs	fp, {r5, r9, fp}
  50:	f04f938f 			; <UNDEFINED> instruction: 0xf04f938f
  54:	f7ff0300 			; <UNDEFINED> instruction: 0xf7ff0300
  58:	2e00fffe 	mcrcs	15, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
  5c:	f50dd175 			; <UNDEFINED> instruction: 0xf50dd175
  60:	46497bbe 			; <UNDEFINED> instruction: 0x46497bbe
  64:	23002220 	movwcs	r2, #544	; 0x220
  68:	ae6f4658 	mcrge	6, 3, r4, cr15, cr8, {2}
  6c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  70:	2220a967 	eorcs	sl, r0, #1687552	; 0x19c000
  74:	46202300 	strtmi	r2, [r0], -r0, lsl #6
  78:	0908f10d 	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
  7c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  80:	e9dd4639 	ldmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
  84:	4620239c 			; <UNDEFINED> instruction: 0x4620239c
  88:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  8c:	46204631 			; <UNDEFINED> instruction: 0x46204631
  90:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  94:	46512220 	ldrbmi	r2, [r1], -r0, lsr #4
  98:	f7ff4640 			; <UNDEFINED> instruction: 0xf7ff4640
  9c:	4630fffe 	shsub8mi	pc, r0, lr	; <UNPREDICTABLE>
  a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a4:	46484631 			; <UNDEFINED> instruction: 0x46484631
  a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  ac:	46494628 	strbmi	r4, [r9], -r8, lsr #12
  b0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  b4:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  b8:	4629fffe 	qsub8mi	pc, r9, lr	; <UNPREDICTABLE>
  bc:	23002240 	movwcs	r2, #576	; 0x240
  c0:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  c4:	4639fffe 	shsub8mi	pc, r9, lr	; <UNPREDICTABLE>
  c8:	239ce9dd 	orrscs	lr, ip, #3620864	; 0x374000
  cc:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  d0:	a97ffffe 	ldmdbge	pc!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
  d4:	91014620 	tstls	r1, r0, lsr #12
  d8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  dc:	46089901 	strmi	r9, [r8], -r1, lsl #18
  e0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  e4:	319bf89d 			; <UNDEFINED> instruction: 0x319bf89d
  e8:	9901465a 	stmdbls	r1, {r1, r3, r4, r6, r9, sl, lr}
  ec:	037ff003 	cmneq	pc, #3	; <UNPREDICTABLE>
  f0:	f0434640 			; <UNDEFINED> instruction: 0xf0434640
  f4:	f88d0340 			; <UNDEFINED> instruction: 0xf88d0340
  f8:	f89d319b 			; <UNDEFINED> instruction: 0xf89d319b
  fc:	f023317c 			; <UNDEFINED> instruction: 0xf023317c
 100:	f88d0307 			; <UNDEFINED> instruction: 0xf88d0307
 104:	4633317c 			; <UNDEFINED> instruction: 0x4633317c
 108:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 10c:	46582140 	ldrbmi	r2, [r8], -r0, asr #2
 110:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 114:	46302140 	ldrtmi	r2, [r0], -r0, asr #2
 118:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 11c:	b1199900 	tstlt	r9, r0, lsl #18
 120:	23002240 	movwcs	r2, #576	; 0x240
 124:	2300e9c1 	movwcs	lr, #2497	; 0x9c1
 128:	4b2a4a2b 	blmi	0xa929dc
 12c:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 130:	9b8f681a 	blls	0xfe3da1a0
 134:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
 138:	d1460300 	mrsle	r0, SPSR_und
 13c:	f50d2000 			; <UNDEFINED> instruction: 0xf50d2000
 140:	ecbd7d11 	ldc	13, cr7, [sp], #68	; 0x44
 144:	e8bd8b02 	pop	{r1, r8, r9, fp, pc}
 148:	4b248ff0 	blmi	0x924110
 14c:	f50d4620 			; <UNDEFINED> instruction: 0xf50d4620
 150:	22227bbe 	eorcs	r7, r2, #194560	; 0x2f800
 154:	ee08447b 	mcr	4, 0, r4, cr8, cr11, {3}
 158:	46193a10 			; <UNDEFINED> instruction: 0x46193a10
 15c:	f7ff2300 			; <UNDEFINED> instruction: 0xf7ff2300
 160:	4649fffe 			; <UNDEFINED> instruction: 0x4649fffe
 164:	22204658 	eorcs	r4, r0, #88, 12	; 0x5800000
 168:	ae6f2300 	cdpge	3, 6, cr2, cr15, cr0, {0}
 16c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 170:	4620a967 	strtmi	sl, [r0], -r7, ror #18
 174:	23002220 	movwcs	r2, #544	; 0x220
 178:	0908f10d 	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
 17c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 180:	e9dd4639 	ldmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
 184:	4620239c 			; <UNDEFINED> instruction: 0x4620239c
 188:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 18c:	46204631 			; <UNDEFINED> instruction: 0x46204631
 190:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 194:	46512220 	ldrbmi	r2, [r1], -r0, lsr #4
 198:	f7ff4640 			; <UNDEFINED> instruction: 0xf7ff4640
 19c:	4630fffe 	shsub8mi	pc, r0, lr	; <UNPREDICTABLE>
 1a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1a4:	46484631 			; <UNDEFINED> instruction: 0x46484631
 1a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1ac:	46284649 	strtmi	r4, [r8], -r9, asr #12
 1b0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1b4:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
 1b8:	ee18fffe 	mrc	15, 0, APSR_nzcv, cr8, cr14, {7}
 1bc:	46201a10 			; <UNDEFINED> instruction: 0x46201a10
 1c0:	23002222 	movwcs	r2, #546	; 0x222
 1c4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1c8:	f7ffe777 			; <UNDEFINED> instruction: 0xf7ffe777
 1cc:	bf00fffe 	svclt	0x0000fffe
 1d0:	00000196 	muleq	r0, r6, r1
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	000000a8 	andeq	r0, r0, r8, lsr #1
 1dc:	00000084 	andeq	r0, r0, r4, lsl #1
 1e0:	2300b510 	movwcs	fp, #1296	; 0x510
 1e4:	ed9db084 	ldc	0, cr11, [sp, #528]	; 0x210
 1e8:	9c087b06 			; <UNDEFINED> instruction: 0x9c087b06
 1ec:	4302e9cd 	movwmi	lr, #10701	; 0x29cd
 1f0:	7b00ed8d 	blvc	0x3b82c
 1f4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1f8:	bd10b004 	ldclt	0, cr11, [r0, #-16]
 1fc:	41f0e92d 	mvnsmi	lr, sp, lsr #18
 200:	4611460d 	ldrmi	r4, [r1], -sp, lsl #12
 204:	b0884a23 	addlt	r4, r8, r3, lsr #20
 208:	46064b23 	strmi	r4, [r6], -r3, lsr #22
 20c:	9c0e447a 	cfstrsls	mvf4, [lr], {122}	; 0x7a
 210:	58d39f0f 	ldmpl	r3, {r0, r1, r2, r3, r8, r9, sl, fp, ip, pc}^
 214:	f8dd4622 			; <UNDEFINED> instruction: 0xf8dd4622
 218:	681b8040 	ldmdavs	fp, {r6, pc}
 21c:	f04f9307 			; <UNDEFINED> instruction: 0xf04f9307
 220:	f1000300 			; <UNDEFINED> instruction: 0xf1000300
 224:	46180340 	ldrmi	r0, [r8], -r0, asr #6
 228:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 22c:	46022300 	strmi	r2, [r2], -r0, lsl #6
 230:	4630a904 	ldrtmi	sl, [r0], -r4, lsl #18
 234:	8008f8cd 	andhi	pc, r8, sp, asr #17
 238:	4700e9cd 	strmi	lr, [r0, -sp, asr #19]
 23c:	f7ff9303 			; <UNDEFINED> instruction: 0xf7ff9303
 240:	b9b8fffe 	ldmiblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 244:	9a059b04 	bls	0x166e5c
 248:	43133b40 	tstmi	r3, #64, 22	; 0x10000
 24c:	b125d112 			; <UNDEFINED> instruction: 0xb125d112
 250:	602c3440 	eorvs	r3, ip, r0, asr #8
 254:	0700f147 	streq	pc, [r0, -r7, asr #2]
 258:	4a10606f 	bmi	0x41841c
 25c:	447a4b0e 	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
 260:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 264:	405a9b07 	subsmi	r9, sl, r7, lsl #22
 268:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 26c:	b008d110 	andlt	sp, r8, r0, lsl r1
 270:	81f0e8bd 	ldrhhi	lr, [r0, #141]!	; 0x8d
 274:	2200b11d 	andcs	fp, r0, #1073741831	; 0x40000007
 278:	e9c52300 	stmib	r5, {r8, r9, sp}^
 27c:	f1042300 			; <UNDEFINED> instruction: 0xf1042300
 280:	21000240 	tstcs	r0, r0, asr #4
 284:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
 288:	f04ffffe 			; <UNDEFINED> instruction: 0xf04ffffe
 28c:	e7e430ff 			; <UNDEFINED> instruction: 0xe7e430ff
 290:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 294:	00000084 	andeq	r0, r0, r4, lsl #1
 298:	00000000 	andeq	r0, r0, r0
 29c:	0000003a 	andeq	r0, r0, sl, lsr r0
