{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "## Case statements in verilog are nearly equivalent to a sequence of if-elseif-else, and the syntax is similar to the switch cases in C\n",
    "\n",
    "\"\"\"\n",
    "always @(*) begin     // This is a combinational circuit\n",
    "    case (in)\n",
    "      1'b1: begin \n",
    "               out = 1'b1;  // begin-end if >1 statement\n",
    "            end\n",
    "      1'b0: out = 1'b0;\n",
    "      default: out = 1'bx;\n",
    "    endcase\n",
    "end\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "## design a 6 x 1 multiplexer using switch case statements"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "import os \n",
    "import shutil\n",
    "import tempfile\n",
    "import subprocess \n",
    "\n",
    "CURR_DIR = os.getcwd()\n",
    "def copy_and_run(verilog_code, directory_path='test'):\n",
    "    output = None\n",
    "    temp_dir = tempfile.mkdtemp()\n",
    "\n",
    "    try:\n",
    "        shutil.copytree(os.path.join(CURR_DIR, directory_path), os.path.join(temp_dir, os.path.basename(directory_path)))\n",
    "\n",
    "        os.chdir(os.path.join(temp_dir, directory_path))\n",
    "        with open(\"solve.v\", mode='w+') as f:\n",
    "            f.write(verilog_code)\n",
    "\n",
    "        os.system('iverilog -o ./vt -s test -c file_list.txt')\n",
    "        os.system('(vvp ./vt > output.txt )')\n",
    "        with open('output.txt', 'r') as file:\n",
    "            output = file.read().strip()\n",
    "    except Exception as e:\n",
    "        print(e)\n",
    "    finally:\n",
    "\n",
    "        shutil.rmtree(temp_dir)\n",
    "        os.chdir(CURR_DIR)\n",
    "        return output\n",
    "\n",
    "def run_verilog_code(verilog_code):\n",
    "    return copy_and_run(verilog_code)\n",
    "\n",
    "verilog_code = \"\"\"\n",
    "module top_module ( \n",
    "    input [2:0] sel, \n",
    "    input [3:0] data0,\n",
    "    input [3:0] data1,\n",
    "    input [3:0] data2,\n",
    "    input [3:0] data3,\n",
    "    input [3:0] data4,\n",
    "    input [3:0] data5,\n",
    "    output reg [3:0] out   );//\n",
    "\n",
    "    \n",
    "    always@(*) begin  // This is a combinational circuit\n",
    "        case(sel)\n",
    "            3'b000: begin \n",
    "                out[3:0] = data0[3:0];    \n",
    "            end\n",
    "            3'b001: begin\n",
    "                out[3:0] = data1[3:0];\n",
    "            end\n",
    "            3'b010: begin \n",
    "                out[3:0] = data2[3:0];    \n",
    "            end\n",
    "            3'b011: begin\n",
    "                out[3:0] = data3[3:0];\n",
    "            end\n",
    "            3'b100: begin \n",
    "                out[3:0] = data4[3:0];    \n",
    "            end\n",
    "            3'b101: begin\n",
    "                out[3:0] = data5[3:0];\n",
    "            end\n",
    "            default: out[3:0] = {3{1'b0}};\n",
    "            \n",
    "        endcase\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\"\"\"\n",
    "\n",
    "output = run_verilog_code(verilog_code)\n",
    "print(output)"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
