<stg><name>execute</name>


<trans_list>

<trans id="575" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_15, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_15, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_15, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_15, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:5 %store_ln82 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln82 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body:1 %icmp_ln82 = icmp_eq  i6 %i_1, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body:2 %i_2 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln82 = br i1 %icmp_ln82, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln82 = store i6 %i_2, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln82 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:0 %specpipeline_ln84 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln84"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln82"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:3 %ALU_operation_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ALU_operation

]]></Node>
<StgValue><ssdm name="ALU_operation_read"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
for.body.split:4 %switch_ln86 = switch i32 %ALU_operation_read, void %sw.default, i32 0, void %sw.bb, i32 1, void %sw.bb2, i32 2, void %sw.bb6, i32 3, void %sw.bb9, i32 4, void %sw.bb13, i32 5, void %sw.bb16, i32 6, void %sw.bb20, i32 7, void %sw.bb25, i32 8, void %sw.bb29, i32 9, void %sw.bb34

]]></Node>
<StgValue><ssdm name="switch_ln86"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="61" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:0 %data_a_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_6"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:1 %data_b_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_6"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb29:0 %data_a_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_5"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb29:1 %data_b_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_5"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb25:0 %data_a_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_4"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb25:1 %data_b_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_4"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb25:2 %sub_ln118 = sub i32 %data_a_read_4, i32 %data_b_read_4

]]></Node>
<StgValue><ssdm name="sub_ln118"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb20:0 %data_a_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb20:1 %data_b_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb20:2 %add_ln114 = add i32 %data_b_read_3, i32 %data_a_read_3

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb16:0 %data_b_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb16:1 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_b_read_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb16:2 %sub_ln110 = sub i32 0, i32 %data_b_read_2

]]></Node>
<StgValue><ssdm name="sub_ln110"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb16:3 %lshr_ln110_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln110, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln110_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb16:6 %lshr_ln110_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_b_read_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln110_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13:0 %data_a_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb13:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_a_read_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13:2 %sub_ln106 = sub i32 0, i32 %data_a_read_2

]]></Node>
<StgValue><ssdm name="sub_ln106"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb13:3 %lshr_ln106_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln106, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln106_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb13:6 %lshr_ln106_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_a_read_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln106_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb9:0 %data_b_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb6:0 %data_a_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb2:0 %data_b_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b

]]></Node>
<StgValue><ssdm name="data_b_read"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:0 %data_a_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a

]]></Node>
<StgValue><ssdm name="data_a_read"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="85" st_id="4" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb29:2 %mul_ln122 = mul i32 %data_b_read_5, i32 %data_a_read_5

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="31">
<![CDATA[
sw.bb16:4 %zext_ln110 = zext i31 %lshr_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb16:5 %sub_ln110_1 = sub i32 0, i32 %zext_ln110

]]></Node>
<StgValue><ssdm name="sub_ln110_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="31">
<![CDATA[
sw.bb16:7 %zext_ln110_1 = zext i31 %lshr_ln110_2

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb16:8 %select_ln110 = select i1 %tmp_1, i32 %sub_ln110_1, i32 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="31">
<![CDATA[
sw.bb13:4 %zext_ln106 = zext i31 %lshr_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13:5 %sub_ln106_1 = sub i32 0, i32 %zext_ln106

]]></Node>
<StgValue><ssdm name="sub_ln106_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="31">
<![CDATA[
sw.bb13:7 %zext_ln106_1 = zext i31 %lshr_ln106_2

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb13:8 %select_ln106 = select i1 %tmp, i32 %sub_ln106_1, i32 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="select_ln106"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="95" st_id="5" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb29:2 %mul_ln122 = mul i32 %data_b_read_5, i32 %data_a_read_5

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="97" st_id="6" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="98" st_id="7" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="99" st_id="8" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="100" st_id="9" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="101" st_id="10" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="102" st_id="11" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="103" st_id="12" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="104" st_id="13" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="105" st_id="14" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="106" st_id="15" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="107" st_id="16" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="108" st_id="17" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="109" st_id="18" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="110" st_id="19" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="111" st_id="20" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="112" st_id="21" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="113" st_id="22" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="114" st_id="23" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="115" st_id="24" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="116" st_id="25" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="117" st_id="26" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="118" st_id="27" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="119" st_id="28" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="120" st_id="29" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="121" st_id="30" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="122" st_id="31" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="123" st_id="32" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="124" st_id="33" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="125" st_id="34" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="126" st_id="35" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="127" st_id="36" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="128" st_id="37" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="129" st_id="38" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="130" st_id="39" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34:2 %sdiv_ln126 = sdiv i32 %data_a_read_6, i32 %data_b_read_6

]]></Node>
<StgValue><ssdm name="sdiv_ln126"/></StgValue>
</operation>

<operation id="157" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
for.end:0 %ret_ln134 = ret

]]></Node>
<StgValue><ssdm name="ret_ln134"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="131" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb34:3 %write_ln126 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sdiv_ln126

]]></Node>
<StgValue><ssdm name="write_ln126"/></StgValue>
</operation>

<operation id="132" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
sw.bb34:4 %br_ln127 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="133" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb29:3 %write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %mul_ln122

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>

<operation id="134" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
sw.bb29:4 %br_ln123 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="135" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb25:3 %write_ln118 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sub_ln118

]]></Node>
<StgValue><ssdm name="write_ln118"/></StgValue>
</operation>

<operation id="136" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
sw.bb25:4 %br_ln119 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="137" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb20:3 %write_ln114 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln114

]]></Node>
<StgValue><ssdm name="write_ln114"/></StgValue>
</operation>

<operation id="138" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
sw.bb20:4 %br_ln115 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="139" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb16:9 %write_ln110 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln110

]]></Node>
<StgValue><ssdm name="write_ln110"/></StgValue>
</operation>

<operation id="140" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
sw.bb16:10 %br_ln111 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="141" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb13:9 %write_ln106 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln106

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="142" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13:10 %br_ln107 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="143" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb9:1 %shl_ln102 = shl i32 %data_b_read_1, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln102"/></StgValue>
</operation>

<operation id="144" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb9:2 %write_ln102 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln102

]]></Node>
<StgValue><ssdm name="write_ln102"/></StgValue>
</operation>

<operation id="145" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
sw.bb9:3 %br_ln103 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="146" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb6:1 %shl_ln98 = shl i32 %data_a_read_1, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln98"/></StgValue>
</operation>

<operation id="147" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb6:2 %write_ln98 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln98

]]></Node>
<StgValue><ssdm name="write_ln98"/></StgValue>
</operation>

<operation id="148" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6:3 %br_ln99 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="149" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb2:1 %add_ln94 = add i32 %data_b_read, i32 27

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="150" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb2:2 %write_ln94 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln94

]]></Node>
<StgValue><ssdm name="write_ln94"/></StgValue>
</operation>

<operation id="151" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2:3 %br_ln95 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="152" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:1 %add_ln90 = add i32 %data_a_read, i32 27

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="153" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb:2 %write_ln90 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln90

]]></Node>
<StgValue><ssdm name="write_ln90"/></StgValue>
</operation>

<operation id="154" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:3 %br_ln91 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="155" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="!0"/>
<literal name="ALU_operation_read" val="!1"/>
<literal name="ALU_operation_read" val="!2"/>
<literal name="ALU_operation_read" val="!3"/>
<literal name="ALU_operation_read" val="!4"/>
<literal name="ALU_operation_read" val="!5"/>
<literal name="ALU_operation_read" val="!6"/>
<literal name="ALU_operation_read" val="!7"/>
<literal name="ALU_operation_read" val="!8"/>
<literal name="ALU_operation_read" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.default:0 %write_ln131 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 0

]]></Node>
<StgValue><ssdm name="write_ln131"/></StgValue>
</operation>

<operation id="156" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ALU_operation_read" val="!0"/>
<literal name="ALU_operation_read" val="!1"/>
<literal name="ALU_operation_read" val="!2"/>
<literal name="ALU_operation_read" val="!3"/>
<literal name="ALU_operation_read" val="!4"/>
<literal name="ALU_operation_read" val="!5"/>
<literal name="ALU_operation_read" val="!6"/>
<literal name="ALU_operation_read" val="!7"/>
<literal name="ALU_operation_read" val="!8"/>
<literal name="ALU_operation_read" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
sw.default:1 %br_ln132 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
