$date
	Sun Oct 23 07:15:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#867971
b1100 !
1"
#867974
b1100 &
b1100 %
1$
#867975
0"
#867978
b110 &
b110 %
#867982
b11 &
b11 %
#867986
b1010 &
b1010 %
#867990
b101 &
b101 %
#867994
b10000 &
b10000 %
#867998
b1000 &
b1000 %
#868002
b100 &
b100 %
#868006
b10 &
b10 %
#868010
b1 &
b1 %
1#
#868014
b0 &
0#
b0 %
0$
#1881549
b11 !
1"
#1881550
b11 &
b11 %
1$
#1881551
0"
#1881554
b1010 &
b1010 %
#1881558
b101 &
b101 %
#1881562
b10000 &
b10000 %
#1881566
b1000 &
b1000 %
#1881570
b100 &
b100 %
#1881574
b10 &
b10 %
#1881578
b1 &
b1 %
1#
#1881582
b0 &
0#
b0 %
0$
#2911394
b11001 &
b11001 %
1$
b11001 !
1"
#2911395
0"
#2911398
b1001100 &
b1001100 %
#2911402
b100110 &
b100110 %
#2911406
b10011 &
b10011 %
#2911410
b111010 &
b111010 %
#2911414
b11101 &
b11101 %
#2911418
b1011000 &
b1011000 %
#2911422
b101100 &
b101100 %
#2911426
b10110 &
b10110 %
#2911430
b1011 &
b1011 %
#2911434
b100010 &
b100010 %
#2911438
b10001 &
b10001 %
#2911442
b110100 &
b110100 %
#2911446
b11010 &
b11010 %
#2911450
b1101 &
b1101 %
#2911454
b101000 &
b101000 %
#2911458
b10100 &
b10100 %
#2911462
b1010 &
b1010 %
#2911466
b101 &
b101 %
#2911470
b10000 &
b10000 %
#2911474
b1000 &
b1000 %
#2911478
b100 &
b100 %
#2911482
b10 &
b10 %
#2911486
b1 &
1#
b1 %
#2911490
b0 &
b0 %
0#
0$
#4500012
