* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Oct 23 2022 14:08:24

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CB132

Design statistics:
------------------
    FFs:                  33
    LUTs:                 41
    RAMs:                 0
    IOBs:                 10
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 42/7680
        Combinational Logic Cells: 9        out of   7680      0.117188%
        Sequential Logic Cells:    33       out of   7680      0.429688%
        Logic Tiles:               12       out of   960       1.25%
    Registers: 
        Logic Registers:           33       out of   7680      0.429688%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   95        2.10526%
        Output Pins:               8        out of   95        8.42105%
        InOut Pins:                0        out of   95        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   24        0%
    Bank 1: 8        out of   25        32%
    Bank 0: 0        out of   24        0%
    Bank 2: 2        out of   22        9.09091%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    P7          Input      SB_LVCMOS    No       2        Simple Input   clk     
    P8          Input      SB_LVCMOS    No       2        Simple Input   rst_n   

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    J11         Output     SB_LVCMOS    No       1        Simple Output  led[0]  
    K11         Output     SB_LVCMOS    No       1        Simple Output  led[1]  
    K12         Output     SB_LVCMOS    No       1        Simple Output  led[2]  
    K14         Output     SB_LVCMOS    No       1        Simple Output  led[3]  
    L12         Output     SB_LVCMOS    No       1        Simple Output  led[4]  
    L14         Output     SB_LVCMOS    No       1        Simple Output  led[5]  
    M12         Output     SB_LVCMOS    No       1        Simple Output  led[6]  
    N14         Output     SB_LVCMOS    No       1        Simple Output  led[7]  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    6              2        IO         33      clk_c_g  
    4              0                   19      N_26_g   


Router Summary:
---------------
    Status:  Successful
    Runtime: 10 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      295 out of 146184      0.2018%
                          Span 4       33 out of  29696      0.111126%
                         Span 12       29 out of   5632      0.514915%
                  Global network        2 out of      8      25%
      Vertical Inter-LUT Connect        3 out of   6720      0.0446429%


