############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode ap_hs "lab4_1" a
set_directive_interface -mode ap_ack "lab4_1" b
set_directive_interface -mode ap_hs "lab4_1" c
set_directive_interface -mode ap_vld "lab4_1" d
set_directive_interface -mode ap_ack "lab4_1" p_y
