#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f148ae31a0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001f148b07800_0 .net "PC", 31 0, v000001f148b01c90_0;  1 drivers
v000001f148b07940_0 .var "clk", 0 0;
v000001f148b07bc0_0 .net "clkout", 0 0, L_000001f148b00860;  1 drivers
v000001f148b06040_0 .net "cycles_consumed", 31 0, v000001f148b06900_0;  1 drivers
v000001f148b079e0_0 .net "regs0", 31 0, L_000001f148b004e0;  1 drivers
v000001f148b07c60_0 .net "regs1", 31 0, L_000001f148b00c50;  1 drivers
v000001f148b060e0_0 .net "regs2", 31 0, L_000001f148b00550;  1 drivers
v000001f148b07d00_0 .net "regs3", 31 0, L_000001f148b005c0;  1 drivers
v000001f148b05f00_0 .net "regs4", 31 0, L_000001f148b00a20;  1 drivers
v000001f148b098b0_0 .net "regs5", 31 0, L_000001f148b00a90;  1 drivers
v000001f148b094f0_0 .var "rst", 0 0;
S_000001f148a708a0 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001f148ae31a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001f148ae7270 .param/l "RType" 0 4 9, C4<000000>;
P_000001f148ae72a8 .param/l "add" 0 4 12, C4<100000>;
P_000001f148ae72e0 .param/l "addi" 0 4 15, C4<001000>;
P_000001f148ae7318 .param/l "addu" 0 4 12, C4<100001>;
P_000001f148ae7350 .param/l "and_" 0 4 12, C4<100100>;
P_000001f148ae7388 .param/l "andi" 0 4 15, C4<001100>;
P_000001f148ae73c0 .param/l "beq" 0 4 17, C4<000100>;
P_000001f148ae73f8 .param/l "bne" 0 4 17, C4<000101>;
P_000001f148ae7430 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001f148ae7468 .param/l "j" 0 4 19, C4<000010>;
P_000001f148ae74a0 .param/l "jal" 0 4 19, C4<000011>;
P_000001f148ae74d8 .param/l "jr" 0 4 13, C4<001000>;
P_000001f148ae7510 .param/l "lw" 0 4 15, C4<100011>;
P_000001f148ae7548 .param/l "nor_" 0 4 12, C4<100111>;
P_000001f148ae7580 .param/l "or_" 0 4 12, C4<100101>;
P_000001f148ae75b8 .param/l "ori" 0 4 15, C4<001101>;
P_000001f148ae75f0 .param/l "sgt" 0 4 13, C4<101011>;
P_000001f148ae7628 .param/l "sll" 0 4 13, C4<000000>;
P_000001f148ae7660 .param/l "slt" 0 4 12, C4<101010>;
P_000001f148ae7698 .param/l "slti" 0 4 15, C4<101010>;
P_000001f148ae76d0 .param/l "srl" 0 4 13, C4<000010>;
P_000001f148ae7708 .param/l "sub" 0 4 12, C4<100010>;
P_000001f148ae7740 .param/l "subu" 0 4 12, C4<100011>;
P_000001f148ae7778 .param/l "sw" 0 4 15, C4<101011>;
P_000001f148ae77b0 .param/l "xor_" 0 4 12, C4<100110>;
P_000001f148ae77e8 .param/l "xori" 0 4 15, C4<001110>;
L_000001f148b00080 .functor NOT 1, v000001f148b094f0_0, C4<0>, C4<0>, C4<0>;
L_000001f148b008d0 .functor NOT 1, v000001f148b094f0_0, C4<0>, C4<0>, C4<0>;
L_000001f148b007f0 .functor NOT 1, v000001f148b094f0_0, C4<0>, C4<0>, C4<0>;
L_000001f148b00160 .functor NOT 1, v000001f148b094f0_0, C4<0>, C4<0>, C4<0>;
L_000001f148b001d0 .functor NOT 1, v000001f148b094f0_0, C4<0>, C4<0>, C4<0>;
L_000001f148b00cc0 .functor NOT 1, v000001f148b094f0_0, C4<0>, C4<0>, C4<0>;
L_000001f148b002b0 .functor NOT 1, v000001f148b094f0_0, C4<0>, C4<0>, C4<0>;
L_000001f148b00da0 .functor NOT 1, v000001f148b094f0_0, C4<0>, C4<0>, C4<0>;
L_000001f148b00860 .functor OR 1, v000001f148b07940_0, v000001f148ad6d10_0, C4<0>, C4<0>;
L_000001f148b00630 .functor OR 1, L_000001f148b087d0, L_000001f148b08f50, C4<0>, C4<0>;
L_000001f148b00940 .functor AND 1, L_000001f148b08af0, L_000001f148b08ff0, C4<1>, C4<1>;
L_000001f148b00470 .functor NOT 1, v000001f148b094f0_0, C4<0>, C4<0>, C4<0>;
L_000001f148b00d30 .functor OR 1, L_000001f148b09450, L_000001f148b09b30, C4<0>, C4<0>;
L_000001f148b00710 .functor OR 1, L_000001f148b00d30, L_000001f148b09c70, C4<0>, C4<0>;
L_000001f148b006a0 .functor OR 1, L_000001f148bad220, L_000001f148badcc0, C4<0>, C4<0>;
L_000001f148b00780 .functor AND 1, L_000001f148bad180, L_000001f148b006a0, C4<1>, C4<1>;
L_000001f148b00b00 .functor OR 1, L_000001f148bae260, L_000001f148badfe0, C4<0>, C4<0>;
L_000001f148b00b70 .functor AND 1, L_000001f148bae3a0, L_000001f148b00b00, C4<1>, C4<1>;
v000001f148b024b0_0 .net "ALUOp", 3 0, v000001f148ad6590_0;  1 drivers
v000001f148b02b90_0 .net "ALUResult", 31 0, v000001f148b52c40_0;  1 drivers
v000001f148b01d30_0 .net "ALUSrc", 0 0, v000001f148ad5d70_0;  1 drivers
v000001f148b01fb0_0 .net "ALUin2", 31 0, L_000001f148bad5e0;  1 drivers
v000001f148b025f0_0 .net "MemReadEn", 0 0, v000001f148ad6630_0;  1 drivers
v000001f148b02c30_0 .net "MemWriteEn", 0 0, v000001f148ad6950_0;  1 drivers
v000001f148b02410_0 .net "MemtoReg", 0 0, v000001f148ad5ff0_0;  1 drivers
v000001f148b01dd0_0 .net "PC", 31 0, v000001f148b01c90_0;  alias, 1 drivers
v000001f148b02cd0_0 .net "PCPlus1", 31 0, L_000001f148b09bd0;  1 drivers
v000001f148b013d0_0 .net "PCsrc", 0 0, v000001f148b53d20_0;  1 drivers
v000001f148b01650_0 .net "RegDst", 0 0, v000001f148ad69f0_0;  1 drivers
v000001f148b020f0_0 .net "RegWriteEn", 0 0, v000001f148ad61d0_0;  1 drivers
v000001f148b02a50_0 .net "WriteRegister", 4 0, L_000001f148b09270;  1 drivers
v000001f148b02190_0 .net *"_ivl_0", 0 0, L_000001f148b00080;  1 drivers
L_000001f148b54e40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f148b01330_0 .net/2u *"_ivl_10", 4 0, L_000001f148b54e40;  1 drivers
L_000001f148b55230 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b02870_0 .net *"_ivl_101", 25 0, L_000001f148b55230;  1 drivers
L_000001f148b55278 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b02370_0 .net/2u *"_ivl_102", 31 0, L_000001f148b55278;  1 drivers
v000001f148b02550_0 .net *"_ivl_104", 0 0, L_000001f148b08af0;  1 drivers
L_000001f148b552c0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f148b01e70_0 .net/2u *"_ivl_106", 5 0, L_000001f148b552c0;  1 drivers
v000001f148b01790_0 .net *"_ivl_108", 0 0, L_000001f148b08ff0;  1 drivers
v000001f148b016f0_0 .net *"_ivl_111", 0 0, L_000001f148b00940;  1 drivers
v000001f148b018d0_0 .net *"_ivl_113", 9 0, L_000001f148b08690;  1 drivers
v000001f148b01f10_0 .net *"_ivl_114", 31 0, L_000001f148b08870;  1 drivers
L_000001f148b55308 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b01470_0 .net *"_ivl_117", 21 0, L_000001f148b55308;  1 drivers
v000001f148b011f0_0 .net *"_ivl_118", 31 0, L_000001f148b09810;  1 drivers
L_000001f148b54e88 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f148b02690_0 .net/2u *"_ivl_12", 5 0, L_000001f148b54e88;  1 drivers
v000001f148b01970_0 .net *"_ivl_120", 31 0, L_000001f148b096d0;  1 drivers
v000001f148b01830_0 .net *"_ivl_124", 0 0, L_000001f148b00470;  1 drivers
L_000001f148b55398 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b01290_0 .net/2u *"_ivl_126", 31 0, L_000001f148b55398;  1 drivers
L_000001f148b55470 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f148b02050_0 .net/2u *"_ivl_130", 5 0, L_000001f148b55470;  1 drivers
v000001f148b01a10_0 .net *"_ivl_132", 0 0, L_000001f148b09450;  1 drivers
L_000001f148b554b8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f148b02730_0 .net/2u *"_ivl_134", 5 0, L_000001f148b554b8;  1 drivers
v000001f148b02910_0 .net *"_ivl_136", 0 0, L_000001f148b09b30;  1 drivers
v000001f148b00f70_0 .net *"_ivl_139", 0 0, L_000001f148b00d30;  1 drivers
v000001f148b02230_0 .net *"_ivl_14", 0 0, L_000001f148b082d0;  1 drivers
L_000001f148b55500 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f148b01510_0 .net/2u *"_ivl_140", 5 0, L_000001f148b55500;  1 drivers
v000001f148b02d70_0 .net *"_ivl_142", 0 0, L_000001f148b09c70;  1 drivers
v000001f148b022d0_0 .net *"_ivl_145", 0 0, L_000001f148b00710;  1 drivers
L_000001f148b55548 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b01ab0_0 .net/2u *"_ivl_146", 15 0, L_000001f148b55548;  1 drivers
v000001f148b01b50_0 .net *"_ivl_148", 31 0, L_000001f148b08370;  1 drivers
v000001f148b027d0_0 .net *"_ivl_151", 0 0, L_000001f148b08410;  1 drivers
v000001f148b01bf0_0 .net *"_ivl_152", 15 0, L_000001f148bad860;  1 drivers
v000001f148b029b0_0 .net *"_ivl_154", 31 0, L_000001f148bae580;  1 drivers
v000001f148b00ed0_0 .net *"_ivl_158", 31 0, L_000001f148badf40;  1 drivers
L_000001f148b54ed0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f148b01010_0 .net/2u *"_ivl_16", 4 0, L_000001f148b54ed0;  1 drivers
L_000001f148b55590 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b010b0_0 .net *"_ivl_161", 25 0, L_000001f148b55590;  1 drivers
L_000001f148b555d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b01150_0 .net/2u *"_ivl_162", 31 0, L_000001f148b555d8;  1 drivers
v000001f148b038e0_0 .net *"_ivl_164", 0 0, L_000001f148bad180;  1 drivers
L_000001f148b55620 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f148b03980_0 .net/2u *"_ivl_166", 5 0, L_000001f148b55620;  1 drivers
v000001f148b04060_0 .net *"_ivl_168", 0 0, L_000001f148bad220;  1 drivers
L_000001f148b55668 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f148b04100_0 .net/2u *"_ivl_170", 5 0, L_000001f148b55668;  1 drivers
v000001f148b03700_0 .net *"_ivl_172", 0 0, L_000001f148badcc0;  1 drivers
v000001f148b03660_0 .net *"_ivl_175", 0 0, L_000001f148b006a0;  1 drivers
v000001f148b03e80_0 .net *"_ivl_177", 0 0, L_000001f148b00780;  1 drivers
L_000001f148b556b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f148b042e0_0 .net/2u *"_ivl_178", 5 0, L_000001f148b556b0;  1 drivers
v000001f148b033e0_0 .net *"_ivl_180", 0 0, L_000001f148bae6c0;  1 drivers
L_000001f148b556f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f148b037a0_0 .net/2u *"_ivl_182", 31 0, L_000001f148b556f8;  1 drivers
v000001f148b032a0_0 .net *"_ivl_184", 31 0, L_000001f148bada40;  1 drivers
v000001f148b03480_0 .net *"_ivl_188", 31 0, L_000001f148bae300;  1 drivers
v000001f148b03a20_0 .net *"_ivl_19", 4 0, L_000001f148b08a50;  1 drivers
L_000001f148b55740 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b03340_0 .net *"_ivl_191", 25 0, L_000001f148b55740;  1 drivers
L_000001f148b55788 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b03ca0_0 .net/2u *"_ivl_192", 31 0, L_000001f148b55788;  1 drivers
v000001f148b04740_0 .net *"_ivl_194", 0 0, L_000001f148bae3a0;  1 drivers
L_000001f148b557d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f148b03de0_0 .net/2u *"_ivl_196", 5 0, L_000001f148b557d0;  1 drivers
v000001f148b02f80_0 .net *"_ivl_198", 0 0, L_000001f148bae260;  1 drivers
L_000001f148b54df8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f148b035c0_0 .net/2u *"_ivl_2", 5 0, L_000001f148b54df8;  1 drivers
v000001f148b03520_0 .net *"_ivl_20", 4 0, L_000001f148b08e10;  1 drivers
L_000001f148b55818 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f148b04600_0 .net/2u *"_ivl_200", 5 0, L_000001f148b55818;  1 drivers
v000001f148b047e0_0 .net *"_ivl_202", 0 0, L_000001f148badfe0;  1 drivers
v000001f148b030c0_0 .net *"_ivl_205", 0 0, L_000001f148b00b00;  1 drivers
v000001f148b044c0_0 .net *"_ivl_207", 0 0, L_000001f148b00b70;  1 drivers
L_000001f148b55860 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f148b03f20_0 .net/2u *"_ivl_208", 5 0, L_000001f148b55860;  1 drivers
v000001f148b03840_0 .net *"_ivl_210", 0 0, L_000001f148bae440;  1 drivers
v000001f148b04920_0 .net *"_ivl_212", 31 0, L_000001f148bade00;  1 drivers
v000001f148b041a0_0 .net *"_ivl_24", 0 0, L_000001f148b007f0;  1 drivers
L_000001f148b54f18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f148b04240_0 .net/2u *"_ivl_26", 4 0, L_000001f148b54f18;  1 drivers
v000001f148b04380_0 .net *"_ivl_29", 4 0, L_000001f148b08c30;  1 drivers
v000001f148b04560_0 .net *"_ivl_32", 0 0, L_000001f148b00160;  1 drivers
L_000001f148b54f60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f148b04ce0_0 .net/2u *"_ivl_34", 4 0, L_000001f148b54f60;  1 drivers
v000001f148b03ac0_0 .net *"_ivl_37", 4 0, L_000001f148b08b90;  1 drivers
v000001f148b049c0_0 .net *"_ivl_40", 0 0, L_000001f148b001d0;  1 drivers
L_000001f148b54fa8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b03b60_0 .net/2u *"_ivl_42", 15 0, L_000001f148b54fa8;  1 drivers
v000001f148b03d40_0 .net *"_ivl_45", 15 0, L_000001f148b08cd0;  1 drivers
v000001f148b04420_0 .net *"_ivl_48", 0 0, L_000001f148b00cc0;  1 drivers
v000001f148b03c00_0 .net *"_ivl_5", 5 0, L_000001f148b089b0;  1 drivers
L_000001f148b54ff0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b02ee0_0 .net/2u *"_ivl_50", 36 0, L_000001f148b54ff0;  1 drivers
L_000001f148b55038 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b03fc0_0 .net/2u *"_ivl_52", 31 0, L_000001f148b55038;  1 drivers
v000001f148b046a0_0 .net *"_ivl_55", 4 0, L_000001f148b09950;  1 drivers
v000001f148b04a60_0 .net *"_ivl_56", 36 0, L_000001f148b084b0;  1 drivers
v000001f148b04ba0_0 .net *"_ivl_58", 36 0, L_000001f148b09770;  1 drivers
v000001f148b04880_0 .net *"_ivl_62", 0 0, L_000001f148b002b0;  1 drivers
L_000001f148b55080 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f148b04b00_0 .net/2u *"_ivl_64", 5 0, L_000001f148b55080;  1 drivers
v000001f148b04c40_0 .net *"_ivl_67", 5 0, L_000001f148b08730;  1 drivers
v000001f148b04d80_0 .net *"_ivl_70", 0 0, L_000001f148b00da0;  1 drivers
L_000001f148b550c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b03020_0 .net/2u *"_ivl_72", 57 0, L_000001f148b550c8;  1 drivers
L_000001f148b55110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b03160_0 .net/2u *"_ivl_74", 31 0, L_000001f148b55110;  1 drivers
v000001f148b03200_0 .net *"_ivl_77", 25 0, L_000001f148b09090;  1 drivers
v000001f148b06680_0 .net *"_ivl_78", 57 0, L_000001f148b09d10;  1 drivers
v000001f148b06fe0_0 .net *"_ivl_8", 0 0, L_000001f148b008d0;  1 drivers
v000001f148b05fa0_0 .net *"_ivl_80", 57 0, L_000001f148b09590;  1 drivers
L_000001f148b55158 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f148b07a80_0 .net/2u *"_ivl_84", 31 0, L_000001f148b55158;  1 drivers
L_000001f148b551a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f148b071c0_0 .net/2u *"_ivl_88", 5 0, L_000001f148b551a0;  1 drivers
v000001f148b06360_0 .net *"_ivl_90", 0 0, L_000001f148b087d0;  1 drivers
L_000001f148b551e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f148b06e00_0 .net/2u *"_ivl_92", 5 0, L_000001f148b551e8;  1 drivers
v000001f148b07080_0 .net *"_ivl_94", 0 0, L_000001f148b08f50;  1 drivers
v000001f148b07da0_0 .net *"_ivl_97", 0 0, L_000001f148b00630;  1 drivers
v000001f148b062c0_0 .net *"_ivl_98", 31 0, L_000001f148b09630;  1 drivers
v000001f148b06d60_0 .net "adderResult", 31 0, L_000001f148b09130;  1 drivers
v000001f148b067c0_0 .net "address", 31 0, L_000001f148b08eb0;  1 drivers
v000001f148b06220_0 .net "clk", 0 0, L_000001f148b00860;  alias, 1 drivers
v000001f148b06900_0 .var "cycles_consumed", 31 0;
v000001f148b06400_0 .net "extImm", 31 0, L_000001f148bad360;  1 drivers
v000001f148b06180_0 .net "funct", 5 0, L_000001f148b085f0;  1 drivers
v000001f148b064a0_0 .net "hlt", 0 0, v000001f148ad6d10_0;  1 drivers
v000001f148b06ae0_0 .net "imm", 15 0, L_000001f148b07fb0;  1 drivers
v000001f148b06b80_0 .net "immediate", 31 0, L_000001f148bad720;  1 drivers
v000001f148b06720_0 .net "input_clk", 0 0, v000001f148b07940_0;  1 drivers
v000001f148b069a0_0 .net "instruction", 31 0, L_000001f148b080f0;  1 drivers
v000001f148b06540_0 .net "memoryReadData", 31 0, v000001f148b53960_0;  1 drivers
v000001f148b065e0_0 .net "nextPC", 31 0, L_000001f148b091d0;  1 drivers
v000001f148b06860_0 .net "opcode", 5 0, L_000001f148b08910;  1 drivers
v000001f148b06f40_0 .net "rd", 4 0, L_000001f148b08550;  1 drivers
v000001f148b06a40_0 .net "readData1", 31 0, L_000001f148b000f0;  1 drivers
v000001f148b06c20_0 .net "readData1_w", 31 0, L_000001f148badb80;  1 drivers
v000001f148b07440_0 .net "readData2", 31 0, L_000001f148b00240;  1 drivers
v000001f148b06cc0_0 .net "regs0", 31 0, L_000001f148b004e0;  alias, 1 drivers
v000001f148b06ea0_0 .net "regs1", 31 0, L_000001f148b00c50;  alias, 1 drivers
v000001f148b07b20_0 .net "regs2", 31 0, L_000001f148b00550;  alias, 1 drivers
v000001f148b07120_0 .net "regs3", 31 0, L_000001f148b005c0;  alias, 1 drivers
v000001f148b07620_0 .net "regs4", 31 0, L_000001f148b00a20;  alias, 1 drivers
v000001f148b073a0_0 .net "regs5", 31 0, L_000001f148b00a90;  alias, 1 drivers
v000001f148b078a0_0 .net "rs", 4 0, L_000001f148b09db0;  1 drivers
v000001f148b074e0_0 .net "rst", 0 0, v000001f148b094f0_0;  1 drivers
v000001f148b07260_0 .net "rt", 4 0, L_000001f148b08190;  1 drivers
v000001f148b07300_0 .net "shamt", 31 0, L_000001f148b08d70;  1 drivers
v000001f148b07580_0 .net "wire_instruction", 31 0, L_000001f148b00390;  1 drivers
v000001f148b076c0_0 .net "writeData", 31 0, L_000001f148bad680;  1 drivers
v000001f148b07760_0 .net "zero", 0 0, L_000001f148bae1c0;  1 drivers
L_000001f148b089b0 .part L_000001f148b080f0, 26, 6;
L_000001f148b08910 .functor MUXZ 6, L_000001f148b089b0, L_000001f148b54df8, L_000001f148b00080, C4<>;
L_000001f148b082d0 .cmp/eq 6, L_000001f148b08910, L_000001f148b54e88;
L_000001f148b08a50 .part L_000001f148b080f0, 11, 5;
L_000001f148b08e10 .functor MUXZ 5, L_000001f148b08a50, L_000001f148b54ed0, L_000001f148b082d0, C4<>;
L_000001f148b08550 .functor MUXZ 5, L_000001f148b08e10, L_000001f148b54e40, L_000001f148b008d0, C4<>;
L_000001f148b08c30 .part L_000001f148b080f0, 21, 5;
L_000001f148b09db0 .functor MUXZ 5, L_000001f148b08c30, L_000001f148b54f18, L_000001f148b007f0, C4<>;
L_000001f148b08b90 .part L_000001f148b080f0, 16, 5;
L_000001f148b08190 .functor MUXZ 5, L_000001f148b08b90, L_000001f148b54f60, L_000001f148b00160, C4<>;
L_000001f148b08cd0 .part L_000001f148b080f0, 0, 16;
L_000001f148b07fb0 .functor MUXZ 16, L_000001f148b08cd0, L_000001f148b54fa8, L_000001f148b001d0, C4<>;
L_000001f148b09950 .part L_000001f148b080f0, 6, 5;
L_000001f148b084b0 .concat [ 5 32 0 0], L_000001f148b09950, L_000001f148b55038;
L_000001f148b09770 .functor MUXZ 37, L_000001f148b084b0, L_000001f148b54ff0, L_000001f148b00cc0, C4<>;
L_000001f148b08d70 .part L_000001f148b09770, 0, 32;
L_000001f148b08730 .part L_000001f148b080f0, 0, 6;
L_000001f148b085f0 .functor MUXZ 6, L_000001f148b08730, L_000001f148b55080, L_000001f148b002b0, C4<>;
L_000001f148b09090 .part L_000001f148b080f0, 0, 26;
L_000001f148b09d10 .concat [ 26 32 0 0], L_000001f148b09090, L_000001f148b55110;
L_000001f148b09590 .functor MUXZ 58, L_000001f148b09d10, L_000001f148b550c8, L_000001f148b00da0, C4<>;
L_000001f148b08eb0 .part L_000001f148b09590, 0, 32;
L_000001f148b09bd0 .arith/sum 32, v000001f148b01c90_0, L_000001f148b55158;
L_000001f148b087d0 .cmp/eq 6, L_000001f148b08910, L_000001f148b551a0;
L_000001f148b08f50 .cmp/eq 6, L_000001f148b08910, L_000001f148b551e8;
L_000001f148b09630 .concat [ 6 26 0 0], L_000001f148b08910, L_000001f148b55230;
L_000001f148b08af0 .cmp/eq 32, L_000001f148b09630, L_000001f148b55278;
L_000001f148b08ff0 .cmp/eq 6, L_000001f148b085f0, L_000001f148b552c0;
L_000001f148b08690 .part L_000001f148b07fb0, 0, 10;
L_000001f148b08870 .concat [ 10 22 0 0], L_000001f148b08690, L_000001f148b55308;
L_000001f148b09810 .arith/sum 32, v000001f148b01c90_0, L_000001f148b08870;
L_000001f148b096d0 .functor MUXZ 32, L_000001f148b09810, L_000001f148b000f0, L_000001f148b00940, C4<>;
L_000001f148b09130 .functor MUXZ 32, L_000001f148b096d0, L_000001f148b08eb0, L_000001f148b00630, C4<>;
L_000001f148b080f0 .functor MUXZ 32, L_000001f148b00390, L_000001f148b55398, L_000001f148b00470, C4<>;
L_000001f148b09450 .cmp/eq 6, L_000001f148b08910, L_000001f148b55470;
L_000001f148b09b30 .cmp/eq 6, L_000001f148b08910, L_000001f148b554b8;
L_000001f148b09c70 .cmp/eq 6, L_000001f148b08910, L_000001f148b55500;
L_000001f148b08370 .concat [ 16 16 0 0], L_000001f148b07fb0, L_000001f148b55548;
L_000001f148b08410 .part L_000001f148b07fb0, 15, 1;
LS_000001f148bad860_0_0 .concat [ 1 1 1 1], L_000001f148b08410, L_000001f148b08410, L_000001f148b08410, L_000001f148b08410;
LS_000001f148bad860_0_4 .concat [ 1 1 1 1], L_000001f148b08410, L_000001f148b08410, L_000001f148b08410, L_000001f148b08410;
LS_000001f148bad860_0_8 .concat [ 1 1 1 1], L_000001f148b08410, L_000001f148b08410, L_000001f148b08410, L_000001f148b08410;
LS_000001f148bad860_0_12 .concat [ 1 1 1 1], L_000001f148b08410, L_000001f148b08410, L_000001f148b08410, L_000001f148b08410;
L_000001f148bad860 .concat [ 4 4 4 4], LS_000001f148bad860_0_0, LS_000001f148bad860_0_4, LS_000001f148bad860_0_8, LS_000001f148bad860_0_12;
L_000001f148bae580 .concat [ 16 16 0 0], L_000001f148b07fb0, L_000001f148bad860;
L_000001f148bad360 .functor MUXZ 32, L_000001f148bae580, L_000001f148b08370, L_000001f148b00710, C4<>;
L_000001f148badf40 .concat [ 6 26 0 0], L_000001f148b08910, L_000001f148b55590;
L_000001f148bad180 .cmp/eq 32, L_000001f148badf40, L_000001f148b555d8;
L_000001f148bad220 .cmp/eq 6, L_000001f148b085f0, L_000001f148b55620;
L_000001f148badcc0 .cmp/eq 6, L_000001f148b085f0, L_000001f148b55668;
L_000001f148bae6c0 .cmp/eq 6, L_000001f148b08910, L_000001f148b556b0;
L_000001f148bada40 .functor MUXZ 32, L_000001f148bad360, L_000001f148b556f8, L_000001f148bae6c0, C4<>;
L_000001f148bad720 .functor MUXZ 32, L_000001f148bada40, L_000001f148b08d70, L_000001f148b00780, C4<>;
L_000001f148bae300 .concat [ 6 26 0 0], L_000001f148b08910, L_000001f148b55740;
L_000001f148bae3a0 .cmp/eq 32, L_000001f148bae300, L_000001f148b55788;
L_000001f148bae260 .cmp/eq 6, L_000001f148b085f0, L_000001f148b557d0;
L_000001f148badfe0 .cmp/eq 6, L_000001f148b085f0, L_000001f148b55818;
L_000001f148bae440 .cmp/eq 6, L_000001f148b08910, L_000001f148b55860;
L_000001f148bade00 .functor MUXZ 32, L_000001f148b000f0, v000001f148b01c90_0, L_000001f148bae440, C4<>;
L_000001f148badb80 .functor MUXZ 32, L_000001f148bade00, L_000001f148b00240, L_000001f148b00b70, C4<>;
L_000001f148bae080 .part v000001f148b52c40_0, 0, 8;
S_000001f148a70a30 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_000001f148a708a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f148acdde0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f148b009b0 .functor NOT 1, v000001f148ad5d70_0, C4<0>, C4<0>, C4<0>;
v000001f148ad5cd0_0 .net *"_ivl_0", 0 0, L_000001f148b009b0;  1 drivers
v000001f148ad6770_0 .net "in1", 31 0, L_000001f148b00240;  alias, 1 drivers
v000001f148ad6b30_0 .net "in2", 31 0, L_000001f148bad720;  alias, 1 drivers
v000001f148ad7030_0 .net "out", 31 0, L_000001f148bad5e0;  alias, 1 drivers
v000001f148ad6810_0 .net "s", 0 0, v000001f148ad5d70_0;  alias, 1 drivers
L_000001f148bad5e0 .functor MUXZ 32, L_000001f148bad720, L_000001f148b00240, L_000001f148b009b0, C4<>;
S_000001f148a87bf0 .scope module, "CU" "controlUnit" 3 70, 6 1 0, S_000001f148a708a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f148afd8a0 .param/l "RType" 0 4 9, C4<000000>;
P_000001f148afd8d8 .param/l "add" 0 4 12, C4<100000>;
P_000001f148afd910 .param/l "addi" 0 4 15, C4<001000>;
P_000001f148afd948 .param/l "addu" 0 4 12, C4<100001>;
P_000001f148afd980 .param/l "and_" 0 4 12, C4<100100>;
P_000001f148afd9b8 .param/l "andi" 0 4 15, C4<001100>;
P_000001f148afd9f0 .param/l "beq" 0 4 17, C4<000100>;
P_000001f148afda28 .param/l "bne" 0 4 17, C4<000101>;
P_000001f148afda60 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001f148afda98 .param/l "j" 0 4 19, C4<000010>;
P_000001f148afdad0 .param/l "jal" 0 4 19, C4<000011>;
P_000001f148afdb08 .param/l "jr" 0 4 13, C4<001000>;
P_000001f148afdb40 .param/l "lw" 0 4 15, C4<100011>;
P_000001f148afdb78 .param/l "nor_" 0 4 12, C4<100111>;
P_000001f148afdbb0 .param/l "or_" 0 4 12, C4<100101>;
P_000001f148afdbe8 .param/l "ori" 0 4 15, C4<001101>;
P_000001f148afdc20 .param/l "sgt" 0 4 13, C4<101011>;
P_000001f148afdc58 .param/l "sll" 0 4 13, C4<000000>;
P_000001f148afdc90 .param/l "slt" 0 4 12, C4<101010>;
P_000001f148afdcc8 .param/l "slti" 0 4 15, C4<101010>;
P_000001f148afdd00 .param/l "srl" 0 4 13, C4<000010>;
P_000001f148afdd38 .param/l "sub" 0 4 12, C4<100010>;
P_000001f148afdd70 .param/l "subu" 0 4 12, C4<100011>;
P_000001f148afdda8 .param/l "sw" 0 4 15, C4<101011>;
P_000001f148afdde0 .param/l "xor_" 0 4 12, C4<100110>;
P_000001f148afde18 .param/l "xori" 0 4 15, C4<001110>;
v000001f148ad6590_0 .var "ALUOp", 3 0;
v000001f148ad5d70_0 .var "ALUSrc", 0 0;
v000001f148ad6630_0 .var "MemReadEn", 0 0;
v000001f148ad6950_0 .var "MemWriteEn", 0 0;
v000001f148ad5ff0_0 .var "MemtoReg", 0 0;
v000001f148ad69f0_0 .var "RegDst", 0 0;
v000001f148ad61d0_0 .var "RegWriteEn", 0 0;
v000001f148ad5e10_0 .net "funct", 5 0, L_000001f148b085f0;  alias, 1 drivers
v000001f148ad6d10_0 .var "hlt", 0 0;
v000001f148ad6db0_0 .net "opcode", 5 0, L_000001f148b08910;  alias, 1 drivers
v000001f148ad6130_0 .net "rst", 0 0, v000001f148b094f0_0;  alias, 1 drivers
E_000001f148ace660 .event anyedge, v000001f148ad6130_0, v000001f148ad6db0_0, v000001f148ad5e10_0;
S_000001f148a87d80 .scope module, "InstMem" "IM" 3 66, 7 2 0, S_000001f148a708a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001f148b00390 .functor BUFZ 32, L_000001f148b099f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f148ad6270 .array "InstMem", 0 1023, 31 0;
v000001f148ad5870_0 .net *"_ivl_0", 31 0, L_000001f148b099f0;  1 drivers
v000001f148ad6310_0 .net *"_ivl_3", 9 0, L_000001f148b07f10;  1 drivers
v000001f148ad63b0_0 .net *"_ivl_4", 11 0, L_000001f148b08050;  1 drivers
L_000001f148b55350 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f148ad6c70_0 .net *"_ivl_7", 1 0, L_000001f148b55350;  1 drivers
v000001f148ad6450_0 .net "address", 31 0, v000001f148b01c90_0;  alias, 1 drivers
v000001f148ad6e50_0 .var/i "i", 31 0;
v000001f148ad6ef0_0 .net "q", 31 0, L_000001f148b00390;  alias, 1 drivers
L_000001f148b099f0 .array/port v000001f148ad6270, L_000001f148b08050;
L_000001f148b07f10 .part v000001f148b01c90_0, 0, 10;
L_000001f148b08050 .concat [ 10 2 0 0], L_000001f148b07f10, L_000001f148b55350;
S_000001f148a6e6e0 .scope module, "PCMux" "mux2x1" 3 62, 5 1 0, S_000001f148a708a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f148ace6a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f148b00320 .functor NOT 1, v000001f148b53d20_0, C4<0>, C4<0>, C4<0>;
v000001f148ad6f90_0 .net *"_ivl_0", 0 0, L_000001f148b00320;  1 drivers
v000001f148ad5190_0 .net "in1", 31 0, L_000001f148b09bd0;  alias, 1 drivers
v000001f148ad5230_0 .net "in2", 31 0, L_000001f148b09130;  alias, 1 drivers
v000001f148ad52d0_0 .net "out", 31 0, L_000001f148b091d0;  alias, 1 drivers
v000001f148ad5410_0 .net "s", 0 0, v000001f148b53d20_0;  alias, 1 drivers
L_000001f148b091d0 .functor MUXZ 32, L_000001f148b09130, L_000001f148b09bd0, L_000001f148b00320, C4<>;
S_000001f148a6e870 .scope module, "RF" "registerFile" 3 76, 8 1 0, S_000001f148a708a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001f148b000f0 .functor BUFZ 32, L_000001f148b08230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f148b00240 .functor BUFZ 32, L_000001f148b093b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f148b538c0_1 .array/port v000001f148b538c0, 1;
L_000001f148b004e0 .functor BUFZ 32, v000001f148b538c0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f148b538c0_2 .array/port v000001f148b538c0, 2;
L_000001f148b00c50 .functor BUFZ 32, v000001f148b538c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f148b538c0_3 .array/port v000001f148b538c0, 3;
L_000001f148b00550 .functor BUFZ 32, v000001f148b538c0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f148b538c0_4 .array/port v000001f148b538c0, 4;
L_000001f148b005c0 .functor BUFZ 32, v000001f148b538c0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f148b538c0_5 .array/port v000001f148b538c0, 5;
L_000001f148b00a20 .functor BUFZ 32, v000001f148b538c0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f148b538c0_6 .array/port v000001f148b538c0, 6;
L_000001f148b00a90 .functor BUFZ 32, v000001f148b538c0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f148ad5550_0 .net *"_ivl_0", 31 0, L_000001f148b08230;  1 drivers
v000001f148ad55f0_0 .net *"_ivl_10", 6 0, L_000001f148b09a90;  1 drivers
L_000001f148b55428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f148ab8470_0 .net *"_ivl_13", 1 0, L_000001f148b55428;  1 drivers
v000001f148ab7930_0 .net *"_ivl_2", 6 0, L_000001f148b09310;  1 drivers
L_000001f148b553e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f148b53000_0 .net *"_ivl_5", 1 0, L_000001f148b553e0;  1 drivers
v000001f148b530a0_0 .net *"_ivl_8", 31 0, L_000001f148b093b0;  1 drivers
v000001f148b527e0_0 .net "clk", 0 0, L_000001f148b00860;  alias, 1 drivers
v000001f148b53be0_0 .var/i "i", 31 0;
v000001f148b53c80_0 .net "readData1", 31 0, L_000001f148b000f0;  alias, 1 drivers
v000001f148b52b00_0 .net "readData2", 31 0, L_000001f148b00240;  alias, 1 drivers
v000001f148b524c0_0 .net "readRegister1", 4 0, L_000001f148b09db0;  alias, 1 drivers
v000001f148b52e20_0 .net "readRegister2", 4 0, L_000001f148b08190;  alias, 1 drivers
v000001f148b538c0 .array "registers", 31 0, 31 0;
v000001f148b52ec0_0 .net "regs0", 31 0, L_000001f148b004e0;  alias, 1 drivers
v000001f148b53e60_0 .net "regs1", 31 0, L_000001f148b00c50;  alias, 1 drivers
v000001f148b52ce0_0 .net "regs2", 31 0, L_000001f148b00550;  alias, 1 drivers
v000001f148b53140_0 .net "regs3", 31 0, L_000001f148b005c0;  alias, 1 drivers
v000001f148b53aa0_0 .net "regs4", 31 0, L_000001f148b00a20;  alias, 1 drivers
v000001f148b52560_0 .net "regs5", 31 0, L_000001f148b00a90;  alias, 1 drivers
v000001f148b52f60_0 .net "rst", 0 0, v000001f148b094f0_0;  alias, 1 drivers
v000001f148b52100_0 .net "we", 0 0, v000001f148ad61d0_0;  alias, 1 drivers
v000001f148b52880_0 .net "writeData", 31 0, L_000001f148bad680;  alias, 1 drivers
v000001f148b53640_0 .net "writeRegister", 4 0, L_000001f148b09270;  alias, 1 drivers
E_000001f148ace060/0 .event negedge, v000001f148ad6130_0;
E_000001f148ace060/1 .event posedge, v000001f148b527e0_0;
E_000001f148ace060 .event/or E_000001f148ace060/0, E_000001f148ace060/1;
L_000001f148b08230 .array/port v000001f148b538c0, L_000001f148b09310;
L_000001f148b09310 .concat [ 5 2 0 0], L_000001f148b09db0, L_000001f148b553e0;
L_000001f148b093b0 .array/port v000001f148b538c0, L_000001f148b09a90;
L_000001f148b09a90 .concat [ 5 2 0 0], L_000001f148b08190, L_000001f148b55428;
S_000001f148a56fd0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001f148a6e870;
 .timescale 0 0;
v000001f148ad54b0_0 .var/i "i", 31 0;
S_000001f148a57160 .scope module, "RFMux" "mux2x1" 3 74, 5 1 0, S_000001f148a708a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f148ace9a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f148b00010 .functor NOT 1, v000001f148ad69f0_0, C4<0>, C4<0>, C4<0>;
v000001f148b52420_0 .net *"_ivl_0", 0 0, L_000001f148b00010;  1 drivers
v000001f148b52920_0 .net "in1", 4 0, L_000001f148b08190;  alias, 1 drivers
v000001f148b535a0_0 .net "in2", 4 0, L_000001f148b08550;  alias, 1 drivers
v000001f148b52d80_0 .net "out", 4 0, L_000001f148b09270;  alias, 1 drivers
v000001f148b529c0_0 .net "s", 0 0, v000001f148ad69f0_0;  alias, 1 drivers
L_000001f148b09270 .functor MUXZ 5, L_000001f148b08550, L_000001f148b08190, L_000001f148b00010, C4<>;
S_000001f148a9cab0 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_000001f148a708a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f148acdca0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f148b00be0 .functor NOT 1, v000001f148ad5ff0_0, C4<0>, C4<0>, C4<0>;
v000001f148b52600_0 .net *"_ivl_0", 0 0, L_000001f148b00be0;  1 drivers
v000001f148b531e0_0 .net "in1", 31 0, v000001f148b52c40_0;  alias, 1 drivers
v000001f148b526a0_0 .net "in2", 31 0, v000001f148b53960_0;  alias, 1 drivers
v000001f148b53280_0 .net "out", 31 0, L_000001f148bad680;  alias, 1 drivers
v000001f148b53320_0 .net "s", 0 0, v000001f148ad5ff0_0;  alias, 1 drivers
L_000001f148bad680 .functor MUXZ 32, v000001f148b53960_0, v000001f148b52c40_0, L_000001f148b00be0, C4<>;
S_000001f148a9cc40 .scope module, "alu" "ALU" 3 91, 9 1 0, S_000001f148a708a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f148a56af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f148a56b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001f148a56b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f148a56b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001f148a56bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f148a56c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f148a56c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f148a56c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f148a56cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f148a56ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f148a56d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f148a56d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f148b558a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f148b52740_0 .net/2u *"_ivl_0", 31 0, L_000001f148b558a8;  1 drivers
v000001f148b52380_0 .net "opSel", 3 0, v000001f148ad6590_0;  alias, 1 drivers
v000001f148b52a60_0 .net "operand1", 31 0, L_000001f148badb80;  alias, 1 drivers
v000001f148b52ba0_0 .net "operand2", 31 0, L_000001f148bad5e0;  alias, 1 drivers
v000001f148b52c40_0 .var "result", 31 0;
v000001f148b533c0_0 .net "zero", 0 0, L_000001f148bae1c0;  alias, 1 drivers
E_000001f148ace720 .event anyedge, v000001f148ad6590_0, v000001f148b52a60_0, v000001f148ad7030_0;
L_000001f148bae1c0 .cmp/eq 32, v000001f148b52c40_0, L_000001f148b558a8;
S_000001f148a56da0 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_000001f148a708a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f148b54020 .param/l "RType" 0 4 9, C4<000000>;
P_000001f148b54058 .param/l "add" 0 4 12, C4<100000>;
P_000001f148b54090 .param/l "addi" 0 4 15, C4<001000>;
P_000001f148b540c8 .param/l "addu" 0 4 12, C4<100001>;
P_000001f148b54100 .param/l "and_" 0 4 12, C4<100100>;
P_000001f148b54138 .param/l "andi" 0 4 15, C4<001100>;
P_000001f148b54170 .param/l "beq" 0 4 17, C4<000100>;
P_000001f148b541a8 .param/l "bne" 0 4 17, C4<000101>;
P_000001f148b541e0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001f148b54218 .param/l "j" 0 4 19, C4<000010>;
P_000001f148b54250 .param/l "jal" 0 4 19, C4<000011>;
P_000001f148b54288 .param/l "jr" 0 4 13, C4<001000>;
P_000001f148b542c0 .param/l "lw" 0 4 15, C4<100011>;
P_000001f148b542f8 .param/l "nor_" 0 4 12, C4<100111>;
P_000001f148b54330 .param/l "or_" 0 4 12, C4<100101>;
P_000001f148b54368 .param/l "ori" 0 4 15, C4<001101>;
P_000001f148b543a0 .param/l "sgt" 0 4 13, C4<101011>;
P_000001f148b543d8 .param/l "sll" 0 4 13, C4<000000>;
P_000001f148b54410 .param/l "slt" 0 4 12, C4<101010>;
P_000001f148b54448 .param/l "slti" 0 4 15, C4<101010>;
P_000001f148b54480 .param/l "srl" 0 4 13, C4<000010>;
P_000001f148b544b8 .param/l "sub" 0 4 12, C4<100010>;
P_000001f148b544f0 .param/l "subu" 0 4 12, C4<100011>;
P_000001f148b54528 .param/l "sw" 0 4 15, C4<101011>;
P_000001f148b54560 .param/l "xor_" 0 4 12, C4<100110>;
P_000001f148b54598 .param/l "xori" 0 4 15, C4<001110>;
v000001f148b53d20_0 .var "PCsrc", 0 0;
v000001f148b53460_0 .net "funct", 5 0, L_000001f148b085f0;  alias, 1 drivers
v000001f148b53500_0 .net "opcode", 5 0, L_000001f148b08910;  alias, 1 drivers
v000001f148b53f00_0 .net "operand1", 31 0, L_000001f148b000f0;  alias, 1 drivers
v000001f148b536e0_0 .net "operand2", 31 0, L_000001f148bad5e0;  alias, 1 drivers
v000001f148b521a0_0 .net "rst", 0 0, v000001f148b094f0_0;  alias, 1 drivers
E_000001f148ace8e0/0 .event anyedge, v000001f148ad6130_0, v000001f148ad6db0_0, v000001f148b53c80_0, v000001f148ad7030_0;
E_000001f148ace8e0/1 .event anyedge, v000001f148ad5e10_0;
E_000001f148ace8e0 .event/or E_000001f148ace8e0/0, E_000001f148ace8e0/1;
S_000001f148a82630 .scope module, "dataMem" "DM" 3 95, 11 2 0, S_000001f148a708a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f148b52060_0 .net "address", 7 0, L_000001f148bae080;  1 drivers
v000001f148b53780_0 .net "clock", 0 0, L_000001f148b00860;  alias, 1 drivers
v000001f148b52240_0 .net "data", 31 0, L_000001f148b00240;  alias, 1 drivers
v000001f148b53820 .array "data_mem", 0 1023, 31 0;
v000001f148b522e0_0 .var/i "i", 31 0;
v000001f148b53960_0 .var "q", 31 0;
v000001f148b53a00_0 .net "rden", 0 0, v000001f148ad6630_0;  alias, 1 drivers
v000001f148b53b40_0 .net "wren", 0 0, v000001f148ad6950_0;  alias, 1 drivers
E_000001f148acdbe0 .event negedge, v000001f148b527e0_0;
S_000001f148a827c0 .scope module, "pc" "programCounter" 3 63, 12 1 0, S_000001f148a708a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f148ace0a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f148b53dc0_0 .net "PCin", 31 0, L_000001f148b091d0;  alias, 1 drivers
v000001f148b01c90_0 .var "PCout", 31 0;
v000001f148b02af0_0 .net "clk", 0 0, L_000001f148b00860;  alias, 1 drivers
v000001f148b015b0_0 .net "rst", 0 0, v000001f148b094f0_0;  alias, 1 drivers
    .scope S_000001f148a56da0;
T_0 ;
    %wait E_000001f148ace8e0;
    %load/vec4 v000001f148b521a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f148b53d20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f148b53500_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f148b53f00_0;
    %load/vec4 v000001f148b536e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001f148b53500_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v000001f148b53f00_0;
    %load/vec4 v000001f148b536e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001f148b53500_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f148b53500_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f148b53500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001f148b53460_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148b53d20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f148b53d20_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f148a827c0;
T_1 ;
    %wait E_000001f148ace060;
    %load/vec4 v000001f148b015b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f148b01c90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f148b53dc0_0;
    %assign/vec4 v000001f148b01c90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f148a87d80;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f148ad6e50_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f148ad6e50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f148ad6e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f148ad6270, 0, 4;
    %load/vec4 v000001f148ad6e50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f148ad6e50_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f148ad6270, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f148ad6270, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f148ad6270, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f148a87bf0;
T_3 ;
    %wait E_000001f148ace660;
    %load/vec4 v000001f148ad6130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f148ad6d10_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f148ad5d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f148ad61d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f148ad6950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f148ad5ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f148ad6630_0, 0;
    %assign/vec4 v000001f148ad69f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f148ad6d10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f148ad6590_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f148ad5d70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f148ad61d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f148ad6950_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f148ad5ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f148ad6630_0, 0, 1;
    %store/vec4 v000001f148ad69f0_0, 0, 1;
    %load/vec4 v000001f148ad6db0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad6d10_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad69f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad61d0_0, 0;
    %load/vec4 v000001f148ad5e10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad5d70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad5d70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad61d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad69f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad5d70_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad61d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f148ad69f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad5d70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad61d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad5d70_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad61d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad5d70_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad61d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad5d70_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad61d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad5d70_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad6630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad61d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad5d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad5ff0_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad6950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f148ad5d70_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f148ad6590_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f148a6e870;
T_4 ;
    %wait E_000001f148ace060;
    %fork t_1, S_000001f148a56fd0;
    %jmp t_0;
    .scope S_000001f148a56fd0;
t_1 ;
    %load/vec4 v000001f148b52f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f148ad54b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f148ad54b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f148ad54b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f148b538c0, 0, 4;
    %load/vec4 v000001f148ad54b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f148ad54b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f148b52100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f148b52880_0;
    %load/vec4 v000001f148b53640_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f148b538c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f148b538c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f148a6e870;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f148a6e870;
T_5 ;
    %delay 2004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f148b53be0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f148b53be0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f148b53be0_0;
    %ix/getv/s 4, v000001f148b53be0_0;
    %load/vec4a v000001f148b538c0, 4;
    %ix/getv/s 4, v000001f148b53be0_0;
    %load/vec4a v000001f148b538c0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f148b53be0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f148b53be0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f148a9cc40;
T_6 ;
    %wait E_000001f148ace720;
    %load/vec4 v000001f148b52380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f148b52c40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f148b52a60_0;
    %load/vec4 v000001f148b52ba0_0;
    %add;
    %assign/vec4 v000001f148b52c40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f148b52a60_0;
    %load/vec4 v000001f148b52ba0_0;
    %sub;
    %assign/vec4 v000001f148b52c40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f148b52a60_0;
    %load/vec4 v000001f148b52ba0_0;
    %and;
    %assign/vec4 v000001f148b52c40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f148b52a60_0;
    %load/vec4 v000001f148b52ba0_0;
    %or;
    %assign/vec4 v000001f148b52c40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f148b52a60_0;
    %load/vec4 v000001f148b52ba0_0;
    %xor;
    %assign/vec4 v000001f148b52c40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f148b52a60_0;
    %load/vec4 v000001f148b52ba0_0;
    %or;
    %inv;
    %assign/vec4 v000001f148b52c40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f148b52a60_0;
    %load/vec4 v000001f148b52ba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f148b52c40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f148b52ba0_0;
    %load/vec4 v000001f148b52a60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f148b52c40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f148b52a60_0;
    %ix/getv 4, v000001f148b52ba0_0;
    %shiftl 4;
    %assign/vec4 v000001f148b52c40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f148b52a60_0;
    %ix/getv 4, v000001f148b52ba0_0;
    %shiftr 4;
    %assign/vec4 v000001f148b52c40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f148a82630;
T_7 ;
    %wait E_000001f148acdbe0;
    %load/vec4 v000001f148b53a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f148b52060_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f148b53820, 4;
    %assign/vec4 v000001f148b53960_0, 0;
T_7.0 ;
    %load/vec4 v000001f148b53b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f148b52240_0;
    %load/vec4 v000001f148b52060_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f148b53820, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f148a82630;
T_8 ;
    %delay 2004, 0;
    %vpi_call 11 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f148b522e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f148b522e0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000001f148b522e0_0;
    %load/vec4a v000001f148b53820, 4;
    %vpi_call 11 27 "$display", "Mem[%d] = %d", &PV<v000001f148b522e0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f148b522e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f148b522e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001f148a708a0;
T_9 ;
    %wait E_000001f148ace060;
    %load/vec4 v000001f148b074e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f148b06900_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001f148b06900_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f148b06900_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f148ae31a0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f148b07940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f148b094f0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001f148ae31a0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v000001f148b07940_0;
    %inv;
    %assign/vec4 v000001f148b07940_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f148ae31a0;
T_12 ;
    %vpi_call 2 41 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f148b094f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f148b094f0_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001f148b06040_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
