Simulator report for hdvb0
Tue Dec 14 14:15:20 2004
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |hdvb0|upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ALTSYNCRAM
  6. Simulator INI Usage
  7. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-------------------+
; Simulator Summary ;
+------+------------+
; Type ; Value      ;
+------+------------+


+-----------------------------------------------------------------+
; Simulator Settings                                              ;
+-------------------------------------------------------+---------+
; Option                                                ; Setting ;
+-------------------------------------------------------+---------+
; Simulation mode                                       ; Timing  ;
; Start time                                            ; 0ns     ;
; Add pins automatically to simulation output waveforms ; On      ;
; Check outputs                                         ; Off     ;
; Report simulation coverage                            ; On      ;
; Detect setup and hold time violations                 ; Off     ;
; Detect glitches                                       ; Off     ;
; Estimate power consumption                            ; Off     ;
; USE_COMPILER_SETTINGS                                 ; hdvb0   ;
; Automatically save/load simulation netlist            ; Off     ;
; Disable timing delays in Timing Simulation            ; Off     ;
+-------------------------------------------------------+---------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------------------------------------+
; |hdvb0|upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 14 14:15:13 2004
Info: Command: quartus_sim --import_settings_files=on --export_settings_files=off fpga1 -c hdvb0
Warning: Can't display state machine states -- register holding state machine bit hdsdi_generator:U9A|rp219_colorbar:rp219|h_state~54 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit hdsdi_generator:U9A|rp219_colorbar:rp219|h_state~53 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~29 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~28 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~27 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~26 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~25 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~24 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~23 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~29 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~28 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~27 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~26 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~25 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~24 was synthesized away
Warning: Can't display state machine states -- register holding state machine bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~23 was synthesized away
Error: No valid vector source file specified and default file F:/HD_SD_Gen/VHDL/fpga1_dkt/hdvb0.vwf does not exist
Error: Quartus II Simulator was unsuccessful. 1 error, 16 warnings
    Error: Processing ended: Tue Dec 14 14:15:20 2004
    Error: Elapsed time: 00:00:07


