#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b15063a200 .scope module, "ClkDiv_tb" "ClkDiv_tb" 2 3;
 .timescale -9 -12;
P_000001b15062e200 .param/l "Clock_period" 0 2 5, +C4<00000000000000000000000000001010>;
v000001b150697af0_0 .var "i_clk_en_tb", 0 0;
v000001b1506989f0_0 .var "i_div_ratio_tb", 7 0;
v000001b1506984f0_0 .var "i_ref_clk_tb", 0 0;
v000001b1506979b0_0 .var "i_rst_n_tb", 0 0;
v000001b150698810_0 .net "o_div_clk_tb", 0 0, v000001b150698130_0;  1 drivers
S_000001b15063a390 .scope module, "CD" "ClkDiv" 2 95, 3 1 0, S_000001b15063a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
L_000001b150625230 .functor AND 1, v000001b150697af0_0, L_000001b150697910, C4<1>, C4<1>;
L_000001b150625070 .functor AND 1, L_000001b150625230, L_000001b1506988b0, C4<1>, C4<1>;
v000001b15063a520_0 .net *"_ivl_10", 31 0, L_000001b150698590;  1 drivers
v000001b1506973a0_0 .net *"_ivl_12", 30 0, L_000001b150697ff0;  1 drivers
L_000001b150699968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b150696d60_0 .net *"_ivl_14", 0 0, L_000001b150699968;  1 drivers
L_000001b1506999b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b150697580_0 .net/2u *"_ivl_16", 31 0, L_000001b1506999b0;  1 drivers
v000001b150696fe0_0 .net *"_ivl_18", 31 0, L_000001b150698630;  1 drivers
v000001b150697120_0 .net *"_ivl_2", 6 0, L_000001b1506986d0;  1 drivers
v000001b150696a40_0 .net *"_ivl_24", 31 0, L_000001b150698770;  1 drivers
L_000001b1506999f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b150696ae0_0 .net *"_ivl_27", 23 0, L_000001b1506999f8;  1 drivers
L_000001b150699a40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1506971c0_0 .net/2u *"_ivl_28", 31 0, L_000001b150699a40;  1 drivers
v000001b150696c20_0 .net *"_ivl_30", 0 0, L_000001b150697910;  1 drivers
v000001b150696e00_0 .net *"_ivl_33", 0 0, L_000001b150625230;  1 drivers
v000001b150697440_0 .net *"_ivl_34", 31 0, L_000001b150697cd0;  1 drivers
L_000001b150699a88 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b150696b80_0 .net *"_ivl_37", 23 0, L_000001b150699a88;  1 drivers
L_000001b150699ad0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b1506974e0_0 .net/2u *"_ivl_38", 31 0, L_000001b150699ad0;  1 drivers
L_000001b1506998d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b150697620_0 .net *"_ivl_4", 0 0, L_000001b1506998d8;  1 drivers
v000001b1506976c0_0 .net *"_ivl_40", 0 0, L_000001b1506988b0;  1 drivers
v000001b150696900_0 .net *"_ivl_6", 31 0, L_000001b150698a90;  1 drivers
L_000001b150699920 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1506969a0_0 .net *"_ivl_9", 23 0, L_000001b150699920;  1 drivers
v000001b150696cc0_0 .net "clk_divider_en", 0 0, L_000001b150625070;  1 drivers
v000001b150697260_0 .var "counter", 7 0;
v000001b150696ea0_0 .var "flag", 0 0;
v000001b150697300_0 .net "half_period", 7 0, L_000001b150697a50;  1 drivers
v000001b150697760_0 .net "half_period_plus_1", 7 0, L_000001b150698b30;  1 drivers
v000001b150697800_0 .net "i_clk_en", 0 0, v000001b150697af0_0;  1 drivers
v000001b150696f40_0 .net "i_div_ratio", 7 0, v000001b1506989f0_0;  1 drivers
v000001b150697080_0 .net "i_ref_clk", 0 0, v000001b1506984f0_0;  1 drivers
v000001b1506993f0_0 .net "i_rst_n", 0 0, v000001b1506979b0_0;  1 drivers
v000001b150698130_0 .var "o_div_clk", 0 0;
v000001b150697e10_0 .net "odd", 0 0, L_000001b1506997b0;  1 drivers
E_000001b15062de80/0 .event negedge, v000001b1506993f0_0;
E_000001b15062de80/1 .event posedge, v000001b150697080_0;
E_000001b15062de80 .event/or E_000001b15062de80/0, E_000001b15062de80/1;
L_000001b1506986d0 .part v000001b1506989f0_0, 1, 7;
L_000001b150697a50 .concat [ 7 1 0 0], L_000001b1506986d0, L_000001b1506998d8;
L_000001b150698a90 .concat [ 8 24 0 0], v000001b1506989f0_0, L_000001b150699920;
L_000001b150697ff0 .part L_000001b150698a90, 1, 31;
L_000001b150698590 .concat [ 31 1 0 0], L_000001b150697ff0, L_000001b150699968;
L_000001b150698630 .arith/sum 32, L_000001b150698590, L_000001b1506999b0;
L_000001b150698b30 .part L_000001b150698630, 0, 8;
L_000001b1506997b0 .part v000001b1506989f0_0, 0, 1;
L_000001b150698770 .concat [ 8 24 0 0], v000001b1506989f0_0, L_000001b1506999f8;
L_000001b150697910 .cmp/ne 32, L_000001b150698770, L_000001b150699a40;
L_000001b150697cd0 .concat [ 8 24 0 0], v000001b1506989f0_0, L_000001b150699a88;
L_000001b1506988b0 .cmp/ne 32, L_000001b150697cd0, L_000001b150699ad0;
S_000001b150634b50 .scope task, "do_operation" "do_operation" 2 87, 2 87 0, S_000001b15063a200;
 .timescale -9 -12;
v000001b150699670_0 .var "clock_enable", 0 0;
v000001b1506995d0_0 .var "division_ratio", 7 0;
TD_ClkDiv_tb.do_operation ;
    %load/vec4 v000001b150699670_0;
    %store/vec4 v000001b150697af0_0, 0, 1;
    %load/vec4 v000001b1506995d0_0;
    %store/vec4 v000001b1506989f0_0, 0, 8;
    %end;
S_000001b15062ba00 .scope task, "initialization" "initialization" 2 70, 2 70 0, S_000001b15063a200;
 .timescale -9 -12;
TD_ClkDiv_tb.initialization ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1506984f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b150697af0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b1506989f0_0, 0, 8;
    %end;
S_000001b15062bb90 .scope task, "reset" "reset" 2 78, 2 78 0, S_000001b15063a200;
 .timescale -9 -12;
TD_ClkDiv_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1506979b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b1506979b0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_000001b15063a390;
T_3 ;
    %wait E_000001b15062de80;
    %load/vec4 v000001b1506993f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b150697260_0, 0;
    %load/vec4 v000001b150697080_0;
    %assign/vec4 v000001b150698130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b150696ea0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b150696cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001b150697e10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v000001b150697260_0;
    %load/vec4 v000001b150697300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b150697260_0, 0;
    %load/vec4 v000001b150698130_0;
    %inv;
    %assign/vec4 v000001b150698130_0, 0;
    %load/vec4 v000001b150696ea0_0;
    %inv;
    %assign/vec4 v000001b150696ea0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001b150697e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v000001b150697260_0;
    %load/vec4 v000001b150697300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.11, 4;
    %load/vec4 v000001b150696ea0_0;
    %and;
T_3.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_3.10, 9;
    %load/vec4 v000001b150697260_0;
    %load/vec4 v000001b150697760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.12, 4;
    %load/vec4 v000001b150696ea0_0;
    %nor/r;
    %and;
T_3.12;
    %or;
T_3.10;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b150697260_0, 0;
    %load/vec4 v000001b150698130_0;
    %inv;
    %assign/vec4 v000001b150698130_0, 0;
    %load/vec4 v000001b150696ea0_0;
    %inv;
    %assign/vec4 v000001b150696ea0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000001b150697260_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001b150697260_0, 0;
T_3.8 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001b150697080_0;
    %assign/vec4 v000001b150698130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b150697260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b150696ea0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b15063a200;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1506984f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b1506984f0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b15063a200;
T_5 ;
    %vpi_call 2 24 "$dumpfile", "CLK_DIV.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %fork TD_ClkDiv_tb.initialization, S_000001b15062ba00;
    %join;
    %fork TD_ClkDiv_tb.reset, S_000001b15062bb90;
    %join;
    %vpi_call 2 30 "$display", "Test case 1: trying to divide by (0) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b150699670_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b1506995d0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001b150634b50;
    %join;
    %delay 40000, 0;
    %fork TD_ClkDiv_tb.reset, S_000001b15062bb90;
    %join;
    %vpi_call 2 35 "$display", "Test case 2: trying to divide by (1) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b150699670_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001b1506995d0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001b150634b50;
    %join;
    %delay 60000, 0;
    %fork TD_ClkDiv_tb.reset, S_000001b15062bb90;
    %join;
    %vpi_call 2 40 "$display", "Test case 3: trying to divide by an even number (2) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b150699670_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001b1506995d0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001b150634b50;
    %join;
    %delay 120000, 0;
    %fork TD_ClkDiv_tb.reset, S_000001b15062bb90;
    %join;
    %vpi_call 2 47 "$display", "Test case 4: trying to divide by an even number (8) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b150699670_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001b1506995d0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001b150634b50;
    %join;
    %delay 480000, 0;
    %fork TD_ClkDiv_tb.reset, S_000001b15062bb90;
    %join;
    %vpi_call 2 53 "$display", "Test case 5: trying to divide by an odd number number (7) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b150699670_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001b1506995d0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001b150634b50;
    %join;
    %delay 420000, 0;
    %fork TD_ClkDiv_tb.reset, S_000001b15062bb90;
    %join;
    %vpi_call 2 58 "$display", "Test case 6: trying to divide by an odd number number (9) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b150699670_0, 0, 1;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001b1506995d0_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001b150634b50;
    %join;
    %delay 540000, 0;
    %fork TD_ClkDiv_tb.reset, S_000001b15062bb90;
    %join;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ClkDiv_tb.v";
    "./ClkDiv.v";
