INFO-FLOW: Workspace /home/hyeon/workspace/dct/dct_hls_solution/hls opened at Wed Jul 23 16:03:21 KST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       write_ini /home/hyeon/workspace/dct/dct_hls_solution/hls_config.cfg -apsfile /home/hyeon/workspace/dct/dct_hls_solution/hls/hls.aps -filepaths relative -quiet 
Command     open_solution done; 0.2 sec.
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 5.75 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.26 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.02 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 2.56 sec.
Execute       write_ini /home/hyeon/workspace/dct/dct_hls_solution/hls_config.cfg -apsfile /home/hyeon/workspace/dct/dct_hls_solution/hls/hls.aps -filepaths relative -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 14.44 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:14; Allocated memory: 16.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 2.56 sec.
Execute       write_ini /home/hyeon/workspace/dct/dct_hls_solution/hls_config.cfg -apsfile /home/hyeon/workspace/dct/dct_hls_solution/hls/hls.aps -filepaths relative -quiet 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'out.golden.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'in.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dct_coeff_table.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.23 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.67 seconds; current allocated memory: 340.719 MB.
Execute         set_directive_top dct -name=dct 
INFO: [HLS 200-10] Analyzing design file 'dct.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dct.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang dct.cpp -foptimization-record-file=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.cpp.clang.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/clang.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/.systemc_flag -fix-errors /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.9 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/all.directive.json -fix-errors /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.54 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.6 sec.
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp.clang.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.92 seconds. CPU system time: 0.79 seconds. Elapsed time: 5.68 seconds; current allocated memory: 342.762 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.g.bc"  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.g.bc -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.0.bc > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.88 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.97 sec.
Execute         run_link_or_opt -opt -out /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dct -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dct -reflow-float-conversion -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.8 sec.
Execute         run_link_or_opt -out /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dct 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dct -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dct -mllvm -hls-db-dir -mllvm /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 250 Compile/Link /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 250 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 830 Unroll/Inline (step 1) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 830 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 466 Unroll/Inline (step 2) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 466 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 460 Unroll/Inline (step 3) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 460 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 456 Unroll/Inline (step 4) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 456 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 521 Array/Struct (step 1) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 521 Array/Struct (step 2) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 521 Array/Struct (step 3) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 521 Array/Struct (step 4) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 521 Array/Struct (step 5) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 521 Performance (step 1) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 521 Performance (step 2) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 521 Performance (step 3) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 521 Performance (step 4) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 525 HW Transforms (step 1) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 525 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 553 HW Transforms (step 2) /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'DCT_Outer_Loop' is marked as complete unroll implied by the pipeline pragma (dct.cpp:19:4)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_1' is marked as complete unroll implied by the pipeline pragma (dct.cpp:22:19)
INFO: [HLS 214-186] Unrolling loop 'DCT_Outer_Loop' (dct.cpp:19:4) in function 'dct_1d' completely with a factor of 8 (dct.cpp:9:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'DCT_Outer_Loop' (dct.cpp:19:4) in function 'dct_1d' has been removed because the loop is unrolled completely (dct.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (dct.cpp:22:19) in function 'dct_1d' completely with a factor of 8 (dct.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'read_data(short*, short (*) [8])' into 'dct' (dct.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'dct_2d(short (*) [8], short (*) [8])' into 'dct' (dct.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'write_data(short (*) [8], short*)' into 'dct' (dct.cpp:92:0)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_in': Complete partitioning on dimension 2. (dct.cpp:97:8)
INFO: [HLS 214-376] automatically set the pipeline for Loop< Row_DCT_Loop> at dct.cpp:39:4 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.71 seconds. Elapsed time: 9.08 seconds; current allocated memory: 344.633 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 344.633 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dct -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.0.bc -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 345.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.1.bc -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.2.prechk.bc -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.859 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.g.1.bc to /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.o.1.bc -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.o.1.tmp.bc -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'dct_1d.1' (dct.cpp:8:1)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_1d' (dct.cpp:8:1)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 369.832 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.o.2.bc -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'RD_Loop_Row'(dct.cpp:69:4) and 'RD_Loop_Col'(dct.cpp:71:7) in function 'dct' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Xpose_Row_Outer_Loop'(dct.cpp:44:4) and 'Xpose_Row_Inner_Loop'(dct.cpp:46:7) in function 'dct' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Xpose_Col_Outer_Loop'(dct.cpp:57:4) and 'Xpose_Col_Inner_Loop'(dct.cpp:59:7) in function 'dct' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WR_Loop_Row'(dct.cpp:84:4) and 'WR_Loop_Col'(dct.cpp:86:7) in function 'dct' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'RD_Loop_Row' (dct.cpp:69:4) in function 'dct'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (dct.cpp:44:4) in function 'dct'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (dct.cpp:57:4) in function 'dct'.
INFO: [XFORM 203-541] Flattening a loop nest 'WR_Loop_Row' (dct.cpp:84:4) in function 'dct'.
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.o.3.bc -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 438.121 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.61 sec.
Command       elaborate done; 15.39 sec.
Execute       ap_eval exec zip -j /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
Execute         ap_set_top_model dct 
WARNING: [SYN 201-103] Legalizing function name 'dct_1d.1' to 'dct_1d_1'.
Execute         get_model_list dct -filter all-wo-channel -topdown 
Execute         preproc_iomode -model dct 
Execute         preproc_iomode -model dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
Execute         preproc_iomode -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute         preproc_iomode -model dct_Pipeline_Col_DCT_Loop 
Execute         preproc_iomode -model dct_1d 
Execute         preproc_iomode -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute         preproc_iomode -model dct_Pipeline_Row_DCT_Loop 
Execute         preproc_iomode -model dct_1d.1 
Execute         preproc_iomode -model dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
Execute         get_model_list dct -filter all-wo-channel 
INFO-FLOW: Model list for configure: dct_Pipeline_RD_Loop_Row_RD_Loop_Col dct_1d.1 dct_Pipeline_Row_DCT_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_1d dct_Pipeline_Col_DCT_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row_WR_Loop_Col dct
INFO-FLOW: Configuring Module : dct_Pipeline_RD_Loop_Row_RD_Loop_Col ...
Execute         set_default_model dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
Execute         apply_spec_resource_limit dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
INFO-FLOW: Configuring Module : dct_1d.1 ...
Execute         set_default_model dct_1d.1 
Execute         apply_spec_resource_limit dct_1d.1 
INFO-FLOW: Configuring Module : dct_Pipeline_Row_DCT_Loop ...
Execute         set_default_model dct_Pipeline_Row_DCT_Loop 
Execute         apply_spec_resource_limit dct_Pipeline_Row_DCT_Loop 
INFO-FLOW: Configuring Module : dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop ...
Execute         set_default_model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute         apply_spec_resource_limit dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
INFO-FLOW: Configuring Module : dct_1d ...
Execute         set_default_model dct_1d 
Execute         apply_spec_resource_limit dct_1d 
INFO-FLOW: Configuring Module : dct_Pipeline_Col_DCT_Loop ...
Execute         set_default_model dct_Pipeline_Col_DCT_Loop 
Execute         apply_spec_resource_limit dct_Pipeline_Col_DCT_Loop 
INFO-FLOW: Configuring Module : dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop ...
Execute         set_default_model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute         apply_spec_resource_limit dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
INFO-FLOW: Configuring Module : dct_Pipeline_WR_Loop_Row_WR_Loop_Col ...
Execute         set_default_model dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
Execute         apply_spec_resource_limit dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
INFO-FLOW: Configuring Module : dct ...
Execute         set_default_model dct 
Execute         apply_spec_resource_limit dct 
INFO-FLOW: Model list for preprocess: dct_Pipeline_RD_Loop_Row_RD_Loop_Col dct_1d.1 dct_Pipeline_Row_DCT_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_1d dct_Pipeline_Col_DCT_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row_WR_Loop_Col dct
INFO-FLOW: Preprocessing Module: dct_Pipeline_RD_Loop_Row_RD_Loop_Col ...
Execute         set_default_model dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
Execute         cdfg_preprocess -model dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
Execute         rtl_gen_preprocess dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
INFO-FLOW: Preprocessing Module: dct_1d.1 ...
Execute         set_default_model dct_1d.1 
Execute         cdfg_preprocess -model dct_1d.1 
Execute         rtl_gen_preprocess dct_1d.1 
INFO-FLOW: Preprocessing Module: dct_Pipeline_Row_DCT_Loop ...
Execute         set_default_model dct_Pipeline_Row_DCT_Loop 
Execute         cdfg_preprocess -model dct_Pipeline_Row_DCT_Loop 
Execute         rtl_gen_preprocess dct_Pipeline_Row_DCT_Loop 
INFO-FLOW: Preprocessing Module: dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop ...
Execute         set_default_model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute         cdfg_preprocess -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute         rtl_gen_preprocess dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
INFO-FLOW: Preprocessing Module: dct_1d ...
Execute         set_default_model dct_1d 
Execute         cdfg_preprocess -model dct_1d 
Execute         rtl_gen_preprocess dct_1d 
INFO-FLOW: Preprocessing Module: dct_Pipeline_Col_DCT_Loop ...
Execute         set_default_model dct_Pipeline_Col_DCT_Loop 
Execute         cdfg_preprocess -model dct_Pipeline_Col_DCT_Loop 
Execute         rtl_gen_preprocess dct_Pipeline_Col_DCT_Loop 
INFO-FLOW: Preprocessing Module: dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop ...
Execute         set_default_model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute         cdfg_preprocess -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute         rtl_gen_preprocess dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
INFO-FLOW: Preprocessing Module: dct_Pipeline_WR_Loop_Row_WR_Loop_Col ...
Execute         set_default_model dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
Execute         cdfg_preprocess -model dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
Execute         rtl_gen_preprocess dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
INFO-FLOW: Preprocessing Module: dct ...
Execute         set_default_model dct 
Execute         cdfg_preprocess -model dct 
Execute         rtl_gen_preprocess dct 
INFO-FLOW: Model list for synthesis: dct_Pipeline_RD_Loop_Row_RD_Loop_Col dct_1d.1 dct_Pipeline_Row_DCT_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_1d dct_Pipeline_Col_DCT_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row_WR_Loop_Col dct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_RD_Loop_Row_RD_Loop_Col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
Execute         schedule -model dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'RD_Loop_Row_RD_Loop_Col'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 439.215 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_RD_Loop_Row_RD_Loop_Col.
Execute         set_default_model dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
Execute         bind -model dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 439.215 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_RD_Loop_Row_RD_Loop_Col.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dct_1d.1 
Execute         schedule -model dct_1d.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'dct_1d.1'.
WARNING: [HLS 200-885] The II Violation in module 'dct_1d_1' (function 'dct_1d.1'): Unable to schedule 'store' operation 0 bit ('dst_addr_4_write_ln26', dct.cpp:26) of variable 'trunc_ln26_4', dct.cpp:26 on array 'dst' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'dst'.
WARNING: [HLS 200-885] The II Violation in module 'dct_1d_1' (function 'dct_1d.1'): Unable to schedule 'store' operation 0 bit ('dst_addr_6_write_ln26', dct.cpp:26) of variable 'trunc_ln26_6', dct.cpp:26 on array 'dst' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'dst'.
WARNING: [HLS 200-885] The II Violation in module 'dct_1d_1' (function 'dct_1d.1'): Unable to schedule 'store' operation 0 bit ('dst_addr_3_write_ln26', dct.cpp:26) of variable 'trunc_ln26_3', dct.cpp:26 on array 'dst' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'dst'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 10, function 'dct_1d.1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 440.105 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1.sched.adb -f 
INFO-FLOW: Finish scheduling dct_1d.1.
Execute         set_default_model dct_1d.1 
Execute         bind -model dct_1d.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 440.105 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1.bind.adb -f 
INFO-FLOW: Finish binding dct_1d.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_Row_DCT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dct_Pipeline_Row_DCT_Loop 
Execute         schedule -model dct_Pipeline_Row_DCT_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_DCT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'Row_DCT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 440.195 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_Row_DCT_Loop.
Execute         set_default_model dct_Pipeline_Row_DCT_Loop 
Execute         bind -model dct_Pipeline_Row_DCT_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 440.195 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_Row_DCT_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute         schedule -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 440.730 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.
Execute         set_default_model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute         bind -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 440.730 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dct_1d 
Execute         schedule -model dct_1d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26_30) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'dct_1d'.
WARNING: [HLS 200-885] The II Violation in module 'dct_1d' (function 'dct_1d'): Unable to schedule 'load' operation 16 bit ('src_load_1', dct.cpp:24) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'dct_1d' (function 'dct_1d'): Unable to schedule 'load' operation 16 bit ('src_load_3', dct.cpp:24) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'dct_1d' (function 'dct_1d'): Unable to schedule 'load' operation 16 bit ('src_load_7', dct.cpp:24) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, function 'dct_1d'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 442.395 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d.sched.adb -f 
INFO-FLOW: Finish scheduling dct_1d.
Execute         set_default_model dct_1d 
Execute         bind -model dct_1d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 442.395 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d.bind.adb -f 
INFO-FLOW: Finish binding dct_1d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_Col_DCT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dct_Pipeline_Col_DCT_Loop 
Execute         schedule -model dct_Pipeline_Col_DCT_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_DCT_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'Col_DCT_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 442.598 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_Col_DCT_Loop.
Execute         set_default_model dct_Pipeline_Col_DCT_Loop 
Execute         bind -model dct_Pipeline_Col_DCT_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 442.598 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_Col_DCT_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute         schedule -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 442.906 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.
Execute         set_default_model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute         bind -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 442.906 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_WR_Loop_Row_WR_Loop_Col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
Execute         schedule -model dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'WR_Loop_Row_WR_Loop_Col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 443.387 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_WR_Loop_Row_WR_Loop_Col.
Execute         set_default_model dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
Execute         bind -model dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 443.387 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_WR_Loop_Row_WR_Loop_Col.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dct 
Execute         schedule -model dct 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 443.637 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.sched.adb -f 
INFO-FLOW: Finish scheduling dct.
Execute         set_default_model dct 
Execute         bind -model dct 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 443.637 MB.
Execute         syn_report -verbosereport -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.bind.adb -f 
INFO-FLOW: Finish binding dct.
Execute         get_model_list dct -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
Execute         rtl_gen_preprocess dct_1d.1 
Execute         rtl_gen_preprocess dct_Pipeline_Row_DCT_Loop 
Execute         rtl_gen_preprocess dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute         rtl_gen_preprocess dct_1d 
Execute         rtl_gen_preprocess dct_Pipeline_Col_DCT_Loop 
Execute         rtl_gen_preprocess dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute         rtl_gen_preprocess dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
Execute         rtl_gen_preprocess dct 
INFO-FLOW: Model list for RTL generation: dct_Pipeline_RD_Loop_Row_RD_Loop_Col dct_1d.1 dct_Pipeline_Row_DCT_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_1d dct_Pipeline_Col_DCT_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row_WR_Loop_Col dct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_RD_Loop_Row_RD_Loop_Col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dct_Pipeline_RD_Loop_Row_RD_Loop_Col -top_prefix dct_ -sub_prefix dct_ -mg_file /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_RD_Loop_Row_RD_Loop_Col' pipeline 'RD_Loop_Row_RD_Loop_Col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_RD_Loop_Row_RD_Loop_Col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 443.637 MB.
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute         gen_rtl dct_Pipeline_RD_Loop_Row_RD_Loop_Col -style xilinx -f -lang vhdl -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/vhdl/dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
Execute         gen_rtl dct_Pipeline_RD_Loop_Row_RD_Loop_Col -style xilinx -f -lang vlog -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/verilog/dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
Execute         syn_report -csynth -model dct_Pipeline_RD_Loop_Row_RD_Loop_Col -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_RD_Loop_Row_RD_Loop_Col_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dct_Pipeline_RD_Loop_Row_RD_Loop_Col -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_RD_Loop_Row_RD_Loop_Col_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dct_Pipeline_RD_Loop_Row_RD_Loop_Col -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dct_Pipeline_RD_Loop_Row_RD_Loop_Col -f -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col.adb 
Execute         db_write -model dct_Pipeline_RD_Loop_Row_RD_Loop_Col -bindview -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dct_Pipeline_RD_Loop_Row_RD_Loop_Col -p /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dct_1d.1 -top_prefix dct_ -sub_prefix dct_ -mg_file /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_1d_1' pipeline 'dct_1d.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_16s_13ns_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16s_16s_12ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16s_16s_13ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_14ns_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29ns_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_12ns_13ns_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_12ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_13ns_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_13ns_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_13ns_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_14ns_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_29_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_29_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_1d_1'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 446.395 MB.
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute         gen_rtl dct_1d.1 -style xilinx -f -lang vhdl -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/vhdl/dct_dct_1d_1 
Execute         gen_rtl dct_1d.1 -style xilinx -f -lang vlog -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/verilog/dct_dct_1d_1 
Execute         syn_report -csynth -model dct_1d.1 -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_1d_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dct_1d.1 -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_1d_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dct_1d.1 -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dct_1d.1 -f -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1.adb 
Execute         db_write -model dct_1d.1 -bindview -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dct_1d.1 -p /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_Row_DCT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dct_Pipeline_Row_DCT_Loop -top_prefix dct_ -sub_prefix dct_ -mg_file /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_Row_DCT_Loop' pipeline 'Row_DCT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_Row_DCT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 449.918 MB.
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute         gen_rtl dct_Pipeline_Row_DCT_Loop -style xilinx -f -lang vhdl -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/vhdl/dct_dct_Pipeline_Row_DCT_Loop 
Execute         gen_rtl dct_Pipeline_Row_DCT_Loop -style xilinx -f -lang vlog -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/verilog/dct_dct_Pipeline_Row_DCT_Loop 
Execute         syn_report -csynth -model dct_Pipeline_Row_DCT_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_Row_DCT_Loop_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dct_Pipeline_Row_DCT_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_Row_DCT_Loop_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dct_Pipeline_Row_DCT_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dct_Pipeline_Row_DCT_Loop -f -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop.adb 
Execute         db_write -model dct_Pipeline_Row_DCT_Loop -bindview -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dct_Pipeline_Row_DCT_Loop -p /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -top_prefix dct_ -sub_prefix dct_ -mg_file /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 451.062 MB.
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute         gen_rtl dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -style xilinx -f -lang vhdl -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/vhdl/dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute         gen_rtl dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -style xilinx -f -lang vlog -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/verilog/dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute         syn_report -csynth -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -f -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.adb 
Execute         db_write -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -bindview -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -p /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dct_1d -top_prefix dct_ -sub_prefix dct_ -mg_file /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_1d' pipeline 'dct_1d' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_16s_13ns_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16s_16s_12ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16s_16s_13ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_14ns_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29ns_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_12ns_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_12ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_13ns_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_13ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_13ns_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_14ns_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_29_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_29_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_13ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_1d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 453.551 MB.
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute         gen_rtl dct_1d -style xilinx -f -lang vhdl -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/vhdl/dct_dct_1d 
Execute         gen_rtl dct_1d -style xilinx -f -lang vlog -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/verilog/dct_dct_1d 
Execute         syn_report -csynth -model dct_1d -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_1d_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dct_1d -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_1d_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dct_1d -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dct_1d -f -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d.adb 
Execute         db_write -model dct_1d -bindview -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dct_1d -p /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_Col_DCT_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dct_Pipeline_Col_DCT_Loop -top_prefix dct_ -sub_prefix dct_ -mg_file /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_Col_DCT_Loop' pipeline 'Col_DCT_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_Col_DCT_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 457.125 MB.
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute         gen_rtl dct_Pipeline_Col_DCT_Loop -style xilinx -f -lang vhdl -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/vhdl/dct_dct_Pipeline_Col_DCT_Loop 
Execute         gen_rtl dct_Pipeline_Col_DCT_Loop -style xilinx -f -lang vlog -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/verilog/dct_dct_Pipeline_Col_DCT_Loop 
Execute         syn_report -csynth -model dct_Pipeline_Col_DCT_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_Col_DCT_Loop_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dct_Pipeline_Col_DCT_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_Col_DCT_Loop_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dct_Pipeline_Col_DCT_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dct_Pipeline_Col_DCT_Loop -f -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop.adb 
Execute         db_write -model dct_Pipeline_Col_DCT_Loop -bindview -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dct_Pipeline_Col_DCT_Loop -p /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -top_prefix dct_ -sub_prefix dct_ -mg_file /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 457.961 MB.
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute         gen_rtl dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -style xilinx -f -lang vhdl -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/vhdl/dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute         gen_rtl dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -style xilinx -f -lang vlog -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/verilog/dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute         syn_report -csynth -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -f -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.adb 
Execute         db_write -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -bindview -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -p /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_WR_Loop_Row_WR_Loop_Col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dct_Pipeline_WR_Loop_Row_WR_Loop_Col -top_prefix dct_ -sub_prefix dct_ -mg_file /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_WR_Loop_Row_WR_Loop_Col' pipeline 'WR_Loop_Row_WR_Loop_Col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_WR_Loop_Row_WR_Loop_Col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 459.160 MB.
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute         gen_rtl dct_Pipeline_WR_Loop_Row_WR_Loop_Col -style xilinx -f -lang vhdl -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/vhdl/dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
Execute         gen_rtl dct_Pipeline_WR_Loop_Row_WR_Loop_Col -style xilinx -f -lang vlog -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/verilog/dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
Execute         syn_report -csynth -model dct_Pipeline_WR_Loop_Row_WR_Loop_Col -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_WR_Loop_Row_WR_Loop_Col_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dct_Pipeline_WR_Loop_Row_WR_Loop_Col -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_Pipeline_WR_Loop_Row_WR_Loop_Col_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dct_Pipeline_WR_Loop_Row_WR_Loop_Col -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dct_Pipeline_WR_Loop_Row_WR_Loop_Col -f -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col.adb 
Execute         db_write -model dct_Pipeline_WR_Loop_Row_WR_Loop_Col -bindview -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dct_Pipeline_WR_Loop_Row_WR_Loop_Col -p /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dct -top_prefix  -sub_prefix dct_ -mg_file /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
INFO: [RTMG 210-278] Implementing memory 'dct_row_outbuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dct_col_inbuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dct_buf_2d_in_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dct_buf_2d_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 461.227 MB.
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute         gen_rtl dct -istop -style xilinx -f -lang vhdl -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/vhdl/dct 
Execute         gen_rtl dct -istop -style xilinx -f -lang vlog -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/verilog/dct 
Execute         syn_report -csynth -model dct -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dct -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/dct_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dct -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dct -f -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.adb 
Execute         db_write -model dct -bindview -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dct -p /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct 
Execute         export_constraint_db -f -tool general -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.constraint.tcl 
Execute         syn_report -designview -model dct -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.design.xml 
Execute         syn_report -csynthDesign -model dct -o /home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth.rpt -MHOut /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -wcfg -model dct -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model dct -o /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.protoinst 
Execute         sc_get_clocks dct 
Execute         sc_get_portdomain dct 
INFO-FLOW: Model list for RTL component generation: dct_Pipeline_RD_Loop_Row_RD_Loop_Col dct_1d.1 dct_Pipeline_Row_DCT_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_1d dct_Pipeline_Col_DCT_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row_WR_Loop_Col dct
INFO-FLOW: Handling components in module [dct_Pipeline_RD_Loop_Row_RD_Loop_Col] ... 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct_1d_1] ... 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1.compgen.tcl 
INFO-FLOW: Found component dct_mul_16s_15ns_29_1_1.
INFO-FLOW: Append model dct_mul_16s_15ns_29_1_1
INFO-FLOW: Found component dct_mul_16s_15s_29_1_1.
INFO-FLOW: Append model dct_mul_16s_15s_29_1_1
INFO-FLOW: Found component dct_mac_muladd_16s_15s_13ns_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_16s_15s_13ns_29_4_1
INFO-FLOW: Found component dct_ama_submuladd_16s_16s_12ns_29s_29_4_1.
INFO-FLOW: Append model dct_ama_submuladd_16s_16s_12ns_29s_29_4_1
INFO-FLOW: Found component dct_mac_muladd_16s_14ns_29s_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_16s_14ns_29s_29_4_1
INFO-FLOW: Found component dct_mac_muladd_16s_15s_29s_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_16s_15s_29s_29_4_1
INFO-FLOW: Found component dct_mac_muladd_17s_13ns_29s_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_17s_13ns_29s_29_4_1
INFO-FLOW: Found component dct_mac_muladd_18s_14ns_13ns_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_18s_14ns_13ns_29_4_1
INFO-FLOW: Found component dct_ama_submuladd_16s_16s_13ns_29s_29_4_1.
INFO-FLOW: Append model dct_ama_submuladd_16s_16s_13ns_29s_29_4_1
INFO-FLOW: Found component dct_mac_muladd_17s_12ns_13ns_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_17s_12ns_13ns_29_4_1
INFO-FLOW: Found component dct_mac_muladd_17s_13ns_13ns_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_17s_13ns_13ns_29_4_1
INFO-FLOW: Found component dct_mac_muladd_16s_14ns_29ns_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_16s_14ns_29ns_29_4_1
INFO-FLOW: Found component dct_mac_muladd_17s_12ns_29s_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_17s_12ns_29s_29_4_1
INFO-FLOW: Found component dct_mac_muladd_18s_13ns_13ns_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_18s_13ns_13ns_29_4_1
INFO-FLOW: Found component dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1.
INFO-FLOW: Append model dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1
INFO-FLOW: Found component dct_mac_muladd_16s_15s_29ns_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_16s_15s_29ns_29_4_1
INFO-FLOW: Found component dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1.
INFO-FLOW: Append model dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1
INFO-FLOW: Handling components in module [dct_Pipeline_Row_DCT_Loop] ... 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop] ... 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct_1d] ... 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d.compgen.tcl 
INFO-FLOW: Found component dct_mul_17s_14ns_29_1_1.
INFO-FLOW: Append model dct_mul_17s_14ns_29_1_1
INFO-FLOW: Found component dct_mul_17s_13ns_29_1_1.
INFO-FLOW: Append model dct_mul_17s_13ns_29_1_1
INFO-FLOW: Handling components in module [dct_Pipeline_Col_DCT_Loop] ... 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop] ... 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct_Pipeline_WR_Loop_Row_WR_Loop_Col] ... 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct] ... 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.compgen.tcl 
INFO-FLOW: Found component dct_row_outbuf_RAM_AUTO_1R1W.
INFO-FLOW: Append model dct_row_outbuf_RAM_AUTO_1R1W
INFO-FLOW: Found component dct_col_inbuf_RAM_AUTO_1R1W.
INFO-FLOW: Append model dct_col_inbuf_RAM_AUTO_1R1W
INFO-FLOW: Found component dct_buf_2d_in_RAM_AUTO_1R1W.
INFO-FLOW: Append model dct_buf_2d_in_RAM_AUTO_1R1W
INFO-FLOW: Found component dct_buf_2d_out_RAM_AUTO_1R1W.
INFO-FLOW: Append model dct_buf_2d_out_RAM_AUTO_1R1W
INFO-FLOW: Found component dct_control_s_axi.
INFO-FLOW: Append model dct_control_s_axi
INFO-FLOW: Append model dct_Pipeline_RD_Loop_Row_RD_Loop_Col
INFO-FLOW: Append model dct_1d_1
INFO-FLOW: Append model dct_Pipeline_Row_DCT_Loop
INFO-FLOW: Append model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
INFO-FLOW: Append model dct_1d
INFO-FLOW: Append model dct_Pipeline_Col_DCT_Loop
INFO-FLOW: Append model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
INFO-FLOW: Append model dct_Pipeline_WR_Loop_Row_WR_Loop_Col
INFO-FLOW: Append model dct
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dct_flow_control_loop_pipe_sequential_init dct_mul_16s_15ns_29_1_1 dct_mul_16s_15s_29_1_1 dct_mac_muladd_16s_15s_13ns_29_4_1 dct_ama_submuladd_16s_16s_12ns_29s_29_4_1 dct_mac_muladd_16s_14ns_29s_29_4_1 dct_mac_muladd_16s_15s_29s_29_4_1 dct_mac_muladd_17s_13ns_29s_29_4_1 dct_mac_muladd_18s_14ns_13ns_29_4_1 dct_ama_submuladd_16s_16s_13ns_29s_29_4_1 dct_mac_muladd_17s_12ns_13ns_29_4_1 dct_mac_muladd_17s_13ns_13ns_29_4_1 dct_mac_muladd_16s_14ns_29ns_29_4_1 dct_mac_muladd_17s_12ns_29s_29_4_1 dct_mac_muladd_18s_13ns_13ns_29_4_1 dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1 dct_mac_muladd_16s_15s_29ns_29_4_1 dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1 dct_flow_control_loop_pipe_sequential_init dct_flow_control_loop_pipe_sequential_init dct_mul_17s_14ns_29_1_1 dct_mul_17s_13ns_29_1_1 dct_flow_control_loop_pipe_sequential_init dct_flow_control_loop_pipe_sequential_init dct_flow_control_loop_pipe_sequential_init dct_row_outbuf_RAM_AUTO_1R1W dct_col_inbuf_RAM_AUTO_1R1W dct_buf_2d_in_RAM_AUTO_1R1W dct_buf_2d_out_RAM_AUTO_1R1W dct_control_s_axi dct_Pipeline_RD_Loop_Row_RD_Loop_Col dct_1d_1 dct_Pipeline_Row_DCT_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_1d dct_Pipeline_Col_DCT_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row_WR_Loop_Col dct
INFO-FLOW: Generating /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_mul_16s_15ns_29_1_1
INFO-FLOW: To file: write model dct_mul_16s_15s_29_1_1
INFO-FLOW: To file: write model dct_mac_muladd_16s_15s_13ns_29_4_1
INFO-FLOW: To file: write model dct_ama_submuladd_16s_16s_12ns_29s_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_16s_14ns_29s_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_16s_15s_29s_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_17s_13ns_29s_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_18s_14ns_13ns_29_4_1
INFO-FLOW: To file: write model dct_ama_submuladd_16s_16s_13ns_29s_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_17s_12ns_13ns_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_17s_13ns_13ns_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_16s_14ns_29ns_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_17s_12ns_29s_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_18s_13ns_13ns_29_4_1
INFO-FLOW: To file: write model dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_16s_15s_29ns_29_4_1
INFO-FLOW: To file: write model dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_mul_17s_14ns_29_1_1
INFO-FLOW: To file: write model dct_mul_17s_13ns_29_1_1
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_row_outbuf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dct_col_inbuf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dct_buf_2d_in_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dct_buf_2d_out_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dct_control_s_axi
INFO-FLOW: To file: write model dct_Pipeline_RD_Loop_Row_RD_Loop_Col
INFO-FLOW: To file: write model dct_1d_1
INFO-FLOW: To file: write model dct_Pipeline_Row_DCT_Loop
INFO-FLOW: To file: write model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
INFO-FLOW: To file: write model dct_1d
INFO-FLOW: To file: write model dct_Pipeline_Col_DCT_Loop
INFO-FLOW: To file: write model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
INFO-FLOW: To file: write model dct_Pipeline_WR_Loop_Row_WR_Loop_Col
INFO-FLOW: To file: write model dct
INFO-FLOW: Generating /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/vhdl' dstVlogDir='/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/vlog' tclDir='/home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db' modelList='dct_flow_control_loop_pipe_sequential_init
dct_mul_16s_15ns_29_1_1
dct_mul_16s_15s_29_1_1
dct_mac_muladd_16s_15s_13ns_29_4_1
dct_ama_submuladd_16s_16s_12ns_29s_29_4_1
dct_mac_muladd_16s_14ns_29s_29_4_1
dct_mac_muladd_16s_15s_29s_29_4_1
dct_mac_muladd_17s_13ns_29s_29_4_1
dct_mac_muladd_18s_14ns_13ns_29_4_1
dct_ama_submuladd_16s_16s_13ns_29s_29_4_1
dct_mac_muladd_17s_12ns_13ns_29_4_1
dct_mac_muladd_17s_13ns_13ns_29_4_1
dct_mac_muladd_16s_14ns_29ns_29_4_1
dct_mac_muladd_17s_12ns_29s_29_4_1
dct_mac_muladd_18s_13ns_13ns_29_4_1
dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1
dct_mac_muladd_16s_15s_29ns_29_4_1
dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_mul_17s_14ns_29_1_1
dct_mul_17s_13ns_29_1_1
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_row_outbuf_RAM_AUTO_1R1W
dct_col_inbuf_RAM_AUTO_1R1W
dct_buf_2d_in_RAM_AUTO_1R1W
dct_buf_2d_out_RAM_AUTO_1R1W
dct_control_s_axi
dct_Pipeline_RD_Loop_Row_RD_Loop_Col
dct_1d_1
dct_Pipeline_Row_DCT_Loop
dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
dct_1d
dct_Pipeline_Col_DCT_Loop
dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
dct_Pipeline_WR_Loop_Row_WR_Loop_Col
dct
' expOnly='0'
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col.compgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1.compgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop.compgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.compgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d.compgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop.compgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.compgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col.compgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 464.074 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dct_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/hyeon/workspace/dct/dct_hls_solution/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dct_flow_control_loop_pipe_sequential_init
dct_mul_16s_15ns_29_1_1
dct_mul_16s_15s_29_1_1
dct_mac_muladd_16s_15s_13ns_29_4_1
dct_ama_submuladd_16s_16s_12ns_29s_29_4_1
dct_mac_muladd_16s_14ns_29s_29_4_1
dct_mac_muladd_16s_15s_29s_29_4_1
dct_mac_muladd_17s_13ns_29s_29_4_1
dct_mac_muladd_18s_14ns_13ns_29_4_1
dct_ama_submuladd_16s_16s_13ns_29s_29_4_1
dct_mac_muladd_17s_12ns_13ns_29_4_1
dct_mac_muladd_17s_13ns_13ns_29_4_1
dct_mac_muladd_16s_14ns_29ns_29_4_1
dct_mac_muladd_17s_12ns_29s_29_4_1
dct_mac_muladd_18s_13ns_13ns_29_4_1
dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1
dct_mac_muladd_16s_15s_29ns_29_4_1
dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_mul_17s_14ns_29_1_1
dct_mul_17s_13ns_29_1_1
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_row_outbuf_RAM_AUTO_1R1W
dct_col_inbuf_RAM_AUTO_1R1W
dct_buf_2d_in_RAM_AUTO_1R1W
dct_buf_2d_out_RAM_AUTO_1R1W
dct_control_s_axi
dct_Pipeline_RD_Loop_Row_RD_Loop_Col
dct_1d_1
dct_Pipeline_Row_DCT_Loop
dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
dct_1d
dct_Pipeline_Col_DCT_Loop
dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
dct_Pipeline_WR_Loop_Row_WR_Loop_Col
dct
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/top-io-be.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.compgen.dataonly.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.compgen.dataonly.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.compgen.dataonly.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col.tbgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1.tbgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop.tbgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.tbgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d.tbgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop.tbgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.tbgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col.tbgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.constraint.tcl 
Execute         sc_get_clocks dct 
Execute         source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST dct MODULE2INSTS {dct dct dct_Pipeline_RD_Loop_Row_RD_Loop_Col grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98 dct_Pipeline_Row_DCT_Loop grp_dct_Pipeline_Row_DCT_Loop_fu_120 dct_1d_1 grp_dct_1d_1_fu_154 dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133 dct_Pipeline_Col_DCT_Loop grp_dct_Pipeline_Col_DCT_Loop_fu_139 dct_1d grp_dct_1d_fu_34 dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145 dct_Pipeline_WR_Loop_Row_WR_Loop_Col grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151} INST2MODULE {dct dct grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98 dct_Pipeline_RD_Loop_Row_RD_Loop_Col grp_dct_Pipeline_Row_DCT_Loop_fu_120 dct_Pipeline_Row_DCT_Loop grp_dct_1d_1_fu_154 dct_1d_1 grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133 dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop grp_dct_Pipeline_Col_DCT_Loop_fu_139 dct_Pipeline_Col_DCT_Loop grp_dct_1d_fu_34 dct_1d grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145 dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151 dct_Pipeline_WR_Loop_Row_WR_Loop_Col} INSTDATA {dct {DEPTH 1 CHILDREN {grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98 grp_dct_Pipeline_Row_DCT_Loop_fu_120 grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133 grp_dct_Pipeline_Col_DCT_Loop_fu_139 grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145 grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151}} grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98 {DEPTH 2 CHILDREN {}} grp_dct_Pipeline_Row_DCT_Loop_fu_120 {DEPTH 2 CHILDREN grp_dct_1d_1_fu_154} grp_dct_1d_1_fu_154 {DEPTH 3 CHILDREN {}} grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133 {DEPTH 2 CHILDREN {}} grp_dct_Pipeline_Col_DCT_Loop_fu_139 {DEPTH 2 CHILDREN grp_dct_1d_fu_34} grp_dct_1d_fu_34 {DEPTH 3 CHILDREN {}} grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145 {DEPTH 2 CHILDREN {}} grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151 {DEPTH 2 CHILDREN {}}} MODULEDATA {dct_Pipeline_RD_Loop_Row_RD_Loop_Col {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_fu_233_p2 SOURCE dct.cpp:69 VARIABLE icmp_ln69 LOOP RD_Loop_Row_RD_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_239_p2 SOURCE dct.cpp:69 VARIABLE add_ln69_1 LOOP RD_Loop_Row_RD_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_256_p2 SOURCE dct.cpp:69 VARIABLE add_ln69 LOOP RD_Loop_Row_RD_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_262_p2 SOURCE dct.cpp:71 VARIABLE icmp_ln71 LOOP RD_Loop_Row_RD_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln66_fu_268_p3 SOURCE dct.cpp:66 VARIABLE select_ln66 LOOP RD_Loop_Row_RD_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_fu_276_p3 SOURCE dct.cpp:69 VARIABLE select_ln69 LOOP RD_Loop_Row_RD_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_304_p2 SOURCE dct.cpp:73 VARIABLE add_ln73 LOOP RD_Loop_Row_RD_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_310_p2 SOURCE dct.cpp:71 VARIABLE add_ln71 LOOP RD_Loop_Row_RD_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dct_1d_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_217_p2 SOURCE dct.cpp:8 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5716_fu_243_p2 SOURCE dct.cpp:8 VARIABLE tmp5716 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_348_p2 SOURCE dct.cpp:26 VARIABLE add_ln26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U28 SOURCE dct.cpp:11 VARIABLE mul_ln11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_29_1_1_U10 SOURCE dct.cpp:24 VARIABLE mul_ln24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_29_1_1_U14 SOURCE dct.cpp:24 VARIABLE mul_ln24_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_1_U18 SOURCE dct.cpp:24 VARIABLE mul_ln24_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_16s_16s_12ns_29s_29_4_1_U19 SOURCE dct.cpp:24 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_16s_16s_12ns_29s_29_4_1_U19 SOURCE dct.cpp:24 VARIABLE tmp4_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_16s_16s_12ns_29s_29_4_1_U19 SOURCE dct.cpp:24 VARIABLE tmp5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp7_fu_364_p2 SOURCE dct.cpp:24 VARIABLE tmp7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_13ns_29s_29_4_1_U23 SOURCE dct.cpp:26 VARIABLE mul_ln26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_16s_16s_12ns_29s_29_4_1_U19 SOURCE dct.cpp:26 VARIABLE add_ln26_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U28 SOURCE dct.cpp:26 VARIABLE add_ln26_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_13ns_29s_29_4_1_U23 SOURCE dct.cpp:26 VARIABLE add_ln26_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_1_U18 SOURCE dct.cpp:26 VARIABLE add_ln26_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp11_fu_374_p2 SOURCE dct.cpp:24 VARIABLE tmp11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp12_fu_384_p2 SOURCE dct.cpp:24 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33 SOURCE dct.cpp:24 VARIABLE tmp13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33 SOURCE dct.cpp:24 VARIABLE tmp13_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33 SOURCE dct.cpp:24 VARIABLE tmp14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp17_fu_390_p2 SOURCE dct.cpp:24 VARIABLE tmp17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18s_14ns_13ns_29_4_1_U24 SOURCE dct.cpp:26 VARIABLE mul_ln26_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18s_14ns_13ns_29_4_1_U24 SOURCE dct.cpp:26 VARIABLE add_ln26_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33 SOURCE dct.cpp:26 VARIABLE add_ln26_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U34 SOURCE dct.cpp:11 VARIABLE mul_ln11_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_29_1_1_U11 SOURCE dct.cpp:24 VARIABLE mul_ln24_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U20 SOURCE dct.cpp:24 VARIABLE mul_ln24_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_29_1_1_U15 SOURCE dct.cpp:24 VARIABLE mul_ln24_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_16s_16s_13ns_29s_29_4_1_U25 SOURCE dct.cpp:11 VARIABLE tmp22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_16s_16s_13ns_29s_29_4_1_U25 SOURCE dct.cpp:11 VARIABLE tmp22_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_16s_16s_13ns_29s_29_4_1_U25 SOURCE dct.cpp:11 VARIABLE tmp23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp25_fu_415_p2 SOURCE dct.cpp:24 VARIABLE tmp25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_12ns_13ns_29_4_1_U26 SOURCE dct.cpp:26 VARIABLE mul_ln26_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U20 SOURCE dct.cpp:26 VARIABLE add_ln26_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U34 SOURCE dct.cpp:26 VARIABLE add_ln26_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_16s_16s_13ns_29s_29_4_1_U25 SOURCE dct.cpp:26 VARIABLE add_ln26_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_12ns_13ns_29_4_1_U26 SOURCE dct.cpp:26 VARIABLE add_ln26_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp27_fu_425_p2 SOURCE dct.cpp:24 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln26_fu_460_p2 SOURCE dct.cpp:26 VARIABLE sub_ln26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29ns_29_4_1_U35 SOURCE dct.cpp:24 VARIABLE mul_ln24_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_29_1_1_U12 SOURCE dct.cpp:24 VARIABLE mul_ln24_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U21 SOURCE dct.cpp:24 VARIABLE mul_ln24_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_29_1_1_U16 SOURCE dct.cpp:24 VARIABLE mul_ln24_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_12ns_29s_29_4_1_U29 SOURCE dct.cpp:24 VARIABLE tmp33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp35_fu_490_p2 SOURCE dct.cpp:24 VARIABLE tmp35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_13ns_13ns_29_4_1_U27 SOURCE dct.cpp:26 VARIABLE mul_ln26_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U21 SOURCE dct.cpp:26 VARIABLE add_ln26_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29ns_29_4_1_U35 SOURCE dct.cpp:26 VARIABLE add_ln26_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_12ns_29s_29_4_1_U29 SOURCE dct.cpp:26 VARIABLE add_ln26_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_13ns_13ns_29_4_1_U27 SOURCE dct.cpp:26 VARIABLE add_ln26_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp39_fu_500_p2 SOURCE dct.cpp:24 VARIABLE tmp39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp40_fu_510_p2 SOURCE dct.cpp:24 VARIABLE tmp40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36 SOURCE dct.cpp:24 VARIABLE tmp41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36 SOURCE dct.cpp:24 VARIABLE tmp41_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36 SOURCE dct.cpp:24 VARIABLE tmp42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18s_13ns_13ns_29_4_1_U30 SOURCE dct.cpp:26 VARIABLE mul_ln26_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18s_13ns_13ns_29_4_1_U30 SOURCE dct.cpp:26 VARIABLE add_ln26_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36 SOURCE dct.cpp:26 VARIABLE add_ln26_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U37 SOURCE dct.cpp:24 VARIABLE mul_ln24_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_29_1_1_U13 SOURCE dct.cpp:24 VARIABLE mul_ln24_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U22 SOURCE dct.cpp:24 VARIABLE mul_ln24_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_29_1_1_U17 SOURCE dct.cpp:24 VARIABLE mul_ln24_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_13ns_29s_29_4_1_U31 SOURCE dct.cpp:24 VARIABLE tmp51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_12ns_13ns_29_4_1_U32 SOURCE dct.cpp:26 VARIABLE mul_ln26_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U22 SOURCE dct.cpp:26 VARIABLE add_ln26_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U37 SOURCE dct.cpp:26 VARIABLE add_ln26_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_13ns_29s_29_4_1_U31 SOURCE dct.cpp:26 VARIABLE add_ln26_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_12ns_13ns_29_4_1_U32 SOURCE dct.cpp:26 VARIABLE add_ln26_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 28 BRAM 0 URAM 0}} dct_Pipeline_Row_DCT_Loop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_177_p2 SOURCE dct.cpp:39 VARIABLE icmp_ln39 LOOP Row_DCT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_195_p2 SOURCE dct.cpp:39 VARIABLE add_ln39 LOOP Row_DCT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 28 BRAM 0 URAM 0}} dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln44_fu_97_p2 SOURCE dct.cpp:44 VARIABLE icmp_ln44 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_103_p2 SOURCE dct.cpp:44 VARIABLE add_ln44_1 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_120_p2 SOURCE dct.cpp:44 VARIABLE add_ln44 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_126_p2 SOURCE dct.cpp:46 VARIABLE icmp_ln46 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_fu_132_p3 SOURCE dct.cpp:35 VARIABLE select_ln35 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln44_fu_144_p3 SOURCE dct.cpp:44 VARIABLE select_ln44 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_180_p2 SOURCE dct.cpp:48 VARIABLE add_ln48 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_186_p2 SOURCE dct.cpp:48 VARIABLE add_ln48_1 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_192_p2 SOURCE dct.cpp:46 VARIABLE add_ln46 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dct_1d {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_397_p2 SOURCE dct.cpp:24 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5733_fu_422_p2 SOURCE dct.cpp:24 VARIABLE tmp5733 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_523_p2 SOURCE dct.cpp:26 VARIABLE add_ln26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U93 SOURCE dct.cpp:11 VARIABLE mul_ln11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_29_1_1_U76 SOURCE dct.cpp:24 VARIABLE mul_ln24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U89 SOURCE dct.cpp:24 VARIABLE mul_ln24_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_1_U84 SOURCE dct.cpp:24 VARIABLE mul_ln24_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_16s_16s_12ns_29s_29_4_1_U85 SOURCE dct.cpp:24 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_16s_16s_12ns_29s_29_4_1_U85 SOURCE dct.cpp:24 VARIABLE tmp4_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_16s_16s_12ns_29s_29_4_1_U85 SOURCE dct.cpp:24 VARIABLE tmp5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp7_fu_450_p2 SOURCE dct.cpp:24 VARIABLE tmp7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_17s_14ns_29_1_1_U80 SOURCE dct.cpp:26 VARIABLE mul_ln26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_16s_16s_12ns_29s_29_4_1_U85 SOURCE dct.cpp:26 VARIABLE add_ln26_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U93 SOURCE dct.cpp:26 VARIABLE add_ln26_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U89 SOURCE dct.cpp:26 VARIABLE add_ln26_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_1_U84 SOURCE dct.cpp:26 VARIABLE add_ln26_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp11_fu_551_p2 SOURCE dct.cpp:24 VARIABLE tmp11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp12_fu_559_p2 SOURCE dct.cpp:24 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98 SOURCE dct.cpp:24 VARIABLE tmp13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98 SOURCE dct.cpp:24 VARIABLE tmp13_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98 SOURCE dct.cpp:24 VARIABLE tmp14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp17_fu_456_p2 SOURCE dct.cpp:24 VARIABLE tmp17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18s_14ns_13ns_29_4_1_U94 SOURCE dct.cpp:26 VARIABLE mul_ln26_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18s_14ns_13ns_29_4_1_U94 SOURCE dct.cpp:26 VARIABLE add_ln26_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98 SOURCE dct.cpp:26 VARIABLE add_ln26_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U95 SOURCE dct.cpp:11 VARIABLE mul_ln11_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_29_1_1_U77 SOURCE dct.cpp:24 VARIABLE mul_ln24_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_29_1_1_U81 SOURCE dct.cpp:24 VARIABLE mul_ln24_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_1_U90 SOURCE dct.cpp:24 VARIABLE mul_ln24_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_16s_16s_13ns_29s_29_4_1_U86 SOURCE dct.cpp:11 VARIABLE tmp22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_16s_16s_13ns_29s_29_4_1_U86 SOURCE dct.cpp:11 VARIABLE tmp22_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_16s_16s_13ns_29s_29_4_1_U86 SOURCE dct.cpp:11 VARIABLE tmp23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp25_fu_477_p2 SOURCE dct.cpp:24 VARIABLE tmp25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_12ns_29s_29_4_1_U91 SOURCE dct.cpp:26 VARIABLE mul_ln26_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_16s_16s_13ns_29s_29_4_1_U86 SOURCE dct.cpp:26 VARIABLE add_ln26_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U95 SOURCE dct.cpp:26 VARIABLE add_ln26_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_12ns_29s_29_4_1_U91 SOURCE dct.cpp:26 VARIABLE add_ln26_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_1_U90 SOURCE dct.cpp:26 VARIABLE add_ln26_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp27_fu_487_p2 SOURCE dct.cpp:24 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln26_fu_601_p2 SOURCE dct.cpp:26 VARIABLE sub_ln26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29ns_29_4_1_U99 SOURCE dct.cpp:24 VARIABLE mul_ln24_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_29_1_1_U78 SOURCE dct.cpp:24 VARIABLE mul_ln24_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U87 SOURCE dct.cpp:24 VARIABLE mul_ln24_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U96 SOURCE dct.cpp:24 VARIABLE mul_ln24_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_17s_13ns_29_1_1_U82 SOURCE dct.cpp:24 VARIABLE tmp33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp35_fu_497_p2 SOURCE dct.cpp:24 VARIABLE tmp35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_13ns_13ns_29_4_1_U92 SOURCE dct.cpp:26 VARIABLE mul_ln26_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U87 SOURCE dct.cpp:26 VARIABLE add_ln26_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29ns_29_4_1_U99 SOURCE dct.cpp:26 VARIABLE add_ln26_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U96 SOURCE dct.cpp:26 VARIABLE add_ln26_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_13ns_13ns_29_4_1_U92 SOURCE dct.cpp:26 VARIABLE add_ln26_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp39_fu_622_p2 SOURCE dct.cpp:24 VARIABLE tmp39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp40_fu_630_p2 SOURCE dct.cpp:24 VARIABLE tmp40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103 SOURCE dct.cpp:24 VARIABLE tmp41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103 SOURCE dct.cpp:24 VARIABLE tmp41_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103 SOURCE dct.cpp:24 VARIABLE tmp42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18s_13ns_13ns_29_4_1_U100 SOURCE dct.cpp:26 VARIABLE mul_ln26_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18s_13ns_13ns_29_4_1_U100 SOURCE dct.cpp:26 VARIABLE add_ln26_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103 SOURCE dct.cpp:26 VARIABLE add_ln26_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U101 SOURCE dct.cpp:24 VARIABLE mul_ln24_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_29_1_1_U79 SOURCE dct.cpp:24 VARIABLE mul_ln24_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U88 SOURCE dct.cpp:24 VARIABLE mul_ln24_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15s_29_1_1_U83 SOURCE dct.cpp:24 VARIABLE mul_ln24_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_13ns_29s_29_4_1_U102 SOURCE dct.cpp:24 VARIABLE tmp51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_12ns_13ns_29_4_1_U97 SOURCE dct.cpp:26 VARIABLE mul_ln26_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U88 SOURCE dct.cpp:26 VARIABLE add_ln26_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_1_U101 SOURCE dct.cpp:26 VARIABLE add_ln26_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_13ns_29s_29_4_1_U102 SOURCE dct.cpp:26 VARIABLE add_ln26_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_12ns_13ns_29_4_1_U97 SOURCE dct.cpp:26 VARIABLE add_ln26_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 28 BRAM 0 URAM 0}} dct_Pipeline_Col_DCT_Loop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_51_p2 SOURCE dct.cpp:51 VARIABLE icmp_ln51 LOOP Col_DCT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_57_p2 SOURCE dct.cpp:51 VARIABLE add_ln51 LOOP Col_DCT_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 28 BRAM 0 URAM 0}} dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_97_p2 SOURCE dct.cpp:57 VARIABLE icmp_ln57 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_103_p2 SOURCE dct.cpp:57 VARIABLE add_ln57_1 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_120_p2 SOURCE dct.cpp:57 VARIABLE add_ln57 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_126_p2 SOURCE dct.cpp:59 VARIABLE icmp_ln59 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_fu_132_p3 SOURCE dct.cpp:35 VARIABLE select_ln35 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_fu_144_p3 SOURCE dct.cpp:57 VARIABLE select_ln57 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_180_p2 SOURCE dct.cpp:61 VARIABLE add_ln61 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_186_p2 SOURCE dct.cpp:61 VARIABLE add_ln61_1 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_192_p2 SOURCE dct.cpp:59 VARIABLE add_ln59 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dct_Pipeline_WR_Loop_Row_WR_Loop_Col {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln84_fu_109_p2 SOURCE dct.cpp:84 VARIABLE icmp_ln84 LOOP WR_Loop_Row_WR_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_1_fu_115_p2 SOURCE dct.cpp:84 VARIABLE add_ln84_1 LOOP WR_Loop_Row_WR_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_132_p2 SOURCE dct.cpp:84 VARIABLE add_ln84 LOOP WR_Loop_Row_WR_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln86_fu_138_p2 SOURCE dct.cpp:86 VARIABLE icmp_ln86 LOOP WR_Loop_Row_WR_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_144_p3 SOURCE dct.cpp:81 VARIABLE select_ln81 LOOP WR_Loop_Row_WR_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln84_fu_152_p3 SOURCE dct.cpp:84 VARIABLE select_ln84 LOOP WR_Loop_Row_WR_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_176_p2 SOURCE dct.cpp:88 VARIABLE add_ln88 LOOP WR_Loop_Row_WR_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_182_p2 SOURCE dct.cpp:86 VARIABLE add_ln86 LOOP WR_Loop_Row_WR_Loop_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dct {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME row_outbuf_U SOURCE dct.cpp:33 VARIABLE row_outbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME col_outbuf_U SOURCE dct.cpp:34 VARIABLE col_outbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME col_inbuf_U SOURCE dct.cpp:34 VARIABLE col_inbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_U SOURCE dct.cpp:97 VARIABLE buf_2d_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_1_U SOURCE dct.cpp:97 VARIABLE buf_2d_in_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_2_U SOURCE dct.cpp:97 VARIABLE buf_2d_in_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_3_U SOURCE dct.cpp:97 VARIABLE buf_2d_in_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_4_U SOURCE dct.cpp:97 VARIABLE buf_2d_in_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_5_U SOURCE dct.cpp:97 VARIABLE buf_2d_in_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_6_U SOURCE dct.cpp:97 VARIABLE buf_2d_in_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_7_U SOURCE dct.cpp:97 VARIABLE buf_2d_in_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_out_U SOURCE dct.cpp:98 VARIABLE buf_2d_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 56 BRAM 6 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.42 seconds; current allocated memory: 471.598 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dct.
INFO: [VLOG 209-307] Generating Verilog RTL for dct.
Execute         syn_report -model dct -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.72 MHz
Command       autosyn done; 2.99 sec.
Command     csynth_design done; 21.08 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:21; Allocated memory: 147.844 MB.
Execute     cosim_design -trace_level all -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 2.54 sec.
Execute       write_ini /home/hyeon/workspace/dct/dct_hls_solution/hls_config.cfg -apsfile /home/hyeon/workspace/dct/dct_hls_solution/hls/hls.aps -filepaths relative -quiet 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/xilinx/Vitis/2024.2/include -I include /home/hyeon/workspace/dct/dct_test.cpp -o /home/hyeon/workspace/dct/dct_hls_solution/hls/./sim/autowrap/testbench/dct_test.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_test.cpp.clang.autosim-tb.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_test.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/hyeon/workspace/dct/dct_test.cpp /home/hyeon/workspace/dct/dct_hls_solution/hls/./sim/autowrap/testbench/dct_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/hyeon/workspace/dct/dct_hls_solution/hls/./sim/autowrap/testbench/dct_test.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/hyeon/workspace/dct/dct_hls_solution/hls/./sim/autowrap/testbench/dct_test.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 0.51 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/xilinx/Vitis/2024.2/include -I include /home/hyeon/workspace/dct/dct.cpp -o /home/hyeon/workspace/dct/dct_hls_solution/hls/./sim/autowrap/testbench/dct.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 > /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.cpp.clang.autosim-tb.out.log 2> /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/hyeon/workspace/dct/dct.cpp /home/hyeon/workspace/dct/dct_hls_solution/hls/./sim/autowrap/testbench/dct.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/hyeon/workspace/dct/dct_hls_solution/hls/./sim/autowrap/testbench/dct.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/hyeon/workspace/dct/dct_hls_solution/hls/./sim/autowrap/testbench/dct.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 0.44 sec.
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.DependenceCheck.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 29 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command     cosim_design done; 45.04 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:45; Allocated memory: 12.742 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
Execute       write_ini /home/hyeon/workspace/dct/dct_hls_solution/hls_config.cfg -apsfile /home/hyeon/workspace/dct/dct_hls_solution/hls/hls.aps -filepaths relative -quiet 
Execute       ::AP::init_summary_file package-ip 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute         AP::get_vpp_package_output_file
Command       AP::init_summary_file done; 2.56 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=dct xml_exists=0
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dct
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=39 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='dct_flow_control_loop_pipe_sequential_init
dct_mul_16s_15ns_29_1_1
dct_mul_16s_15s_29_1_1
dct_mac_muladd_16s_15s_13ns_29_4_1
dct_ama_submuladd_16s_16s_12ns_29s_29_4_1
dct_mac_muladd_16s_14ns_29s_29_4_1
dct_mac_muladd_16s_15s_29s_29_4_1
dct_mac_muladd_17s_13ns_29s_29_4_1
dct_mac_muladd_18s_14ns_13ns_29_4_1
dct_ama_submuladd_16s_16s_13ns_29s_29_4_1
dct_mac_muladd_17s_12ns_13ns_29_4_1
dct_mac_muladd_17s_13ns_13ns_29_4_1
dct_mac_muladd_16s_14ns_29ns_29_4_1
dct_mac_muladd_17s_12ns_29s_29_4_1
dct_mac_muladd_18s_13ns_13ns_29_4_1
dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1
dct_mac_muladd_16s_15s_29ns_29_4_1
dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_mul_17s_14ns_29_1_1
dct_mul_17s_13ns_29_1_1
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_row_outbuf_RAM_AUTO_1R1W
dct_col_inbuf_RAM_AUTO_1R1W
dct_buf_2d_in_RAM_AUTO_1R1W
dct_buf_2d_out_RAM_AUTO_1R1W
dct_control_s_axi
dct_Pipeline_RD_Loop_Row_RD_Loop_Col
dct_1d_1
dct_Pipeline_Row_DCT_Loop
dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
dct_1d
dct_Pipeline_Col_DCT_Loop
dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
dct_Pipeline_WR_Loop_Row_WR_Loop_Col
dct
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.compgen.dataonly.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.compgen.dataonly.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.compgen.dataonly.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_RD_Loop_Row_RD_Loop_Col.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d_1.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Row_DCT_Loop.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_1d.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Col_DCT_Loop.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct_Pipeline_WR_Loop_Row_WR_Loop_Col.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.constraint.tcl 
Execute       sc_get_clocks dct 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.constraint.tcl 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/dct.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hyeon/workspace/dct/dct_hls_solution/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/hyeon/workspace/dct/dct_hls_solution/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/hyeon/workspace/dct/dct_hls_solution/hls/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s dct_hls_solution/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file dct_hls_solution/hls/impl/export.zip
Command     export_design done; 13.7 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:13; Allocated memory: 5.086 MB.
Execute     cleanup_all 
