
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006818  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  080068d4  080068d4  000078d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069a0  080069a0  00008074  2**0
                  CONTENTS
  4 .ARM          00000000  080069a0  080069a0  00008074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080069a0  080069a0  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069a0  080069a0  000079a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080069a4  080069a4  000079a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080069a8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000074  08006a1c  00008074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  08006a1c  000082f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012eb0  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002baa  00000000  00000000  0001af4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001240  00000000  00000000  0001daf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e3a  00000000  00000000  0001ed38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001810a  00000000  00000000  0001fb72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001675a  00000000  00000000  00037c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098476  00000000  00000000  0004e3d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e684c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004210  00000000  00000000  000e6890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000eaaa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000074 	.word	0x20000074
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080068bc 	.word	0x080068bc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000078 	.word	0x20000078
 8000100:	080068bc 	.word	0x080068bc

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <capTouch_Init>:

#include "AT42QT1070.h"


uint8_t capTouch_Init(QT1070 *capTouch, I2C_HandleTypeDef *hi2c, TIM_HandleTypeDef *htimDelay,
					GPIO_TypeDef **capTouchResetPort, uint16_t capTouchResetPin, uint8_t keyEnFlags) {
 800021c:	b5b0      	push	{r4, r5, r7, lr}
 800021e:	b088      	sub	sp, #32
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800022a:	231e      	movs	r3, #30
 800022c:	18fb      	adds	r3, r7, r3
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]

	// Assign handlers and GPIO pins for specific instance
	capTouch->hi2c = hi2c;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]

	capTouch->delayTimer = htimDelay;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	605a      	str	r2, [r3, #4]

	capTouch->resetPort = capTouchResetPort;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	683a      	ldr	r2, [r7, #0]
 8000242:	609a      	str	r2, [r3, #8]
	capTouch->resetPin = capTouchResetPin;
 8000244:	68fa      	ldr	r2, [r7, #12]
 8000246:	2330      	movs	r3, #48	@ 0x30
 8000248:	18fb      	adds	r3, r7, r3
 800024a:	881b      	ldrh	r3, [r3, #0]
 800024c:	8193      	strh	r3, [r2, #12]

	// Hardware reset device
	// Assumes active-high hardware configuration
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_SET);
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	6818      	ldr	r0, [r3, #0]
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	899b      	ldrh	r3, [r3, #12]
 8000258:	2201      	movs	r2, #1
 800025a:	0019      	movs	r1, r3
 800025c:	f002 fd1d 	bl	8002c9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_RESET);
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	689b      	ldr	r3, [r3, #8]
 8000264:	6818      	ldr	r0, [r3, #0]
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	899b      	ldrh	r3, [r3, #12]
 800026a:	2200      	movs	r2, #0
 800026c:	0019      	movs	r1, r3
 800026e:	f002 fd14 	bl	8002c9a <HAL_GPIO_WritePin>

	/*
	 *  Delay for 500 ms using hardware timer
	 */
	HAL_TIM_Base_Stop(capTouch->delayTimer);
 8000272:	68fb      	ldr	r3, [r7, #12]
 8000274:	685b      	ldr	r3, [r3, #4]
 8000276:	0018      	movs	r0, r3
 8000278:	f005 f9fe 	bl	8005678 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(capTouch->delayTimer);							// Begin timer counting
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	685b      	ldr	r3, [r3, #4]
 8000280:	0018      	movs	r0, r3
 8000282:	f005 f9ad 	bl	80055e0 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(capTouch->delayTimer);	// Get initial timer value to compare to
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	685b      	ldr	r3, [r3, #4]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800028e:	61bb      	str	r3, [r7, #24]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(capTouch->delayTimer) - timerVal <= (65535 / 2)){ }
 8000290:	46c0      	nop			@ (mov r8, r8)
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	685b      	ldr	r3, [r3, #4]
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800029a:	69bb      	ldr	r3, [r7, #24]
 800029c:	1ad2      	subs	r2, r2, r3
 800029e:	2380      	movs	r3, #128	@ 0x80
 80002a0:	021b      	lsls	r3, r3, #8
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f5      	bcc.n	8000292 <capTouch_Init+0x76>

    // Determines the number of times to try each initialization step
	uint8_t numTries = 3;
 80002a6:	231f      	movs	r3, #31
 80002a8:	18fb      	adds	r3, r7, r3
 80002aa:	2203      	movs	r2, #3
 80002ac:	701a      	strb	r2, [r3, #0]

	// Verify device ID
		uint8_t deviceIDRet = 0x00;
 80002ae:	2317      	movs	r3, #23
 80002b0:	18fb      	adds	r3, r7, r3
 80002b2:	2200      	movs	r2, #0
 80002b4:	701a      	strb	r2, [r3, #0]

		while(numTries != 0) {
 80002b6:	e014      	b.n	80002e2 <capTouch_Init+0xc6>
			halRet = capTouch_ReadDeviceID(capTouch, &deviceIDRet);
 80002b8:	251e      	movs	r5, #30
 80002ba:	197c      	adds	r4, r7, r5
 80002bc:	2317      	movs	r3, #23
 80002be:	18fa      	adds	r2, r7, r3
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	0011      	movs	r1, r2
 80002c4:	0018      	movs	r0, r3
 80002c6:	f000 f8ad 	bl	8000424 <capTouch_ReadDeviceID>
 80002ca:	0003      	movs	r3, r0
 80002cc:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 80002ce:	197b      	adds	r3, r7, r5
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d00b      	beq.n	80002ee <capTouch_Init+0xd2>
				break;

			numTries--;
 80002d6:	211f      	movs	r1, #31
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	3a01      	subs	r2, #1
 80002e0:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 80002e2:	231f      	movs	r3, #31
 80002e4:	18fb      	adds	r3, r7, r3
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d1e5      	bne.n	80002b8 <capTouch_Init+0x9c>
 80002ec:	e000      	b.n	80002f0 <capTouch_Init+0xd4>
				break;
 80002ee:	46c0      	nop			@ (mov r8, r8)
		}
		if(deviceIDRet != DEVICE_ID || numTries == 0) {
 80002f0:	2317      	movs	r3, #23
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80002f8:	d104      	bne.n	8000304 <capTouch_Init+0xe8>
 80002fa:	231f      	movs	r3, #31
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d101      	bne.n	8000308 <capTouch_Init+0xec>
			return 1;
 8000304:	2301      	movs	r3, #1
 8000306:	e089      	b.n	800041c <capTouch_Init+0x200>
		}

		capTouch->deviceID = deviceIDRet;
 8000308:	2317      	movs	r3, #23
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	781a      	ldrb	r2, [r3, #0]
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	739a      	strb	r2, [r3, #14]

		numTries = 3;
 8000312:	231f      	movs	r3, #31
 8000314:	18fb      	adds	r3, r7, r3
 8000316:	2203      	movs	r2, #3
 8000318:	701a      	strb	r2, [r3, #0]

	// Force Device Recalibration
		while(numTries != 0) {
 800031a:	e019      	b.n	8000350 <capTouch_Init+0x134>
			halRet = capTouch_Recalibrate(capTouch);
 800031c:	231e      	movs	r3, #30
 800031e:	18fc      	adds	r4, r7, r3
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	0018      	movs	r0, r3
 8000324:	f000 f8c0 	bl	80004a8 <capTouch_Recalibrate>
 8000328:	0003      	movs	r3, r0
 800032a:	7023      	strb	r3, [r4, #0]

			// Wait until calibration sequence completes
			while(capTouch_checkCal(capTouch)) {}
 800032c:	46c0      	nop			@ (mov r8, r8)
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	0018      	movs	r0, r3
 8000332:	f000 f8db 	bl	80004ec <capTouch_checkCal>
 8000336:	1e03      	subs	r3, r0, #0
 8000338:	d1f9      	bne.n	800032e <capTouch_Init+0x112>

			if (halRet == HAL_OK)
 800033a:	231e      	movs	r3, #30
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d00b      	beq.n	800035c <capTouch_Init+0x140>
				break;

			numTries--;
 8000344:	211f      	movs	r1, #31
 8000346:	187b      	adds	r3, r7, r1
 8000348:	781a      	ldrb	r2, [r3, #0]
 800034a:	187b      	adds	r3, r7, r1
 800034c:	3a01      	subs	r2, #1
 800034e:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 8000350:	231f      	movs	r3, #31
 8000352:	18fb      	adds	r3, r7, r3
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d1e0      	bne.n	800031c <capTouch_Init+0x100>
 800035a:	e000      	b.n	800035e <capTouch_Init+0x142>
				break;
 800035c:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 800035e:	231f      	movs	r3, #31
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d101      	bne.n	800036c <capTouch_Init+0x150>
			return 2;
 8000368:	2302      	movs	r3, #2
 800036a:	e057      	b.n	800041c <capTouch_Init+0x200>
		}

		numTries = 3;
 800036c:	231f      	movs	r3, #31
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	2203      	movs	r2, #3
 8000372:	701a      	strb	r2, [r3, #0]

	// Get initial reading of channels
		while(numTries != 0) {
 8000374:	e011      	b.n	800039a <capTouch_Init+0x17e>

			halRet = capTouch_readChannels(capTouch);
 8000376:	251e      	movs	r5, #30
 8000378:	197c      	adds	r4, r7, r5
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	0018      	movs	r0, r3
 800037e:	f000 f8f9 	bl	8000574 <capTouch_readChannels>
 8000382:	0003      	movs	r3, r0
 8000384:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 8000386:	197b      	adds	r3, r7, r5
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d00b      	beq.n	80003a6 <capTouch_Init+0x18a>
				break;

			numTries--;
 800038e:	211f      	movs	r1, #31
 8000390:	187b      	adds	r3, r7, r1
 8000392:	781a      	ldrb	r2, [r3, #0]
 8000394:	187b      	adds	r3, r7, r1
 8000396:	3a01      	subs	r2, #1
 8000398:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 800039a:	231f      	movs	r3, #31
 800039c:	18fb      	adds	r3, r7, r3
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d1e8      	bne.n	8000376 <capTouch_Init+0x15a>
 80003a4:	e000      	b.n	80003a8 <capTouch_Init+0x18c>
				break;
 80003a6:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 80003a8:	231f      	movs	r3, #31
 80003aa:	18fb      	adds	r3, r7, r3
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d101      	bne.n	80003b6 <capTouch_Init+0x19a>
			return 3;
 80003b2:	2303      	movs	r3, #3
 80003b4:	e032      	b.n	800041c <capTouch_Init+0x200>
		}

		numTries = 3;
 80003b6:	231f      	movs	r3, #31
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	2203      	movs	r2, #3
 80003bc:	701a      	strb	r2, [r3, #0]

	// Enable keys based on passed initialization byte
		while(numTries != 0) {
 80003be:	e015      	b.n	80003ec <capTouch_Init+0x1d0>

			halRet = capTouch_enableKeys(capTouch, keyEnFlags);
 80003c0:	251e      	movs	r5, #30
 80003c2:	197c      	adds	r4, r7, r5
 80003c4:	2334      	movs	r3, #52	@ 0x34
 80003c6:	18fb      	adds	r3, r7, r3
 80003c8:	781a      	ldrb	r2, [r3, #0]
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	0011      	movs	r1, r2
 80003ce:	0018      	movs	r0, r3
 80003d0:	f000 f914 	bl	80005fc <capTouch_enableKeys>
 80003d4:	0003      	movs	r3, r0
 80003d6:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 80003d8:	197b      	adds	r3, r7, r5
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d00b      	beq.n	80003f8 <capTouch_Init+0x1dc>
				break;

			numTries--;
 80003e0:	211f      	movs	r1, #31
 80003e2:	187b      	adds	r3, r7, r1
 80003e4:	781a      	ldrb	r2, [r3, #0]
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	3a01      	subs	r2, #1
 80003ea:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 80003ec:	231f      	movs	r3, #31
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d1e4      	bne.n	80003c0 <capTouch_Init+0x1a4>
 80003f6:	e000      	b.n	80003fa <capTouch_Init+0x1de>
				break;
 80003f8:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 80003fa:	231f      	movs	r3, #31
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d101      	bne.n	8000408 <capTouch_Init+0x1ec>
			return 4;
 8000404:	2304      	movs	r3, #4
 8000406:	e009      	b.n	800041c <capTouch_Init+0x200>
		}

		capTouch->keys = keyEnFlags;
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	2234      	movs	r2, #52	@ 0x34
 800040c:	18ba      	adds	r2, r7, r2
 800040e:	7812      	ldrb	r2, [r2, #0]
 8000410:	73da      	strb	r2, [r3, #15]

		numTries = 3;
 8000412:	231f      	movs	r3, #31
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	2203      	movs	r2, #3
 8000418:	701a      	strb	r2, [r3, #0]

	return 0;
 800041a:	2300      	movs	r3, #0

}
 800041c:	0018      	movs	r0, r3
 800041e:	46bd      	mov	sp, r7
 8000420:	b008      	add	sp, #32
 8000422:	bdb0      	pop	{r4, r5, r7, pc}

08000424 <capTouch_ReadDeviceID>:

HAL_StatusTypeDef capTouch_ReadDeviceID(QT1070 *capTouch, uint8_t *dataBuff) {
 8000424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000426:	b087      	sub	sp, #28
 8000428:	af02      	add	r7, sp, #8
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	6039      	str	r1, [r7, #0]

	uint8_t deviceIDRet_I2C = 0x00;
 800042e:	230e      	movs	r3, #14
 8000430:	18fb      	adds	r3, r7, r3
 8000432:	2200      	movs	r2, #0
 8000434:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000436:	250f      	movs	r5, #15
 8000438:	197b      	adds	r3, r7, r5
 800043a:	2200      	movs	r2, #0
 800043c:	701a      	strb	r2, [r3, #0]

	uint8_t capTouch_DeviceIDReg_TX[1] = {capTouch_DeviceIDReg};
 800043e:	210c      	movs	r1, #12
 8000440:	187b      	adds	r3, r7, r1
 8000442:	4a18      	ldr	r2, [pc, #96]	@ (80004a4 <capTouch_ReadDeviceID+0x80>)
 8000444:	7812      	ldrb	r2, [r2, #0]
 8000446:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6818      	ldr	r0, [r3, #0]
 800044c:	197c      	adds	r4, r7, r5
 800044e:	187a      	adds	r2, r7, r1
 8000450:	2301      	movs	r3, #1
 8000452:	425b      	negs	r3, r3
 8000454:	9300      	str	r3, [sp, #0]
 8000456:	2301      	movs	r3, #1
 8000458:	2136      	movs	r1, #54	@ 0x36
 800045a:	f002 fd31 	bl	8002ec0 <HAL_I2C_Master_Transmit>
 800045e:	0003      	movs	r3, r0
 8000460:	7023      	strb	r3, [r4, #0]
										&(capTouch_DeviceIDReg_TX[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000462:	197b      	adds	r3, r7, r5
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d002      	beq.n	8000470 <capTouch_ReadDeviceID+0x4c>
		return halRet;
 800046a:	197b      	adds	r3, r7, r5
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	e014      	b.n	800049a <capTouch_ReadDeviceID+0x76>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &deviceIDRet_I2C, 1, HAL_MAX_DELAY);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	6818      	ldr	r0, [r3, #0]
 8000474:	250f      	movs	r5, #15
 8000476:	197c      	adds	r4, r7, r5
 8000478:	260e      	movs	r6, #14
 800047a:	19ba      	adds	r2, r7, r6
 800047c:	2301      	movs	r3, #1
 800047e:	425b      	negs	r3, r3
 8000480:	9300      	str	r3, [sp, #0]
 8000482:	2301      	movs	r3, #1
 8000484:	2136      	movs	r1, #54	@ 0x36
 8000486:	f002 fe45 	bl	8003114 <HAL_I2C_Master_Receive>
 800048a:	0003      	movs	r3, r0
 800048c:	7023      	strb	r3, [r4, #0]

	*dataBuff = deviceIDRet_I2C;
 800048e:	19bb      	adds	r3, r7, r6
 8000490:	781a      	ldrb	r2, [r3, #0]
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	701a      	strb	r2, [r3, #0]

	return halRet;
 8000496:	197b      	adds	r3, r7, r5
 8000498:	781b      	ldrb	r3, [r3, #0]

}
 800049a:	0018      	movs	r0, r3
 800049c:	46bd      	mov	sp, r7
 800049e:	b005      	add	sp, #20
 80004a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)
 80004a4:	080068d4 	.word	0x080068d4

080004a8 <capTouch_Recalibrate>:

HAL_StatusTypeDef capTouch_Recalibrate(QT1070 *capTouch) {
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	b087      	sub	sp, #28
 80004ac:	af02      	add	r7, sp, #8
 80004ae:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004b0:	210f      	movs	r1, #15
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]
	/*
	 * Writing any non-zero value to the calibrate register
	 * will enter a recalibration mode
	 */

	uint8_t deviceCal[2] = {capTouch_CalibrateReg, 0xFF};
 80004b8:	260c      	movs	r6, #12
 80004ba:	19bb      	adds	r3, r7, r6
 80004bc:	22c8      	movs	r2, #200	@ 0xc8
 80004be:	4252      	negs	r2, r2
 80004c0:	801a      	strh	r2, [r3, #0]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	6818      	ldr	r0, [r3, #0]
 80004c6:	000d      	movs	r5, r1
 80004c8:	187c      	adds	r4, r7, r1
 80004ca:	19ba      	adds	r2, r7, r6
 80004cc:	2301      	movs	r3, #1
 80004ce:	425b      	negs	r3, r3
 80004d0:	9300      	str	r3, [sp, #0]
 80004d2:	2302      	movs	r3, #2
 80004d4:	2136      	movs	r1, #54	@ 0x36
 80004d6:	f002 fcf3 	bl	8002ec0 <HAL_I2C_Master_Transmit>
 80004da:	0003      	movs	r3, r0
 80004dc:	7023      	strb	r3, [r4, #0]
									deviceCal, 2, HAL_MAX_DELAY);

	return halRet;
 80004de:	197b      	adds	r3, r7, r5
 80004e0:	781b      	ldrb	r3, [r3, #0]

}
 80004e2:	0018      	movs	r0, r3
 80004e4:	46bd      	mov	sp, r7
 80004e6:	b005      	add	sp, #20
 80004e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080004ec <capTouch_checkCal>:

uint8_t capTouch_checkCal(QT1070 *capTouch) {
 80004ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ee:	b087      	sub	sp, #28
 80004f0:	af02      	add	r7, sp, #8
 80004f2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004f4:	210f      	movs	r1, #15
 80004f6:	187b      	adds	r3, r7, r1
 80004f8:	2200      	movs	r2, #0
 80004fa:	701a      	strb	r2, [r3, #0]

	uint8_t detectionStatusRet = 0x00;
 80004fc:	230d      	movs	r3, #13
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	2200      	movs	r2, #0
 8000502:	701a      	strb	r2, [r3, #0]
	uint8_t calibrationFlag;

	uint8_t capTouch_DetectionStatusReg_I2C[1] = {capTouch_DetectionStatusReg};
 8000504:	260c      	movs	r6, #12
 8000506:	19bb      	adds	r3, r7, r6
 8000508:	4a19      	ldr	r2, [pc, #100]	@ (8000570 <capTouch_checkCal+0x84>)
 800050a:	7812      	ldrb	r2, [r2, #0]
 800050c:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	6818      	ldr	r0, [r3, #0]
 8000512:	000d      	movs	r5, r1
 8000514:	187c      	adds	r4, r7, r1
 8000516:	19ba      	adds	r2, r7, r6
 8000518:	2301      	movs	r3, #1
 800051a:	425b      	negs	r3, r3
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	2301      	movs	r3, #1
 8000520:	2136      	movs	r1, #54	@ 0x36
 8000522:	f002 fccd 	bl	8002ec0 <HAL_I2C_Master_Transmit>
 8000526:	0003      	movs	r3, r0
 8000528:	7023      	strb	r3, [r4, #0]
									&(capTouch_DetectionStatusReg_I2C[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800052a:	197b      	adds	r3, r7, r5
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	2b00      	cmp	r3, #0
 8000530:	d002      	beq.n	8000538 <capTouch_checkCal+0x4c>
		return halRet;
 8000532:	197b      	adds	r3, r7, r5
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	e016      	b.n	8000566 <capTouch_checkCal+0x7a>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &detectionStatusRet, 1, HAL_MAX_DELAY);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	6818      	ldr	r0, [r3, #0]
 800053c:	230f      	movs	r3, #15
 800053e:	18fc      	adds	r4, r7, r3
 8000540:	250d      	movs	r5, #13
 8000542:	197a      	adds	r2, r7, r5
 8000544:	2301      	movs	r3, #1
 8000546:	425b      	negs	r3, r3
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	2301      	movs	r3, #1
 800054c:	2136      	movs	r1, #54	@ 0x36
 800054e:	f002 fde1 	bl	8003114 <HAL_I2C_Master_Receive>
 8000552:	0003      	movs	r3, r0
 8000554:	7023      	strb	r3, [r4, #0]

	calibrationFlag = (detectionStatusRet & 0b10000000) >> 7;
 8000556:	197b      	adds	r3, r7, r5
 8000558:	781a      	ldrb	r2, [r3, #0]
 800055a:	210e      	movs	r1, #14
 800055c:	187b      	adds	r3, r7, r1
 800055e:	09d2      	lsrs	r2, r2, #7
 8000560:	701a      	strb	r2, [r3, #0]

	return calibrationFlag;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	781b      	ldrb	r3, [r3, #0]

}
 8000566:	0018      	movs	r0, r3
 8000568:	46bd      	mov	sp, r7
 800056a:	b005      	add	sp, #20
 800056c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800056e:	46c0      	nop			@ (mov r8, r8)
 8000570:	080068d8 	.word	0x080068d8

08000574 <capTouch_readChannels>:

HAL_StatusTypeDef capTouch_readChannels(QT1070 *capTouch) {
 8000574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000576:	b087      	sub	sp, #28
 8000578:	af02      	add	r7, sp, #8
 800057a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 800057c:	210f      	movs	r1, #15
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2200      	movs	r2, #0
 8000582:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatusRet = 0x00;
 8000584:	230e      	movs	r3, #14
 8000586:	18fb      	adds	r3, r7, r3
 8000588:	2200      	movs	r2, #0
 800058a:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatReg[1] = {capTouch_KeyStatusReg};
 800058c:	260c      	movs	r6, #12
 800058e:	19bb      	adds	r3, r7, r6
 8000590:	4a19      	ldr	r2, [pc, #100]	@ (80005f8 <capTouch_readChannels+0x84>)
 8000592:	7812      	ldrb	r2, [r2, #0]
 8000594:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	6818      	ldr	r0, [r3, #0]
 800059a:	000d      	movs	r5, r1
 800059c:	187c      	adds	r4, r7, r1
 800059e:	19ba      	adds	r2, r7, r6
 80005a0:	2301      	movs	r3, #1
 80005a2:	425b      	negs	r3, r3
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	2301      	movs	r3, #1
 80005a8:	2136      	movs	r1, #54	@ 0x36
 80005aa:	f002 fc89 	bl	8002ec0 <HAL_I2C_Master_Transmit>
 80005ae:	0003      	movs	r3, r0
 80005b0:	7023      	strb	r3, [r4, #0]
									&(keyStatReg[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80005b2:	197b      	adds	r3, r7, r5
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d002      	beq.n	80005c0 <capTouch_readChannels+0x4c>
		return halRet;
 80005ba:	197b      	adds	r3, r7, r5
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	e017      	b.n	80005f0 <capTouch_readChannels+0x7c>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &keyStatusRet, 1, HAL_MAX_DELAY);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6818      	ldr	r0, [r3, #0]
 80005c4:	250f      	movs	r5, #15
 80005c6:	197c      	adds	r4, r7, r5
 80005c8:	260e      	movs	r6, #14
 80005ca:	19ba      	adds	r2, r7, r6
 80005cc:	2301      	movs	r3, #1
 80005ce:	425b      	negs	r3, r3
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	2301      	movs	r3, #1
 80005d4:	2136      	movs	r1, #54	@ 0x36
 80005d6:	f002 fd9d 	bl	8003114 <HAL_I2C_Master_Receive>
 80005da:	0003      	movs	r3, r0
 80005dc:	7023      	strb	r3, [r4, #0]

	capTouch->keyStat = keyStatusRet & 0b01111111;
 80005de:	19bb      	adds	r3, r7, r6
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	227f      	movs	r2, #127	@ 0x7f
 80005e4:	4013      	ands	r3, r2
 80005e6:	b2da      	uxtb	r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	741a      	strb	r2, [r3, #16]

	return halRet;
 80005ec:	197b      	adds	r3, r7, r5
 80005ee:	781b      	ldrb	r3, [r3, #0]

}
 80005f0:	0018      	movs	r0, r3
 80005f2:	46bd      	mov	sp, r7
 80005f4:	b005      	add	sp, #20
 80005f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f8:	080068dc 	.word	0x080068dc

080005fc <capTouch_enableKeys>:

HAL_StatusTypeDef capTouch_enableKeys(QT1070 *capTouch, uint8_t dataBuff) {
 80005fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005fe:	b08b      	sub	sp, #44	@ 0x2c
 8000600:	af02      	add	r7, sp, #8
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	000a      	movs	r2, r1
 8000606:	1cfb      	adds	r3, r7, #3
 8000608:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800060a:	241e      	movs	r4, #30
 800060c:	193b      	adds	r3, r7, r4
 800060e:	2200      	movs	r2, #0
 8000610:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000612:	2314      	movs	r3, #20
 8000614:	18fb      	adds	r3, r7, r3
 8000616:	4a39      	ldr	r2, [pc, #228]	@ (80006fc <capTouch_enableKeys+0x100>)
 8000618:	6811      	ldr	r1, [r2, #0]
 800061a:	6019      	str	r1, [r3, #0]
 800061c:	8891      	ldrh	r1, [r2, #4]
 800061e:	8099      	strh	r1, [r3, #4]
 8000620:	7992      	ldrb	r2, [r2, #6]
 8000622:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000624:	260c      	movs	r6, #12
 8000626:	19bb      	adds	r3, r7, r6
 8000628:	4a35      	ldr	r2, [pc, #212]	@ (8000700 <capTouch_enableKeys+0x104>)
 800062a:	6811      	ldr	r1, [r2, #0]
 800062c:	6019      	str	r1, [r3, #0]
 800062e:	8891      	ldrh	r1, [r2, #4]
 8000630:	8099      	strh	r1, [r3, #4]
 8000632:	7992      	ldrb	r2, [r2, #6]
 8000634:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6818      	ldr	r0, [r3, #0]
 800063a:	0025      	movs	r5, r4
 800063c:	193c      	adds	r4, r7, r4
 800063e:	19ba      	adds	r2, r7, r6
 8000640:	2301      	movs	r3, #1
 8000642:	425b      	negs	r3, r3
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2301      	movs	r3, #1
 8000648:	2136      	movs	r1, #54	@ 0x36
 800064a:	f002 fc39 	bl	8002ec0 <HAL_I2C_Master_Transmit>
 800064e:	0003      	movs	r3, r0
 8000650:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000652:	197b      	adds	r3, r7, r5
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d002      	beq.n	8000660 <capTouch_enableKeys+0x64>
		return halRet;
 800065a:	197b      	adds	r3, r7, r5
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	e049      	b.n	80006f4 <capTouch_enableKeys+0xf8>

	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	6818      	ldr	r0, [r3, #0]
 8000664:	251e      	movs	r5, #30
 8000666:	197c      	adds	r4, r7, r5
 8000668:	2314      	movs	r3, #20
 800066a:	18fa      	adds	r2, r7, r3
 800066c:	2301      	movs	r3, #1
 800066e:	425b      	negs	r3, r3
 8000670:	9300      	str	r3, [sp, #0]
 8000672:	2307      	movs	r3, #7
 8000674:	2136      	movs	r1, #54	@ 0x36
 8000676:	f002 fd4d 	bl	8003114 <HAL_I2C_Master_Receive>
 800067a:	0003      	movs	r3, r0
 800067c:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 800067e:	197b      	adds	r3, r7, r5
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d002      	beq.n	800068c <capTouch_enableKeys+0x90>
		return halRet;
 8000686:	197b      	adds	r3, r7, r5
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	e033      	b.n	80006f4 <capTouch_enableKeys+0xf8>

	uint8_t i;

	for(i = 0; i <= 6; i++) {
 800068c:	231f      	movs	r3, #31
 800068e:	18fb      	adds	r3, r7, r3
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
 8000694:	e01c      	b.n	80006d0 <capTouch_enableKeys+0xd4>
//			avgRet[i] = avgRet[i] | 0b00100000;
//		}

		// New value to pass only changes bits 2-6.
		// If bit i of dataBuff = 0, set these bits to 0, else leave them.
		avgRet[i] = (avgRet[i] >> 2) * ((dataBuff >> i) & 0b00000001);
 8000696:	201f      	movs	r0, #31
 8000698:	183b      	adds	r3, r7, r0
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2414      	movs	r4, #20
 800069e:	193a      	adds	r2, r7, r4
 80006a0:	5cd3      	ldrb	r3, [r2, r3]
 80006a2:	089b      	lsrs	r3, r3, #2
 80006a4:	b2da      	uxtb	r2, r3
 80006a6:	1cfb      	adds	r3, r7, #3
 80006a8:	7819      	ldrb	r1, [r3, #0]
 80006aa:	183b      	adds	r3, r7, r0
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	4119      	asrs	r1, r3
 80006b0:	000b      	movs	r3, r1
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2101      	movs	r1, #1
 80006b6:	400b      	ands	r3, r1
 80006b8:	b2d9      	uxtb	r1, r3
 80006ba:	183b      	adds	r3, r7, r0
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	434a      	muls	r2, r1
 80006c0:	b2d1      	uxtb	r1, r2
 80006c2:	193a      	adds	r2, r7, r4
 80006c4:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i <= 6; i++) {
 80006c6:	183b      	adds	r3, r7, r0
 80006c8:	781a      	ldrb	r2, [r3, #0]
 80006ca:	183b      	adds	r3, r7, r0
 80006cc:	3201      	adds	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
 80006d0:	231f      	movs	r3, #31
 80006d2:	18fb      	adds	r3, r7, r3
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b06      	cmp	r3, #6
 80006d8:	d9dd      	bls.n	8000696 <capTouch_enableKeys+0x9a>

	}

	halRet = capTouch_SetAveragingFactor(capTouch, avgRet);
 80006da:	251e      	movs	r5, #30
 80006dc:	197c      	adds	r4, r7, r5
 80006de:	2314      	movs	r3, #20
 80006e0:	18fa      	adds	r2, r7, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	0011      	movs	r1, r2
 80006e6:	0018      	movs	r0, r3
 80006e8:	f000 f80c 	bl	8000704 <capTouch_SetAveragingFactor>
 80006ec:	0003      	movs	r3, r0
 80006ee:	7023      	strb	r3, [r4, #0]

	return halRet;
 80006f0:	197b      	adds	r3, r7, r5
 80006f2:	781b      	ldrb	r3, [r3, #0]

}
 80006f4:	0018      	movs	r0, r3
 80006f6:	46bd      	mov	sp, r7
 80006f8:	b009      	add	sp, #36	@ 0x24
 80006fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006fc:	080068e0 	.word	0x080068e0
 8000700:	080068e8 	.word	0x080068e8

08000704 <capTouch_SetAveragingFactor>:

HAL_StatusTypeDef capTouch_SetAveragingFactor(QT1070 *capTouch, uint8_t *dataBuff) {
 8000704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000706:	b08b      	sub	sp, #44	@ 0x2c
 8000708:	af02      	add	r7, sp, #8
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800070e:	241e      	movs	r4, #30
 8000710:	193b      	adds	r3, r7, r4
 8000712:	2200      	movs	r2, #0
 8000714:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000716:	2314      	movs	r3, #20
 8000718:	18fb      	adds	r3, r7, r3
 800071a:	4a5d      	ldr	r2, [pc, #372]	@ (8000890 <capTouch_SetAveragingFactor+0x18c>)
 800071c:	6811      	ldr	r1, [r2, #0]
 800071e:	6019      	str	r1, [r3, #0]
 8000720:	8891      	ldrh	r1, [r2, #4]
 8000722:	8099      	strh	r1, [r3, #4]
 8000724:	7992      	ldrb	r2, [r2, #6]
 8000726:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000728:	260c      	movs	r6, #12
 800072a:	19bb      	adds	r3, r7, r6
 800072c:	4a59      	ldr	r2, [pc, #356]	@ (8000894 <capTouch_SetAveragingFactor+0x190>)
 800072e:	6811      	ldr	r1, [r2, #0]
 8000730:	6019      	str	r1, [r3, #0]
 8000732:	8891      	ldrh	r1, [r2, #4]
 8000734:	8099      	strh	r1, [r3, #4]
 8000736:	7992      	ldrb	r2, [r2, #6]
 8000738:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	6818      	ldr	r0, [r3, #0]
 800073e:	0025      	movs	r5, r4
 8000740:	193c      	adds	r4, r7, r4
 8000742:	19ba      	adds	r2, r7, r6
 8000744:	2301      	movs	r3, #1
 8000746:	425b      	negs	r3, r3
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	2301      	movs	r3, #1
 800074c:	2136      	movs	r1, #54	@ 0x36
 800074e:	f002 fbb7 	bl	8002ec0 <HAL_I2C_Master_Transmit>
 8000752:	0003      	movs	r3, r0
 8000754:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000756:	197b      	adds	r3, r7, r5
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d002      	beq.n	8000764 <capTouch_SetAveragingFactor+0x60>
		return halRet;
 800075e:	197b      	adds	r3, r7, r5
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	e090      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	6818      	ldr	r0, [r3, #0]
 8000768:	251e      	movs	r5, #30
 800076a:	197c      	adds	r4, r7, r5
 800076c:	2314      	movs	r3, #20
 800076e:	18fa      	adds	r2, r7, r3
 8000770:	2301      	movs	r3, #1
 8000772:	425b      	negs	r3, r3
 8000774:	9300      	str	r3, [sp, #0]
 8000776:	2307      	movs	r3, #7
 8000778:	2136      	movs	r1, #54	@ 0x36
 800077a:	f002 fccb 	bl	8003114 <HAL_I2C_Master_Receive>
 800077e:	0003      	movs	r3, r0
 8000780:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8000782:	197b      	adds	r3, r7, r5
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d002      	beq.n	8000790 <capTouch_SetAveragingFactor+0x8c>
		return halRet;
 800078a:	197b      	adds	r3, r7, r5
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	e07a      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>


	// 2-byte buffer to specify register address and new averaging factor
	uint8_t avgRegNew[2] = {0x00, 0x00};
 8000790:	2308      	movs	r3, #8
 8000792:	18fb      	adds	r3, r7, r3
 8000794:	2200      	movs	r2, #0
 8000796:	801a      	strh	r2, [r3, #0]
	uint8_t avgNew = 0x00;
 8000798:	231d      	movs	r3, #29
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80007a0:	231f      	movs	r3, #31
 80007a2:	18fb      	adds	r3, r7, r3
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
 80007a8:	e041      	b.n	800082e <capTouch_SetAveragingFactor+0x12a>
		 * Bits 0-1 contain adjacent key suppression information,
		 * which is independent of the averaging factor.
		 */

		// Clear bits 2-6
		avgNew = avgRet[i] & 0b00000011;
 80007aa:	241f      	movs	r4, #31
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	2214      	movs	r2, #20
 80007b2:	18ba      	adds	r2, r7, r2
 80007b4:	5cd2      	ldrb	r2, [r2, r3]
 80007b6:	201d      	movs	r0, #29
 80007b8:	183b      	adds	r3, r7, r0
 80007ba:	2103      	movs	r1, #3
 80007bc:	400a      	ands	r2, r1
 80007be:	701a      	strb	r2, [r3, #0]
		// Set bits 2-6 with new averaging factor
		uint8_t avgMask = ((dataBuff[i]) << 2);
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	683a      	ldr	r2, [r7, #0]
 80007c6:	18d3      	adds	r3, r2, r3
 80007c8:	781a      	ldrb	r2, [r3, #0]
 80007ca:	251c      	movs	r5, #28
 80007cc:	197b      	adds	r3, r7, r5
 80007ce:	0092      	lsls	r2, r2, #2
 80007d0:	701a      	strb	r2, [r3, #0]
		avgNew = avgNew | avgMask;
 80007d2:	183b      	adds	r3, r7, r0
 80007d4:	1839      	adds	r1, r7, r0
 80007d6:	197a      	adds	r2, r7, r5
 80007d8:	7809      	ldrb	r1, [r1, #0]
 80007da:	7812      	ldrb	r2, [r2, #0]
 80007dc:	430a      	orrs	r2, r1
 80007de:	701a      	strb	r2, [r3, #0]
//			halRet = HAL_ERROR;
//			return halRet;
//		}
		// ^^ Kills memory

		avgRegNew[0] = avgRegs[i];
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	220c      	movs	r2, #12
 80007e6:	18ba      	adds	r2, r7, r2
 80007e8:	5cd2      	ldrb	r2, [r2, r3]
 80007ea:	2108      	movs	r1, #8
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	701a      	strb	r2, [r3, #0]
		avgRegNew[1] = avgNew;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	183a      	adds	r2, r7, r0
 80007f4:	7812      	ldrb	r2, [r2, #0]
 80007f6:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	6818      	ldr	r0, [r3, #0]
 80007fc:	251e      	movs	r5, #30
 80007fe:	197c      	adds	r4, r7, r5
 8000800:	187a      	adds	r2, r7, r1
 8000802:	2301      	movs	r3, #1
 8000804:	425b      	negs	r3, r3
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	2302      	movs	r3, #2
 800080a:	2136      	movs	r1, #54	@ 0x36
 800080c:	f002 fb58 	bl	8002ec0 <HAL_I2C_Master_Transmit>
 8000810:	0003      	movs	r3, r0
 8000812:	7023      	strb	r3, [r4, #0]
									avgRegNew, 2, HAL_MAX_DELAY);
		if(halRet != HAL_OK)
 8000814:	197b      	adds	r3, r7, r5
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d002      	beq.n	8000822 <capTouch_SetAveragingFactor+0x11e>
			return halRet;
 800081c:	197b      	adds	r3, r7, r5
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	e031      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	for(i = 0; i <= 6; i++) {
 8000822:	211f      	movs	r1, #31
 8000824:	187b      	adds	r3, r7, r1
 8000826:	781a      	ldrb	r2, [r3, #0]
 8000828:	187b      	adds	r3, r7, r1
 800082a:	3201      	adds	r2, #1
 800082c:	701a      	strb	r2, [r3, #0]
 800082e:	231f      	movs	r3, #31
 8000830:	18fb      	adds	r3, r7, r3
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2b06      	cmp	r3, #6
 8000836:	d9b8      	bls.n	80007aa <capTouch_SetAveragingFactor+0xa6>

	}

	// Debug check that avg register values have been set successfully
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6818      	ldr	r0, [r3, #0]
 800083c:	251e      	movs	r5, #30
 800083e:	197c      	adds	r4, r7, r5
 8000840:	230c      	movs	r3, #12
 8000842:	18fa      	adds	r2, r7, r3
 8000844:	2301      	movs	r3, #1
 8000846:	425b      	negs	r3, r3
 8000848:	9300      	str	r3, [sp, #0]
 800084a:	2301      	movs	r3, #1
 800084c:	2136      	movs	r1, #54	@ 0x36
 800084e:	f002 fb37 	bl	8002ec0 <HAL_I2C_Master_Transmit>
 8000852:	0003      	movs	r3, r0
 8000854:	7023      	strb	r3, [r4, #0]
									&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000856:	197b      	adds	r3, r7, r5
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d002      	beq.n	8000864 <capTouch_SetAveragingFactor+0x160>
		return halRet;
 800085e:	197b      	adds	r3, r7, r5
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	e010      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	6818      	ldr	r0, [r3, #0]
 8000868:	251e      	movs	r5, #30
 800086a:	197c      	adds	r4, r7, r5
 800086c:	2314      	movs	r3, #20
 800086e:	18fa      	adds	r2, r7, r3
 8000870:	2301      	movs	r3, #1
 8000872:	425b      	negs	r3, r3
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	2307      	movs	r3, #7
 8000878:	2136      	movs	r1, #54	@ 0x36
 800087a:	f002 fc4b 	bl	8003114 <HAL_I2C_Master_Receive>
 800087e:	0003      	movs	r3, r0
 8000880:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000882:	197b      	adds	r3, r7, r5
 8000884:	781b      	ldrb	r3, [r3, #0]

}
 8000886:	0018      	movs	r0, r3
 8000888:	46bd      	mov	sp, r7
 800088a:	b009      	add	sp, #36	@ 0x24
 800088c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	080068e0 	.word	0x080068e0
 8000894:	080068e8 	.word	0x080068e8

08000898 <capTouch_SetDetectionIntegrator>:

HAL_StatusTypeDef capTouch_SetDetectionIntegrator(QT1070 *capTouch, uint8_t *dataBuff) {
 8000898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800089a:	b08b      	sub	sp, #44	@ 0x2c
 800089c:	af02      	add	r7, sp, #8
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80008a2:	231e      	movs	r3, #30
 80008a4:	18fb      	adds	r3, r7, r3
 80008a6:	2200      	movs	r2, #0
 80008a8:	701a      	strb	r2, [r3, #0]

	uint8_t detIntRegs[7] = {capTouch_DetInteg0Reg, capTouch_DetInteg1Reg, capTouch_DetInteg2Reg,
 80008aa:	2314      	movs	r3, #20
 80008ac:	18fb      	adds	r3, r7, r3
 80008ae:	4a31      	ldr	r2, [pc, #196]	@ (8000974 <capTouch_SetDetectionIntegrator+0xdc>)
 80008b0:	6811      	ldr	r1, [r2, #0]
 80008b2:	6019      	str	r1, [r3, #0]
 80008b4:	8891      	ldrh	r1, [r2, #4]
 80008b6:	8099      	strh	r1, [r3, #4]
 80008b8:	7992      	ldrb	r2, [r2, #6]
 80008ba:	719a      	strb	r2, [r3, #6]
						capTouch_DetInteg3Reg, capTouch_DetInteg4Reg, capTouch_DetInteg5Reg, capTouch_DetInteg6Reg};

	// 2-byte buffer to specify register address and new averaging factor
	uint8_t detIntRegNew[2] = {0x00, 0x00};
 80008bc:	2310      	movs	r3, #16
 80008be:	18fb      	adds	r3, r7, r3
 80008c0:	2200      	movs	r2, #0
 80008c2:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80008c4:	231f      	movs	r3, #31
 80008c6:	18fb      	adds	r3, r7, r3
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
 80008cc:	e022      	b.n	8000914 <capTouch_SetDetectionIntegrator+0x7c>

		detIntRegNew[0] = detIntRegs[i];
 80008ce:	251f      	movs	r5, #31
 80008d0:	197b      	adds	r3, r7, r5
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2214      	movs	r2, #20
 80008d6:	18ba      	adds	r2, r7, r2
 80008d8:	5cd2      	ldrb	r2, [r2, r3]
 80008da:	2110      	movs	r1, #16
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	701a      	strb	r2, [r3, #0]
		detIntRegNew[1] = dataBuff[i];
 80008e0:	197b      	adds	r3, r7, r5
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	683a      	ldr	r2, [r7, #0]
 80008e6:	18d3      	adds	r3, r2, r3
 80008e8:	781a      	ldrb	r2, [r3, #0]
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	6818      	ldr	r0, [r3, #0]
 80008f2:	231e      	movs	r3, #30
 80008f4:	18fc      	adds	r4, r7, r3
 80008f6:	187a      	adds	r2, r7, r1
 80008f8:	2301      	movs	r3, #1
 80008fa:	425b      	negs	r3, r3
 80008fc:	9300      	str	r3, [sp, #0]
 80008fe:	2302      	movs	r3, #2
 8000900:	2136      	movs	r1, #54	@ 0x36
 8000902:	f002 fadd 	bl	8002ec0 <HAL_I2C_Master_Transmit>
 8000906:	0003      	movs	r3, r0
 8000908:	7023      	strb	r3, [r4, #0]
	for(i = 0; i <= 6; i++) {
 800090a:	197b      	adds	r3, r7, r5
 800090c:	781a      	ldrb	r2, [r3, #0]
 800090e:	197b      	adds	r3, r7, r5
 8000910:	3201      	adds	r2, #1
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	231f      	movs	r3, #31
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b06      	cmp	r3, #6
 800091c:	d9d7      	bls.n	80008ce <capTouch_SetDetectionIntegrator+0x36>
										detIntRegNew, 2, HAL_MAX_DELAY);

	}

	// Debug check that avg register values have been set successfully
	uint8_t detIntRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800091e:	2608      	movs	r6, #8
 8000920:	19bb      	adds	r3, r7, r6
 8000922:	4a15      	ldr	r2, [pc, #84]	@ (8000978 <capTouch_SetDetectionIntegrator+0xe0>)
 8000924:	6811      	ldr	r1, [r2, #0]
 8000926:	6019      	str	r1, [r3, #0]
 8000928:	8891      	ldrh	r1, [r2, #4]
 800092a:	8099      	strh	r1, [r3, #4]
 800092c:	7992      	ldrb	r2, [r2, #6]
 800092e:	719a      	strb	r2, [r3, #6]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	6818      	ldr	r0, [r3, #0]
 8000934:	251e      	movs	r5, #30
 8000936:	197c      	adds	r4, r7, r5
 8000938:	2314      	movs	r3, #20
 800093a:	18fa      	adds	r2, r7, r3
 800093c:	2301      	movs	r3, #1
 800093e:	425b      	negs	r3, r3
 8000940:	9300      	str	r3, [sp, #0]
 8000942:	2301      	movs	r3, #1
 8000944:	2136      	movs	r1, #54	@ 0x36
 8000946:	f002 fabb 	bl	8002ec0 <HAL_I2C_Master_Transmit>
 800094a:	0003      	movs	r3, r0
 800094c:	7023      	strb	r3, [r4, #0]
									&(detIntRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, detIntRet, 7, HAL_MAX_DELAY);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6818      	ldr	r0, [r3, #0]
 8000952:	197c      	adds	r4, r7, r5
 8000954:	19ba      	adds	r2, r7, r6
 8000956:	2301      	movs	r3, #1
 8000958:	425b      	negs	r3, r3
 800095a:	9300      	str	r3, [sp, #0]
 800095c:	2307      	movs	r3, #7
 800095e:	2136      	movs	r1, #54	@ 0x36
 8000960:	f002 fbd8 	bl	8003114 <HAL_I2C_Master_Receive>
 8000964:	0003      	movs	r3, r0
 8000966:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000968:	197b      	adds	r3, r7, r5
 800096a:	781b      	ldrb	r3, [r3, #0]

}
 800096c:	0018      	movs	r0, r3
 800096e:	46bd      	mov	sp, r7
 8000970:	b009      	add	sp, #36	@ 0x24
 8000972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000974:	080068f0 	.word	0x080068f0
 8000978:	080068e0 	.word	0x080068e0

0800097c <initRTCInternalAlarm>:
 */

#include "../Inc/alarm.h"


HAL_StatusTypeDef initRTCInternalAlarm(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 800097c:	b5b0      	push	{r4, r5, r7, lr}
 800097e:	b09a      	sub	sp, #104	@ 0x68
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000988:	2567      	movs	r5, #103	@ 0x67
 800098a:	197b      	adds	r3, r7, r5
 800098c:	2200      	movs	r2, #0
 800098e:	701a      	strb	r2, [r3, #0]

	RTC_AlarmTypeDef internalAlarm_init = {0};
 8000990:	243c      	movs	r4, #60	@ 0x3c
 8000992:	193b      	adds	r3, r7, r4
 8000994:	0018      	movs	r0, r3
 8000996:	2328      	movs	r3, #40	@ 0x28
 8000998:	001a      	movs	r2, r3
 800099a:	2100      	movs	r1, #0
 800099c:	f005 ff58 	bl	8006850 <memset>
	internalAlarm_init.AlarmTime.Hours = currTime->Hours;
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	781a      	ldrb	r2, [r3, #0]
 80009a4:	0021      	movs	r1, r4
 80009a6:	187b      	adds	r3, r7, r1
 80009a8:	701a      	strb	r2, [r3, #0]
	internalAlarm_init.AlarmTime.Minutes = currTime->Minutes + 1;
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	785b      	ldrb	r3, [r3, #1]
 80009ae:	3301      	adds	r3, #1
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	705a      	strb	r2, [r3, #1]
	internalAlarm_init.AlarmTime.Seconds = currTime->Seconds;
 80009b6:	68bb      	ldr	r3, [r7, #8]
 80009b8:	789a      	ldrb	r2, [r3, #2]
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	709a      	strb	r2, [r3, #2]
	internalAlarm_init.AlarmTime.SubSeconds = currTime->SubSeconds;
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	685a      	ldr	r2, [r3, #4]
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	605a      	str	r2, [r3, #4]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	78da      	ldrb	r2, [r3, #3]
 80009ca:	187b      	adds	r3, r7, r1
 80009cc:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	78da      	ldrb	r2, [r3, #3]
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80009d6:	0008      	movs	r0, r1
 80009d8:	183b      	adds	r3, r7, r0
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
	internalAlarm_init.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80009de:	183b      	adds	r3, r7, r0
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
	internalAlarm_init.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 80009e4:	183b      	adds	r3, r7, r0
 80009e6:	4a19      	ldr	r2, [pc, #100]	@ (8000a4c <initRTCInternalAlarm+0xd0>)
 80009e8:	615a      	str	r2, [r3, #20]
								  |RTC_ALARMMASK_SECONDS;
	internalAlarm_init.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80009ea:	183b      	adds	r3, r7, r0
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
	internalAlarm_init.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80009f0:	183b      	adds	r3, r7, r0
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
	internalAlarm_init.AlarmDateWeekDay = 0x1;
 80009f6:	183b      	adds	r3, r7, r0
 80009f8:	2220      	movs	r2, #32
 80009fa:	2101      	movs	r1, #1
 80009fc:	5499      	strb	r1, [r3, r2]
	internalAlarm_init.Alarm = internalAlarm;
 80009fe:	0001      	movs	r1, r0
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2280      	movs	r2, #128	@ 0x80
 8000a04:	0052      	lsls	r2, r2, #1
 8000a06:	625a      	str	r2, [r3, #36]	@ 0x24

	halRet = HAL_RTC_SetAlarm_IT(hrtc, &internalAlarm_init, RTCTimeFormat);
 8000a08:	197c      	adds	r4, r7, r5
 8000a0a:	1879      	adds	r1, r7, r1
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	0018      	movs	r0, r3
 8000a12:	f004 f96d 	bl	8004cf0 <HAL_RTC_SetAlarm_IT>
 8000a16:	0003      	movs	r3, r0
 8000a18:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8000a1a:	197b      	adds	r3, r7, r5
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d002      	beq.n	8000a28 <initRTCInternalAlarm+0xac>
		return halRet;
 8000a22:	197b      	adds	r3, r7, r5
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	e00d      	b.n	8000a44 <initRTCInternalAlarm+0xc8>

	RTC_AlarmTypeDef internalAlarm_initTest;
	halRet = HAL_RTC_GetAlarm(hrtc, &internalAlarm_initTest, internalAlarm, RTCTimeFormat);
 8000a28:	2567      	movs	r5, #103	@ 0x67
 8000a2a:	197c      	adds	r4, r7, r5
 8000a2c:	2380      	movs	r3, #128	@ 0x80
 8000a2e:	005a      	lsls	r2, r3, #1
 8000a30:	2314      	movs	r3, #20
 8000a32:	18f9      	adds	r1, r7, r3
 8000a34:	68f8      	ldr	r0, [r7, #12]
 8000a36:	2300      	movs	r3, #0
 8000a38:	f004 fa9a 	bl	8004f70 <HAL_RTC_GetAlarm>
 8000a3c:	0003      	movs	r3, r0
 8000a3e:	7023      	strb	r3, [r4, #0]
	return halRet;
 8000a40:	197b      	adds	r3, r7, r5
 8000a42:	781b      	ldrb	r3, [r3, #0]

}
 8000a44:	0018      	movs	r0, r3
 8000a46:	46bd      	mov	sp, r7
 8000a48:	b01a      	add	sp, #104	@ 0x68
 8000a4a:	bdb0      	pop	{r4, r5, r7, pc}
 8000a4c:	80800080 	.word	0x80800080

08000a50 <getRTCTime>:

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 8000a5c:	68b9      	ldr	r1, [r7, #8]
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	2200      	movs	r2, #0
 8000a62:	0018      	movs	r0, r3
 8000a64:	f004 f808 	bl	8004a78 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 8000a68:	6879      	ldr	r1, [r7, #4]
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f004 f8f0 	bl	8004c54 <HAL_RTC_GetDate>

}
 8000a74:	46c0      	nop			@ (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	b004      	add	sp, #16
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a7e:	b08d      	sub	sp, #52	@ 0x34
 8000a80:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a82:	f001 fe25 	bl	80026d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a86:	f000 f95f 	bl	8000d48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a8a:	f000 fc11 	bl	80012b0 <MX_GPIO_Init>
  MX_RTC_Init();
 8000a8e:	f000 fa0f 	bl	8000eb0 <MX_RTC_Init>
  MX_I2C1_Init();
 8000a92:	f000 f9cd 	bl	8000e30 <MX_I2C1_Init>
  MX_TIM14_Init();
 8000a96:	f000 fbab 	bl	80011f0 <MX_TIM14_Init>
  MX_TIM2_Init();
 8000a9a:	f000 fb49 	bl	8001130 <MX_TIM2_Init>
  MX_TIM16_Init();
 8000a9e:	f000 fbcd 	bl	800123c <MX_TIM16_Init>
  MX_TIM1_Init();
 8000aa2:	f000 fa99 	bl	8000fd8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  // HAL Status handle for error-checking
  HAL_StatusTypeDef halRet = HAL_OK;
 8000aa6:	2517      	movs	r5, #23
 8000aa8:	197b      	adds	r3, r7, r5
 8000aaa:	2200      	movs	r2, #0
 8000aac:	701a      	strb	r2, [r3, #0]

  // Set Smooth Calibration Value
  halRet = HAL_RTCEx_SetSmoothCalib(&hrtc, RTC_SMOOTHCALIB_PERIOD_8SEC,
 8000aae:	4b92      	ldr	r3, [pc, #584]	@ (8000cf8 <main+0x27c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	197c      	adds	r4, r7, r5
 8000ab4:	2280      	movs	r2, #128	@ 0x80
 8000ab6:	01d1      	lsls	r1, r2, #7
 8000ab8:	4890      	ldr	r0, [pc, #576]	@ (8000cfc <main+0x280>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	f004 fc4d 	bl	800535a <HAL_RTCEx_SetSmoothCalib>
 8000ac0:	0003      	movs	r3, r0
 8000ac2:	7023      	strb	r3, [r4, #0]
    							RTC_SMOOTHCALIB_PLUSPULSES_RESET, rtcCalVal);
  if(halRet != HAL_OK) {
 8000ac4:	197b      	adds	r3, r7, r5
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <main+0x54>
	  // Failure to talk to RTC is a hard failure
	  dispFailure();
 8000acc:	f001 f9c2 	bl	8001e54 <dispFailure>
  }

  // Init the internal RTC alarm time to track the current time
  halRet = initRTCInternalAlarm(&hrtc, &currTime, &currDate);
 8000ad0:	2517      	movs	r5, #23
 8000ad2:	197c      	adds	r4, r7, r5
 8000ad4:	4a8a      	ldr	r2, [pc, #552]	@ (8000d00 <main+0x284>)
 8000ad6:	498b      	ldr	r1, [pc, #556]	@ (8000d04 <main+0x288>)
 8000ad8:	4b88      	ldr	r3, [pc, #544]	@ (8000cfc <main+0x280>)
 8000ada:	0018      	movs	r0, r3
 8000adc:	f7ff ff4e 	bl	800097c <initRTCInternalAlarm>
 8000ae0:	0003      	movs	r3, r0
 8000ae2:	7023      	strb	r3, [r4, #0]
  if(halRet != HAL_OK) {
 8000ae4:	197b      	adds	r3, r7, r5
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <main+0x74>
  	  // Failure to initialize RTC alarm is a hard failure
  	  dispFailure();
 8000aec:	f001 f9b2 	bl	8001e54 <dispFailure>
    }

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 8000af0:	2380      	movs	r3, #128	@ 0x80
 8000af2:	009c      	lsls	r4, r3, #2
 8000af4:	2380      	movs	r3, #128	@ 0x80
 8000af6:	00dd      	lsls	r5, r3, #3
 8000af8:	2680      	movs	r6, #128	@ 0x80
 8000afa:	2340      	movs	r3, #64	@ 0x40
 8000afc:	469c      	mov	ip, r3
 8000afe:	2380      	movs	r3, #128	@ 0x80
 8000b00:	011a      	lsls	r2, r3, #4
 8000b02:	4b81      	ldr	r3, [pc, #516]	@ (8000d08 <main+0x28c>)
 8000b04:	6819      	ldr	r1, [r3, #0]
 8000b06:	4b81      	ldr	r3, [pc, #516]	@ (8000d0c <main+0x290>)
 8000b08:	6818      	ldr	r0, [r3, #0]
 8000b0a:	4b81      	ldr	r3, [pc, #516]	@ (8000d10 <main+0x294>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	9304      	str	r3, [sp, #16]
 8000b10:	9003      	str	r0, [sp, #12]
 8000b12:	9102      	str	r1, [sp, #8]
 8000b14:	4b7f      	ldr	r3, [pc, #508]	@ (8000d14 <main+0x298>)
 8000b16:	9301      	str	r3, [sp, #4]
 8000b18:	9200      	str	r2, [sp, #0]
 8000b1a:	4663      	mov	r3, ip
 8000b1c:	0032      	movs	r2, r6
 8000b1e:	0029      	movs	r1, r5
 8000b20:	0020      	movs	r0, r4
 8000b22:	f001 fa09 	bl	8001f38 <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);

    // Set to max brightness
    sevSeg_setIntensity(sevSeg_intensityDuty[2]);
 8000b26:	234b      	movs	r3, #75	@ 0x4b
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f001 fb39 	bl	80021a0 <sevSeg_setIntensity>

	halRet = updateAndDisplayTime();
 8000b2e:	2517      	movs	r5, #23
 8000b30:	197c      	adds	r4, r7, r5
 8000b32:	f000 fc9f 	bl	8001474 <updateAndDisplayTime>
 8000b36:	0003      	movs	r3, r0
 8000b38:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8000b3a:	197b      	adds	r3, r7, r5
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <main+0xca>
	  // Failure to display current time is a hard failure
	  dispFailure();
 8000b42:	f001 f987 	bl	8001e54 <dispFailure>
    /*
     * Initialize capacitive touch sensor
     */

	// Used to separate return initializations into critical and non-critical errors.
	uint8_t initRet = 0;
 8000b46:	2116      	movs	r1, #22
 8000b48:	187b      	adds	r3, r7, r1
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	701a      	strb	r2, [r3, #0]

    initRet = capTouch_Init(&capTouch, &hi2c1, timerDelay,
 8000b4e:	4b6e      	ldr	r3, [pc, #440]	@ (8000d08 <main+0x28c>)
 8000b50:	681d      	ldr	r5, [r3, #0]
 8000b52:	2380      	movs	r3, #128	@ 0x80
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	4a70      	ldr	r2, [pc, #448]	@ (8000d18 <main+0x29c>)
 8000b58:	7812      	ldrb	r2, [r2, #0]
 8000b5a:	187c      	adds	r4, r7, r1
 8000b5c:	4e6f      	ldr	r6, [pc, #444]	@ (8000d1c <main+0x2a0>)
 8000b5e:	4970      	ldr	r1, [pc, #448]	@ (8000d20 <main+0x2a4>)
 8000b60:	4870      	ldr	r0, [pc, #448]	@ (8000d24 <main+0x2a8>)
 8000b62:	9201      	str	r2, [sp, #4]
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	0033      	movs	r3, r6
 8000b68:	002a      	movs	r2, r5
 8000b6a:	f7ff fb57 	bl	800021c <capTouch_Init>
 8000b6e:	0003      	movs	r3, r0
 8000b70:	7023      	strb	r3, [r4, #0]
    						&capTouchResetPort, capTouchResetPin, capTouchChannels);
    if( (initRet == 1) || (initRet == 3) || (initRet == 4)) {
 8000b72:	2116      	movs	r1, #22
 8000b74:	187b      	adds	r3, r7, r1
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d007      	beq.n	8000b8c <main+0x110>
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	2b03      	cmp	r3, #3
 8000b82:	d003      	beq.n	8000b8c <main+0x110>
 8000b84:	187b      	adds	r3, r7, r1
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b04      	cmp	r3, #4
 8000b8a:	d102      	bne.n	8000b92 <main+0x116>
    	/* Critical Errors:
    	 * 1 = Failure to read correct device ID
    	 * 2 = Failure to read Keys
    	 * 3 = Failure to enable keys
    	 */
    	dispFailure();
 8000b8c:	f001 f962 	bl	8001e54 <dispFailure>
 8000b90:	e00d      	b.n	8000bae <main+0x132>
    }
    else if (initRet == 2) {
 8000b92:	2316      	movs	r3, #22
 8000b94:	18fb      	adds	r3, r7, r3
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b02      	cmp	r3, #2
 8000b9a:	d102      	bne.n	8000ba2 <main+0x126>
    	/*
    	 * Non-critical Errors:
    	 * 2 = Failure to Recalibrate
    	 */
    	dispFault();
 8000b9c:	f001 f94c 	bl	8001e38 <dispFault>
 8000ba0:	e005      	b.n	8000bae <main+0x132>
    }
    else if(initRet == 0) {
 8000ba2:	2316      	movs	r3, #22
 8000ba4:	18fb      	adds	r3, r7, r3
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d100      	bne.n	8000bae <main+0x132>
    	// initRet = 0 = all is well
    	__NOP();
 8000bac:	46c0      	nop			@ (mov r8, r8)
    }

    // Set averaging factor
    uint8_t avgFactors_New[7] = {AVGFact, AVGFact, AVGFact, AVGFact, 0, 0, 0};
 8000bae:	4b5e      	ldr	r3, [pc, #376]	@ (8000d28 <main+0x2ac>)
 8000bb0:	781a      	ldrb	r2, [r3, #0]
 8000bb2:	210c      	movs	r1, #12
 8000bb4:	187b      	adds	r3, r7, r1
 8000bb6:	701a      	strb	r2, [r3, #0]
 8000bb8:	4b5b      	ldr	r3, [pc, #364]	@ (8000d28 <main+0x2ac>)
 8000bba:	781a      	ldrb	r2, [r3, #0]
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	705a      	strb	r2, [r3, #1]
 8000bc0:	4b59      	ldr	r3, [pc, #356]	@ (8000d28 <main+0x2ac>)
 8000bc2:	781a      	ldrb	r2, [r3, #0]
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	709a      	strb	r2, [r3, #2]
 8000bc8:	4b57      	ldr	r3, [pc, #348]	@ (8000d28 <main+0x2ac>)
 8000bca:	781a      	ldrb	r2, [r3, #0]
 8000bcc:	187b      	adds	r3, r7, r1
 8000bce:	70da      	strb	r2, [r3, #3]
 8000bd0:	187b      	adds	r3, r7, r1
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	711a      	strb	r2, [r3, #4]
 8000bd6:	187b      	adds	r3, r7, r1
 8000bd8:	2200      	movs	r2, #0
 8000bda:	715a      	strb	r2, [r3, #5]
 8000bdc:	187b      	adds	r3, r7, r1
 8000bde:	2200      	movs	r2, #0
 8000be0:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetAveragingFactor(&capTouch, avgFactors_New);
 8000be2:	2517      	movs	r5, #23
 8000be4:	197c      	adds	r4, r7, r5
 8000be6:	187a      	adds	r2, r7, r1
 8000be8:	4b4e      	ldr	r3, [pc, #312]	@ (8000d24 <main+0x2a8>)
 8000bea:	0011      	movs	r1, r2
 8000bec:	0018      	movs	r0, r3
 8000bee:	f7ff fd89 	bl	8000704 <capTouch_SetAveragingFactor>
 8000bf2:	0003      	movs	r3, r0
 8000bf4:	7023      	strb	r3, [r4, #0]

    if(halRet != HAL_OK) {
 8000bf6:	197b      	adds	r3, r7, r5
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <main+0x186>
    	// This is sensitivity-setting and a non-critical error
    	dispFault();
 8000bfe:	f001 f91b 	bl	8001e38 <dispFault>
    }

    // Set detection integration factors
    uint8_t detIntFactors_New[7] = {DIFact, DIFact, DIFact, DIFact, DIFact, DIFact, DIFact};
 8000c02:	4b4a      	ldr	r3, [pc, #296]	@ (8000d2c <main+0x2b0>)
 8000c04:	781a      	ldrb	r2, [r3, #0]
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	701a      	strb	r2, [r3, #0]
 8000c0a:	4b48      	ldr	r3, [pc, #288]	@ (8000d2c <main+0x2b0>)
 8000c0c:	781a      	ldrb	r2, [r3, #0]
 8000c0e:	1d3b      	adds	r3, r7, #4
 8000c10:	705a      	strb	r2, [r3, #1]
 8000c12:	4b46      	ldr	r3, [pc, #280]	@ (8000d2c <main+0x2b0>)
 8000c14:	781a      	ldrb	r2, [r3, #0]
 8000c16:	1d3b      	adds	r3, r7, #4
 8000c18:	709a      	strb	r2, [r3, #2]
 8000c1a:	4b44      	ldr	r3, [pc, #272]	@ (8000d2c <main+0x2b0>)
 8000c1c:	781a      	ldrb	r2, [r3, #0]
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	70da      	strb	r2, [r3, #3]
 8000c22:	4b42      	ldr	r3, [pc, #264]	@ (8000d2c <main+0x2b0>)
 8000c24:	781a      	ldrb	r2, [r3, #0]
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	711a      	strb	r2, [r3, #4]
 8000c2a:	4b40      	ldr	r3, [pc, #256]	@ (8000d2c <main+0x2b0>)
 8000c2c:	781a      	ldrb	r2, [r3, #0]
 8000c2e:	1d3b      	adds	r3, r7, #4
 8000c30:	715a      	strb	r2, [r3, #5]
 8000c32:	4b3e      	ldr	r3, [pc, #248]	@ (8000d2c <main+0x2b0>)
 8000c34:	781a      	ldrb	r2, [r3, #0]
 8000c36:	1d3b      	adds	r3, r7, #4
 8000c38:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetDetectionIntegrator(&capTouch, detIntFactors_New);
 8000c3a:	2517      	movs	r5, #23
 8000c3c:	197c      	adds	r4, r7, r5
 8000c3e:	1d3a      	adds	r2, r7, #4
 8000c40:	4b38      	ldr	r3, [pc, #224]	@ (8000d24 <main+0x2a8>)
 8000c42:	0011      	movs	r1, r2
 8000c44:	0018      	movs	r0, r3
 8000c46:	f7ff fe27 	bl	8000898 <capTouch_SetDetectionIntegrator>
 8000c4a:	0003      	movs	r3, r0
 8000c4c:	7023      	strb	r3, [r4, #0]
    if(halRet != HAL_OK) {
 8000c4e:	197b      	adds	r3, r7, r5
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <main+0x1de>
    	// This is sensitivity-setting and a non-critical error
		dispFault();
 8000c56:	f001 f8ef 	bl	8001e38 <dispFault>
    }

    userAlarmToggle = false;			//Default to off
 8000c5a:	4b35      	ldr	r3, [pc, #212]	@ (8000d30 <main+0x2b4>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	701a      	strb	r2, [r3, #0]
     * initialize the alarm time to a default value.
     *
     * Else, initialize to whatever is stored in backup registers.
     */

    if((uint8_t)HAL_RTCEx_BKUPRead(&hrtc, bootstrapBackupReg) == 0) {
 8000c60:	4b34      	ldr	r3, [pc, #208]	@ (8000d34 <main+0x2b8>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	4b25      	ldr	r3, [pc, #148]	@ (8000cfc <main+0x280>)
 8000c66:	0011      	movs	r1, r2
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f004 fc46 	bl	80054fa <HAL_RTCEx_BKUPRead>
 8000c6e:	0003      	movs	r3, r0
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d11c      	bne.n	8000cb0 <main+0x234>

    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, 0x01);
 8000c76:	4b30      	ldr	r3, [pc, #192]	@ (8000d38 <main+0x2bc>)
 8000c78:	6819      	ldr	r1, [r3, #0]
 8000c7a:	4b20      	ldr	r3, [pc, #128]	@ (8000cfc <main+0x280>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	0018      	movs	r0, r3
 8000c80:	f004 fc1e 	bl	80054c0 <HAL_RTCEx_BKUPWrite>
    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, 0x00);
 8000c84:	4b2d      	ldr	r3, [pc, #180]	@ (8000d3c <main+0x2c0>)
 8000c86:	6819      	ldr	r1, [r3, #0]
 8000c88:	4b1c      	ldr	r3, [pc, #112]	@ (8000cfc <main+0x280>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	f004 fc17 	bl	80054c0 <HAL_RTCEx_BKUPWrite>
    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, RTC_HOURFORMAT12_AM);
 8000c92:	4b2b      	ldr	r3, [pc, #172]	@ (8000d40 <main+0x2c4>)
 8000c94:	6819      	ldr	r1, [r3, #0]
 8000c96:	4b19      	ldr	r3, [pc, #100]	@ (8000cfc <main+0x280>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f004 fc10 	bl	80054c0 <HAL_RTCEx_BKUPWrite>

    	// Write backup register with a non-zero value to signify that it has been initialized before
    	HAL_RTCEx_BKUPWrite(&hrtc, bootstrapBackupReg, 0xFFFFFFFF);
 8000ca0:	4b24      	ldr	r3, [pc, #144]	@ (8000d34 <main+0x2b8>)
 8000ca2:	6819      	ldr	r1, [r3, #0]
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	425a      	negs	r2, r3
 8000ca8:	4b14      	ldr	r3, [pc, #80]	@ (8000cfc <main+0x280>)
 8000caa:	0018      	movs	r0, r3
 8000cac:	f004 fc08 	bl	80054c0 <HAL_RTCEx_BKUPWrite>

    }

	userAlarmTime.Hours = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmHourBackupReg);
 8000cb0:	4b21      	ldr	r3, [pc, #132]	@ (8000d38 <main+0x2bc>)
 8000cb2:	681a      	ldr	r2, [r3, #0]
 8000cb4:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <main+0x280>)
 8000cb6:	0011      	movs	r1, r2
 8000cb8:	0018      	movs	r0, r3
 8000cba:	f004 fc1e 	bl	80054fa <HAL_RTCEx_BKUPRead>
 8000cbe:	0003      	movs	r3, r0
 8000cc0:	b2da      	uxtb	r2, r3
 8000cc2:	4b20      	ldr	r3, [pc, #128]	@ (8000d44 <main+0x2c8>)
 8000cc4:	701a      	strb	r2, [r3, #0]
	userAlarmTime.Minutes = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmMinuteBackupReg);
 8000cc6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d3c <main+0x2c0>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <main+0x280>)
 8000ccc:	0011      	movs	r1, r2
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f004 fc13 	bl	80054fa <HAL_RTCEx_BKUPRead>
 8000cd4:	0003      	movs	r3, r0
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d44 <main+0x2c8>)
 8000cda:	705a      	strb	r2, [r3, #1]
	userAlarmTime.TimeFormat = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmTFBackupReg);
 8000cdc:	4b18      	ldr	r3, [pc, #96]	@ (8000d40 <main+0x2c4>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <main+0x280>)
 8000ce2:	0011      	movs	r1, r2
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	f004 fc08 	bl	80054fa <HAL_RTCEx_BKUPRead>
 8000cea:	0003      	movs	r3, r0
 8000cec:	b2da      	uxtb	r2, r3
 8000cee:	4b15      	ldr	r3, [pc, #84]	@ (8000d44 <main+0x2c8>)
 8000cf0:	70da      	strb	r2, [r3, #3]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cf2:	46c0      	nop			@ (mov r8, r8)
 8000cf4:	e7fd      	b.n	8000cf2 <main+0x276>
 8000cf6:	46c0      	nop			@ (mov r8, r8)
 8000cf8:	2000002c 	.word	0x2000002c
 8000cfc:	2000011c 	.word	0x2000011c
 8000d00:	200000ac 	.word	0x200000ac
 8000d04:	20000098 	.word	0x20000098
 8000d08:	20000044 	.word	0x20000044
 8000d0c:	20000040 	.word	0x20000040
 8000d10:	20000030 	.word	0x20000030
 8000d14:	20000014 	.word	0x20000014
 8000d18:	2000000c 	.word	0x2000000c
 8000d1c:	20000008 	.word	0x20000008
 8000d20:	200000c8 	.word	0x200000c8
 8000d24:	2000027c 	.word	0x2000027c
 8000d28:	2000000d 	.word	0x2000000d
 8000d2c:	2000000e 	.word	0x2000000e
 8000d30:	20000091 	.word	0x20000091
 8000d34:	2000003c 	.word	0x2000003c
 8000d38:	200000c4 	.word	0x200000c4
 8000d3c:	20000034 	.word	0x20000034
 8000d40:	20000038 	.word	0x20000038
 8000d44:	200000b0 	.word	0x200000b0

08000d48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d48:	b590      	push	{r4, r7, lr}
 8000d4a:	b093      	sub	sp, #76	@ 0x4c
 8000d4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d4e:	2410      	movs	r4, #16
 8000d50:	193b      	adds	r3, r7, r4
 8000d52:	0018      	movs	r0, r3
 8000d54:	2338      	movs	r3, #56	@ 0x38
 8000d56:	001a      	movs	r2, r3
 8000d58:	2100      	movs	r1, #0
 8000d5a:	f005 fd79 	bl	8006850 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d5e:	003b      	movs	r3, r7
 8000d60:	0018      	movs	r0, r3
 8000d62:	2310      	movs	r3, #16
 8000d64:	001a      	movs	r2, r3
 8000d66:	2100      	movs	r1, #0
 8000d68:	f005 fd72 	bl	8006850 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d6c:	2380      	movs	r3, #128	@ 0x80
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	0018      	movs	r0, r3
 8000d72:	f002 fe61 	bl	8003a38 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000d76:	f002 fe41 	bl	80039fc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
 8000d7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000e2c <SystemClock_Config+0xe4>)
 8000d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d7e:	2218      	movs	r2, #24
 8000d80:	4393      	bics	r3, r2
 8000d82:	001a      	movs	r2, r3
 8000d84:	4b29      	ldr	r3, [pc, #164]	@ (8000e2c <SystemClock_Config+0xe4>)
 8000d86:	2108      	movs	r1, #8
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000d8c:	193b      	adds	r3, r7, r4
 8000d8e:	220e      	movs	r2, #14
 8000d90:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000d92:	193b      	adds	r3, r7, r4
 8000d94:	2201      	movs	r2, #1
 8000d96:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d98:	193b      	adds	r3, r7, r4
 8000d9a:	2280      	movs	r2, #128	@ 0x80
 8000d9c:	0052      	lsls	r2, r2, #1
 8000d9e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000da0:	0021      	movs	r1, r4
 8000da2:	187b      	adds	r3, r7, r1
 8000da4:	2200      	movs	r2, #0
 8000da6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	2240      	movs	r2, #64	@ 0x40
 8000dac:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000dae:	187b      	adds	r3, r7, r1
 8000db0:	2201      	movs	r2, #1
 8000db2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000db4:	187b      	adds	r3, r7, r1
 8000db6:	2202      	movs	r2, #2
 8000db8:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dba:	187b      	adds	r3, r7, r1
 8000dbc:	2202      	movs	r2, #2
 8000dbe:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000dc0:	187b      	adds	r3, r7, r1
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000dc6:	187b      	adds	r3, r7, r1
 8000dc8:	2208      	movs	r2, #8
 8000dca:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000dcc:	187b      	adds	r3, r7, r1
 8000dce:	2280      	movs	r2, #128	@ 0x80
 8000dd0:	0292      	lsls	r2, r2, #10
 8000dd2:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dd4:	187b      	adds	r3, r7, r1
 8000dd6:	2280      	movs	r2, #128	@ 0x80
 8000dd8:	0492      	lsls	r2, r2, #18
 8000dda:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ddc:	187b      	adds	r3, r7, r1
 8000dde:	2280      	movs	r2, #128	@ 0x80
 8000de0:	0592      	lsls	r2, r2, #22
 8000de2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de4:	187b      	adds	r3, r7, r1
 8000de6:	0018      	movs	r0, r3
 8000de8:	f002 fe66 	bl	8003ab8 <HAL_RCC_OscConfig>
 8000dec:	1e03      	subs	r3, r0, #0
 8000dee:	d001      	beq.n	8000df4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000df0:	f001 f89c 	bl	8001f2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000df4:	003b      	movs	r3, r7
 8000df6:	2207      	movs	r2, #7
 8000df8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dfa:	003b      	movs	r3, r7
 8000dfc:	2202      	movs	r2, #2
 8000dfe:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e00:	003b      	movs	r3, r7
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e06:	003b      	movs	r3, r7
 8000e08:	2200      	movs	r2, #0
 8000e0a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e0c:	003b      	movs	r3, r7
 8000e0e:	2102      	movs	r1, #2
 8000e10:	0018      	movs	r0, r3
 8000e12:	f003 f96b 	bl	80040ec <HAL_RCC_ClockConfig>
 8000e16:	1e03      	subs	r3, r0, #0
 8000e18:	d001      	beq.n	8000e1e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000e1a:	f001 f887 	bl	8001f2c <Error_Handler>
  }
  HAL_RCCEx_EnableLSCO(RCC_LSCOSOURCE_LSI);
 8000e1e:	2000      	movs	r0, #0
 8000e20:	f003 fc68 	bl	80046f4 <HAL_RCCEx_EnableLSCO>
}
 8000e24:	46c0      	nop			@ (mov r8, r8)
 8000e26:	46bd      	mov	sp, r7
 8000e28:	b013      	add	sp, #76	@ 0x4c
 8000e2a:	bd90      	pop	{r4, r7, pc}
 8000e2c:	40021000 	.word	0x40021000

08000e30 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e34:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e36:	4a1c      	ldr	r2, [pc, #112]	@ (8000ea8 <MX_I2C1_Init+0x78>)
 8000e38:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 8000e3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000eac <MX_I2C1_Init+0x7c>)
 8000e3e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e40:	4b18      	ldr	r3, [pc, #96]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e46:	4b17      	ldr	r3, [pc, #92]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e48:	2201      	movs	r2, #1
 8000e4a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e4c:	4b15      	ldr	r3, [pc, #84]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e52:	4b14      	ldr	r3, [pc, #80]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e58:	4b12      	ldr	r3, [pc, #72]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e5e:	4b11      	ldr	r3, [pc, #68]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	f001 ff81 	bl	8002d74 <HAL_I2C_Init>
 8000e72:	1e03      	subs	r3, r0, #0
 8000e74:	d001      	beq.n	8000e7a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e76:	f001 f859 	bl	8001f2c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	0018      	movs	r0, r3
 8000e80:	f002 fd24 	bl	80038cc <HAL_I2CEx_ConfigAnalogFilter>
 8000e84:	1e03      	subs	r3, r0, #0
 8000e86:	d001      	beq.n	8000e8c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e88:	f001 f850 	bl	8001f2c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ea4 <MX_I2C1_Init+0x74>)
 8000e8e:	2100      	movs	r1, #0
 8000e90:	0018      	movs	r0, r3
 8000e92:	f002 fd67 	bl	8003964 <HAL_I2CEx_ConfigDigitalFilter>
 8000e96:	1e03      	subs	r3, r0, #0
 8000e98:	d001      	beq.n	8000e9e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e9a:	f001 f847 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	200000c8 	.word	0x200000c8
 8000ea8:	40005400 	.word	0x40005400
 8000eac:	00602173 	.word	0x00602173

08000eb0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b08c      	sub	sp, #48	@ 0x30
 8000eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

//  RTC_TimeTypeDef sTime = {0};
  RTC_DateTypeDef sDate = {0};
 8000eb6:	232c      	movs	r3, #44	@ 0x2c
 8000eb8:	18fb      	adds	r3, r7, r3
 8000eba:	2200      	movs	r2, #0
 8000ebc:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	2328      	movs	r3, #40	@ 0x28
 8000ec4:	001a      	movs	r2, r3
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	f005 fcc2 	bl	8006850 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ecc:	4b3e      	ldr	r3, [pc, #248]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000ece:	4a3f      	ldr	r2, [pc, #252]	@ (8000fcc <MX_RTC_Init+0x11c>)
 8000ed0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000ed2:	4b3d      	ldr	r3, [pc, #244]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000ed4:	2240      	movs	r2, #64	@ 0x40
 8000ed6:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000ed8:	4b3b      	ldr	r3, [pc, #236]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000eda:	227f      	movs	r2, #127	@ 0x7f
 8000edc:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000ede:	4b3a      	ldr	r3, [pc, #232]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000ee0:	22ff      	movs	r2, #255	@ 0xff
 8000ee2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000ee4:	4b38      	ldr	r3, [pc, #224]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000eea:	4b37      	ldr	r3, [pc, #220]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000ef0:	4b35      	ldr	r3, [pc, #212]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000ef6:	4b34      	ldr	r3, [pc, #208]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000ef8:	2280      	movs	r2, #128	@ 0x80
 8000efa:	05d2      	lsls	r2, r2, #23
 8000efc:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000efe:	4b32      	ldr	r3, [pc, #200]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000f04:	4b30      	ldr	r3, [pc, #192]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000f06:	0018      	movs	r0, r3
 8000f08:	f003 fc6c 	bl	80047e4 <HAL_RTC_Init>
 8000f0c:	1e03      	subs	r3, r0, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_RTC_Init+0x64>
  {
    Error_Handler();
 8000f10:	f001 f80c 	bl	8001f2c <Error_Handler>
//  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
//  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
//  {
//    Error_Handler();
//  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000f14:	212c      	movs	r1, #44	@ 0x2c
 8000f16:	187b      	adds	r3, r7, r1
 8000f18:	2201      	movs	r2, #1
 8000f1a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000f1c:	187b      	adds	r3, r7, r1
 8000f1e:	2201      	movs	r2, #1
 8000f20:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000f22:	187b      	adds	r3, r7, r1
 8000f24:	2201      	movs	r2, #1
 8000f26:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000f28:	187b      	adds	r3, r7, r1
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000f2e:	1879      	adds	r1, r7, r1
 8000f30:	4b25      	ldr	r3, [pc, #148]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	0018      	movs	r0, r3
 8000f36:	f003 fdfb 	bl	8004b30 <HAL_RTC_SetDate>
 8000f3a:	1e03      	subs	r3, r0, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000f3e:	f000 fff5 	bl	8001f2c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2201      	movs	r2, #1
 8000f46:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8000f48:	1d3b      	adds	r3, r7, #4
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	2200      	movs	r2, #0
 8000f52:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000f54:	1d3b      	adds	r3, r7, #4
 8000f56:	2200      	movs	r2, #0
 8000f58:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	2200      	movs	r2, #0
 8000f64:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	2200      	movs	r2, #0
 8000f6a:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	4a18      	ldr	r2, [pc, #96]	@ (8000fd0 <MX_RTC_Init+0x120>)
 8000f70:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	2200      	movs	r2, #0
 8000f76:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000f78:	1d3b      	adds	r3, r7, #4
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000f7e:	1d3b      	adds	r3, r7, #4
 8000f80:	2220      	movs	r2, #32
 8000f82:	2101      	movs	r1, #1
 8000f84:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	2280      	movs	r2, #128	@ 0x80
 8000f8a:	0052      	lsls	r2, r2, #1
 8000f8c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000f8e:	1d39      	adds	r1, r7, #4
 8000f90:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000f92:	2201      	movs	r2, #1
 8000f94:	0018      	movs	r0, r3
 8000f96:	f003 feab 	bl	8004cf0 <HAL_RTC_SetAlarm_IT>
 8000f9a:	1e03      	subs	r3, r0, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_RTC_Init+0xf2>
  {
    Error_Handler();
 8000f9e:	f000 ffc5 	bl	8001f2c <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 8000fa2:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	f004 fa3a 	bl	8005420 <HAL_RTCEx_SetCalibrationOutPut>
 8000fac:	1e03      	subs	r3, r0, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_RTC_Init+0x104>
  {
    Error_Handler();
 8000fb0:	f000 ffbc 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  // Do not initialize time - pull from whatever is in register
    HAL_RTC_GetTime(&hrtc, &currTime, RTCTimeFormat);
 8000fb4:	4907      	ldr	r1, [pc, #28]	@ (8000fd4 <MX_RTC_Init+0x124>)
 8000fb6:	4b04      	ldr	r3, [pc, #16]	@ (8000fc8 <MX_RTC_Init+0x118>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	0018      	movs	r0, r3
 8000fbc:	f003 fd5c 	bl	8004a78 <HAL_RTC_GetTime>

  /* USER CODE END RTC_Init 2 */

}
 8000fc0:	46c0      	nop			@ (mov r8, r8)
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	b00c      	add	sp, #48	@ 0x30
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	2000011c 	.word	0x2000011c
 8000fcc:	40002800 	.word	0x40002800
 8000fd0:	80800080 	.word	0x80800080
 8000fd4:	20000098 	.word	0x20000098

08000fd8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b098      	sub	sp, #96	@ 0x60
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fde:	2354      	movs	r3, #84	@ 0x54
 8000fe0:	18fb      	adds	r3, r7, r3
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	230c      	movs	r3, #12
 8000fe6:	001a      	movs	r2, r3
 8000fe8:	2100      	movs	r1, #0
 8000fea:	f005 fc31 	bl	8006850 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fee:	2338      	movs	r3, #56	@ 0x38
 8000ff0:	18fb      	adds	r3, r7, r3
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	231c      	movs	r3, #28
 8000ff6:	001a      	movs	r2, r3
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	f005 fc29 	bl	8006850 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	0018      	movs	r0, r3
 8001002:	2334      	movs	r3, #52	@ 0x34
 8001004:	001a      	movs	r2, r3
 8001006:	2100      	movs	r1, #0
 8001008:	f005 fc22 	bl	8006850 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800100c:	4b45      	ldr	r3, [pc, #276]	@ (8001124 <MX_TIM1_Init+0x14c>)
 800100e:	4a46      	ldr	r2, [pc, #280]	@ (8001128 <MX_TIM1_Init+0x150>)
 8001010:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 40000-1;
 8001012:	4b44      	ldr	r3, [pc, #272]	@ (8001124 <MX_TIM1_Init+0x14c>)
 8001014:	4a45      	ldr	r2, [pc, #276]	@ (800112c <MX_TIM1_Init+0x154>)
 8001016:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001018:	4b42      	ldr	r3, [pc, #264]	@ (8001124 <MX_TIM1_Init+0x14c>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800101e:	4b41      	ldr	r3, [pc, #260]	@ (8001124 <MX_TIM1_Init+0x14c>)
 8001020:	2263      	movs	r2, #99	@ 0x63
 8001022:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001024:	4b3f      	ldr	r3, [pc, #252]	@ (8001124 <MX_TIM1_Init+0x14c>)
 8001026:	2200      	movs	r2, #0
 8001028:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800102a:	4b3e      	ldr	r3, [pc, #248]	@ (8001124 <MX_TIM1_Init+0x14c>)
 800102c:	2200      	movs	r2, #0
 800102e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001030:	4b3c      	ldr	r3, [pc, #240]	@ (8001124 <MX_TIM1_Init+0x14c>)
 8001032:	2200      	movs	r2, #0
 8001034:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001036:	4b3b      	ldr	r3, [pc, #236]	@ (8001124 <MX_TIM1_Init+0x14c>)
 8001038:	0018      	movs	r0, r3
 800103a:	f004 fbc5 	bl	80057c8 <HAL_TIM_PWM_Init>
 800103e:	1e03      	subs	r3, r0, #0
 8001040:	d001      	beq.n	8001046 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001042:	f000 ff73 	bl	8001f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001046:	2154      	movs	r1, #84	@ 0x54
 8001048:	187b      	adds	r3, r7, r1
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800104e:	187b      	adds	r3, r7, r1
 8001050:	2200      	movs	r2, #0
 8001052:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001054:	187b      	adds	r3, r7, r1
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800105a:	187a      	adds	r2, r7, r1
 800105c:	4b31      	ldr	r3, [pc, #196]	@ (8001124 <MX_TIM1_Init+0x14c>)
 800105e:	0011      	movs	r1, r2
 8001060:	0018      	movs	r0, r3
 8001062:	f005 fad9 	bl	8006618 <HAL_TIMEx_MasterConfigSynchronization>
 8001066:	1e03      	subs	r3, r0, #0
 8001068:	d001      	beq.n	800106e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800106a:	f000 ff5f 	bl	8001f2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800106e:	2138      	movs	r1, #56	@ 0x38
 8001070:	187b      	adds	r3, r7, r1
 8001072:	2260      	movs	r2, #96	@ 0x60
 8001074:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001076:	187b      	adds	r3, r7, r1
 8001078:	2200      	movs	r2, #0
 800107a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800107c:	187b      	adds	r3, r7, r1
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001082:	187b      	adds	r3, r7, r1
 8001084:	2200      	movs	r2, #0
 8001086:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001088:	187b      	adds	r3, r7, r1
 800108a:	2200      	movs	r2, #0
 800108c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800108e:	187b      	adds	r3, r7, r1
 8001090:	2200      	movs	r2, #0
 8001092:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001094:	187b      	adds	r3, r7, r1
 8001096:	2200      	movs	r2, #0
 8001098:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800109a:	1879      	adds	r1, r7, r1
 800109c:	4b21      	ldr	r3, [pc, #132]	@ (8001124 <MX_TIM1_Init+0x14c>)
 800109e:	2200      	movs	r2, #0
 80010a0:	0018      	movs	r0, r3
 80010a2:	f004 fe55 	bl	8005d50 <HAL_TIM_PWM_ConfigChannel>
 80010a6:	1e03      	subs	r3, r0, #0
 80010a8:	d001      	beq.n	80010ae <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80010aa:	f000 ff3f 	bl	8001f2c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010ae:	1d3b      	adds	r3, r7, #4
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010b4:	1d3b      	adds	r3, r7, #4
 80010b6:	2200      	movs	r2, #0
 80010b8:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010ba:	1d3b      	adds	r3, r7, #4
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	2200      	movs	r2, #0
 80010c4:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010c6:	1d3b      	adds	r3, r7, #4
 80010c8:	2200      	movs	r2, #0
 80010ca:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	2280      	movs	r2, #128	@ 0x80
 80010d0:	0192      	lsls	r2, r2, #6
 80010d2:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010d4:	1d3b      	adds	r3, r7, #4
 80010d6:	2200      	movs	r2, #0
 80010d8:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	2200      	movs	r2, #0
 80010de:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	2200      	movs	r2, #0
 80010e4:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	2280      	movs	r2, #128	@ 0x80
 80010ea:	0492      	lsls	r2, r2, #18
 80010ec:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	2200      	movs	r2, #0
 80010f2:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	2200      	movs	r2, #0
 80010f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	2200      	movs	r2, #0
 80010fe:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001100:	1d3a      	adds	r2, r7, #4
 8001102:	4b08      	ldr	r3, [pc, #32]	@ (8001124 <MX_TIM1_Init+0x14c>)
 8001104:	0011      	movs	r1, r2
 8001106:	0018      	movs	r0, r3
 8001108:	f005 faee 	bl	80066e8 <HAL_TIMEx_ConfigBreakDeadTime>
 800110c:	1e03      	subs	r3, r0, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 8001110:	f000 ff0c 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001114:	4b03      	ldr	r3, [pc, #12]	@ (8001124 <MX_TIM1_Init+0x14c>)
 8001116:	0018      	movs	r0, r3
 8001118:	f001 f9ea 	bl	80024f0 <HAL_TIM_MspPostInit>

}
 800111c:	46c0      	nop			@ (mov r8, r8)
 800111e:	46bd      	mov	sp, r7
 8001120:	b018      	add	sp, #96	@ 0x60
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000148 	.word	0x20000148
 8001128:	40012c00 	.word	0x40012c00
 800112c:	00009c3f 	.word	0x00009c3f

08001130 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b08a      	sub	sp, #40	@ 0x28
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001136:	231c      	movs	r3, #28
 8001138:	18fb      	adds	r3, r7, r3
 800113a:	0018      	movs	r0, r3
 800113c:	230c      	movs	r3, #12
 800113e:	001a      	movs	r2, r3
 8001140:	2100      	movs	r1, #0
 8001142:	f005 fb85 	bl	8006850 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001146:	003b      	movs	r3, r7
 8001148:	0018      	movs	r0, r3
 800114a:	231c      	movs	r3, #28
 800114c:	001a      	movs	r2, r3
 800114e:	2100      	movs	r1, #0
 8001150:	f005 fb7e 	bl	8006850 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001154:	4b24      	ldr	r3, [pc, #144]	@ (80011e8 <MX_TIM2_Init+0xb8>)
 8001156:	2280      	movs	r2, #128	@ 0x80
 8001158:	05d2      	lsls	r2, r2, #23
 800115a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 800115c:	4b22      	ldr	r3, [pc, #136]	@ (80011e8 <MX_TIM2_Init+0xb8>)
 800115e:	4a23      	ldr	r2, [pc, #140]	@ (80011ec <MX_TIM2_Init+0xbc>)
 8001160:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001162:	4b21      	ldr	r3, [pc, #132]	@ (80011e8 <MX_TIM2_Init+0xb8>)
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001168:	4b1f      	ldr	r3, [pc, #124]	@ (80011e8 <MX_TIM2_Init+0xb8>)
 800116a:	2263      	movs	r2, #99	@ 0x63
 800116c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800116e:	4b1e      	ldr	r3, [pc, #120]	@ (80011e8 <MX_TIM2_Init+0xb8>)
 8001170:	2200      	movs	r2, #0
 8001172:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001174:	4b1c      	ldr	r3, [pc, #112]	@ (80011e8 <MX_TIM2_Init+0xb8>)
 8001176:	2200      	movs	r2, #0
 8001178:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800117a:	4b1b      	ldr	r3, [pc, #108]	@ (80011e8 <MX_TIM2_Init+0xb8>)
 800117c:	0018      	movs	r0, r3
 800117e:	f004 fb23 	bl	80057c8 <HAL_TIM_PWM_Init>
 8001182:	1e03      	subs	r3, r0, #0
 8001184:	d001      	beq.n	800118a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001186:	f000 fed1 	bl	8001f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800118a:	211c      	movs	r1, #28
 800118c:	187b      	adds	r3, r7, r1
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001192:	187b      	adds	r3, r7, r1
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001198:	187a      	adds	r2, r7, r1
 800119a:	4b13      	ldr	r3, [pc, #76]	@ (80011e8 <MX_TIM2_Init+0xb8>)
 800119c:	0011      	movs	r1, r2
 800119e:	0018      	movs	r0, r3
 80011a0:	f005 fa3a 	bl	8006618 <HAL_TIMEx_MasterConfigSynchronization>
 80011a4:	1e03      	subs	r3, r0, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80011a8:	f000 fec0 	bl	8001f2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011ac:	003b      	movs	r3, r7
 80011ae:	2260      	movs	r2, #96	@ 0x60
 80011b0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80011b2:	003b      	movs	r3, r7
 80011b4:	2200      	movs	r2, #0
 80011b6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011b8:	003b      	movs	r3, r7
 80011ba:	2200      	movs	r2, #0
 80011bc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011be:	003b      	movs	r3, r7
 80011c0:	2200      	movs	r2, #0
 80011c2:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80011c4:	0039      	movs	r1, r7
 80011c6:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <MX_TIM2_Init+0xb8>)
 80011c8:	2208      	movs	r2, #8
 80011ca:	0018      	movs	r0, r3
 80011cc:	f004 fdc0 	bl	8005d50 <HAL_TIM_PWM_ConfigChannel>
 80011d0:	1e03      	subs	r3, r0, #0
 80011d2:	d001      	beq.n	80011d8 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 80011d4:	f000 feaa 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80011d8:	4b03      	ldr	r3, [pc, #12]	@ (80011e8 <MX_TIM2_Init+0xb8>)
 80011da:	0018      	movs	r0, r3
 80011dc:	f001 f988 	bl	80024f0 <HAL_TIM_MspPostInit>

}
 80011e0:	46c0      	nop			@ (mov r8, r8)
 80011e2:	46bd      	mov	sp, r7
 80011e4:	b00a      	add	sp, #40	@ 0x28
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000194 	.word	0x20000194
 80011ec:	0000031f 	.word	0x0000031f

080011f0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80011f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001230 <MX_TIM14_Init+0x40>)
 80011f6:	4a0f      	ldr	r2, [pc, #60]	@ (8001234 <MX_TIM14_Init+0x44>)
 80011f8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 80011fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001230 <MX_TIM14_Init+0x40>)
 80011fc:	22f4      	movs	r2, #244	@ 0xf4
 80011fe:	0092      	lsls	r2, r2, #2
 8001200:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001202:	4b0b      	ldr	r3, [pc, #44]	@ (8001230 <MX_TIM14_Init+0x40>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8001208:	4b09      	ldr	r3, [pc, #36]	@ (8001230 <MX_TIM14_Init+0x40>)
 800120a:	4a0b      	ldr	r2, [pc, #44]	@ (8001238 <MX_TIM14_Init+0x48>)
 800120c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800120e:	4b08      	ldr	r3, [pc, #32]	@ (8001230 <MX_TIM14_Init+0x40>)
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001214:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <MX_TIM14_Init+0x40>)
 8001216:	2200      	movs	r2, #0
 8001218:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800121a:	4b05      	ldr	r3, [pc, #20]	@ (8001230 <MX_TIM14_Init+0x40>)
 800121c:	0018      	movs	r0, r3
 800121e:	f004 f987 	bl	8005530 <HAL_TIM_Base_Init>
 8001222:	1e03      	subs	r3, r0, #0
 8001224:	d001      	beq.n	800122a <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8001226:	f000 fe81 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800122a:	46c0      	nop			@ (mov r8, r8)
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	200001e0 	.word	0x200001e0
 8001234:	40002000 	.word	0x40002000
 8001238:	0000ffff 	.word	0x0000ffff

0800123c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001240:	4b16      	ldr	r3, [pc, #88]	@ (800129c <MX_TIM16_Init+0x60>)
 8001242:	4a17      	ldr	r2, [pc, #92]	@ (80012a0 <MX_TIM16_Init+0x64>)
 8001244:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = (58595 / 10) - 1;
 8001246:	4b15      	ldr	r3, [pc, #84]	@ (800129c <MX_TIM16_Init+0x60>)
 8001248:	4a16      	ldr	r2, [pc, #88]	@ (80012a4 <MX_TIM16_Init+0x68>)
 800124a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124c:	4b13      	ldr	r3, [pc, #76]	@ (800129c <MX_TIM16_Init+0x60>)
 800124e:	2200      	movs	r2, #0
 8001250:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8001252:	4b12      	ldr	r3, [pc, #72]	@ (800129c <MX_TIM16_Init+0x60>)
 8001254:	4a14      	ldr	r2, [pc, #80]	@ (80012a8 <MX_TIM16_Init+0x6c>)
 8001256:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001258:	4b10      	ldr	r3, [pc, #64]	@ (800129c <MX_TIM16_Init+0x60>)
 800125a:	2200      	movs	r2, #0
 800125c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800125e:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <MX_TIM16_Init+0x60>)
 8001260:	2200      	movs	r2, #0
 8001262:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001264:	4b0d      	ldr	r3, [pc, #52]	@ (800129c <MX_TIM16_Init+0x60>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800126a:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <MX_TIM16_Init+0x60>)
 800126c:	0018      	movs	r0, r3
 800126e:	f004 f95f 	bl	8005530 <HAL_TIM_Base_Init>
 8001272:	1e03      	subs	r3, r0, #0
 8001274:	d001      	beq.n	800127a <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8001276:	f000 fe59 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  // Decrease interrupt priority
  HAL_NVIC_SetPriority(TIM16_IRQn, 1, 0);
 800127a:	2200      	movs	r2, #0
 800127c:	2101      	movs	r1, #1
 800127e:	2015      	movs	r0, #21
 8001280:	f001 fb58 	bl	8002934 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8001284:	2015      	movs	r0, #21
 8001286:	f001 fb6a 	bl	800295e <HAL_NVIC_EnableIRQ>

  // Clear SR interrupts
  __HAL_TIM_CLEAR_IT(timerSnooze, TIM_IT_UPDATE);
 800128a:	4b08      	ldr	r3, [pc, #32]	@ (80012ac <MX_TIM16_Init+0x70>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2202      	movs	r2, #2
 8001292:	4252      	negs	r2, r2
 8001294:	611a      	str	r2, [r3, #16]
//	timerSnooze->Instance->RCR |= timerSnooze_RCR;


  /* USER CODE END TIM16_Init 2 */

}
 8001296:	46c0      	nop			@ (mov r8, r8)
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	2000022c 	.word	0x2000022c
 80012a0:	40014400 	.word	0x40014400
 80012a4:	000016e2 	.word	0x000016e2
 80012a8:	0000ffff 	.word	0x0000ffff
 80012ac:	20000048 	.word	0x20000048

080012b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b0:	b590      	push	{r4, r7, lr}
 80012b2:	b08b      	sub	sp, #44	@ 0x2c
 80012b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	2414      	movs	r4, #20
 80012b8:	193b      	adds	r3, r7, r4
 80012ba:	0018      	movs	r0, r3
 80012bc:	2314      	movs	r3, #20
 80012be:	001a      	movs	r2, r3
 80012c0:	2100      	movs	r1, #0
 80012c2:	f005 fac5 	bl	8006850 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c6:	4b66      	ldr	r3, [pc, #408]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 80012c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012ca:	4b65      	ldr	r3, [pc, #404]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 80012cc:	2104      	movs	r1, #4
 80012ce:	430a      	orrs	r2, r1
 80012d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80012d2:	4b63      	ldr	r3, [pc, #396]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 80012d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012d6:	2204      	movs	r2, #4
 80012d8:	4013      	ands	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
 80012dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012de:	4b60      	ldr	r3, [pc, #384]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 80012e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012e2:	4b5f      	ldr	r3, [pc, #380]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 80012e4:	2101      	movs	r1, #1
 80012e6:	430a      	orrs	r2, r1
 80012e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80012ea:	4b5d      	ldr	r3, [pc, #372]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 80012ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012ee:	2201      	movs	r2, #1
 80012f0:	4013      	ands	r3, r2
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012f6:	4b5a      	ldr	r3, [pc, #360]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 80012f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012fa:	4b59      	ldr	r3, [pc, #356]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 80012fc:	2108      	movs	r1, #8
 80012fe:	430a      	orrs	r2, r1
 8001300:	635a      	str	r2, [r3, #52]	@ 0x34
 8001302:	4b57      	ldr	r3, [pc, #348]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 8001304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001306:	2208      	movs	r2, #8
 8001308:	4013      	ands	r3, r2
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	4b54      	ldr	r3, [pc, #336]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 8001310:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001312:	4b53      	ldr	r3, [pc, #332]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 8001314:	2102      	movs	r1, #2
 8001316:	430a      	orrs	r2, r1
 8001318:	635a      	str	r2, [r3, #52]	@ 0x34
 800131a:	4b51      	ldr	r3, [pc, #324]	@ (8001460 <MX_GPIO_Init+0x1b0>)
 800131c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800131e:	2202      	movs	r2, #2
 8001320:	4013      	ands	r3, r2
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin|SHIFT_MCLR_Pin
 8001326:	494f      	ldr	r1, [pc, #316]	@ (8001464 <MX_GPIO_Init+0x1b4>)
 8001328:	23a0      	movs	r3, #160	@ 0xa0
 800132a:	05db      	lsls	r3, r3, #23
 800132c:	2200      	movs	r2, #0
 800132e:	0018      	movs	r0, r3
 8001330:	f001 fcb3 	bl	8002c9a <HAL_GPIO_WritePin>
                          |ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 8001334:	4b4c      	ldr	r3, [pc, #304]	@ (8001468 <MX_GPIO_Init+0x1b8>)
 8001336:	2200      	movs	r2, #0
 8001338:	2180      	movs	r1, #128	@ 0x80
 800133a:	0018      	movs	r0, r3
 800133c:	f001 fcad 	bl	8002c9a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_RST_GPIO_Port, CTOUCH_RST_Pin, GPIO_PIN_RESET);
 8001340:	2380      	movs	r3, #128	@ 0x80
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	4849      	ldr	r0, [pc, #292]	@ (800146c <MX_GPIO_Init+0x1bc>)
 8001346:	2200      	movs	r2, #0
 8001348:	0019      	movs	r1, r3
 800134a:	f001 fca6 	bl	8002c9a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin SHIFT_MCLR_Pin
                           ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin|SHIFT_MCLR_Pin
 800134e:	193b      	adds	r3, r7, r4
 8001350:	4a44      	ldr	r2, [pc, #272]	@ (8001464 <MX_GPIO_Init+0x1b4>)
 8001352:	601a      	str	r2, [r3, #0]
                          |ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001354:	193b      	adds	r3, r7, r4
 8001356:	2201      	movs	r2, #1
 8001358:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	193b      	adds	r3, r7, r4
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001360:	193b      	adds	r3, r7, r4
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001366:	193a      	adds	r2, r7, r4
 8001368:	23a0      	movs	r3, #160	@ 0xa0
 800136a:	05db      	lsls	r3, r3, #23
 800136c:	0011      	movs	r1, r2
 800136e:	0018      	movs	r0, r3
 8001370:	f001 fb12 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001374:	193b      	adds	r3, r7, r4
 8001376:	2204      	movs	r2, #4
 8001378:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800137a:	193b      	adds	r3, r7, r4
 800137c:	2203      	movs	r2, #3
 800137e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	193b      	adds	r3, r7, r4
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001386:	193a      	adds	r2, r7, r4
 8001388:	23a0      	movs	r3, #160	@ 0xa0
 800138a:	05db      	lsls	r3, r3, #23
 800138c:	0011      	movs	r1, r2
 800138e:	0018      	movs	r0, r3
 8001390:	f001 fb02 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8001394:	193b      	adds	r3, r7, r4
 8001396:	2280      	movs	r2, #128	@ 0x80
 8001398:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	193b      	adds	r3, r7, r4
 800139c:	2201      	movs	r2, #1
 800139e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	193b      	adds	r3, r7, r4
 80013a2:	2200      	movs	r2, #0
 80013a4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a6:	193b      	adds	r3, r7, r4
 80013a8:	2200      	movs	r2, #0
 80013aa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 80013ac:	193b      	adds	r3, r7, r4
 80013ae:	4a2e      	ldr	r2, [pc, #184]	@ (8001468 <MX_GPIO_Init+0x1b8>)
 80013b0:	0019      	movs	r1, r3
 80013b2:	0010      	movs	r0, r2
 80013b4:	f001 faf0 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 80013b8:	193b      	adds	r3, r7, r4
 80013ba:	2280      	movs	r2, #128	@ 0x80
 80013bc:	0212      	lsls	r2, r2, #8
 80013be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013c0:	193b      	adds	r3, r7, r4
 80013c2:	2284      	movs	r2, #132	@ 0x84
 80013c4:	0392      	lsls	r2, r2, #14
 80013c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013c8:	193b      	adds	r3, r7, r4
 80013ca:	2201      	movs	r2, #1
 80013cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80013ce:	193a      	adds	r2, r7, r4
 80013d0:	23a0      	movs	r3, #160	@ 0xa0
 80013d2:	05db      	lsls	r3, r3, #23
 80013d4:	0011      	movs	r1, r2
 80013d6:	0018      	movs	r0, r3
 80013d8:	f001 fade 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 80013dc:	0021      	movs	r1, r4
 80013de:	187b      	adds	r3, r7, r1
 80013e0:	220f      	movs	r2, #15
 80013e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013e4:	187b      	adds	r3, r7, r1
 80013e6:	2284      	movs	r2, #132	@ 0x84
 80013e8:	0392      	lsls	r2, r2, #14
 80013ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013ec:	187b      	adds	r3, r7, r1
 80013ee:	2201      	movs	r2, #1
 80013f0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013f2:	000c      	movs	r4, r1
 80013f4:	187b      	adds	r3, r7, r1
 80013f6:	4a1e      	ldr	r2, [pc, #120]	@ (8001470 <MX_GPIO_Init+0x1c0>)
 80013f8:	0019      	movs	r1, r3
 80013fa:	0010      	movs	r0, r2
 80013fc:	f001 facc 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_RST_Pin */
  GPIO_InitStruct.Pin = CTOUCH_RST_Pin;
 8001400:	0021      	movs	r1, r4
 8001402:	187b      	adds	r3, r7, r1
 8001404:	2280      	movs	r2, #128	@ 0x80
 8001406:	0052      	lsls	r2, r2, #1
 8001408:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140a:	187b      	adds	r3, r7, r1
 800140c:	2201      	movs	r2, #1
 800140e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	187b      	adds	r3, r7, r1
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	187b      	adds	r3, r7, r1
 8001418:	2200      	movs	r2, #0
 800141a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_RST_GPIO_Port, &GPIO_InitStruct);
 800141c:	187b      	adds	r3, r7, r1
 800141e:	4a13      	ldr	r2, [pc, #76]	@ (800146c <MX_GPIO_Init+0x1bc>)
 8001420:	0019      	movs	r1, r3
 8001422:	0010      	movs	r0, r2
 8001424:	f001 fab8 	bl	8002998 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001428:	2200      	movs	r2, #0
 800142a:	2100      	movs	r1, #0
 800142c:	2005      	movs	r0, #5
 800142e:	f001 fa81 	bl	8002934 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8001432:	2005      	movs	r0, #5
 8001434:	f001 fa93 	bl	800295e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8001438:	2200      	movs	r2, #0
 800143a:	2100      	movs	r1, #0
 800143c:	2006      	movs	r0, #6
 800143e:	f001 fa79 	bl	8002934 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8001442:	2006      	movs	r0, #6
 8001444:	f001 fa8b 	bl	800295e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8001448:	2200      	movs	r2, #0
 800144a:	2101      	movs	r1, #1
 800144c:	2007      	movs	r0, #7
 800144e:	f001 fa71 	bl	8002934 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001452:	2007      	movs	r0, #7
 8001454:	f001 fa83 	bl	800295e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001458:	46c0      	nop			@ (mov r8, r8)
 800145a:	46bd      	mov	sp, r7
 800145c:	b00b      	add	sp, #44	@ 0x2c
 800145e:	bd90      	pop	{r4, r7, pc}
 8001460:	40021000 	.word	0x40021000
 8001464:	00001e01 	.word	0x00001e01
 8001468:	50000800 	.word	0x50000800
 800146c:	50000400 	.word	0x50000400
 8001470:	50000c00 	.word	0x50000c00

08001474 <updateAndDisplayTime>:
/* USER CODE BEGIN 4 */

/*
 * Pulls updated time from RTC and send new time to user display
 */
HAL_StatusTypeDef updateAndDisplayTime(void) {
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 800147a:	1dfb      	adds	r3, r7, #7
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 8001480:	4a07      	ldr	r2, [pc, #28]	@ (80014a0 <updateAndDisplayTime+0x2c>)
 8001482:	4908      	ldr	r1, [pc, #32]	@ (80014a4 <updateAndDisplayTime+0x30>)
 8001484:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <updateAndDisplayTime+0x34>)
 8001486:	0018      	movs	r0, r3
 8001488:	f7ff fae2 	bl	8000a50 <getRTCTime>
	sevSeg_updateDigits(&currTime);
 800148c:	4b05      	ldr	r3, [pc, #20]	@ (80014a4 <updateAndDisplayTime+0x30>)
 800148e:	0018      	movs	r0, r3
 8001490:	f000 fdd4 	bl	800203c <sevSeg_updateDigits>

	return halRet;
 8001494:	1dfb      	adds	r3, r7, #7
 8001496:	781b      	ldrb	r3, [r3, #0]

}
 8001498:	0018      	movs	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	b002      	add	sp, #8
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	200000ac 	.word	0x200000ac
 80014a4:	20000098 	.word	0x20000098
 80014a8:	2000011c 	.word	0x2000011c

080014ac <updateAndDisplayAlarm>:
/*
 * Sends current user alarm time to user display
 * This doesn't pull from the RTC because the RTC alarm is not being used for that
 */

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80014b2:	1dfb      	adds	r3, r7, #7
 80014b4:	2200      	movs	r2, #0
 80014b6:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 80014b8:	4b04      	ldr	r3, [pc, #16]	@ (80014cc <updateAndDisplayAlarm+0x20>)
 80014ba:	0018      	movs	r0, r3
 80014bc:	f000 fdbe 	bl	800203c <sevSeg_updateDigits>

	return halRet;
 80014c0:	1dfb      	adds	r3, r7, #7
 80014c2:	781b      	ldrb	r3, [r3, #0]

}
 80014c4:	0018      	movs	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	b002      	add	sp, #8
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	200000b0 	.word	0x200000b0

080014d0 <HAL_RTC_AlarmAEventCallback>:
 * Occurs every minute increment
 *
 * Pulls alarm time from RTC, increments and sets new alarm time, and updates time.
 * Sets off user alarm if the alarm is enabled.
 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80014d0:	b590      	push	{r4, r7, lr}
 80014d2:	b08d      	sub	sp, #52	@ 0x34
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]

	  RTC_AlarmTypeDef sAlarm = {0};
 80014d8:	2408      	movs	r4, #8
 80014da:	193b      	adds	r3, r7, r4
 80014dc:	0018      	movs	r0, r3
 80014de:	2328      	movs	r3, #40	@ 0x28
 80014e0:	001a      	movs	r2, r3
 80014e2:	2100      	movs	r1, #0
 80014e4:	f005 f9b4 	bl	8006850 <memset>
	  HAL_RTC_GetAlarm(hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 80014e8:	2380      	movs	r3, #128	@ 0x80
 80014ea:	005a      	lsls	r2, r3, #1
 80014ec:	1939      	adds	r1, r7, r4
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	2300      	movs	r3, #0
 80014f2:	f003 fd3d 	bl	8004f70 <HAL_RTC_GetAlarm>

	  getRTCTime(hrtc, &currTime, &currDate);
 80014f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001574 <HAL_RTC_AlarmAEventCallback+0xa4>)
 80014f8:	491f      	ldr	r1, [pc, #124]	@ (8001578 <HAL_RTC_AlarmAEventCallback+0xa8>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	0018      	movs	r0, r3
 80014fe:	f7ff faa7 	bl	8000a50 <getRTCTime>

	  if(currTime.Minutes > 58) {
 8001502:	4b1d      	ldr	r3, [pc, #116]	@ (8001578 <HAL_RTC_AlarmAEventCallback+0xa8>)
 8001504:	785b      	ldrb	r3, [r3, #1]
 8001506:	2b3a      	cmp	r3, #58	@ 0x3a
 8001508:	d903      	bls.n	8001512 <HAL_RTC_AlarmAEventCallback+0x42>
		sAlarm.AlarmTime.Minutes = 0;
 800150a:	193b      	adds	r3, r7, r4
 800150c:	2200      	movs	r2, #0
 800150e:	705a      	strb	r2, [r3, #1]
 8001510:	e008      	b.n	8001524 <HAL_RTC_AlarmAEventCallback+0x54>
	  } else {
		sAlarm.AlarmTime.Minutes = currTime.Minutes + 1;
 8001512:	4b19      	ldr	r3, [pc, #100]	@ (8001578 <HAL_RTC_AlarmAEventCallback+0xa8>)
 8001514:	785b      	ldrb	r3, [r3, #1]
 8001516:	3301      	adds	r3, #1
 8001518:	b2da      	uxtb	r2, r3
 800151a:	2308      	movs	r3, #8
 800151c:	18fb      	adds	r3, r7, r3
 800151e:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001520:	e000      	b.n	8001524 <HAL_RTC_AlarmAEventCallback+0x54>

			__NOP();
 8001522:	46c0      	nop			@ (mov r8, r8)
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001524:	2308      	movs	r3, #8
 8001526:	18f9      	adds	r1, r7, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	0018      	movs	r0, r3
 800152e:	f003 fbdf 	bl	8004cf0 <HAL_RTC_SetAlarm_IT>
 8001532:	1e03      	subs	r3, r0, #0
 8001534:	d1f5      	bne.n	8001522 <HAL_RTC_AlarmAEventCallback+0x52>

		}

	  updateAndDisplayTime();
 8001536:	f7ff ff9d 	bl	8001474 <updateAndDisplayTime>

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 800153a:	4b10      	ldr	r3, [pc, #64]	@ (800157c <HAL_RTC_AlarmAEventCallback+0xac>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d013      	beq.n	800156a <HAL_RTC_AlarmAEventCallback+0x9a>
 8001542:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <HAL_RTC_AlarmAEventCallback+0xb0>)
 8001544:	781a      	ldrb	r2, [r3, #0]
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <HAL_RTC_AlarmAEventCallback+0xa8>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	429a      	cmp	r2, r3
 800154c:	d10d      	bne.n	800156a <HAL_RTC_AlarmAEventCallback+0x9a>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 800154e:	4b0c      	ldr	r3, [pc, #48]	@ (8001580 <HAL_RTC_AlarmAEventCallback+0xb0>)
 8001550:	785a      	ldrb	r2, [r3, #1]
 8001552:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <HAL_RTC_AlarmAEventCallback+0xa8>)
 8001554:	785b      	ldrb	r3, [r3, #1]
 8001556:	429a      	cmp	r2, r3
 8001558:	d107      	bne.n	800156a <HAL_RTC_AlarmAEventCallback+0x9a>
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <HAL_RTC_AlarmAEventCallback+0xb0>)
 800155c:	78da      	ldrb	r2, [r3, #3]
 800155e:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <HAL_RTC_AlarmAEventCallback+0xa8>)
 8001560:	78db      	ldrb	r3, [r3, #3]
 8001562:	429a      	cmp	r2, r3
 8001564:	d101      	bne.n	800156a <HAL_RTC_AlarmAEventCallback+0x9a>
		  userAlarmBeep();
 8001566:	f000 f80d 	bl	8001584 <userAlarmBeep>
	  }


}
 800156a:	46c0      	nop			@ (mov r8, r8)
 800156c:	46bd      	mov	sp, r7
 800156e:	b00d      	add	sp, #52	@ 0x34
 8001570:	bd90      	pop	{r4, r7, pc}
 8001572:	46c0      	nop			@ (mov r8, r8)
 8001574:	200000ac 	.word	0x200000ac
 8001578:	20000098 	.word	0x20000098
 800157c:	20000091 	.word	0x20000091
 8001580:	200000b0 	.word	0x200000b0

08001584 <userAlarmBeep>:
 * Functionality depends on whether or not this is the first or second snooze.
 * 		First Snooze: 10-minute timer is started and alarm
 * 		              is beeped again at the end of this 10 minutes.
 * 		Second Snooze: No timer is started and silencing the alarm silences it for good.
 */
void userAlarmBeep() {
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0

	if (secondSnooze) { 		//If the user has already snoozed once,
 800158a:	4b86      	ldr	r3, [pc, #536]	@ (80017a4 <userAlarmBeep+0x220>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d018      	beq.n	80015c4 <userAlarmBeep+0x40>

			// Stop the timer and
			HAL_TIM_Base_Stop_IT(timerSnooze);
 8001592:	4b85      	ldr	r3, [pc, #532]	@ (80017a8 <userAlarmBeep+0x224>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	0018      	movs	r0, r3
 8001598:	f004 f8e8 	bl	800576c <HAL_TIM_Base_Stop_IT>

			// Reset count to 0
			// only bits 0 - 15 should be changed.
			timerSnooze->Instance->CNT &= 0xFFFF0000;
 800159c:	4b82      	ldr	r3, [pc, #520]	@ (80017a8 <userAlarmBeep+0x224>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015a4:	4b80      	ldr	r3, [pc, #512]	@ (80017a8 <userAlarmBeep+0x224>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	0c12      	lsrs	r2, r2, #16
 80015ac:	0412      	lsls	r2, r2, #16
 80015ae:	625a      	str	r2, [r3, #36]	@ 0x24

			// Reset interrupt status register
			timerSnooze->Instance->SR &= 0xFFFC;
 80015b0:	4b7d      	ldr	r3, [pc, #500]	@ (80017a8 <userAlarmBeep+0x224>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	691a      	ldr	r2, [r3, #16]
 80015b8:	4b7b      	ldr	r3, [pc, #492]	@ (80017a8 <userAlarmBeep+0x224>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	497b      	ldr	r1, [pc, #492]	@ (80017ac <userAlarmBeep+0x228>)
 80015c0:	400a      	ands	r2, r1
 80015c2:	611a      	str	r2, [r3, #16]
//			timerSnooze->Instance->RCR &= 0xFF00;
//			timerSnooze->Instance->RCR |= timerSnooze_RCR;

		}

	HAL_TIM_Base_Stop(timerDelay);
 80015c4:	4b7a      	ldr	r3, [pc, #488]	@ (80017b0 <userAlarmBeep+0x22c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	0018      	movs	r0, r3
 80015ca:	f004 f855 	bl	8005678 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 80015ce:	4b78      	ldr	r3, [pc, #480]	@ (80017b0 <userAlarmBeep+0x22c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	0018      	movs	r0, r3
 80015d4:	f004 f804 	bl	80055e0 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80015d8:	4b75      	ldr	r3, [pc, #468]	@ (80017b0 <userAlarmBeep+0x22c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e0:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 80015e2:	1cfb      	adds	r3, r7, #3
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine whether to toggle high or low brightness
	 */
	uint8_t intenSet;
	if(displayToggle == 0) { 				// If the user has full brightness enabled, toggle full btightness
 80015e8:	4b72      	ldr	r3, [pc, #456]	@ (80017b4 <userAlarmBeep+0x230>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d103      	bne.n	80015f8 <userAlarmBeep+0x74>
		intenSet = 2;
 80015f0:	1cbb      	adds	r3, r7, #2
 80015f2:	2202      	movs	r2, #2
 80015f4:	701a      	strb	r2, [r3, #0]
 80015f6:	e002      	b.n	80015fe <userAlarmBeep+0x7a>
	}
	else {									// Else, toggle low brightness
		intenSet = 1;
 80015f8:	1cbb      	adds	r3, r7, #2
 80015fa:	2201      	movs	r2, #1
 80015fc:	701a      	strb	r2, [r3, #0]
	}

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 80015fe:	f7ff ff39 	bl	8001474 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 8001602:	4b6b      	ldr	r3, [pc, #428]	@ (80017b0 <userAlarmBeep+0x22c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	4a6a      	ldr	r2, [pc, #424]	@ (80017b8 <userAlarmBeep+0x234>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d96c      	bls.n	80016ee <userAlarmBeep+0x16a>

			sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink * intenSet]);	// Toggle on/off
 8001614:	1cfb      	adds	r3, r7, #3
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	1cba      	adds	r2, r7, #2
 800161a:	7812      	ldrb	r2, [r2, #0]
 800161c:	4353      	muls	r3, r2
 800161e:	4a67      	ldr	r2, [pc, #412]	@ (80017bc <userAlarmBeep+0x238>)
 8001620:	5cd3      	ldrb	r3, [r2, r3]
 8001622:	0018      	movs	r0, r3
 8001624:	f000 fdbc 	bl	80021a0 <sevSeg_setIntensity>

			if(!displayBlink) {
 8001628:	1cfb      	adds	r3, r7, #3
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2201      	movs	r2, #1
 800162e:	4053      	eors	r3, r2
 8001630:	b2db      	uxtb	r3, r3
 8001632:	2b00      	cmp	r3, #0
 8001634:	d03f      	beq.n	80016b6 <userAlarmBeep+0x132>
				__HAL_TIM_SET_COMPARE(timerBuzzer, tim_BUZZER_CHANNEL, 50);
 8001636:	4b62      	ldr	r3, [pc, #392]	@ (80017c0 <userAlarmBeep+0x23c>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d105      	bne.n	800164a <userAlarmBeep+0xc6>
 800163e:	4b61      	ldr	r3, [pc, #388]	@ (80017c4 <userAlarmBeep+0x240>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2232      	movs	r2, #50	@ 0x32
 8001646:	635a      	str	r2, [r3, #52]	@ 0x34
 8001648:	e02c      	b.n	80016a4 <userAlarmBeep+0x120>
 800164a:	4b5d      	ldr	r3, [pc, #372]	@ (80017c0 <userAlarmBeep+0x23c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2b04      	cmp	r3, #4
 8001650:	d105      	bne.n	800165e <userAlarmBeep+0xda>
 8001652:	4b5c      	ldr	r3, [pc, #368]	@ (80017c4 <userAlarmBeep+0x240>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	2332      	movs	r3, #50	@ 0x32
 800165a:	6393      	str	r3, [r2, #56]	@ 0x38
 800165c:	e022      	b.n	80016a4 <userAlarmBeep+0x120>
 800165e:	4b58      	ldr	r3, [pc, #352]	@ (80017c0 <userAlarmBeep+0x23c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2b08      	cmp	r3, #8
 8001664:	d105      	bne.n	8001672 <userAlarmBeep+0xee>
 8001666:	4b57      	ldr	r3, [pc, #348]	@ (80017c4 <userAlarmBeep+0x240>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	2332      	movs	r3, #50	@ 0x32
 800166e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001670:	e018      	b.n	80016a4 <userAlarmBeep+0x120>
 8001672:	4b53      	ldr	r3, [pc, #332]	@ (80017c0 <userAlarmBeep+0x23c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2b0c      	cmp	r3, #12
 8001678:	d105      	bne.n	8001686 <userAlarmBeep+0x102>
 800167a:	4b52      	ldr	r3, [pc, #328]	@ (80017c4 <userAlarmBeep+0x240>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	2332      	movs	r3, #50	@ 0x32
 8001682:	6413      	str	r3, [r2, #64]	@ 0x40
 8001684:	e00e      	b.n	80016a4 <userAlarmBeep+0x120>
 8001686:	4b4e      	ldr	r3, [pc, #312]	@ (80017c0 <userAlarmBeep+0x23c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2b10      	cmp	r3, #16
 800168c:	d105      	bne.n	800169a <userAlarmBeep+0x116>
 800168e:	4b4d      	ldr	r3, [pc, #308]	@ (80017c4 <userAlarmBeep+0x240>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	2332      	movs	r3, #50	@ 0x32
 8001696:	6593      	str	r3, [r2, #88]	@ 0x58
 8001698:	e004      	b.n	80016a4 <userAlarmBeep+0x120>
 800169a:	4b4a      	ldr	r3, [pc, #296]	@ (80017c4 <userAlarmBeep+0x240>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	2332      	movs	r3, #50	@ 0x32
 80016a2:	65d3      	str	r3, [r2, #92]	@ 0x5c
				HAL_TIM_PWM_Start(timerBuzzer, tim_BUZZER_CHANNEL);
 80016a4:	4b47      	ldr	r3, [pc, #284]	@ (80017c4 <userAlarmBeep+0x240>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	4b45      	ldr	r3, [pc, #276]	@ (80017c0 <userAlarmBeep+0x23c>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	0019      	movs	r1, r3
 80016ae:	0010      	movs	r0, r2
 80016b0:	f004 f8e2 	bl	8005878 <HAL_TIM_PWM_Start>
 80016b4:	e007      	b.n	80016c6 <userAlarmBeep+0x142>
			}
			else {
				HAL_TIM_PWM_Stop(timerBuzzer, tim_BUZZER_CHANNEL);
 80016b6:	4b43      	ldr	r3, [pc, #268]	@ (80017c4 <userAlarmBeep+0x240>)
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	4b41      	ldr	r3, [pc, #260]	@ (80017c0 <userAlarmBeep+0x23c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	0019      	movs	r1, r3
 80016c0:	0010      	movs	r0, r2
 80016c2:	f004 f9b7 	bl	8005a34 <HAL_TIM_PWM_Stop>
			}



			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 80016c6:	4b3a      	ldr	r3, [pc, #232]	@ (80017b0 <userAlarmBeep+0x22c>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ce:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 80016d0:	1cfb      	adds	r3, r7, #3
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	1e5a      	subs	r2, r3, #1
 80016d6:	4193      	sbcs	r3, r2
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	2201      	movs	r2, #1
 80016dc:	4053      	eors	r3, r2
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	001a      	movs	r2, r3
 80016e2:	1cfb      	adds	r3, r7, #3
 80016e4:	701a      	strb	r2, [r3, #0]
 80016e6:	781a      	ldrb	r2, [r3, #0]
 80016e8:	2101      	movs	r1, #1
 80016ea:	400a      	ands	r2, r1
 80016ec:	701a      	strb	r2, [r3, #0]

		}


		capTouch_readChannels(&capTouch);
 80016ee:	4b36      	ldr	r3, [pc, #216]	@ (80017c8 <userAlarmBeep+0x244>)
 80016f0:	0018      	movs	r0, r3
 80016f2:	f7fe ff3f 	bl	8000574 <capTouch_readChannels>

	} while(capTouch.keyStat == 0x00 &&
 80016f6:	4b34      	ldr	r3, [pc, #208]	@ (80017c8 <userAlarmBeep+0x244>)
 80016f8:	7c1b      	ldrb	r3, [r3, #16]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d10f      	bne.n	800171e <userAlarmBeep+0x19a>
			(HAL_GPIO_ReadPin(alarmEnableButtonPort, alarmEnableButtonPin) != GPIO_PIN_RESET));
 80016fe:	4b33      	ldr	r3, [pc, #204]	@ (80017cc <userAlarmBeep+0x248>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2204      	movs	r2, #4
 8001704:	0011      	movs	r1, r2
 8001706:	0018      	movs	r0, r3
 8001708:	f001 faaa 	bl	8002c60 <HAL_GPIO_ReadPin>
 800170c:	0003      	movs	r3, r0
 800170e:	0019      	movs	r1, r3
 8001710:	1cbb      	adds	r3, r7, #2
 8001712:	1cba      	adds	r2, r7, #2
 8001714:	7812      	ldrb	r2, [r2, #0]
 8001716:	701a      	strb	r2, [r3, #0]
	} while(capTouch.keyStat == 0x00 &&
 8001718:	2900      	cmp	r1, #0
 800171a:	d000      	beq.n	800171e <userAlarmBeep+0x19a>
 800171c:	e76f      	b.n	80015fe <userAlarmBeep+0x7a>

	/*
	 * Stop blinking, turn off buzzer, set 50% duty cycle, update time
	 */
	HAL_TIM_Base_Stop(timerDelay);
 800171e:	4b24      	ldr	r3, [pc, #144]	@ (80017b0 <userAlarmBeep+0x22c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	0018      	movs	r0, r3
 8001724:	f003 ffa8 	bl	8005678 <HAL_TIM_Base_Stop>

	HAL_TIM_PWM_Stop(timerBuzzer, tim_BUZZER_CHANNEL);
 8001728:	4b26      	ldr	r3, [pc, #152]	@ (80017c4 <userAlarmBeep+0x240>)
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4b24      	ldr	r3, [pc, #144]	@ (80017c0 <userAlarmBeep+0x23c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	0019      	movs	r1, r3
 8001732:	0010      	movs	r0, r2
 8001734:	f004 f97e 	bl	8005a34 <HAL_TIM_PWM_Stop>

	updateAndDisplayTime();				// Update to current time and display
 8001738:	f7ff fe9c 	bl	8001474 <updateAndDisplayTime>

	sevSeg_setIntensity(sevSeg_intensityDuty[intenSet]);	// Turn display back on
 800173c:	1cbb      	adds	r3, r7, #2
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	4a1e      	ldr	r2, [pc, #120]	@ (80017bc <userAlarmBeep+0x238>)
 8001742:	5cd3      	ldrb	r3, [r2, r3]
 8001744:	0018      	movs	r0, r3
 8001746:	f000 fd2b 	bl	80021a0 <sevSeg_setIntensity>
	if(intenSet == 2) {
 800174a:	1cbb      	adds	r3, r7, #2
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	2b02      	cmp	r3, #2
 8001750:	d103      	bne.n	800175a <userAlarmBeep+0x1d6>
		displayToggle = 0;
 8001752:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <userAlarmBeep+0x230>)
 8001754:	2200      	movs	r2, #0
 8001756:	701a      	strb	r2, [r3, #0]
 8001758:	e002      	b.n	8001760 <userAlarmBeep+0x1dc>
	}
	else {
		displayToggle = 2;
 800175a:	4b16      	ldr	r3, [pc, #88]	@ (80017b4 <userAlarmBeep+0x230>)
 800175c:	2202      	movs	r2, #2
 800175e:	701a      	strb	r2, [r3, #0]
	}

	// If this is the first snooze,
	if(!secondSnooze) {
 8001760:	4b10      	ldr	r3, [pc, #64]	@ (80017a4 <userAlarmBeep+0x220>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2201      	movs	r2, #1
 8001766:	4053      	eors	r3, r2
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b00      	cmp	r3, #0
 800176c:	d010      	beq.n	8001790 <userAlarmBeep+0x20c>

		HAL_TIM_PWM_Stop(timerBuzzer, tim_BUZZER_CHANNEL);
 800176e:	4b15      	ldr	r3, [pc, #84]	@ (80017c4 <userAlarmBeep+0x240>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	4b13      	ldr	r3, [pc, #76]	@ (80017c0 <userAlarmBeep+0x23c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	0019      	movs	r1, r3
 8001778:	0010      	movs	r0, r2
 800177a:	f004 f95b 	bl	8005a34 <HAL_TIM_PWM_Stop>

		// Start the snooze timer to trigger an interrupt after 10 minutes
		HAL_TIM_Base_Start_IT(timerSnooze);
 800177e:	4b0a      	ldr	r3, [pc, #40]	@ (80017a8 <userAlarmBeep+0x224>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	0018      	movs	r0, r3
 8001784:	f003 ff9e 	bl	80056c4 <HAL_TIM_Base_Start_IT>

		// Set flag
		secondSnooze = true;
 8001788:	4b06      	ldr	r3, [pc, #24]	@ (80017a4 <userAlarmBeep+0x220>)
 800178a:	2201      	movs	r2, #1
 800178c:	701a      	strb	r2, [r3, #0]
		 */
		secondSnooze = false;

	}

}
 800178e:	e005      	b.n	800179c <userAlarmBeep+0x218>
		snoozeCounter = 0;
 8001790:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <userAlarmBeep+0x24c>)
 8001792:	2200      	movs	r2, #0
 8001794:	701a      	strb	r2, [r3, #0]
		secondSnooze = false;
 8001796:	4b03      	ldr	r3, [pc, #12]	@ (80017a4 <userAlarmBeep+0x220>)
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]
}
 800179c:	46c0      	nop			@ (mov r8, r8)
 800179e:	46bd      	mov	sp, r7
 80017a0:	b002      	add	sp, #8
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	2000027a 	.word	0x2000027a
 80017a8:	20000048 	.word	0x20000048
 80017ac:	0000fffc 	.word	0x0000fffc
 80017b0:	20000044 	.word	0x20000044
 80017b4:	20000090 	.word	0x20000090
 80017b8:	00007ffe 	.word	0x00007ffe
 80017bc:	080068f8 	.word	0x080068f8
 80017c0:	20000094 	.word	0x20000094
 80017c4:	2000004c 	.word	0x2000004c
 80017c8:	2000027c 	.word	0x2000027c
 80017cc:	20000000 	.word	0x20000000
 80017d0:	20000278 	.word	0x20000278

080017d4 <HAL_GPIO_EXTI_Falling_Callback>:
 * General Falling-Edge EXTI Callback function
 *
 * Internal conditional determines which function to call
 * based on which button was pressed.
 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 80017d4:	b590      	push	{r4, r7, lr}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	0002      	movs	r2, r0
 80017dc:	1dbb      	adds	r3, r7, #6
 80017de:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 80017e0:	2208      	movs	r2, #8
 80017e2:	1dbb      	adds	r3, r7, #6
 80017e4:	881b      	ldrh	r3, [r3, #0]
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d106      	bne.n	80017f8 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 80017ea:	230f      	movs	r3, #15
 80017ec:	18fc      	adds	r4, r7, r3
 80017ee:	f000 f85f 	bl	80018b0 <displayButtonISR>
 80017f2:	0003      	movs	r3, r0
 80017f4:	7023      	strb	r3, [r4, #0]
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 80017f6:	e031      	b.n	800185c <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 80017f8:	2204      	movs	r2, #4
 80017fa:	1dbb      	adds	r3, r7, #6
 80017fc:	881b      	ldrh	r3, [r3, #0]
 80017fe:	4293      	cmp	r3, r2
 8001800:	d106      	bne.n	8001810 <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 8001802:	230f      	movs	r3, #15
 8001804:	18fc      	adds	r4, r7, r3
 8001806:	f000 f87b 	bl	8001900 <alarmEnableISR>
 800180a:	0003      	movs	r3, r0
 800180c:	7023      	strb	r3, [r4, #0]
}
 800180e:	e025      	b.n	800185c <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8001810:	2380      	movs	r3, #128	@ 0x80
 8001812:	021b      	lsls	r3, r3, #8
 8001814:	1dba      	adds	r2, r7, #6
 8001816:	8812      	ldrh	r2, [r2, #0]
 8001818:	429a      	cmp	r2, r3
 800181a:	d106      	bne.n	800182a <HAL_GPIO_EXTI_Falling_Callback+0x56>
		halRet = alarmSetISR();
 800181c:	230f      	movs	r3, #15
 800181e:	18fc      	adds	r4, r7, r3
 8001820:	f000 f8ca 	bl	80019b8 <alarmSetISR>
 8001824:	0003      	movs	r3, r0
 8001826:	7023      	strb	r3, [r4, #0]
}
 8001828:	e018      	b.n	800185c <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == hourSetButtonPin) {
 800182a:	2201      	movs	r2, #1
 800182c:	1dbb      	adds	r3, r7, #6
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	4293      	cmp	r3, r2
 8001832:	d106      	bne.n	8001842 <HAL_GPIO_EXTI_Falling_Callback+0x6e>
		halRet = hourSetISR();
 8001834:	230f      	movs	r3, #15
 8001836:	18fc      	adds	r4, r7, r3
 8001838:	f000 f9c0 	bl	8001bbc <hourSetISR>
 800183c:	0003      	movs	r3, r0
 800183e:	7023      	strb	r3, [r4, #0]
}
 8001840:	e00c      	b.n	800185c <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == minuteSetButtonPin) {
 8001842:	2202      	movs	r2, #2
 8001844:	1dbb      	adds	r3, r7, #6
 8001846:	881b      	ldrh	r3, [r3, #0]
 8001848:	4293      	cmp	r3, r2
 800184a:	d106      	bne.n	800185a <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 800184c:	230f      	movs	r3, #15
 800184e:	18fc      	adds	r4, r7, r3
 8001850:	f000 f9e0 	bl	8001c14 <minuteSetISR>
 8001854:	0003      	movs	r3, r0
 8001856:	7023      	strb	r3, [r4, #0]
}
 8001858:	e000      	b.n	800185c <HAL_GPIO_EXTI_Falling_Callback+0x88>
		__NOP();
 800185a:	46c0      	nop			@ (mov r8, r8)
}
 800185c:	46c0      	nop			@ (mov r8, r8)
 800185e:	46bd      	mov	sp, r7
 8001860:	b005      	add	sp, #20
 8001862:	bd90      	pop	{r4, r7, pc}

08001864 <HAL_TIM_PeriodElapsedCallback>:
 * Used for second snooze functionality
 *
 * This is entered at the end of a 10-minute snooze, at
 * which point the timer kicks back an interrupt.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]

	snoozeCounter++;
 800186c:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	3301      	adds	r3, #1
 8001872:	b2da      	uxtb	r2, r3
 8001874:	4b0b      	ldr	r3, [pc, #44]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001876:	701a      	strb	r2, [r3, #0]

	if((htim == timerSnooze) && (secondSnooze == true) && (snoozeCounter == timerSnooze_RCR)) {
 8001878:	4b0b      	ldr	r3, [pc, #44]	@ (80018a8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	429a      	cmp	r2, r3
 8001880:	d10b      	bne.n	800189a <HAL_TIM_PeriodElapsedCallback+0x36>
 8001882:	4b0a      	ldr	r3, [pc, #40]	@ (80018ac <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d007      	beq.n	800189a <HAL_TIM_PeriodElapsedCallback+0x36>
 800188a:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	001a      	movs	r2, r3
 8001890:	2364      	movs	r3, #100	@ 0x64
 8001892:	429a      	cmp	r2, r3
 8001894:	d101      	bne.n	800189a <HAL_TIM_PeriodElapsedCallback+0x36>

		userAlarmBeep();
 8001896:	f7ff fe75 	bl	8001584 <userAlarmBeep>

	}

}
 800189a:	46c0      	nop			@ (mov r8, r8)
 800189c:	46bd      	mov	sp, r7
 800189e:	b002      	add	sp, #8
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	46c0      	nop			@ (mov r8, r8)
 80018a4:	20000278 	.word	0x20000278
 80018a8:	20000048 	.word	0x20000048
 80018ac:	2000027a 	.word	0x2000027a

080018b0 <displayButtonISR>:

/*
 * Toggles through user time display brightness settings
 */
HAL_StatusTypeDef displayButtonISR(void) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0

	//printf("Entered display toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 80018b6:	1dfb      	adds	r3, r7, #7
 80018b8:	2200      	movs	r2, #0
 80018ba:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 80018bc:	f7ff fdda 	bl	8001474 <updateAndDisplayTime>

	sevSeg_setIntensity(sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 80018c0:	4b0d      	ldr	r3, [pc, #52]	@ (80018f8 <displayButtonISR+0x48>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	001a      	movs	r2, r3
 80018c6:	4b0d      	ldr	r3, [pc, #52]	@ (80018fc <displayButtonISR+0x4c>)
 80018c8:	5c9b      	ldrb	r3, [r3, r2]
 80018ca:	0018      	movs	r0, r3
 80018cc:	f000 fc68 	bl	80021a0 <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 80018d0:	4b09      	ldr	r3, [pc, #36]	@ (80018f8 <displayButtonISR+0x48>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d903      	bls.n	80018e0 <displayButtonISR+0x30>
		displayToggle = 0;
 80018d8:	4b07      	ldr	r3, [pc, #28]	@ (80018f8 <displayButtonISR+0x48>)
 80018da:	2200      	movs	r2, #0
 80018dc:	701a      	strb	r2, [r3, #0]
 80018de:	e005      	b.n	80018ec <displayButtonISR+0x3c>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 80018e0:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <displayButtonISR+0x48>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	3301      	adds	r3, #1
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	4b03      	ldr	r3, [pc, #12]	@ (80018f8 <displayButtonISR+0x48>)
 80018ea:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 80018ec:	1dfb      	adds	r3, r7, #7
 80018ee:	781b      	ldrb	r3, [r3, #0]

}
 80018f0:	0018      	movs	r0, r3
 80018f2:	46bd      	mov	sp, r7
 80018f4:	b002      	add	sp, #8
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20000090 	.word	0x20000090
 80018fc:	080068f8 	.word	0x080068f8

08001900 <alarmEnableISR>:

/*
 * Toggles user alarm enable bool and alarm enable LED.
 */
HAL_StatusTypeDef alarmEnableISR(void) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0

	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 8001906:	1dfb      	adds	r3, r7, #7
 8001908:	2200      	movs	r2, #0
 800190a:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 800190c:	4b24      	ldr	r3, [pc, #144]	@ (80019a0 <alarmEnableISR+0xa0>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2201      	movs	r2, #1
 8001912:	4053      	eors	r3, r2
 8001914:	b2db      	uxtb	r3, r3
 8001916:	2b00      	cmp	r3, #0
 8001918:	d00b      	beq.n	8001932 <alarmEnableISR+0x32>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 800191a:	4b22      	ldr	r3, [pc, #136]	@ (80019a4 <alarmEnableISR+0xa4>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2280      	movs	r2, #128	@ 0x80
 8001920:	0151      	lsls	r1, r2, #5
 8001922:	2201      	movs	r2, #1
 8001924:	0018      	movs	r0, r3
 8001926:	f001 f9b8 	bl	8002c9a <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 800192a:	4b1d      	ldr	r3, [pc, #116]	@ (80019a0 <alarmEnableISR+0xa0>)
 800192c:	2201      	movs	r2, #1
 800192e:	701a      	strb	r2, [r3, #0]
 8001930:	e010      	b.n	8001954 <alarmEnableISR+0x54>

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 8001932:	4b1b      	ldr	r3, [pc, #108]	@ (80019a0 <alarmEnableISR+0xa0>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d00b      	beq.n	8001952 <alarmEnableISR+0x52>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 800193a:	4b1a      	ldr	r3, [pc, #104]	@ (80019a4 <alarmEnableISR+0xa4>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2280      	movs	r2, #128	@ 0x80
 8001940:	0151      	lsls	r1, r2, #5
 8001942:	2200      	movs	r2, #0
 8001944:	0018      	movs	r0, r3
 8001946:	f001 f9a8 	bl	8002c9a <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 800194a:	4b15      	ldr	r3, [pc, #84]	@ (80019a0 <alarmEnableISR+0xa0>)
 800194c:	2200      	movs	r2, #0
 800194e:	701a      	strb	r2, [r3, #0]
 8001950:	e000      	b.n	8001954 <alarmEnableISR+0x54>

	}
	else {
		__NOP();							//Code should never reach here.
 8001952:	46c0      	nop			@ (mov r8, r8)
	}

	/*
	 * Reset snooze time
	 */
	secondSnooze = false;
 8001954:	4b14      	ldr	r3, [pc, #80]	@ (80019a8 <alarmEnableISR+0xa8>)
 8001956:	2200      	movs	r2, #0
 8001958:	701a      	strb	r2, [r3, #0]
	snoozeCounter = 0;
 800195a:	4b14      	ldr	r3, [pc, #80]	@ (80019ac <alarmEnableISR+0xac>)
 800195c:	2200      	movs	r2, #0
 800195e:	701a      	strb	r2, [r3, #0]

	HAL_TIM_Base_Stop_IT(timerSnooze);					// Stop snooze timer in case it is going
 8001960:	4b13      	ldr	r3, [pc, #76]	@ (80019b0 <alarmEnableISR+0xb0>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	0018      	movs	r0, r3
 8001966:	f003 ff01 	bl	800576c <HAL_TIM_Base_Stop_IT>
	timerSnooze->Instance->CNT &= 0xFFFF0000;
 800196a:	4b11      	ldr	r3, [pc, #68]	@ (80019b0 <alarmEnableISR+0xb0>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001972:	4b0f      	ldr	r3, [pc, #60]	@ (80019b0 <alarmEnableISR+0xb0>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	0c12      	lsrs	r2, r2, #16
 800197a:	0412      	lsls	r2, r2, #16
 800197c:	625a      	str	r2, [r3, #36]	@ 0x24
	timerSnooze->Instance->SR &= 0xFFFC;
 800197e:	4b0c      	ldr	r3, [pc, #48]	@ (80019b0 <alarmEnableISR+0xb0>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	691a      	ldr	r2, [r3, #16]
 8001986:	4b0a      	ldr	r3, [pc, #40]	@ (80019b0 <alarmEnableISR+0xb0>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4909      	ldr	r1, [pc, #36]	@ (80019b4 <alarmEnableISR+0xb4>)
 800198e:	400a      	ands	r2, r1
 8001990:	611a      	str	r2, [r3, #16]

	return halRet;
 8001992:	1dfb      	adds	r3, r7, #7
 8001994:	781b      	ldrb	r3, [r3, #0]

}
 8001996:	0018      	movs	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	b002      	add	sp, #8
 800199c:	bd80      	pop	{r7, pc}
 800199e:	46c0      	nop			@ (mov r8, r8)
 80019a0:	20000091 	.word	0x20000091
 80019a4:	20000010 	.word	0x20000010
 80019a8:	2000027a 	.word	0x2000027a
 80019ac:	20000278 	.word	0x20000278
 80019b0:	20000048 	.word	0x20000048
 80019b4:	0000fffc 	.word	0x0000fffc

080019b8 <alarmSetISR>:
 * Delays for 3 seconds, checks if alarm set button is still pressed.
 * If it is, allow user to set the new alarm time
 * and blink display to indicate this
 *
 */
HAL_StatusTypeDef alarmSetISR(void) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80019be:	003b      	movs	r3, r7
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for 3 seconds to see if alarm set button is still pressed
	 */

	// Delay for 3 * 1s intervals
	for(uint8_t i = 0; i < 3; i++) {
 80019c4:	1dfb      	adds	r3, r7, #7
 80019c6:	2200      	movs	r2, #0
 80019c8:	701a      	strb	r2, [r3, #0]
 80019ca:	e01a      	b.n	8001a02 <alarmSetISR+0x4a>

		HAL_TIM_Base_Stop(timerDelay);
 80019cc:	4b71      	ldr	r3, [pc, #452]	@ (8001b94 <alarmSetISR+0x1dc>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	0018      	movs	r0, r3
 80019d2:	f003 fe51 	bl	8005678 <HAL_TIM_Base_Stop>
		timerDelay->Instance->CNT = 0;						// Reset timer base
 80019d6:	4b6f      	ldr	r3, [pc, #444]	@ (8001b94 <alarmSetISR+0x1dc>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2200      	movs	r2, #0
 80019de:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 80019e0:	4b6c      	ldr	r3, [pc, #432]	@ (8001b94 <alarmSetISR+0x1dc>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	0018      	movs	r0, r3
 80019e6:	f003 fdfb 	bl	80055e0 <HAL_TIM_Base_Start>
	//	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to

		do {

		} while(__HAL_TIM_GET_COUNTER(timerDelay) < (65535));
 80019ea:	4b6a      	ldr	r3, [pc, #424]	@ (8001b94 <alarmSetISR+0x1dc>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f2:	4a69      	ldr	r2, [pc, #420]	@ (8001b98 <alarmSetISR+0x1e0>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d9f8      	bls.n	80019ea <alarmSetISR+0x32>
	for(uint8_t i = 0; i < 3; i++) {
 80019f8:	1dfb      	adds	r3, r7, #7
 80019fa:	781a      	ldrb	r2, [r3, #0]
 80019fc:	1dfb      	adds	r3, r7, #7
 80019fe:	3201      	adds	r2, #1
 8001a00:	701a      	strb	r2, [r3, #0]
 8001a02:	1dfb      	adds	r3, r7, #7
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d9e0      	bls.n	80019cc <alarmSetISR+0x14>
	}

	// If button is still pressed, we are in alarm set mode.
	if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 8001a0a:	4b64      	ldr	r3, [pc, #400]	@ (8001b9c <alarmSetISR+0x1e4>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2280      	movs	r2, #128	@ 0x80
 8001a10:	0212      	lsls	r2, r2, #8
 8001a12:	0011      	movs	r1, r2
 8001a14:	0018      	movs	r0, r3
 8001a16:	f001 f923 	bl	8002c60 <HAL_GPIO_ReadPin>
 8001a1a:	1e03      	subs	r3, r0, #0
 8001a1c:	d102      	bne.n	8001a24 <alarmSetISR+0x6c>
		alarmSetMode = true;
 8001a1e:	4b60      	ldr	r3, [pc, #384]	@ (8001ba0 <alarmSetISR+0x1e8>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	701a      	strb	r2, [r3, #0]
	 * alarm set process until the button is pressed again
	 */


	// Reset Timer
	HAL_TIM_Base_Stop(timerDelay);
 8001a24:	4b5b      	ldr	r3, [pc, #364]	@ (8001b94 <alarmSetISR+0x1dc>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	0018      	movs	r0, r3
 8001a2a:	f003 fe25 	bl	8005678 <HAL_TIM_Base_Stop>
	timerDelay->Instance->CNT = 0;
 8001a2e:	4b59      	ldr	r3, [pc, #356]	@ (8001b94 <alarmSetISR+0x1dc>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2200      	movs	r2, #0
 8001a36:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001a38:	4b56      	ldr	r3, [pc, #344]	@ (8001b94 <alarmSetISR+0x1dc>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	f003 fdcf 	bl	80055e0 <HAL_TIM_Base_Start>
	uint16_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001a42:	4b54      	ldr	r3, [pc, #336]	@ (8001b94 <alarmSetISR+0x1dc>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	801a      	strh	r2, [r3, #0]

	bool alarmSetButtonReset = false;
 8001a4e:	1cfb      	adds	r3, r7, #3
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {
 8001a54:	4b52      	ldr	r3, [pc, #328]	@ (8001ba0 <alarmSetISR+0x1e8>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d100      	bne.n	8001a5e <alarmSetISR+0xa6>
 8001a5c:	e090      	b.n	8001b80 <alarmSetISR+0x1c8>

		// If we were in second snooze mode, kill it.
		secondSnooze = false;
 8001a5e:	4b51      	ldr	r3, [pc, #324]	@ (8001ba4 <alarmSetISR+0x1ec>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	701a      	strb	r2, [r3, #0]
		snoozeCounter = 0;
 8001a64:	4b50      	ldr	r3, [pc, #320]	@ (8001ba8 <alarmSetISR+0x1f0>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	701a      	strb	r2, [r3, #0]

		// Stop snooze timer in case it is going
		HAL_TIM_Base_Stop_IT(timerSnooze);
 8001a6a:	4b50      	ldr	r3, [pc, #320]	@ (8001bac <alarmSetISR+0x1f4>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f003 fe7c 	bl	800576c <HAL_TIM_Base_Stop_IT>
		timerSnooze->Instance->CNT &= 0xFFFF0000;
 8001a74:	4b4d      	ldr	r3, [pc, #308]	@ (8001bac <alarmSetISR+0x1f4>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a7c:	4b4b      	ldr	r3, [pc, #300]	@ (8001bac <alarmSetISR+0x1f4>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	0c12      	lsrs	r2, r2, #16
 8001a84:	0412      	lsls	r2, r2, #16
 8001a86:	625a      	str	r2, [r3, #36]	@ 0x24
		timerSnooze->Instance->SR &= 0xFFFC;
 8001a88:	4b48      	ldr	r3, [pc, #288]	@ (8001bac <alarmSetISR+0x1f4>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	691a      	ldr	r2, [r3, #16]
 8001a90:	4b46      	ldr	r3, [pc, #280]	@ (8001bac <alarmSetISR+0x1f4>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4946      	ldr	r1, [pc, #280]	@ (8001bb0 <alarmSetISR+0x1f8>)
 8001a98:	400a      	ands	r2, r1
 8001a9a:	611a      	str	r2, [r3, #16]

		bool displayBlink = false;
 8001a9c:	1cbb      	adds	r3, r7, #2
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]

		/*
		 * Determine whether to toggle high or low brightness
		 */
		uint8_t intenSet;
		if(displayToggle == 0) { 				// If the user has full brightness enabled, toggle full btightness
 8001aa2:	4b44      	ldr	r3, [pc, #272]	@ (8001bb4 <alarmSetISR+0x1fc>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d103      	bne.n	8001ab2 <alarmSetISR+0xfa>
			intenSet = 2;
 8001aaa:	1c7b      	adds	r3, r7, #1
 8001aac:	2202      	movs	r2, #2
 8001aae:	701a      	strb	r2, [r3, #0]
 8001ab0:	e002      	b.n	8001ab8 <alarmSetISR+0x100>
		}
		else {									// Else, toggle low brightness
			intenSet = 1;
 8001ab2:	1c7b      	adds	r3, r7, #1
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	701a      	strb	r2, [r3, #0]
		}

		do {											// while the alarm set button is not held down, blink display.

			// Check to make sure the user has released the set button from the initial hold
			if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_SET) {
 8001ab8:	4b38      	ldr	r3, [pc, #224]	@ (8001b9c <alarmSetISR+0x1e4>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2280      	movs	r2, #128	@ 0x80
 8001abe:	0212      	lsls	r2, r2, #8
 8001ac0:	0011      	movs	r1, r2
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	f001 f8cc 	bl	8002c60 <HAL_GPIO_ReadPin>
 8001ac8:	0003      	movs	r3, r0
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d102      	bne.n	8001ad4 <alarmSetISR+0x11c>
				alarmSetButtonReset = true;
 8001ace:	1cfb      	adds	r3, r7, #3
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	701a      	strb	r2, [r3, #0]
			}

			updateAndDisplayAlarm();
 8001ad4:	f7ff fcea 	bl	80014ac <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 8001ad8:	4b2e      	ldr	r3, [pc, #184]	@ (8001b94 <alarmSetISR+0x1dc>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ae0:	1d3b      	adds	r3, r7, #4
 8001ae2:	881b      	ldrh	r3, [r3, #0]
 8001ae4:	1ad2      	subs	r2, r2, r3
 8001ae6:	2380      	movs	r3, #128	@ 0x80
 8001ae8:	021b      	lsls	r3, r3, #8
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d31e      	bcc.n	8001b2c <alarmSetISR+0x174>

				sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink * intenSet]);		// Initialize to whatever duty cycle
 8001aee:	1cbb      	adds	r3, r7, #2
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	1c7a      	adds	r2, r7, #1
 8001af4:	7812      	ldrb	r2, [r2, #0]
 8001af6:	4353      	muls	r3, r2
 8001af8:	4a2f      	ldr	r2, [pc, #188]	@ (8001bb8 <alarmSetISR+0x200>)
 8001afa:	5cd3      	ldrb	r3, [r2, r3]
 8001afc:	0018      	movs	r0, r3
 8001afe:	f000 fb4f 	bl	80021a0 <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 8001b02:	4b24      	ldr	r3, [pc, #144]	@ (8001b94 <alarmSetISR+0x1dc>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b0a:	1d3b      	adds	r3, r7, #4
 8001b0c:	801a      	strh	r2, [r3, #0]
				displayBlink = !displayBlink;
 8001b0e:	1cbb      	adds	r3, r7, #2
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	1e5a      	subs	r2, r3, #1
 8001b14:	4193      	sbcs	r3, r2
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2201      	movs	r2, #1
 8001b1a:	4053      	eors	r3, r2
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	001a      	movs	r2, r3
 8001b20:	1cbb      	adds	r3, r7, #2
 8001b22:	701a      	strb	r2, [r3, #0]
 8001b24:	781a      	ldrb	r2, [r3, #0]
 8001b26:	2101      	movs	r1, #1
 8001b28:	400a      	ands	r2, r1
 8001b2a:	701a      	strb	r2, [r3, #0]

			}

		}while((HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET)
 8001b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b9c <alarmSetISR+0x1e4>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2280      	movs	r2, #128	@ 0x80
 8001b32:	0212      	lsls	r2, r2, #8
 8001b34:	0011      	movs	r1, r2
 8001b36:	0018      	movs	r0, r3
 8001b38:	f001 f892 	bl	8002c60 <HAL_GPIO_ReadPin>
 8001b3c:	1e03      	subs	r3, r0, #0
				|| !alarmSetButtonReset);
 8001b3e:	d1bb      	bne.n	8001ab8 <alarmSetISR+0x100>
 8001b40:	1cfb      	adds	r3, r7, #3
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2201      	movs	r2, #1
 8001b46:	4053      	eors	r3, r2
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d1b4      	bne.n	8001ab8 <alarmSetISR+0x100>

		sevSeg_setIntensity(sevSeg_intensityDuty[intenSet]);			// Turn display back on
 8001b4e:	1c7b      	adds	r3, r7, #1
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	4a19      	ldr	r2, [pc, #100]	@ (8001bb8 <alarmSetISR+0x200>)
 8001b54:	5cd3      	ldrb	r3, [r2, r3]
 8001b56:	0018      	movs	r0, r3
 8001b58:	f000 fb22 	bl	80021a0 <sevSeg_setIntensity>
		if(intenSet == 2) {
 8001b5c:	1c7b      	adds	r3, r7, #1
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d103      	bne.n	8001b6c <alarmSetISR+0x1b4>
			displayToggle = 0;
 8001b64:	4b13      	ldr	r3, [pc, #76]	@ (8001bb4 <alarmSetISR+0x1fc>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	701a      	strb	r2, [r3, #0]
 8001b6a:	e002      	b.n	8001b72 <alarmSetISR+0x1ba>
		}
		else {
			displayToggle = 2;
 8001b6c:	4b11      	ldr	r3, [pc, #68]	@ (8001bb4 <alarmSetISR+0x1fc>)
 8001b6e:	2202      	movs	r2, #2
 8001b70:	701a      	strb	r2, [r3, #0]
		}


		HAL_TIM_Base_Stop(timerDelay);
 8001b72:	4b08      	ldr	r3, [pc, #32]	@ (8001b94 <alarmSetISR+0x1dc>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	0018      	movs	r0, r3
 8001b78:	f003 fd7e 	bl	8005678 <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 8001b7c:	f7ff fc7a 	bl	8001474 <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 8001b80:	4b07      	ldr	r3, [pc, #28]	@ (8001ba0 <alarmSetISR+0x1e8>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 8001b86:	003b      	movs	r3, r7
 8001b88:	781b      	ldrb	r3, [r3, #0]

}
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	b002      	add	sp, #8
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	46c0      	nop			@ (mov r8, r8)
 8001b94:	20000044 	.word	0x20000044
 8001b98:	0000fffe 	.word	0x0000fffe
 8001b9c:	20000004 	.word	0x20000004
 8001ba0:	20000279 	.word	0x20000279
 8001ba4:	2000027a 	.word	0x2000027a
 8001ba8:	20000278 	.word	0x20000278
 8001bac:	20000048 	.word	0x20000048
 8001bb0:	0000fffc 	.word	0x0000fffc
 8001bb4:	20000090 	.word	0x20000090
 8001bb8:	080068f8 	.word	0x080068f8

08001bbc <hourSetISR>:

/*
 * Increment either user alarm hour value or RTC hour value
 */
HAL_StatusTypeDef hourSetISR(void) {
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0


	HAL_StatusTypeDef halRet = HAL_OK;
 8001bc2:	1dfb      	adds	r3, r7, #7
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 8001bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <hourSetISR+0x48>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d002      	beq.n	8001bd6 <hourSetISR+0x1a>

		alarmHourInc();
 8001bd0:	f000 f878 	bl	8001cc4 <alarmHourInc>
 8001bd4:	e00f      	b.n	8001bf6 <hourSetISR+0x3a>

	}
	else {									// Otherwise, change current time hour.

		currHourInc();
 8001bd6:	f000 f8a5 	bl	8001d24 <currHourInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 8001bda:	490b      	ldr	r1, [pc, #44]	@ (8001c08 <hourSetISR+0x4c>)
 8001bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8001c0c <hourSetISR+0x50>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	0018      	movs	r0, r3
 8001be2:	f002 fea1 	bl	8004928 <HAL_RTC_SetTime>


		updateAndDisplayTime();
 8001be6:	f7ff fc45 	bl	8001474 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8001bea:	4a09      	ldr	r2, [pc, #36]	@ (8001c10 <hourSetISR+0x54>)
 8001bec:	4906      	ldr	r1, [pc, #24]	@ (8001c08 <hourSetISR+0x4c>)
 8001bee:	4b07      	ldr	r3, [pc, #28]	@ (8001c0c <hourSetISR+0x50>)
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	f7fe ff2d 	bl	8000a50 <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 8001bf6:	1dfb      	adds	r3, r7, #7
 8001bf8:	781b      	ldrb	r3, [r3, #0]

}
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	b002      	add	sp, #8
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	46c0      	nop			@ (mov r8, r8)
 8001c04:	20000279 	.word	0x20000279
 8001c08:	20000098 	.word	0x20000098
 8001c0c:	2000011c 	.word	0x2000011c
 8001c10:	200000ac 	.word	0x200000ac

08001c14 <minuteSetISR>:

/*
 * Increment either user alarm minute value or RTC minute value
 */
HAL_StatusTypeDef minuteSetISR(void) {
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08c      	sub	sp, #48	@ 0x30
 8001c18:	af00      	add	r7, sp, #0


	HAL_StatusTypeDef halRet = HAL_OK;
 8001c1a:	232f      	movs	r3, #47	@ 0x2f
 8001c1c:	18fb      	adds	r3, r7, r3
 8001c1e:	2200      	movs	r2, #0
 8001c20:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 8001c22:	4b24      	ldr	r3, [pc, #144]	@ (8001cb4 <minuteSetISR+0xa0>)
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d002      	beq.n	8001c30 <minuteSetISR+0x1c>

		alarmMinuteInc();
 8001c2a:	f000 f8bb 	bl	8001da4 <alarmMinuteInc>
 8001c2e:	e03a      	b.n	8001ca6 <minuteSetISR+0x92>

	}
	else {									// Otherwise, change current time hour.

		currMinuteInc();
 8001c30:	f000 f8d6 	bl	8001de0 <currMinuteInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 8001c34:	4920      	ldr	r1, [pc, #128]	@ (8001cb8 <minuteSetISR+0xa4>)
 8001c36:	4b21      	ldr	r3, [pc, #132]	@ (8001cbc <minuteSetISR+0xa8>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	f002 fe74 	bl	8004928 <HAL_RTC_SetTime>

		/*
		 * Change internal RTC alarm to keep it triggering
		 */

		RTC_AlarmTypeDef sAlarm = {0};
 8001c40:	1d3b      	adds	r3, r7, #4
 8001c42:	0018      	movs	r0, r3
 8001c44:	2328      	movs	r3, #40	@ 0x28
 8001c46:	001a      	movs	r2, r3
 8001c48:	2100      	movs	r1, #0
 8001c4a:	f004 fe01 	bl	8006850 <memset>
		HAL_RTC_GetAlarm(&hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 8001c4e:	2380      	movs	r3, #128	@ 0x80
 8001c50:	005a      	lsls	r2, r3, #1
 8001c52:	1d39      	adds	r1, r7, #4
 8001c54:	4819      	ldr	r0, [pc, #100]	@ (8001cbc <minuteSetISR+0xa8>)
 8001c56:	2300      	movs	r3, #0
 8001c58:	f003 f98a 	bl	8004f70 <HAL_RTC_GetAlarm>

		getRTCTime(&hrtc, &currTime, &currDate);
 8001c5c:	4a18      	ldr	r2, [pc, #96]	@ (8001cc0 <minuteSetISR+0xac>)
 8001c5e:	4916      	ldr	r1, [pc, #88]	@ (8001cb8 <minuteSetISR+0xa4>)
 8001c60:	4b16      	ldr	r3, [pc, #88]	@ (8001cbc <minuteSetISR+0xa8>)
 8001c62:	0018      	movs	r0, r3
 8001c64:	f7fe fef4 	bl	8000a50 <getRTCTime>

		if(currTime.Minutes > 58) {
 8001c68:	4b13      	ldr	r3, [pc, #76]	@ (8001cb8 <minuteSetISR+0xa4>)
 8001c6a:	785b      	ldrb	r3, [r3, #1]
 8001c6c:	2b3a      	cmp	r3, #58	@ 0x3a
 8001c6e:	d903      	bls.n	8001c78 <minuteSetISR+0x64>
			sAlarm.AlarmTime.Minutes = 0;
 8001c70:	1d3b      	adds	r3, r7, #4
 8001c72:	2200      	movs	r2, #0
 8001c74:	705a      	strb	r2, [r3, #1]
 8001c76:	e005      	b.n	8001c84 <minuteSetISR+0x70>
		} else {
			sAlarm.AlarmTime.Minutes = currTime.Minutes + 1;
 8001c78:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb8 <minuteSetISR+0xa4>)
 8001c7a:	785b      	ldrb	r3, [r3, #1]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	b2da      	uxtb	r2, r3
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	705a      	strb	r2, [r3, #1]
		}
		while(HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8001c84:	46c0      	nop			@ (mov r8, r8)
 8001c86:	1d39      	adds	r1, r7, #4
 8001c88:	4b0c      	ldr	r3, [pc, #48]	@ (8001cbc <minuteSetISR+0xa8>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	0018      	movs	r0, r3
 8001c8e:	f003 f82f 	bl	8004cf0 <HAL_RTC_SetAlarm_IT>
 8001c92:	1e03      	subs	r3, r0, #0
 8001c94:	d1f7      	bne.n	8001c86 <minuteSetISR+0x72>


		updateAndDisplayTime();
 8001c96:	f7ff fbed 	bl	8001474 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8001c9a:	4a09      	ldr	r2, [pc, #36]	@ (8001cc0 <minuteSetISR+0xac>)
 8001c9c:	4906      	ldr	r1, [pc, #24]	@ (8001cb8 <minuteSetISR+0xa4>)
 8001c9e:	4b07      	ldr	r3, [pc, #28]	@ (8001cbc <minuteSetISR+0xa8>)
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	f7fe fed5 	bl	8000a50 <getRTCTime>
		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}


	return halRet;
 8001ca6:	232f      	movs	r3, #47	@ 0x2f
 8001ca8:	18fb      	adds	r3, r7, r3
 8001caa:	781b      	ldrb	r3, [r3, #0]
}
 8001cac:	0018      	movs	r0, r3
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	b00c      	add	sp, #48	@ 0x30
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20000279 	.word	0x20000279
 8001cb8:	20000098 	.word	0x20000098
 8001cbc:	2000011c 	.word	0x2000011c
 8001cc0:	200000ac 	.word	0x200000ac

08001cc4 <alarmHourInc>:

/*
 * Increment user alarm time hour
 */
void alarmHourInc(void) {
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0

	if(userAlarmTime.Hours >= 12) {
 8001cc8:	4b15      	ldr	r3, [pc, #84]	@ (8001d20 <alarmHourInc+0x5c>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b0b      	cmp	r3, #11
 8001cce:	d903      	bls.n	8001cd8 <alarmHourInc+0x14>
		userAlarmTime.Hours = 1;
 8001cd0:	4b13      	ldr	r3, [pc, #76]	@ (8001d20 <alarmHourInc+0x5c>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	701a      	strb	r2, [r3, #0]
 8001cd6:	e01e      	b.n	8001d16 <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours == 11) {
 8001cd8:	4b11      	ldr	r3, [pc, #68]	@ (8001d20 <alarmHourInc+0x5c>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	2b0b      	cmp	r3, #11
 8001cde:	d10e      	bne.n	8001cfe <alarmHourInc+0x3a>
		if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d20 <alarmHourInc+0x5c>)
 8001ce2:	78db      	ldrb	r3, [r3, #3]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d103      	bne.n	8001cf0 <alarmHourInc+0x2c>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001ce8:	4b0d      	ldr	r3, [pc, #52]	@ (8001d20 <alarmHourInc+0x5c>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	70da      	strb	r2, [r3, #3]
 8001cee:	e002      	b.n	8001cf6 <alarmHourInc+0x32>
		}
		else {
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d20 <alarmHourInc+0x5c>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	70da      	strb	r2, [r3, #3]
		}
		userAlarmTime.Hours = 12;
 8001cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8001d20 <alarmHourInc+0x5c>)
 8001cf8:	220c      	movs	r2, #12
 8001cfa:	701a      	strb	r2, [r3, #0]
 8001cfc:	e00b      	b.n	8001d16 <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours < 11) {
 8001cfe:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <alarmHourInc+0x5c>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b0a      	cmp	r3, #10
 8001d04:	d806      	bhi.n	8001d14 <alarmHourInc+0x50>
		userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8001d06:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <alarmHourInc+0x5c>)
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	b2da      	uxtb	r2, r3
 8001d0e:	4b04      	ldr	r3, [pc, #16]	@ (8001d20 <alarmHourInc+0x5c>)
 8001d10:	701a      	strb	r2, [r3, #0]
 8001d12:	e000      	b.n	8001d16 <alarmHourInc+0x52>
	}
	else {
		__NOP();
 8001d14:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 8001d16:	f000 f8df 	bl	8001ed8 <updateRTCBackupReg>

}
 8001d1a:	46c0      	nop			@ (mov r8, r8)
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	200000b0 	.word	0x200000b0

08001d24 <currHourInc>:

/*
 * Increment current time hour
 */
void currHourInc(void) {
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001d28:	4a1a      	ldr	r2, [pc, #104]	@ (8001d94 <currHourInc+0x70>)
 8001d2a:	491b      	ldr	r1, [pc, #108]	@ (8001d98 <currHourInc+0x74>)
 8001d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d9c <currHourInc+0x78>)
 8001d2e:	0018      	movs	r0, r3
 8001d30:	f7fe fe8e 	bl	8000a50 <getRTCTime>

	if(currTime.Hours >= 12) {
 8001d34:	4b18      	ldr	r3, [pc, #96]	@ (8001d98 <currHourInc+0x74>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b0b      	cmp	r3, #11
 8001d3a:	d903      	bls.n	8001d44 <currHourInc+0x20>
		currTime.Hours = 1;
 8001d3c:	4b16      	ldr	r3, [pc, #88]	@ (8001d98 <currHourInc+0x74>)
 8001d3e:	2201      	movs	r2, #1
 8001d40:	701a      	strb	r2, [r3, #0]
 8001d42:	e01e      	b.n	8001d82 <currHourInc+0x5e>
	}
	else if(currTime.Hours == 11) {
 8001d44:	4b14      	ldr	r3, [pc, #80]	@ (8001d98 <currHourInc+0x74>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b0b      	cmp	r3, #11
 8001d4a:	d10e      	bne.n	8001d6a <currHourInc+0x46>
		if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001d4c:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <currHourInc+0x74>)
 8001d4e:	78db      	ldrb	r3, [r3, #3]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d103      	bne.n	8001d5c <currHourInc+0x38>
			currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001d54:	4b10      	ldr	r3, [pc, #64]	@ (8001d98 <currHourInc+0x74>)
 8001d56:	2201      	movs	r2, #1
 8001d58:	70da      	strb	r2, [r3, #3]
 8001d5a:	e002      	b.n	8001d62 <currHourInc+0x3e>
		}
		else {
			currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <currHourInc+0x74>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	70da      	strb	r2, [r3, #3]
		}
		currTime.Hours = 12;
 8001d62:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <currHourInc+0x74>)
 8001d64:	220c      	movs	r2, #12
 8001d66:	701a      	strb	r2, [r3, #0]
 8001d68:	e00b      	b.n	8001d82 <currHourInc+0x5e>
	}
	else if(userAlarmTime.Hours < 11) {
 8001d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001da0 <currHourInc+0x7c>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	2b0a      	cmp	r3, #10
 8001d70:	d806      	bhi.n	8001d80 <currHourInc+0x5c>
		currTime.Hours = currTime.Hours + 1;
 8001d72:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <currHourInc+0x74>)
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	3301      	adds	r3, #1
 8001d78:	b2da      	uxtb	r2, r3
 8001d7a:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <currHourInc+0x74>)
 8001d7c:	701a      	strb	r2, [r3, #0]
 8001d7e:	e000      	b.n	8001d82 <currHourInc+0x5e>
	}
	else {
		__NOP();
 8001d80:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 8001d82:	4b05      	ldr	r3, [pc, #20]	@ (8001d98 <currHourInc+0x74>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 8001d88:	4b03      	ldr	r3, [pc, #12]	@ (8001d98 <currHourInc+0x74>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	609a      	str	r2, [r3, #8]

}
 8001d8e:	46c0      	nop			@ (mov r8, r8)
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	200000ac 	.word	0x200000ac
 8001d98:	20000098 	.word	0x20000098
 8001d9c:	2000011c 	.word	0x2000011c
 8001da0:	200000b0 	.word	0x200000b0

08001da4 <alarmMinuteInc>:

/*
 * Increment User alarm time minute
 */
void alarmMinuteInc(void) {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0

	if(userAlarmTime.Minutes >= 59) {
 8001da8:	4b0c      	ldr	r3, [pc, #48]	@ (8001ddc <alarmMinuteInc+0x38>)
 8001daa:	785b      	ldrb	r3, [r3, #1]
 8001dac:	2b3a      	cmp	r3, #58	@ 0x3a
 8001dae:	d903      	bls.n	8001db8 <alarmMinuteInc+0x14>
		/*
		 * The below function call is the old version in which
		 * the hour will increment when the minutes roll over.
		 */
		//alarmHourInc();
		userAlarmTime.Minutes = 0;
 8001db0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ddc <alarmMinuteInc+0x38>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	705a      	strb	r2, [r3, #1]
 8001db6:	e00b      	b.n	8001dd0 <alarmMinuteInc+0x2c>
	}
	else if(userAlarmTime.Minutes < 59) {
 8001db8:	4b08      	ldr	r3, [pc, #32]	@ (8001ddc <alarmMinuteInc+0x38>)
 8001dba:	785b      	ldrb	r3, [r3, #1]
 8001dbc:	2b3a      	cmp	r3, #58	@ 0x3a
 8001dbe:	d806      	bhi.n	8001dce <alarmMinuteInc+0x2a>
		userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 8001dc0:	4b06      	ldr	r3, [pc, #24]	@ (8001ddc <alarmMinuteInc+0x38>)
 8001dc2:	785b      	ldrb	r3, [r3, #1]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	4b04      	ldr	r3, [pc, #16]	@ (8001ddc <alarmMinuteInc+0x38>)
 8001dca:	705a      	strb	r2, [r3, #1]
 8001dcc:	e000      	b.n	8001dd0 <alarmMinuteInc+0x2c>
	}
	else {
		__NOP();
 8001dce:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 8001dd0:	f000 f882 	bl	8001ed8 <updateRTCBackupReg>

}
 8001dd4:	46c0      	nop			@ (mov r8, r8)
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	46c0      	nop			@ (mov r8, r8)
 8001ddc:	200000b0 	.word	0x200000b0

08001de0 <currMinuteInc>:

/*
 * Increment current time minute
 */
void currMinuteInc(void) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001de4:	4a11      	ldr	r2, [pc, #68]	@ (8001e2c <currMinuteInc+0x4c>)
 8001de6:	4912      	ldr	r1, [pc, #72]	@ (8001e30 <currMinuteInc+0x50>)
 8001de8:	4b12      	ldr	r3, [pc, #72]	@ (8001e34 <currMinuteInc+0x54>)
 8001dea:	0018      	movs	r0, r3
 8001dec:	f7fe fe30 	bl	8000a50 <getRTCTime>

	if(currTime.Minutes >= 59) {
 8001df0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e30 <currMinuteInc+0x50>)
 8001df2:	785b      	ldrb	r3, [r3, #1]
 8001df4:	2b3a      	cmp	r3, #58	@ 0x3a
 8001df6:	d903      	bls.n	8001e00 <currMinuteInc+0x20>
		 * The below function call is the old version in which
		 * the hour will increment when the minutes roll over.
		 */
		// currHourInc();

		currTime.Minutes = 0;
 8001df8:	4b0d      	ldr	r3, [pc, #52]	@ (8001e30 <currMinuteInc+0x50>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	705a      	strb	r2, [r3, #1]
 8001dfe:	e00b      	b.n	8001e18 <currMinuteInc+0x38>
	}
	else if(currTime.Minutes < 59) {
 8001e00:	4b0b      	ldr	r3, [pc, #44]	@ (8001e30 <currMinuteInc+0x50>)
 8001e02:	785b      	ldrb	r3, [r3, #1]
 8001e04:	2b3a      	cmp	r3, #58	@ 0x3a
 8001e06:	d806      	bhi.n	8001e16 <currMinuteInc+0x36>
		currTime.Minutes = currTime.Minutes + 1;
 8001e08:	4b09      	ldr	r3, [pc, #36]	@ (8001e30 <currMinuteInc+0x50>)
 8001e0a:	785b      	ldrb	r3, [r3, #1]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	4b07      	ldr	r3, [pc, #28]	@ (8001e30 <currMinuteInc+0x50>)
 8001e12:	705a      	strb	r2, [r3, #1]
 8001e14:	e000      	b.n	8001e18 <currMinuteInc+0x38>
	}
	else {
		__NOP();
 8001e16:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 8001e18:	4b05      	ldr	r3, [pc, #20]	@ (8001e30 <currMinuteInc+0x50>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 8001e1e:	4b04      	ldr	r3, [pc, #16]	@ (8001e30 <currMinuteInc+0x50>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	609a      	str	r2, [r3, #8]

}
 8001e24:	46c0      	nop			@ (mov r8, r8)
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	46c0      	nop			@ (mov r8, r8)
 8001e2c:	200000ac 	.word	0x200000ac
 8001e30:	20000098 	.word	0x20000098
 8001e34:	2000011c 	.word	0x2000011c

08001e38 <dispFault>:

/*
 * Displays a non-critical fault to indicate reduced functionality
 */
void dispFault(void) {
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
 8001e3c:	4b04      	ldr	r3, [pc, #16]	@ (8001e50 <dispFault+0x18>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2101      	movs	r1, #1
 8001e42:	2201      	movs	r2, #1
 8001e44:	0018      	movs	r0, r3
 8001e46:	f000 ff28 	bl	8002c9a <HAL_GPIO_WritePin>
}
 8001e4a:	46c0      	nop			@ (mov r8, r8)
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	20000028 	.word	0x20000028

08001e54 <dispFailure>:

/*
 * Displays a critical failure and ceases all operations
 */
void dispFailure(void) {
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 8001e5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001ecc <dispFailure+0x78>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	0018      	movs	r0, r3
 8001e60:	f003 fc0a 	bl	8005678 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001e64:	4b19      	ldr	r3, [pc, #100]	@ (8001ecc <dispFailure+0x78>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	0018      	movs	r0, r3
 8001e6a:	f003 fbb9 	bl	80055e0 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001e6e:	4b17      	ldr	r3, [pc, #92]	@ (8001ecc <dispFailure+0x78>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e76:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8001e78:	1cfb      	adds	r3, r7, #3
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	701a      	strb	r2, [r3, #0]


	do {

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8001e7e:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <dispFailure+0x78>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	4a11      	ldr	r2, [pc, #68]	@ (8001ed0 <dispFailure+0x7c>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d9f6      	bls.n	8001e7e <dispFailure+0x2a>

			HAL_GPIO_TogglePin(alarmLEDPort, alarmLEDPin);
 8001e90:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <dispFailure+0x80>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2280      	movs	r2, #128	@ 0x80
 8001e96:	0152      	lsls	r2, r2, #5
 8001e98:	0011      	movs	r1, r2
 8001e9a:	0018      	movs	r0, r3
 8001e9c:	f000 ff1a 	bl	8002cd4 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8001ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ecc <dispFailure+0x78>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea8:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8001eaa:	1cfb      	adds	r3, r7, #3
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	1e5a      	subs	r2, r3, #1
 8001eb0:	4193      	sbcs	r3, r2
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	4053      	eors	r3, r2
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	001a      	movs	r2, r3
 8001ebc:	1cfb      	adds	r3, r7, #3
 8001ebe:	701a      	strb	r2, [r3, #0]
 8001ec0:	781a      	ldrb	r2, [r3, #0]
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	400a      	ands	r2, r1
 8001ec6:	701a      	strb	r2, [r3, #0]
		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8001ec8:	e7d9      	b.n	8001e7e <dispFailure+0x2a>
 8001eca:	46c0      	nop			@ (mov r8, r8)
 8001ecc:	20000044 	.word	0x20000044
 8001ed0:	00003ffe 	.word	0x00003ffe
 8001ed4:	20000010 	.word	0x20000010

08001ed8 <updateRTCBackupReg>:
}

/*
 * Updates RTC backup register with user alarm time to be later pulled from in the case of a power outage
 */
void updateRTCBackupReg(void) {
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0

	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, userAlarmTime.Hours);
 8001edc:	4b0e      	ldr	r3, [pc, #56]	@ (8001f18 <updateRTCBackupReg+0x40>)
 8001ede:	6819      	ldr	r1, [r3, #0]
 8001ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8001f1c <updateRTCBackupReg+0x44>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	001a      	movs	r2, r3
 8001ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f20 <updateRTCBackupReg+0x48>)
 8001ee8:	0018      	movs	r0, r3
 8001eea:	f003 fae9 	bl	80054c0 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, userAlarmTime.Minutes);
 8001eee:	4b0d      	ldr	r3, [pc, #52]	@ (8001f24 <updateRTCBackupReg+0x4c>)
 8001ef0:	6819      	ldr	r1, [r3, #0]
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8001f1c <updateRTCBackupReg+0x44>)
 8001ef4:	785b      	ldrb	r3, [r3, #1]
 8001ef6:	001a      	movs	r2, r3
 8001ef8:	4b09      	ldr	r3, [pc, #36]	@ (8001f20 <updateRTCBackupReg+0x48>)
 8001efa:	0018      	movs	r0, r3
 8001efc:	f003 fae0 	bl	80054c0 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, userAlarmTime.TimeFormat);
 8001f00:	4b09      	ldr	r3, [pc, #36]	@ (8001f28 <updateRTCBackupReg+0x50>)
 8001f02:	6819      	ldr	r1, [r3, #0]
 8001f04:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <updateRTCBackupReg+0x44>)
 8001f06:	78db      	ldrb	r3, [r3, #3]
 8001f08:	001a      	movs	r2, r3
 8001f0a:	4b05      	ldr	r3, [pc, #20]	@ (8001f20 <updateRTCBackupReg+0x48>)
 8001f0c:	0018      	movs	r0, r3
 8001f0e:	f003 fad7 	bl	80054c0 <HAL_RTCEx_BKUPWrite>

}
 8001f12:	46c0      	nop			@ (mov r8, r8)
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	200000c4 	.word	0x200000c4
 8001f1c:	200000b0 	.word	0x200000b0
 8001f20:	2000011c 	.word	0x2000011c
 8001f24:	20000034 	.word	0x20000034
 8001f28:	20000038 	.word	0x20000038

08001f2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f30:	b672      	cpsid	i
}
 8001f32:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f34:	46c0      	nop			@ (mov r8, r8)
 8001f36:	e7fd      	b.n	8001f34 <Error_Handler+0x8>

08001f38 <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM_pass,
					uint32_t tim_PWM_CHANNEL_pass) {
 8001f38:	b5b0      	push	{r4, r5, r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	0005      	movs	r5, r0
 8001f40:	000c      	movs	r4, r1
 8001f42:	0010      	movs	r0, r2
 8001f44:	0019      	movs	r1, r3
 8001f46:	1dbb      	adds	r3, r7, #6
 8001f48:	1c2a      	adds	r2, r5, #0
 8001f4a:	801a      	strh	r2, [r3, #0]
 8001f4c:	1d3b      	adds	r3, r7, #4
 8001f4e:	1c22      	adds	r2, r4, #0
 8001f50:	801a      	strh	r2, [r3, #0]
 8001f52:	1cbb      	adds	r3, r7, #2
 8001f54:	1c02      	adds	r2, r0, #0
 8001f56:	801a      	strh	r2, [r3, #0]
 8001f58:	003b      	movs	r3, r7
 8001f5a:	1c0a      	adds	r2, r1, #0
 8001f5c:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 8001f5e:	4b2e      	ldr	r3, [pc, #184]	@ (8002018 <sevSeg_Init+0xe0>)
 8001f60:	1dba      	adds	r2, r7, #6
 8001f62:	8812      	ldrh	r2, [r2, #0]
 8001f64:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 8001f66:	4b2d      	ldr	r3, [pc, #180]	@ (800201c <sevSeg_Init+0xe4>)
 8001f68:	1d3a      	adds	r2, r7, #4
 8001f6a:	8812      	ldrh	r2, [r2, #0]
 8001f6c:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 8001f6e:	4b2c      	ldr	r3, [pc, #176]	@ (8002020 <sevSeg_Init+0xe8>)
 8001f70:	1cba      	adds	r2, r7, #2
 8001f72:	8812      	ldrh	r2, [r2, #0]
 8001f74:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 8001f76:	4b2b      	ldr	r3, [pc, #172]	@ (8002024 <sevSeg_Init+0xec>)
 8001f78:	003a      	movs	r2, r7
 8001f7a:	8812      	ldrh	r2, [r2, #0]
 8001f7c:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 8001f7e:	4a2a      	ldr	r2, [pc, #168]	@ (8002028 <sevSeg_Init+0xf0>)
 8001f80:	2320      	movs	r3, #32
 8001f82:	18fb      	adds	r3, r7, r3
 8001f84:	881b      	ldrh	r3, [r3, #0]
 8001f86:	8013      	strh	r3, [r2, #0]

	htim_PWM = *htim_PWM_pass;
 8001f88:	4a28      	ldr	r2, [pc, #160]	@ (800202c <sevSeg_Init+0xf4>)
 8001f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f8c:	0010      	movs	r0, r2
 8001f8e:	0019      	movs	r1, r3
 8001f90:	234c      	movs	r3, #76	@ 0x4c
 8001f92:	001a      	movs	r2, r3
 8001f94:	f004 fc88 	bl	80068a8 <memcpy>
	tim_PWM_CHANNEL_shift = tim_PWM_CHANNEL_pass;
 8001f98:	4b25      	ldr	r3, [pc, #148]	@ (8002030 <sevSeg_Init+0xf8>)
 8001f9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f9c:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < 5; i++) {
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	e00b      	b.n	8001fbc <sevSeg_Init+0x84>
		portArray[i] = GPIOPortArray[i];
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001faa:	18d3      	adds	r3, r2, r3
 8001fac:	6819      	ldr	r1, [r3, #0]
 8001fae:	4b21      	ldr	r3, [pc, #132]	@ (8002034 <sevSeg_Init+0xfc>)
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	0092      	lsls	r2, r2, #2
 8001fb4:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2b04      	cmp	r3, #4
 8001fc0:	ddf0      	ble.n	8001fa4 <sevSeg_Init+0x6c>
	}

	sevSeg_setIntensity(50);
 8001fc2:	2032      	movs	r0, #50	@ 0x32
 8001fc4:	f000 f8ec 	bl	80021a0 <sevSeg_setIntensity>
//	}
//
//	HAL_TIM_Base_Stop(htim);

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001fc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002034 <sevSeg_Init+0xfc>)
 8001fca:	6918      	ldr	r0, [r3, #16]
 8001fcc:	4b16      	ldr	r3, [pc, #88]	@ (8002028 <sevSeg_Init+0xf0>)
 8001fce:	8819      	ldrh	r1, [r3, #0]
 8001fd0:	4b19      	ldr	r3, [pc, #100]	@ (8002038 <sevSeg_Init+0x100>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	001a      	movs	r2, r3
 8001fd6:	f000 fe60 	bl	8002c9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001fda:	4b16      	ldr	r3, [pc, #88]	@ (8002034 <sevSeg_Init+0xfc>)
 8001fdc:	6918      	ldr	r0, [r3, #16]
 8001fde:	4b12      	ldr	r3, [pc, #72]	@ (8002028 <sevSeg_Init+0xf0>)
 8001fe0:	8819      	ldrh	r1, [r3, #0]
 8001fe2:	4b15      	ldr	r3, [pc, #84]	@ (8002038 <sevSeg_Init+0x100>)
 8001fe4:	785b      	ldrb	r3, [r3, #1]
 8001fe6:	001a      	movs	r2, r3
 8001fe8:	f000 fe57 	bl	8002c9a <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001fec:	4b11      	ldr	r3, [pc, #68]	@ (8002034 <sevSeg_Init+0xfc>)
 8001fee:	6898      	ldr	r0, [r3, #8]
 8001ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8002020 <sevSeg_Init+0xe8>)
 8001ff2:	8819      	ldrh	r1, [r3, #0]
 8001ff4:	4b10      	ldr	r3, [pc, #64]	@ (8002038 <sevSeg_Init+0x100>)
 8001ff6:	785b      	ldrb	r3, [r3, #1]
 8001ff8:	001a      	movs	r2, r3
 8001ffa:	f000 fe4e 	bl	8002c9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8002034 <sevSeg_Init+0xfc>)
 8002000:	6898      	ldr	r0, [r3, #8]
 8002002:	4b07      	ldr	r3, [pc, #28]	@ (8002020 <sevSeg_Init+0xe8>)
 8002004:	8819      	ldrh	r1, [r3, #0]
 8002006:	4b0c      	ldr	r3, [pc, #48]	@ (8002038 <sevSeg_Init+0x100>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	001a      	movs	r2, r3
 800200c:	f000 fe45 	bl	8002c9a <HAL_GPIO_WritePin>

}
 8002010:	46c0      	nop			@ (mov r8, r8)
 8002012:	46bd      	mov	sp, r7
 8002014:	b004      	add	sp, #16
 8002016:	bdb0      	pop	{r4, r5, r7, pc}
 8002018:	20000290 	.word	0x20000290
 800201c:	20000292 	.word	0x20000292
 8002020:	20000294 	.word	0x20000294
 8002024:	20000296 	.word	0x20000296
 8002028:	20000298 	.word	0x20000298
 800202c:	2000029c 	.word	0x2000029c
 8002030:	200002e8 	.word	0x200002e8
 8002034:	20000050 	.word	0x20000050
 8002038:	20000064 	.word	0x20000064

0800203c <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 800203c:	b590      	push	{r4, r7, lr}
 800203e:	b087      	sub	sp, #28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	210a      	movs	r1, #10
 800204a:	0018      	movs	r0, r3
 800204c:	f7fe f85a 	bl	8000104 <__udivsi3>
 8002050:	0003      	movs	r3, r0
 8002052:	b2da      	uxtb	r2, r3
 8002054:	2408      	movs	r4, #8
 8002056:	193b      	adds	r3, r7, r4
 8002058:	701a      	strb	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	210a      	movs	r1, #10
 8002060:	0018      	movs	r0, r3
 8002062:	f7fe f8d5 	bl	8000210 <__aeabi_uidivmod>
 8002066:	000b      	movs	r3, r1
 8002068:	b2da      	uxtb	r2, r3
 800206a:	193b      	adds	r3, r7, r4
 800206c:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8002072:	210a      	movs	r1, #10
 8002074:	0018      	movs	r0, r3
 8002076:	f7fe f845 	bl	8000104 <__udivsi3>
 800207a:	0003      	movs	r3, r0
 800207c:	b2da      	uxtb	r2, r3
 800207e:	193b      	adds	r3, r7, r4
 8002080:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8002086:	210a      	movs	r1, #10
 8002088:	0018      	movs	r0, r3
 800208a:	f7fe f8c1 	bl	8000210 <__aeabi_uidivmod>
 800208e:	000b      	movs	r3, r1
 8002090:	b2da      	uxtb	r2, r3
 8002092:	193b      	adds	r3, r7, r4
 8002094:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 8002096:	2116      	movs	r1, #22
 8002098:	187b      	adds	r3, r7, r1
 800209a:	2200      	movs	r2, #0
 800209c:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	78db      	ldrb	r3, [r3, #3]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d102      	bne.n	80020ac <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 80020a6:	187b      	adds	r3, r7, r1
 80020a8:	2202      	movs	r2, #2
 80020aa:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 80020ac:	2300      	movs	r3, #0
 80020ae:	613b      	str	r3, [r7, #16]
 80020b0:	e04f      	b.n	8002152 <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 80020b2:	2308      	movs	r3, #8
 80020b4:	18fa      	adds	r2, r7, r3
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	18d3      	adds	r3, r2, r3
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	0019      	movs	r1, r3
 80020be:	2417      	movs	r4, #23
 80020c0:	193b      	adds	r3, r7, r4
 80020c2:	4a30      	ldr	r2, [pc, #192]	@ (8002184 <sevSeg_updateDigits+0x148>)
 80020c4:	5c52      	ldrb	r2, [r2, r1]
 80020c6:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d110      	bne.n	80020f0 <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	210a      	movs	r1, #10
 80020d4:	0018      	movs	r0, r3
 80020d6:	f7fe f815 	bl	8000104 <__udivsi3>
 80020da:	0003      	movs	r3, r0
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	001a      	movs	r2, r3
 80020e0:	2316      	movs	r3, #22
 80020e2:	18fb      	adds	r3, r7, r3
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	18d2      	adds	r2, r2, r3
 80020e8:	193b      	adds	r3, r7, r4
 80020ea:	4927      	ldr	r1, [pc, #156]	@ (8002188 <sevSeg_updateDigits+0x14c>)
 80020ec:	5c8a      	ldrb	r2, [r1, r2]
 80020ee:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 80020f0:	2300      	movs	r3, #0
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	e027      	b.n	8002146 <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 80020f6:	4b25      	ldr	r3, [pc, #148]	@ (800218c <sevSeg_updateDigits+0x150>)
 80020f8:	6818      	ldr	r0, [r3, #0]
 80020fa:	4b25      	ldr	r3, [pc, #148]	@ (8002190 <sevSeg_updateDigits+0x154>)
 80020fc:	8819      	ldrh	r1, [r3, #0]
 80020fe:	2417      	movs	r4, #23
 8002100:	193b      	adds	r3, r7, r4
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2201      	movs	r2, #1
 8002106:	4013      	ands	r3, r2
 8002108:	4a22      	ldr	r2, [pc, #136]	@ (8002194 <sevSeg_updateDigits+0x158>)
 800210a:	5cd3      	ldrb	r3, [r2, r3]
 800210c:	001a      	movs	r2, r3
 800210e:	f000 fdc4 	bl	8002c9a <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8002112:	4b1e      	ldr	r3, [pc, #120]	@ (800218c <sevSeg_updateDigits+0x150>)
 8002114:	6858      	ldr	r0, [r3, #4]
 8002116:	4b20      	ldr	r3, [pc, #128]	@ (8002198 <sevSeg_updateDigits+0x15c>)
 8002118:	8819      	ldrh	r1, [r3, #0]
 800211a:	4b1e      	ldr	r3, [pc, #120]	@ (8002194 <sevSeg_updateDigits+0x158>)
 800211c:	785b      	ldrb	r3, [r3, #1]
 800211e:	001a      	movs	r2, r3
 8002120:	f000 fdbb 	bl	8002c9a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8002124:	4b19      	ldr	r3, [pc, #100]	@ (800218c <sevSeg_updateDigits+0x150>)
 8002126:	6858      	ldr	r0, [r3, #4]
 8002128:	4b1b      	ldr	r3, [pc, #108]	@ (8002198 <sevSeg_updateDigits+0x15c>)
 800212a:	8819      	ldrh	r1, [r3, #0]
 800212c:	4b19      	ldr	r3, [pc, #100]	@ (8002194 <sevSeg_updateDigits+0x158>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	001a      	movs	r2, r3
 8002132:	f000 fdb2 	bl	8002c9a <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8002136:	193b      	adds	r3, r7, r4
 8002138:	193a      	adds	r2, r7, r4
 800213a:	7812      	ldrb	r2, [r2, #0]
 800213c:	0852      	lsrs	r2, r2, #1
 800213e:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	3301      	adds	r3, #1
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2b07      	cmp	r3, #7
 800214a:	ddd4      	ble.n	80020f6 <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	3301      	adds	r3, #1
 8002150:	613b      	str	r3, [r7, #16]
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	2b03      	cmp	r3, #3
 8002156:	ddac      	ble.n	80020b2 <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8002158:	4b0c      	ldr	r3, [pc, #48]	@ (800218c <sevSeg_updateDigits+0x150>)
 800215a:	6898      	ldr	r0, [r3, #8]
 800215c:	4b0f      	ldr	r3, [pc, #60]	@ (800219c <sevSeg_updateDigits+0x160>)
 800215e:	8819      	ldrh	r1, [r3, #0]
 8002160:	4b0c      	ldr	r3, [pc, #48]	@ (8002194 <sevSeg_updateDigits+0x158>)
 8002162:	785b      	ldrb	r3, [r3, #1]
 8002164:	001a      	movs	r2, r3
 8002166:	f000 fd98 	bl	8002c9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 800216a:	4b08      	ldr	r3, [pc, #32]	@ (800218c <sevSeg_updateDigits+0x150>)
 800216c:	6898      	ldr	r0, [r3, #8]
 800216e:	4b0b      	ldr	r3, [pc, #44]	@ (800219c <sevSeg_updateDigits+0x160>)
 8002170:	8819      	ldrh	r1, [r3, #0]
 8002172:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <sevSeg_updateDigits+0x158>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	001a      	movs	r2, r3
 8002178:	f000 fd8f 	bl	8002c9a <HAL_GPIO_WritePin>

	return;
 800217c:	46c0      	nop			@ (mov r8, r8)

}
 800217e:	46bd      	mov	sp, r7
 8002180:	b007      	add	sp, #28
 8002182:	bd90      	pop	{r4, r7, pc}
 8002184:	080068fc 	.word	0x080068fc
 8002188:	08006908 	.word	0x08006908
 800218c:	20000050 	.word	0x20000050
 8002190:	20000290 	.word	0x20000290
 8002194:	20000064 	.word	0x20000064
 8002198:	20000292 	.word	0x20000292
 800219c:	20000294 	.word	0x20000294

080021a0 <sevSeg_setIntensity>:

void sevSeg_setIntensity(uint16_t dutyCycle) {
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	0002      	movs	r2, r0
 80021a8:	1dbb      	adds	r3, r7, #6
 80021aa:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim_PWM, tim_PWM_CHANNEL_shift, dutyCycle);
 80021ac:	4b20      	ldr	r3, [pc, #128]	@ (8002230 <sevSeg_setIntensity+0x90>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d105      	bne.n	80021c0 <sevSeg_setIntensity+0x20>
 80021b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002234 <sevSeg_setIntensity+0x94>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	1dba      	adds	r2, r7, #6
 80021ba:	8812      	ldrh	r2, [r2, #0]
 80021bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80021be:	e02c      	b.n	800221a <sevSeg_setIntensity+0x7a>
 80021c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002230 <sevSeg_setIntensity+0x90>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2b04      	cmp	r3, #4
 80021c6:	d105      	bne.n	80021d4 <sevSeg_setIntensity+0x34>
 80021c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002234 <sevSeg_setIntensity+0x94>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	1dbb      	adds	r3, r7, #6
 80021ce:	881b      	ldrh	r3, [r3, #0]
 80021d0:	6393      	str	r3, [r2, #56]	@ 0x38
 80021d2:	e022      	b.n	800221a <sevSeg_setIntensity+0x7a>
 80021d4:	4b16      	ldr	r3, [pc, #88]	@ (8002230 <sevSeg_setIntensity+0x90>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2b08      	cmp	r3, #8
 80021da:	d105      	bne.n	80021e8 <sevSeg_setIntensity+0x48>
 80021dc:	4b15      	ldr	r3, [pc, #84]	@ (8002234 <sevSeg_setIntensity+0x94>)
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	1dbb      	adds	r3, r7, #6
 80021e2:	881b      	ldrh	r3, [r3, #0]
 80021e4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80021e6:	e018      	b.n	800221a <sevSeg_setIntensity+0x7a>
 80021e8:	4b11      	ldr	r3, [pc, #68]	@ (8002230 <sevSeg_setIntensity+0x90>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b0c      	cmp	r3, #12
 80021ee:	d105      	bne.n	80021fc <sevSeg_setIntensity+0x5c>
 80021f0:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <sevSeg_setIntensity+0x94>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	1dbb      	adds	r3, r7, #6
 80021f6:	881b      	ldrh	r3, [r3, #0]
 80021f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021fa:	e00e      	b.n	800221a <sevSeg_setIntensity+0x7a>
 80021fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002230 <sevSeg_setIntensity+0x90>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2b10      	cmp	r3, #16
 8002202:	d105      	bne.n	8002210 <sevSeg_setIntensity+0x70>
 8002204:	4b0b      	ldr	r3, [pc, #44]	@ (8002234 <sevSeg_setIntensity+0x94>)
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	1dbb      	adds	r3, r7, #6
 800220a:	881b      	ldrh	r3, [r3, #0]
 800220c:	6593      	str	r3, [r2, #88]	@ 0x58
 800220e:	e004      	b.n	800221a <sevSeg_setIntensity+0x7a>
 8002210:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <sevSeg_setIntensity+0x94>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	1dbb      	adds	r3, r7, #6
 8002216:	881b      	ldrh	r3, [r3, #0]
 8002218:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(&htim_PWM, tim_PWM_CHANNEL_shift);
 800221a:	4b05      	ldr	r3, [pc, #20]	@ (8002230 <sevSeg_setIntensity+0x90>)
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	4b05      	ldr	r3, [pc, #20]	@ (8002234 <sevSeg_setIntensity+0x94>)
 8002220:	0011      	movs	r1, r2
 8002222:	0018      	movs	r0, r3
 8002224:	f003 fb28 	bl	8005878 <HAL_TIM_PWM_Start>

}
 8002228:	46c0      	nop			@ (mov r8, r8)
 800222a:	46bd      	mov	sp, r7
 800222c:	b002      	add	sp, #8
 800222e:	bd80      	pop	{r7, pc}
 8002230:	200002e8 	.word	0x200002e8
 8002234:	2000029c 	.word	0x2000029c

08002238 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800223e:	4b13      	ldr	r3, [pc, #76]	@ (800228c <HAL_MspInit+0x54>)
 8002240:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002242:	4b12      	ldr	r3, [pc, #72]	@ (800228c <HAL_MspInit+0x54>)
 8002244:	2101      	movs	r1, #1
 8002246:	430a      	orrs	r2, r1
 8002248:	641a      	str	r2, [r3, #64]	@ 0x40
 800224a:	4b10      	ldr	r3, [pc, #64]	@ (800228c <HAL_MspInit+0x54>)
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	2201      	movs	r2, #1
 8002250:	4013      	ands	r3, r2
 8002252:	607b      	str	r3, [r7, #4]
 8002254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002256:	4b0d      	ldr	r3, [pc, #52]	@ (800228c <HAL_MspInit+0x54>)
 8002258:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800225a:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <HAL_MspInit+0x54>)
 800225c:	2180      	movs	r1, #128	@ 0x80
 800225e:	0549      	lsls	r1, r1, #21
 8002260:	430a      	orrs	r2, r1
 8002262:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002264:	4b09      	ldr	r3, [pc, #36]	@ (800228c <HAL_MspInit+0x54>)
 8002266:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002268:	2380      	movs	r3, #128	@ 0x80
 800226a:	055b      	lsls	r3, r3, #21
 800226c:	4013      	ands	r3, r2
 800226e:	603b      	str	r3, [r7, #0]
 8002270:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002272:	2200      	movs	r2, #0
 8002274:	2100      	movs	r1, #0
 8002276:	2004      	movs	r0, #4
 8002278:	f000 fb5c 	bl	8002934 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800227c:	2004      	movs	r0, #4
 800227e:	f000 fb6e 	bl	800295e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002282:	46c0      	nop			@ (mov r8, r8)
 8002284:	46bd      	mov	sp, r7
 8002286:	b002      	add	sp, #8
 8002288:	bd80      	pop	{r7, pc}
 800228a:	46c0      	nop			@ (mov r8, r8)
 800228c:	40021000 	.word	0x40021000

08002290 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002290:	b590      	push	{r4, r7, lr}
 8002292:	b095      	sub	sp, #84	@ 0x54
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002298:	233c      	movs	r3, #60	@ 0x3c
 800229a:	18fb      	adds	r3, r7, r3
 800229c:	0018      	movs	r0, r3
 800229e:	2314      	movs	r3, #20
 80022a0:	001a      	movs	r2, r3
 80022a2:	2100      	movs	r1, #0
 80022a4:	f004 fad4 	bl	8006850 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022a8:	2414      	movs	r4, #20
 80022aa:	193b      	adds	r3, r7, r4
 80022ac:	0018      	movs	r0, r3
 80022ae:	2328      	movs	r3, #40	@ 0x28
 80022b0:	001a      	movs	r2, r3
 80022b2:	2100      	movs	r1, #0
 80022b4:	f004 facc 	bl	8006850 <memset>
  if(hi2c->Instance==I2C1)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a22      	ldr	r2, [pc, #136]	@ (8002348 <HAL_I2C_MspInit+0xb8>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d13d      	bne.n	800233e <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80022c2:	193b      	adds	r3, r7, r4
 80022c4:	2220      	movs	r2, #32
 80022c6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80022c8:	193b      	adds	r3, r7, r4
 80022ca:	2200      	movs	r2, #0
 80022cc:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022ce:	193b      	adds	r3, r7, r4
 80022d0:	0018      	movs	r0, r3
 80022d2:	f002 f895 	bl	8004400 <HAL_RCCEx_PeriphCLKConfig>
 80022d6:	1e03      	subs	r3, r0, #0
 80022d8:	d001      	beq.n	80022de <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80022da:	f7ff fe27 	bl	8001f2c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022de:	4b1b      	ldr	r3, [pc, #108]	@ (800234c <HAL_I2C_MspInit+0xbc>)
 80022e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022e2:	4b1a      	ldr	r3, [pc, #104]	@ (800234c <HAL_I2C_MspInit+0xbc>)
 80022e4:	2102      	movs	r1, #2
 80022e6:	430a      	orrs	r2, r1
 80022e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80022ea:	4b18      	ldr	r3, [pc, #96]	@ (800234c <HAL_I2C_MspInit+0xbc>)
 80022ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ee:	2202      	movs	r2, #2
 80022f0:	4013      	ands	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
 80022f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022f6:	213c      	movs	r1, #60	@ 0x3c
 80022f8:	187b      	adds	r3, r7, r1
 80022fa:	22c0      	movs	r2, #192	@ 0xc0
 80022fc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022fe:	187b      	adds	r3, r7, r1
 8002300:	2212      	movs	r2, #18
 8002302:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	187b      	adds	r3, r7, r1
 8002306:	2200      	movs	r2, #0
 8002308:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230a:	187b      	adds	r3, r7, r1
 800230c:	2200      	movs	r2, #0
 800230e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002310:	187b      	adds	r3, r7, r1
 8002312:	2206      	movs	r2, #6
 8002314:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002316:	187b      	adds	r3, r7, r1
 8002318:	4a0d      	ldr	r2, [pc, #52]	@ (8002350 <HAL_I2C_MspInit+0xc0>)
 800231a:	0019      	movs	r1, r3
 800231c:	0010      	movs	r0, r2
 800231e:	f000 fb3b 	bl	8002998 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002322:	4b0a      	ldr	r3, [pc, #40]	@ (800234c <HAL_I2C_MspInit+0xbc>)
 8002324:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002326:	4b09      	ldr	r3, [pc, #36]	@ (800234c <HAL_I2C_MspInit+0xbc>)
 8002328:	2180      	movs	r1, #128	@ 0x80
 800232a:	0389      	lsls	r1, r1, #14
 800232c:	430a      	orrs	r2, r1
 800232e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002330:	4b06      	ldr	r3, [pc, #24]	@ (800234c <HAL_I2C_MspInit+0xbc>)
 8002332:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002334:	2380      	movs	r3, #128	@ 0x80
 8002336:	039b      	lsls	r3, r3, #14
 8002338:	4013      	ands	r3, r2
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800233e:	46c0      	nop			@ (mov r8, r8)
 8002340:	46bd      	mov	sp, r7
 8002342:	b015      	add	sp, #84	@ 0x54
 8002344:	bd90      	pop	{r4, r7, pc}
 8002346:	46c0      	nop			@ (mov r8, r8)
 8002348:	40005400 	.word	0x40005400
 800234c:	40021000 	.word	0x40021000
 8002350:	50000400 	.word	0x50000400

08002354 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002354:	b590      	push	{r4, r7, lr}
 8002356:	b08f      	sub	sp, #60	@ 0x3c
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800235c:	2410      	movs	r4, #16
 800235e:	193b      	adds	r3, r7, r4
 8002360:	0018      	movs	r0, r3
 8002362:	2328      	movs	r3, #40	@ 0x28
 8002364:	001a      	movs	r2, r3
 8002366:	2100      	movs	r1, #0
 8002368:	f004 fa72 	bl	8006850 <memset>
  if(hrtc->Instance==RTC)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a19      	ldr	r2, [pc, #100]	@ (80023d8 <HAL_RTC_MspInit+0x84>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d12c      	bne.n	80023d0 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002376:	193b      	adds	r3, r7, r4
 8002378:	2280      	movs	r2, #128	@ 0x80
 800237a:	0292      	lsls	r2, r2, #10
 800237c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800237e:	193b      	adds	r3, r7, r4
 8002380:	2280      	movs	r2, #128	@ 0x80
 8002382:	0052      	lsls	r2, r2, #1
 8002384:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002386:	193b      	adds	r3, r7, r4
 8002388:	0018      	movs	r0, r3
 800238a:	f002 f839 	bl	8004400 <HAL_RCCEx_PeriphCLKConfig>
 800238e:	1e03      	subs	r3, r0, #0
 8002390:	d001      	beq.n	8002396 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002392:	f7ff fdcb 	bl	8001f2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002396:	4b11      	ldr	r3, [pc, #68]	@ (80023dc <HAL_RTC_MspInit+0x88>)
 8002398:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800239a:	4b10      	ldr	r3, [pc, #64]	@ (80023dc <HAL_RTC_MspInit+0x88>)
 800239c:	2180      	movs	r1, #128	@ 0x80
 800239e:	0209      	lsls	r1, r1, #8
 80023a0:	430a      	orrs	r2, r1
 80023a2:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80023a4:	4b0d      	ldr	r3, [pc, #52]	@ (80023dc <HAL_RTC_MspInit+0x88>)
 80023a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023a8:	4b0c      	ldr	r3, [pc, #48]	@ (80023dc <HAL_RTC_MspInit+0x88>)
 80023aa:	2180      	movs	r1, #128	@ 0x80
 80023ac:	00c9      	lsls	r1, r1, #3
 80023ae:	430a      	orrs	r2, r1
 80023b0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80023b2:	4b0a      	ldr	r3, [pc, #40]	@ (80023dc <HAL_RTC_MspInit+0x88>)
 80023b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023b6:	2380      	movs	r3, #128	@ 0x80
 80023b8:	00db      	lsls	r3, r3, #3
 80023ba:	4013      	ands	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 80023c0:	2200      	movs	r2, #0
 80023c2:	2100      	movs	r1, #0
 80023c4:	2002      	movs	r0, #2
 80023c6:	f000 fab5 	bl	8002934 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 80023ca:	2002      	movs	r0, #2
 80023cc:	f000 fac7 	bl	800295e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80023d0:	46c0      	nop			@ (mov r8, r8)
 80023d2:	46bd      	mov	sp, r7
 80023d4:	b00f      	add	sp, #60	@ 0x3c
 80023d6:	bd90      	pop	{r4, r7, pc}
 80023d8:	40002800 	.word	0x40002800
 80023dc:	40021000 	.word	0x40021000

080023e0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80023e0:	b590      	push	{r4, r7, lr}
 80023e2:	b08f      	sub	sp, #60	@ 0x3c
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023e8:	2410      	movs	r4, #16
 80023ea:	193b      	adds	r3, r7, r4
 80023ec:	0018      	movs	r0, r3
 80023ee:	2328      	movs	r3, #40	@ 0x28
 80023f0:	001a      	movs	r2, r3
 80023f2:	2100      	movs	r1, #0
 80023f4:	f004 fa2c 	bl	8006850 <memset>
  if(htim_pwm->Instance==TIM1)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a1b      	ldr	r2, [pc, #108]	@ (800246c <HAL_TIM_PWM_MspInit+0x8c>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d11d      	bne.n	800243e <HAL_TIM_PWM_MspInit+0x5e>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8002402:	193b      	adds	r3, r7, r4
 8002404:	2280      	movs	r2, #128	@ 0x80
 8002406:	0392      	lsls	r2, r2, #14
 8002408:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 800240a:	193b      	adds	r3, r7, r4
 800240c:	2200      	movs	r2, #0
 800240e:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002410:	193b      	adds	r3, r7, r4
 8002412:	0018      	movs	r0, r3
 8002414:	f001 fff4 	bl	8004400 <HAL_RCCEx_PeriphCLKConfig>
 8002418:	1e03      	subs	r3, r0, #0
 800241a:	d001      	beq.n	8002420 <HAL_TIM_PWM_MspInit+0x40>
    {
      Error_Handler();
 800241c:	f7ff fd86 	bl	8001f2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002420:	4b13      	ldr	r3, [pc, #76]	@ (8002470 <HAL_TIM_PWM_MspInit+0x90>)
 8002422:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002424:	4b12      	ldr	r3, [pc, #72]	@ (8002470 <HAL_TIM_PWM_MspInit+0x90>)
 8002426:	2180      	movs	r1, #128	@ 0x80
 8002428:	0109      	lsls	r1, r1, #4
 800242a:	430a      	orrs	r2, r1
 800242c:	641a      	str	r2, [r3, #64]	@ 0x40
 800242e:	4b10      	ldr	r3, [pc, #64]	@ (8002470 <HAL_TIM_PWM_MspInit+0x90>)
 8002430:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002432:	2380      	movs	r3, #128	@ 0x80
 8002434:	011b      	lsls	r3, r3, #4
 8002436:	4013      	ands	r3, r2
 8002438:	60fb      	str	r3, [r7, #12]
 800243a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800243c:	e011      	b.n	8002462 <HAL_TIM_PWM_MspInit+0x82>
  else if(htim_pwm->Instance==TIM2)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	2380      	movs	r3, #128	@ 0x80
 8002444:	05db      	lsls	r3, r3, #23
 8002446:	429a      	cmp	r2, r3
 8002448:	d10b      	bne.n	8002462 <HAL_TIM_PWM_MspInit+0x82>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800244a:	4b09      	ldr	r3, [pc, #36]	@ (8002470 <HAL_TIM_PWM_MspInit+0x90>)
 800244c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800244e:	4b08      	ldr	r3, [pc, #32]	@ (8002470 <HAL_TIM_PWM_MspInit+0x90>)
 8002450:	2101      	movs	r1, #1
 8002452:	430a      	orrs	r2, r1
 8002454:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002456:	4b06      	ldr	r3, [pc, #24]	@ (8002470 <HAL_TIM_PWM_MspInit+0x90>)
 8002458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800245a:	2201      	movs	r2, #1
 800245c:	4013      	ands	r3, r2
 800245e:	60bb      	str	r3, [r7, #8]
 8002460:	68bb      	ldr	r3, [r7, #8]
}
 8002462:	46c0      	nop			@ (mov r8, r8)
 8002464:	46bd      	mov	sp, r7
 8002466:	b00f      	add	sp, #60	@ 0x3c
 8002468:	bd90      	pop	{r4, r7, pc}
 800246a:	46c0      	nop			@ (mov r8, r8)
 800246c:	40012c00 	.word	0x40012c00
 8002470:	40021000 	.word	0x40021000

08002474 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a18      	ldr	r2, [pc, #96]	@ (80024e4 <HAL_TIM_Base_MspInit+0x70>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d10e      	bne.n	80024a4 <HAL_TIM_Base_MspInit+0x30>
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002486:	4b18      	ldr	r3, [pc, #96]	@ (80024e8 <HAL_TIM_Base_MspInit+0x74>)
 8002488:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800248a:	4b17      	ldr	r3, [pc, #92]	@ (80024e8 <HAL_TIM_Base_MspInit+0x74>)
 800248c:	2180      	movs	r1, #128	@ 0x80
 800248e:	0209      	lsls	r1, r1, #8
 8002490:	430a      	orrs	r2, r1
 8002492:	641a      	str	r2, [r3, #64]	@ 0x40
 8002494:	4b14      	ldr	r3, [pc, #80]	@ (80024e8 <HAL_TIM_Base_MspInit+0x74>)
 8002496:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002498:	2380      	movs	r3, #128	@ 0x80
 800249a:	021b      	lsls	r3, r3, #8
 800249c:	4013      	ands	r3, r2
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80024a2:	e01a      	b.n	80024da <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM16)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a10      	ldr	r2, [pc, #64]	@ (80024ec <HAL_TIM_Base_MspInit+0x78>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d115      	bne.n	80024da <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80024ae:	4b0e      	ldr	r3, [pc, #56]	@ (80024e8 <HAL_TIM_Base_MspInit+0x74>)
 80024b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024b2:	4b0d      	ldr	r3, [pc, #52]	@ (80024e8 <HAL_TIM_Base_MspInit+0x74>)
 80024b4:	2180      	movs	r1, #128	@ 0x80
 80024b6:	0289      	lsls	r1, r1, #10
 80024b8:	430a      	orrs	r2, r1
 80024ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80024bc:	4b0a      	ldr	r3, [pc, #40]	@ (80024e8 <HAL_TIM_Base_MspInit+0x74>)
 80024be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024c0:	2380      	movs	r3, #128	@ 0x80
 80024c2:	029b      	lsls	r3, r3, #10
 80024c4:	4013      	ands	r3, r2
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80024ca:	2200      	movs	r2, #0
 80024cc:	2100      	movs	r1, #0
 80024ce:	2015      	movs	r0, #21
 80024d0:	f000 fa30 	bl	8002934 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80024d4:	2015      	movs	r0, #21
 80024d6:	f000 fa42 	bl	800295e <HAL_NVIC_EnableIRQ>
}
 80024da:	46c0      	nop			@ (mov r8, r8)
 80024dc:	46bd      	mov	sp, r7
 80024de:	b004      	add	sp, #16
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	46c0      	nop			@ (mov r8, r8)
 80024e4:	40002000 	.word	0x40002000
 80024e8:	40021000 	.word	0x40021000
 80024ec:	40014400 	.word	0x40014400

080024f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024f0:	b590      	push	{r4, r7, lr}
 80024f2:	b08b      	sub	sp, #44	@ 0x2c
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f8:	2414      	movs	r4, #20
 80024fa:	193b      	adds	r3, r7, r4
 80024fc:	0018      	movs	r0, r3
 80024fe:	2314      	movs	r3, #20
 8002500:	001a      	movs	r2, r3
 8002502:	2100      	movs	r1, #0
 8002504:	f004 f9a4 	bl	8006850 <memset>
  if(htim->Instance==TIM1)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a29      	ldr	r2, [pc, #164]	@ (80025b4 <HAL_TIM_MspPostInit+0xc4>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d124      	bne.n	800255c <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002512:	4b29      	ldr	r3, [pc, #164]	@ (80025b8 <HAL_TIM_MspPostInit+0xc8>)
 8002514:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002516:	4b28      	ldr	r3, [pc, #160]	@ (80025b8 <HAL_TIM_MspPostInit+0xc8>)
 8002518:	2101      	movs	r1, #1
 800251a:	430a      	orrs	r2, r1
 800251c:	635a      	str	r2, [r3, #52]	@ 0x34
 800251e:	4b26      	ldr	r3, [pc, #152]	@ (80025b8 <HAL_TIM_MspPostInit+0xc8>)
 8002520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002522:	2201      	movs	r2, #1
 8002524:	4013      	ands	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
 8002528:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800252a:	193b      	adds	r3, r7, r4
 800252c:	2280      	movs	r2, #128	@ 0x80
 800252e:	0052      	lsls	r2, r2, #1
 8002530:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002532:	0021      	movs	r1, r4
 8002534:	187b      	adds	r3, r7, r1
 8002536:	2202      	movs	r2, #2
 8002538:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253a:	187b      	adds	r3, r7, r1
 800253c:	2200      	movs	r2, #0
 800253e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002540:	187b      	adds	r3, r7, r1
 8002542:	2200      	movs	r2, #0
 8002544:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002546:	187b      	adds	r3, r7, r1
 8002548:	2202      	movs	r2, #2
 800254a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254c:	187a      	adds	r2, r7, r1
 800254e:	23a0      	movs	r3, #160	@ 0xa0
 8002550:	05db      	lsls	r3, r3, #23
 8002552:	0011      	movs	r1, r2
 8002554:	0018      	movs	r0, r3
 8002556:	f000 fa1f 	bl	8002998 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800255a:	e027      	b.n	80025ac <HAL_TIM_MspPostInit+0xbc>
  else if(htim->Instance==TIM2)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	2380      	movs	r3, #128	@ 0x80
 8002562:	05db      	lsls	r3, r3, #23
 8002564:	429a      	cmp	r2, r3
 8002566:	d121      	bne.n	80025ac <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002568:	4b13      	ldr	r3, [pc, #76]	@ (80025b8 <HAL_TIM_MspPostInit+0xc8>)
 800256a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800256c:	4b12      	ldr	r3, [pc, #72]	@ (80025b8 <HAL_TIM_MspPostInit+0xc8>)
 800256e:	2104      	movs	r1, #4
 8002570:	430a      	orrs	r2, r1
 8002572:	635a      	str	r2, [r3, #52]	@ 0x34
 8002574:	4b10      	ldr	r3, [pc, #64]	@ (80025b8 <HAL_TIM_MspPostInit+0xc8>)
 8002576:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002578:	2204      	movs	r2, #4
 800257a:	4013      	ands	r3, r2
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 8002580:	2114      	movs	r1, #20
 8002582:	187b      	adds	r3, r7, r1
 8002584:	2240      	movs	r2, #64	@ 0x40
 8002586:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002588:	187b      	adds	r3, r7, r1
 800258a:	2202      	movs	r2, #2
 800258c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258e:	187b      	adds	r3, r7, r1
 8002590:	2200      	movs	r2, #0
 8002592:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002594:	187b      	adds	r3, r7, r1
 8002596:	2200      	movs	r2, #0
 8002598:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800259a:	187b      	adds	r3, r7, r1
 800259c:	2202      	movs	r2, #2
 800259e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 80025a0:	187b      	adds	r3, r7, r1
 80025a2:	4a06      	ldr	r2, [pc, #24]	@ (80025bc <HAL_TIM_MspPostInit+0xcc>)
 80025a4:	0019      	movs	r1, r3
 80025a6:	0010      	movs	r0, r2
 80025a8:	f000 f9f6 	bl	8002998 <HAL_GPIO_Init>
}
 80025ac:	46c0      	nop			@ (mov r8, r8)
 80025ae:	46bd      	mov	sp, r7
 80025b0:	b00b      	add	sp, #44	@ 0x2c
 80025b2:	bd90      	pop	{r4, r7, pc}
 80025b4:	40012c00 	.word	0x40012c00
 80025b8:	40021000 	.word	0x40021000
 80025bc:	50000800 	.word	0x50000800

080025c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025c4:	46c0      	nop			@ (mov r8, r8)
 80025c6:	e7fd      	b.n	80025c4 <NMI_Handler+0x4>

080025c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025cc:	46c0      	nop			@ (mov r8, r8)
 80025ce:	e7fd      	b.n	80025cc <HardFault_Handler+0x4>

080025d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80025d4:	46c0      	nop			@ (mov r8, r8)
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025de:	46c0      	nop			@ (mov r8, r8)
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025e8:	f000 f8dc 	bl	80027a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025ec:	46c0      	nop			@ (mov r8, r8)
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
	...

080025f4 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80025f8:	4b03      	ldr	r3, [pc, #12]	@ (8002608 <RTC_TAMP_IRQHandler+0x14>)
 80025fa:	0018      	movs	r0, r3
 80025fc:	f002 fd7e 	bl	80050fc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8002600:	46c0      	nop			@ (mov r8, r8)
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	46c0      	nop			@ (mov r8, r8)
 8002608:	2000011c 	.word	0x2000011c

0800260c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002610:	46c0      	nop			@ (mov r8, r8)
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 800261a:	2001      	movs	r0, #1
 800261c:	f000 fb76 	bl	8002d0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 8002620:	2002      	movs	r0, #2
 8002622:	f000 fb73 	bl	8002d0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8002626:	46c0      	nop			@ (mov r8, r8)
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 8002630:	2004      	movs	r0, #4
 8002632:	f000 fb6b 	bl	8002d0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 8002636:	2008      	movs	r0, #8
 8002638:	f000 fb68 	bl	8002d0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 800263c:	46c0      	nop			@ (mov r8, r8)
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 8002646:	2380      	movs	r3, #128	@ 0x80
 8002648:	021b      	lsls	r3, r3, #8
 800264a:	0018      	movs	r0, r3
 800264c:	f000 fb5e 	bl	8002d0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002650:	46c0      	nop			@ (mov r8, r8)
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
	...

08002658 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800265c:	4b03      	ldr	r3, [pc, #12]	@ (800266c <TIM16_IRQHandler+0x14>)
 800265e:	0018      	movs	r0, r3
 8002660:	f003 fa6e 	bl	8005b40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002664:	46c0      	nop			@ (mov r8, r8)
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	46c0      	nop			@ (mov r8, r8)
 800266c:	2000022c 	.word	0x2000022c

08002670 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002674:	46c0      	nop			@ (mov r8, r8)
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
	...

0800267c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800267c:	480d      	ldr	r0, [pc, #52]	@ (80026b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800267e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002680:	f7ff fff6 	bl	8002670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002684:	480c      	ldr	r0, [pc, #48]	@ (80026b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002686:	490d      	ldr	r1, [pc, #52]	@ (80026bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002688:	4a0d      	ldr	r2, [pc, #52]	@ (80026c0 <LoopForever+0xe>)
  movs r3, #0
 800268a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800268c:	e002      	b.n	8002694 <LoopCopyDataInit>

0800268e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800268e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002690:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002692:	3304      	adds	r3, #4

08002694 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002694:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002696:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002698:	d3f9      	bcc.n	800268e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800269a:	4a0a      	ldr	r2, [pc, #40]	@ (80026c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800269c:	4c0a      	ldr	r4, [pc, #40]	@ (80026c8 <LoopForever+0x16>)
  movs r3, #0
 800269e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026a0:	e001      	b.n	80026a6 <LoopFillZerobss>

080026a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026a4:	3204      	adds	r2, #4

080026a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026a8:	d3fb      	bcc.n	80026a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80026aa:	f004 f8d9 	bl	8006860 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80026ae:	f7fe f9e5 	bl	8000a7c <main>

080026b2 <LoopForever>:

LoopForever:
  b LoopForever
 80026b2:	e7fe      	b.n	80026b2 <LoopForever>
  ldr   r0, =_estack
 80026b4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80026b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026bc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80026c0:	080069a8 	.word	0x080069a8
  ldr r2, =_sbss
 80026c4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80026c8:	200002f0 	.word	0x200002f0

080026cc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026cc:	e7fe      	b.n	80026cc <ADC1_IRQHandler>
	...

080026d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026d6:	1dfb      	adds	r3, r7, #7
 80026d8:	2200      	movs	r2, #0
 80026da:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026dc:	4b0b      	ldr	r3, [pc, #44]	@ (800270c <HAL_Init+0x3c>)
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	4b0a      	ldr	r3, [pc, #40]	@ (800270c <HAL_Init+0x3c>)
 80026e2:	2180      	movs	r1, #128	@ 0x80
 80026e4:	0049      	lsls	r1, r1, #1
 80026e6:	430a      	orrs	r2, r1
 80026e8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026ea:	2003      	movs	r0, #3
 80026ec:	f000 f810 	bl	8002710 <HAL_InitTick>
 80026f0:	1e03      	subs	r3, r0, #0
 80026f2:	d003      	beq.n	80026fc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80026f4:	1dfb      	adds	r3, r7, #7
 80026f6:	2201      	movs	r2, #1
 80026f8:	701a      	strb	r2, [r3, #0]
 80026fa:	e001      	b.n	8002700 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80026fc:	f7ff fd9c 	bl	8002238 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002700:	1dfb      	adds	r3, r7, #7
 8002702:	781b      	ldrb	r3, [r3, #0]
}
 8002704:	0018      	movs	r0, r3
 8002706:	46bd      	mov	sp, r7
 8002708:	b002      	add	sp, #8
 800270a:	bd80      	pop	{r7, pc}
 800270c:	40022000 	.word	0x40022000

08002710 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002710:	b590      	push	{r4, r7, lr}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002718:	230f      	movs	r3, #15
 800271a:	18fb      	adds	r3, r7, r3
 800271c:	2200      	movs	r2, #0
 800271e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002720:	4b1d      	ldr	r3, [pc, #116]	@ (8002798 <HAL_InitTick+0x88>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d02b      	beq.n	8002780 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002728:	4b1c      	ldr	r3, [pc, #112]	@ (800279c <HAL_InitTick+0x8c>)
 800272a:	681c      	ldr	r4, [r3, #0]
 800272c:	4b1a      	ldr	r3, [pc, #104]	@ (8002798 <HAL_InitTick+0x88>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	0019      	movs	r1, r3
 8002732:	23fa      	movs	r3, #250	@ 0xfa
 8002734:	0098      	lsls	r0, r3, #2
 8002736:	f7fd fce5 	bl	8000104 <__udivsi3>
 800273a:	0003      	movs	r3, r0
 800273c:	0019      	movs	r1, r3
 800273e:	0020      	movs	r0, r4
 8002740:	f7fd fce0 	bl	8000104 <__udivsi3>
 8002744:	0003      	movs	r3, r0
 8002746:	0018      	movs	r0, r3
 8002748:	f000 f919 	bl	800297e <HAL_SYSTICK_Config>
 800274c:	1e03      	subs	r3, r0, #0
 800274e:	d112      	bne.n	8002776 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b03      	cmp	r3, #3
 8002754:	d80a      	bhi.n	800276c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002756:	6879      	ldr	r1, [r7, #4]
 8002758:	2301      	movs	r3, #1
 800275a:	425b      	negs	r3, r3
 800275c:	2200      	movs	r2, #0
 800275e:	0018      	movs	r0, r3
 8002760:	f000 f8e8 	bl	8002934 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002764:	4b0e      	ldr	r3, [pc, #56]	@ (80027a0 <HAL_InitTick+0x90>)
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	601a      	str	r2, [r3, #0]
 800276a:	e00d      	b.n	8002788 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800276c:	230f      	movs	r3, #15
 800276e:	18fb      	adds	r3, r7, r3
 8002770:	2201      	movs	r2, #1
 8002772:	701a      	strb	r2, [r3, #0]
 8002774:	e008      	b.n	8002788 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002776:	230f      	movs	r3, #15
 8002778:	18fb      	adds	r3, r7, r3
 800277a:	2201      	movs	r2, #1
 800277c:	701a      	strb	r2, [r3, #0]
 800277e:	e003      	b.n	8002788 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002780:	230f      	movs	r3, #15
 8002782:	18fb      	adds	r3, r7, r3
 8002784:	2201      	movs	r2, #1
 8002786:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002788:	230f      	movs	r3, #15
 800278a:	18fb      	adds	r3, r7, r3
 800278c:	781b      	ldrb	r3, [r3, #0]
}
 800278e:	0018      	movs	r0, r3
 8002790:	46bd      	mov	sp, r7
 8002792:	b005      	add	sp, #20
 8002794:	bd90      	pop	{r4, r7, pc}
 8002796:	46c0      	nop			@ (mov r8, r8)
 8002798:	20000070 	.word	0x20000070
 800279c:	20000068 	.word	0x20000068
 80027a0:	2000006c 	.word	0x2000006c

080027a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027a8:	4b05      	ldr	r3, [pc, #20]	@ (80027c0 <HAL_IncTick+0x1c>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	001a      	movs	r2, r3
 80027ae:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <HAL_IncTick+0x20>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	18d2      	adds	r2, r2, r3
 80027b4:	4b03      	ldr	r3, [pc, #12]	@ (80027c4 <HAL_IncTick+0x20>)
 80027b6:	601a      	str	r2, [r3, #0]
}
 80027b8:	46c0      	nop			@ (mov r8, r8)
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	46c0      	nop			@ (mov r8, r8)
 80027c0:	20000070 	.word	0x20000070
 80027c4:	200002ec 	.word	0x200002ec

080027c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  return uwTick;
 80027cc:	4b02      	ldr	r3, [pc, #8]	@ (80027d8 <HAL_GetTick+0x10>)
 80027ce:	681b      	ldr	r3, [r3, #0]
}
 80027d0:	0018      	movs	r0, r3
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	46c0      	nop			@ (mov r8, r8)
 80027d8:	200002ec 	.word	0x200002ec

080027dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	0002      	movs	r2, r0
 80027e4:	1dfb      	adds	r3, r7, #7
 80027e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80027e8:	1dfb      	adds	r3, r7, #7
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80027ee:	d809      	bhi.n	8002804 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027f0:	1dfb      	adds	r3, r7, #7
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	001a      	movs	r2, r3
 80027f6:	231f      	movs	r3, #31
 80027f8:	401a      	ands	r2, r3
 80027fa:	4b04      	ldr	r3, [pc, #16]	@ (800280c <__NVIC_EnableIRQ+0x30>)
 80027fc:	2101      	movs	r1, #1
 80027fe:	4091      	lsls	r1, r2
 8002800:	000a      	movs	r2, r1
 8002802:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002804:	46c0      	nop			@ (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	b002      	add	sp, #8
 800280a:	bd80      	pop	{r7, pc}
 800280c:	e000e100 	.word	0xe000e100

08002810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002810:	b590      	push	{r4, r7, lr}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	0002      	movs	r2, r0
 8002818:	6039      	str	r1, [r7, #0]
 800281a:	1dfb      	adds	r3, r7, #7
 800281c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800281e:	1dfb      	adds	r3, r7, #7
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	2b7f      	cmp	r3, #127	@ 0x7f
 8002824:	d828      	bhi.n	8002878 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002826:	4a2f      	ldr	r2, [pc, #188]	@ (80028e4 <__NVIC_SetPriority+0xd4>)
 8002828:	1dfb      	adds	r3, r7, #7
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	b25b      	sxtb	r3, r3
 800282e:	089b      	lsrs	r3, r3, #2
 8002830:	33c0      	adds	r3, #192	@ 0xc0
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	589b      	ldr	r3, [r3, r2]
 8002836:	1dfa      	adds	r2, r7, #7
 8002838:	7812      	ldrb	r2, [r2, #0]
 800283a:	0011      	movs	r1, r2
 800283c:	2203      	movs	r2, #3
 800283e:	400a      	ands	r2, r1
 8002840:	00d2      	lsls	r2, r2, #3
 8002842:	21ff      	movs	r1, #255	@ 0xff
 8002844:	4091      	lsls	r1, r2
 8002846:	000a      	movs	r2, r1
 8002848:	43d2      	mvns	r2, r2
 800284a:	401a      	ands	r2, r3
 800284c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	019b      	lsls	r3, r3, #6
 8002852:	22ff      	movs	r2, #255	@ 0xff
 8002854:	401a      	ands	r2, r3
 8002856:	1dfb      	adds	r3, r7, #7
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	0018      	movs	r0, r3
 800285c:	2303      	movs	r3, #3
 800285e:	4003      	ands	r3, r0
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002864:	481f      	ldr	r0, [pc, #124]	@ (80028e4 <__NVIC_SetPriority+0xd4>)
 8002866:	1dfb      	adds	r3, r7, #7
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	b25b      	sxtb	r3, r3
 800286c:	089b      	lsrs	r3, r3, #2
 800286e:	430a      	orrs	r2, r1
 8002870:	33c0      	adds	r3, #192	@ 0xc0
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002876:	e031      	b.n	80028dc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002878:	4a1b      	ldr	r2, [pc, #108]	@ (80028e8 <__NVIC_SetPriority+0xd8>)
 800287a:	1dfb      	adds	r3, r7, #7
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	0019      	movs	r1, r3
 8002880:	230f      	movs	r3, #15
 8002882:	400b      	ands	r3, r1
 8002884:	3b08      	subs	r3, #8
 8002886:	089b      	lsrs	r3, r3, #2
 8002888:	3306      	adds	r3, #6
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	18d3      	adds	r3, r2, r3
 800288e:	3304      	adds	r3, #4
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	1dfa      	adds	r2, r7, #7
 8002894:	7812      	ldrb	r2, [r2, #0]
 8002896:	0011      	movs	r1, r2
 8002898:	2203      	movs	r2, #3
 800289a:	400a      	ands	r2, r1
 800289c:	00d2      	lsls	r2, r2, #3
 800289e:	21ff      	movs	r1, #255	@ 0xff
 80028a0:	4091      	lsls	r1, r2
 80028a2:	000a      	movs	r2, r1
 80028a4:	43d2      	mvns	r2, r2
 80028a6:	401a      	ands	r2, r3
 80028a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	019b      	lsls	r3, r3, #6
 80028ae:	22ff      	movs	r2, #255	@ 0xff
 80028b0:	401a      	ands	r2, r3
 80028b2:	1dfb      	adds	r3, r7, #7
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	0018      	movs	r0, r3
 80028b8:	2303      	movs	r3, #3
 80028ba:	4003      	ands	r3, r0
 80028bc:	00db      	lsls	r3, r3, #3
 80028be:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028c0:	4809      	ldr	r0, [pc, #36]	@ (80028e8 <__NVIC_SetPriority+0xd8>)
 80028c2:	1dfb      	adds	r3, r7, #7
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	001c      	movs	r4, r3
 80028c8:	230f      	movs	r3, #15
 80028ca:	4023      	ands	r3, r4
 80028cc:	3b08      	subs	r3, #8
 80028ce:	089b      	lsrs	r3, r3, #2
 80028d0:	430a      	orrs	r2, r1
 80028d2:	3306      	adds	r3, #6
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	18c3      	adds	r3, r0, r3
 80028d8:	3304      	adds	r3, #4
 80028da:	601a      	str	r2, [r3, #0]
}
 80028dc:	46c0      	nop			@ (mov r8, r8)
 80028de:	46bd      	mov	sp, r7
 80028e0:	b003      	add	sp, #12
 80028e2:	bd90      	pop	{r4, r7, pc}
 80028e4:	e000e100 	.word	0xe000e100
 80028e8:	e000ed00 	.word	0xe000ed00

080028ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	1e5a      	subs	r2, r3, #1
 80028f8:	2380      	movs	r3, #128	@ 0x80
 80028fa:	045b      	lsls	r3, r3, #17
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d301      	bcc.n	8002904 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002900:	2301      	movs	r3, #1
 8002902:	e010      	b.n	8002926 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002904:	4b0a      	ldr	r3, [pc, #40]	@ (8002930 <SysTick_Config+0x44>)
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	3a01      	subs	r2, #1
 800290a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800290c:	2301      	movs	r3, #1
 800290e:	425b      	negs	r3, r3
 8002910:	2103      	movs	r1, #3
 8002912:	0018      	movs	r0, r3
 8002914:	f7ff ff7c 	bl	8002810 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002918:	4b05      	ldr	r3, [pc, #20]	@ (8002930 <SysTick_Config+0x44>)
 800291a:	2200      	movs	r2, #0
 800291c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800291e:	4b04      	ldr	r3, [pc, #16]	@ (8002930 <SysTick_Config+0x44>)
 8002920:	2207      	movs	r2, #7
 8002922:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002924:	2300      	movs	r3, #0
}
 8002926:	0018      	movs	r0, r3
 8002928:	46bd      	mov	sp, r7
 800292a:	b002      	add	sp, #8
 800292c:	bd80      	pop	{r7, pc}
 800292e:	46c0      	nop			@ (mov r8, r8)
 8002930:	e000e010 	.word	0xe000e010

08002934 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	60b9      	str	r1, [r7, #8]
 800293c:	607a      	str	r2, [r7, #4]
 800293e:	210f      	movs	r1, #15
 8002940:	187b      	adds	r3, r7, r1
 8002942:	1c02      	adds	r2, r0, #0
 8002944:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002946:	68ba      	ldr	r2, [r7, #8]
 8002948:	187b      	adds	r3, r7, r1
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	b25b      	sxtb	r3, r3
 800294e:	0011      	movs	r1, r2
 8002950:	0018      	movs	r0, r3
 8002952:	f7ff ff5d 	bl	8002810 <__NVIC_SetPriority>
}
 8002956:	46c0      	nop			@ (mov r8, r8)
 8002958:	46bd      	mov	sp, r7
 800295a:	b004      	add	sp, #16
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b082      	sub	sp, #8
 8002962:	af00      	add	r7, sp, #0
 8002964:	0002      	movs	r2, r0
 8002966:	1dfb      	adds	r3, r7, #7
 8002968:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800296a:	1dfb      	adds	r3, r7, #7
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	b25b      	sxtb	r3, r3
 8002970:	0018      	movs	r0, r3
 8002972:	f7ff ff33 	bl	80027dc <__NVIC_EnableIRQ>
}
 8002976:	46c0      	nop			@ (mov r8, r8)
 8002978:	46bd      	mov	sp, r7
 800297a:	b002      	add	sp, #8
 800297c:	bd80      	pop	{r7, pc}

0800297e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b082      	sub	sp, #8
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	0018      	movs	r0, r3
 800298a:	f7ff ffaf 	bl	80028ec <SysTick_Config>
 800298e:	0003      	movs	r3, r0
}
 8002990:	0018      	movs	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	b002      	add	sp, #8
 8002996:	bd80      	pop	{r7, pc}

08002998 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029a2:	2300      	movs	r3, #0
 80029a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029a6:	e147      	b.n	8002c38 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2101      	movs	r1, #1
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	4091      	lsls	r1, r2
 80029b2:	000a      	movs	r2, r1
 80029b4:	4013      	ands	r3, r2
 80029b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d100      	bne.n	80029c0 <HAL_GPIO_Init+0x28>
 80029be:	e138      	b.n	8002c32 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	2203      	movs	r2, #3
 80029c6:	4013      	ands	r3, r2
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d005      	beq.n	80029d8 <HAL_GPIO_Init+0x40>
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	2203      	movs	r2, #3
 80029d2:	4013      	ands	r3, r2
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d130      	bne.n	8002a3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	2203      	movs	r2, #3
 80029e4:	409a      	lsls	r2, r3
 80029e6:	0013      	movs	r3, r2
 80029e8:	43da      	mvns	r2, r3
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	4013      	ands	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	68da      	ldr	r2, [r3, #12]
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	409a      	lsls	r2, r3
 80029fa:	0013      	movs	r3, r2
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a0e:	2201      	movs	r2, #1
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	409a      	lsls	r2, r3
 8002a14:	0013      	movs	r3, r2
 8002a16:	43da      	mvns	r2, r3
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	091b      	lsrs	r3, r3, #4
 8002a24:	2201      	movs	r2, #1
 8002a26:	401a      	ands	r2, r3
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	409a      	lsls	r2, r3
 8002a2c:	0013      	movs	r3, r2
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	2203      	movs	r2, #3
 8002a40:	4013      	ands	r3, r2
 8002a42:	2b03      	cmp	r3, #3
 8002a44:	d017      	beq.n	8002a76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	2203      	movs	r2, #3
 8002a52:	409a      	lsls	r2, r3
 8002a54:	0013      	movs	r3, r2
 8002a56:	43da      	mvns	r2, r3
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	689a      	ldr	r2, [r3, #8]
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	409a      	lsls	r2, r3
 8002a68:	0013      	movs	r3, r2
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2203      	movs	r2, #3
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d123      	bne.n	8002aca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	08da      	lsrs	r2, r3, #3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	3208      	adds	r2, #8
 8002a8a:	0092      	lsls	r2, r2, #2
 8002a8c:	58d3      	ldr	r3, [r2, r3]
 8002a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	2207      	movs	r2, #7
 8002a94:	4013      	ands	r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	220f      	movs	r2, #15
 8002a9a:	409a      	lsls	r2, r3
 8002a9c:	0013      	movs	r3, r2
 8002a9e:	43da      	mvns	r2, r3
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	691a      	ldr	r2, [r3, #16]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	2107      	movs	r1, #7
 8002aae:	400b      	ands	r3, r1
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	409a      	lsls	r2, r3
 8002ab4:	0013      	movs	r3, r2
 8002ab6:	693a      	ldr	r2, [r7, #16]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	08da      	lsrs	r2, r3, #3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	3208      	adds	r2, #8
 8002ac4:	0092      	lsls	r2, r2, #2
 8002ac6:	6939      	ldr	r1, [r7, #16]
 8002ac8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	2203      	movs	r2, #3
 8002ad6:	409a      	lsls	r2, r3
 8002ad8:	0013      	movs	r3, r2
 8002ada:	43da      	mvns	r2, r3
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2203      	movs	r2, #3
 8002ae8:	401a      	ands	r2, r3
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	409a      	lsls	r2, r3
 8002af0:	0013      	movs	r3, r2
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	23c0      	movs	r3, #192	@ 0xc0
 8002b04:	029b      	lsls	r3, r3, #10
 8002b06:	4013      	ands	r3, r2
 8002b08:	d100      	bne.n	8002b0c <HAL_GPIO_Init+0x174>
 8002b0a:	e092      	b.n	8002c32 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002b0c:	4a50      	ldr	r2, [pc, #320]	@ (8002c50 <HAL_GPIO_Init+0x2b8>)
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	089b      	lsrs	r3, r3, #2
 8002b12:	3318      	adds	r3, #24
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	589b      	ldr	r3, [r3, r2]
 8002b18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	2203      	movs	r2, #3
 8002b1e:	4013      	ands	r3, r2
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	220f      	movs	r2, #15
 8002b24:	409a      	lsls	r2, r3
 8002b26:	0013      	movs	r3, r2
 8002b28:	43da      	mvns	r2, r3
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	23a0      	movs	r3, #160	@ 0xa0
 8002b34:	05db      	lsls	r3, r3, #23
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d013      	beq.n	8002b62 <HAL_GPIO_Init+0x1ca>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a45      	ldr	r2, [pc, #276]	@ (8002c54 <HAL_GPIO_Init+0x2bc>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d00d      	beq.n	8002b5e <HAL_GPIO_Init+0x1c6>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a44      	ldr	r2, [pc, #272]	@ (8002c58 <HAL_GPIO_Init+0x2c0>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d007      	beq.n	8002b5a <HAL_GPIO_Init+0x1c2>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a43      	ldr	r2, [pc, #268]	@ (8002c5c <HAL_GPIO_Init+0x2c4>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d101      	bne.n	8002b56 <HAL_GPIO_Init+0x1be>
 8002b52:	2303      	movs	r3, #3
 8002b54:	e006      	b.n	8002b64 <HAL_GPIO_Init+0x1cc>
 8002b56:	2305      	movs	r3, #5
 8002b58:	e004      	b.n	8002b64 <HAL_GPIO_Init+0x1cc>
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	e002      	b.n	8002b64 <HAL_GPIO_Init+0x1cc>
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <HAL_GPIO_Init+0x1cc>
 8002b62:	2300      	movs	r3, #0
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	2103      	movs	r1, #3
 8002b68:	400a      	ands	r2, r1
 8002b6a:	00d2      	lsls	r2, r2, #3
 8002b6c:	4093      	lsls	r3, r2
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002b74:	4936      	ldr	r1, [pc, #216]	@ (8002c50 <HAL_GPIO_Init+0x2b8>)
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	089b      	lsrs	r3, r3, #2
 8002b7a:	3318      	adds	r3, #24
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b82:	4b33      	ldr	r3, [pc, #204]	@ (8002c50 <HAL_GPIO_Init+0x2b8>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	43da      	mvns	r2, r3
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	685a      	ldr	r2, [r3, #4]
 8002b96:	2380      	movs	r3, #128	@ 0x80
 8002b98:	035b      	lsls	r3, r3, #13
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d003      	beq.n	8002ba6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ba6:	4b2a      	ldr	r3, [pc, #168]	@ (8002c50 <HAL_GPIO_Init+0x2b8>)
 8002ba8:	693a      	ldr	r2, [r7, #16]
 8002baa:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002bac:	4b28      	ldr	r3, [pc, #160]	@ (8002c50 <HAL_GPIO_Init+0x2b8>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	43da      	mvns	r2, r3
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	4013      	ands	r3, r2
 8002bba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	2380      	movs	r3, #128	@ 0x80
 8002bc2:	039b      	lsls	r3, r3, #14
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	d003      	beq.n	8002bd0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002bc8:	693a      	ldr	r2, [r7, #16]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002bd0:	4b1f      	ldr	r3, [pc, #124]	@ (8002c50 <HAL_GPIO_Init+0x2b8>)
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002bd6:	4a1e      	ldr	r2, [pc, #120]	@ (8002c50 <HAL_GPIO_Init+0x2b8>)
 8002bd8:	2384      	movs	r3, #132	@ 0x84
 8002bda:	58d3      	ldr	r3, [r2, r3]
 8002bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	43da      	mvns	r2, r3
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	4013      	ands	r3, r2
 8002be6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	2380      	movs	r3, #128	@ 0x80
 8002bee:	029b      	lsls	r3, r3, #10
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	d003      	beq.n	8002bfc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002bf4:	693a      	ldr	r2, [r7, #16]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002bfc:	4914      	ldr	r1, [pc, #80]	@ (8002c50 <HAL_GPIO_Init+0x2b8>)
 8002bfe:	2284      	movs	r2, #132	@ 0x84
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002c04:	4a12      	ldr	r2, [pc, #72]	@ (8002c50 <HAL_GPIO_Init+0x2b8>)
 8002c06:	2380      	movs	r3, #128	@ 0x80
 8002c08:	58d3      	ldr	r3, [r2, r3]
 8002c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	43da      	mvns	r2, r3
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	4013      	ands	r3, r2
 8002c14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685a      	ldr	r2, [r3, #4]
 8002c1a:	2380      	movs	r3, #128	@ 0x80
 8002c1c:	025b      	lsls	r3, r3, #9
 8002c1e:	4013      	ands	r3, r2
 8002c20:	d003      	beq.n	8002c2a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c2a:	4909      	ldr	r1, [pc, #36]	@ (8002c50 <HAL_GPIO_Init+0x2b8>)
 8002c2c:	2280      	movs	r2, #128	@ 0x80
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	3301      	adds	r3, #1
 8002c36:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	40da      	lsrs	r2, r3
 8002c40:	1e13      	subs	r3, r2, #0
 8002c42:	d000      	beq.n	8002c46 <HAL_GPIO_Init+0x2ae>
 8002c44:	e6b0      	b.n	80029a8 <HAL_GPIO_Init+0x10>
  }
}
 8002c46:	46c0      	nop			@ (mov r8, r8)
 8002c48:	46c0      	nop			@ (mov r8, r8)
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	b006      	add	sp, #24
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40021800 	.word	0x40021800
 8002c54:	50000400 	.word	0x50000400
 8002c58:	50000800 	.word	0x50000800
 8002c5c:	50000c00 	.word	0x50000c00

08002c60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	000a      	movs	r2, r1
 8002c6a:	1cbb      	adds	r3, r7, #2
 8002c6c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	1cba      	adds	r2, r7, #2
 8002c74:	8812      	ldrh	r2, [r2, #0]
 8002c76:	4013      	ands	r3, r2
 8002c78:	d004      	beq.n	8002c84 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002c7a:	230f      	movs	r3, #15
 8002c7c:	18fb      	adds	r3, r7, r3
 8002c7e:	2201      	movs	r2, #1
 8002c80:	701a      	strb	r2, [r3, #0]
 8002c82:	e003      	b.n	8002c8c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c84:	230f      	movs	r3, #15
 8002c86:	18fb      	adds	r3, r7, r3
 8002c88:	2200      	movs	r2, #0
 8002c8a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002c8c:	230f      	movs	r3, #15
 8002c8e:	18fb      	adds	r3, r7, r3
 8002c90:	781b      	ldrb	r3, [r3, #0]
}
 8002c92:	0018      	movs	r0, r3
 8002c94:	46bd      	mov	sp, r7
 8002c96:	b004      	add	sp, #16
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b082      	sub	sp, #8
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
 8002ca2:	0008      	movs	r0, r1
 8002ca4:	0011      	movs	r1, r2
 8002ca6:	1cbb      	adds	r3, r7, #2
 8002ca8:	1c02      	adds	r2, r0, #0
 8002caa:	801a      	strh	r2, [r3, #0]
 8002cac:	1c7b      	adds	r3, r7, #1
 8002cae:	1c0a      	adds	r2, r1, #0
 8002cb0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cb2:	1c7b      	adds	r3, r7, #1
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d004      	beq.n	8002cc4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002cba:	1cbb      	adds	r3, r7, #2
 8002cbc:	881a      	ldrh	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002cc2:	e003      	b.n	8002ccc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002cc4:	1cbb      	adds	r3, r7, #2
 8002cc6:	881a      	ldrh	r2, [r3, #0]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ccc:	46c0      	nop			@ (mov r8, r8)
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	b002      	add	sp, #8
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	000a      	movs	r2, r1
 8002cde:	1cbb      	adds	r3, r7, #2
 8002ce0:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ce8:	1cbb      	adds	r3, r7, #2
 8002cea:	881b      	ldrh	r3, [r3, #0]
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	041a      	lsls	r2, r3, #16
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	43db      	mvns	r3, r3
 8002cf6:	1cb9      	adds	r1, r7, #2
 8002cf8:	8809      	ldrh	r1, [r1, #0]
 8002cfa:	400b      	ands	r3, r1
 8002cfc:	431a      	orrs	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	619a      	str	r2, [r3, #24]
}
 8002d02:	46c0      	nop			@ (mov r8, r8)
 8002d04:	46bd      	mov	sp, r7
 8002d06:	b004      	add	sp, #16
 8002d08:	bd80      	pop	{r7, pc}
	...

08002d0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	0002      	movs	r2, r0
 8002d14:	1dbb      	adds	r3, r7, #6
 8002d16:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002d18:	4b10      	ldr	r3, [pc, #64]	@ (8002d5c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	1dba      	adds	r2, r7, #6
 8002d1e:	8812      	ldrh	r2, [r2, #0]
 8002d20:	4013      	ands	r3, r2
 8002d22:	d008      	beq.n	8002d36 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002d24:	4b0d      	ldr	r3, [pc, #52]	@ (8002d5c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002d26:	1dba      	adds	r2, r7, #6
 8002d28:	8812      	ldrh	r2, [r2, #0]
 8002d2a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002d2c:	1dbb      	adds	r3, r7, #6
 8002d2e:	881b      	ldrh	r3, [r3, #0]
 8002d30:	0018      	movs	r0, r3
 8002d32:	f000 f815 	bl	8002d60 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002d36:	4b09      	ldr	r3, [pc, #36]	@ (8002d5c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	1dba      	adds	r2, r7, #6
 8002d3c:	8812      	ldrh	r2, [r2, #0]
 8002d3e:	4013      	ands	r3, r2
 8002d40:	d008      	beq.n	8002d54 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002d42:	4b06      	ldr	r3, [pc, #24]	@ (8002d5c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002d44:	1dba      	adds	r2, r7, #6
 8002d46:	8812      	ldrh	r2, [r2, #0]
 8002d48:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002d4a:	1dbb      	adds	r3, r7, #6
 8002d4c:	881b      	ldrh	r3, [r3, #0]
 8002d4e:	0018      	movs	r0, r3
 8002d50:	f7fe fd40 	bl	80017d4 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002d54:	46c0      	nop			@ (mov r8, r8)
 8002d56:	46bd      	mov	sp, r7
 8002d58:	b002      	add	sp, #8
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	40021800 	.word	0x40021800

08002d60 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	0002      	movs	r2, r0
 8002d68:	1dbb      	adds	r3, r7, #6
 8002d6a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002d6c:	46c0      	nop			@ (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b002      	add	sp, #8
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e08f      	b.n	8002ea6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2241      	movs	r2, #65	@ 0x41
 8002d8a:	5c9b      	ldrb	r3, [r3, r2]
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d107      	bne.n	8002da2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2240      	movs	r2, #64	@ 0x40
 8002d96:	2100      	movs	r1, #0
 8002d98:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f7ff fa77 	bl	8002290 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2241      	movs	r2, #65	@ 0x41
 8002da6:	2124      	movs	r1, #36	@ 0x24
 8002da8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2101      	movs	r1, #1
 8002db6:	438a      	bics	r2, r1
 8002db8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685a      	ldr	r2, [r3, #4]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	493b      	ldr	r1, [pc, #236]	@ (8002eb0 <HAL_I2C_Init+0x13c>)
 8002dc4:	400a      	ands	r2, r1
 8002dc6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689a      	ldr	r2, [r3, #8]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4938      	ldr	r1, [pc, #224]	@ (8002eb4 <HAL_I2C_Init+0x140>)
 8002dd4:	400a      	ands	r2, r1
 8002dd6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d108      	bne.n	8002df2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689a      	ldr	r2, [r3, #8]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2180      	movs	r1, #128	@ 0x80
 8002dea:	0209      	lsls	r1, r1, #8
 8002dec:	430a      	orrs	r2, r1
 8002dee:	609a      	str	r2, [r3, #8]
 8002df0:	e007      	b.n	8002e02 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	689a      	ldr	r2, [r3, #8]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2184      	movs	r1, #132	@ 0x84
 8002dfc:	0209      	lsls	r1, r1, #8
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d109      	bne.n	8002e1e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2180      	movs	r1, #128	@ 0x80
 8002e16:	0109      	lsls	r1, r1, #4
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	605a      	str	r2, [r3, #4]
 8002e1c:	e007      	b.n	8002e2e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4923      	ldr	r1, [pc, #140]	@ (8002eb8 <HAL_I2C_Init+0x144>)
 8002e2a:	400a      	ands	r2, r1
 8002e2c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4920      	ldr	r1, [pc, #128]	@ (8002ebc <HAL_I2C_Init+0x148>)
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68da      	ldr	r2, [r3, #12]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	491a      	ldr	r1, [pc, #104]	@ (8002eb4 <HAL_I2C_Init+0x140>)
 8002e4a:	400a      	ands	r2, r1
 8002e4c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691a      	ldr	r2, [r3, #16]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	431a      	orrs	r2, r3
 8002e58:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	430a      	orrs	r2, r1
 8002e66:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	69d9      	ldr	r1, [r3, #28]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a1a      	ldr	r2, [r3, #32]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2101      	movs	r1, #1
 8002e84:	430a      	orrs	r2, r1
 8002e86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2241      	movs	r2, #65	@ 0x41
 8002e92:	2120      	movs	r1, #32
 8002e94:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2242      	movs	r2, #66	@ 0x42
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	b002      	add	sp, #8
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	46c0      	nop			@ (mov r8, r8)
 8002eb0:	f0ffffff 	.word	0xf0ffffff
 8002eb4:	ffff7fff 	.word	0xffff7fff
 8002eb8:	fffff7ff 	.word	0xfffff7ff
 8002ebc:	02008000 	.word	0x02008000

08002ec0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002ec0:	b590      	push	{r4, r7, lr}
 8002ec2:	b089      	sub	sp, #36	@ 0x24
 8002ec4:	af02      	add	r7, sp, #8
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	0008      	movs	r0, r1
 8002eca:	607a      	str	r2, [r7, #4]
 8002ecc:	0019      	movs	r1, r3
 8002ece:	230a      	movs	r3, #10
 8002ed0:	18fb      	adds	r3, r7, r3
 8002ed2:	1c02      	adds	r2, r0, #0
 8002ed4:	801a      	strh	r2, [r3, #0]
 8002ed6:	2308      	movs	r3, #8
 8002ed8:	18fb      	adds	r3, r7, r3
 8002eda:	1c0a      	adds	r2, r1, #0
 8002edc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2241      	movs	r2, #65	@ 0x41
 8002ee2:	5c9b      	ldrb	r3, [r3, r2]
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b20      	cmp	r3, #32
 8002ee8:	d000      	beq.n	8002eec <HAL_I2C_Master_Transmit+0x2c>
 8002eea:	e10a      	b.n	8003102 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2240      	movs	r2, #64	@ 0x40
 8002ef0:	5c9b      	ldrb	r3, [r3, r2]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d101      	bne.n	8002efa <HAL_I2C_Master_Transmit+0x3a>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e104      	b.n	8003104 <HAL_I2C_Master_Transmit+0x244>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2240      	movs	r2, #64	@ 0x40
 8002efe:	2101      	movs	r1, #1
 8002f00:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f02:	f7ff fc61 	bl	80027c8 <HAL_GetTick>
 8002f06:	0003      	movs	r3, r0
 8002f08:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f0a:	2380      	movs	r3, #128	@ 0x80
 8002f0c:	0219      	lsls	r1, r3, #8
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	9300      	str	r3, [sp, #0]
 8002f14:	2319      	movs	r3, #25
 8002f16:	2201      	movs	r2, #1
 8002f18:	f000 fa26 	bl	8003368 <I2C_WaitOnFlagUntilTimeout>
 8002f1c:	1e03      	subs	r3, r0, #0
 8002f1e:	d001      	beq.n	8002f24 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e0ef      	b.n	8003104 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2241      	movs	r2, #65	@ 0x41
 8002f28:	2121      	movs	r1, #33	@ 0x21
 8002f2a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2242      	movs	r2, #66	@ 0x42
 8002f30:	2110      	movs	r1, #16
 8002f32:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2208      	movs	r2, #8
 8002f44:	18ba      	adds	r2, r7, r2
 8002f46:	8812      	ldrh	r2, [r2, #0]
 8002f48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	2bff      	cmp	r3, #255	@ 0xff
 8002f58:	d906      	bls.n	8002f68 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	22ff      	movs	r2, #255	@ 0xff
 8002f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002f60:	2380      	movs	r3, #128	@ 0x80
 8002f62:	045b      	lsls	r3, r3, #17
 8002f64:	617b      	str	r3, [r7, #20]
 8002f66:	e007      	b.n	8002f78 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002f72:	2380      	movs	r3, #128	@ 0x80
 8002f74:	049b      	lsls	r3, r3, #18
 8002f76:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d027      	beq.n	8002fd0 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f84:	781a      	ldrb	r2, [r3, #0]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f90:	1c5a      	adds	r2, r3, #1
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	b29a      	uxth	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	697c      	ldr	r4, [r7, #20]
 8002fbc:	230a      	movs	r3, #10
 8002fbe:	18fb      	adds	r3, r7, r3
 8002fc0:	8819      	ldrh	r1, [r3, #0]
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	4b51      	ldr	r3, [pc, #324]	@ (800310c <HAL_I2C_Master_Transmit+0x24c>)
 8002fc6:	9300      	str	r3, [sp, #0]
 8002fc8:	0023      	movs	r3, r4
 8002fca:	f000 fc45 	bl	8003858 <I2C_TransferConfig>
 8002fce:	e06f      	b.n	80030b0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	697c      	ldr	r4, [r7, #20]
 8002fd8:	230a      	movs	r3, #10
 8002fda:	18fb      	adds	r3, r7, r3
 8002fdc:	8819      	ldrh	r1, [r3, #0]
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	4b4a      	ldr	r3, [pc, #296]	@ (800310c <HAL_I2C_Master_Transmit+0x24c>)
 8002fe2:	9300      	str	r3, [sp, #0]
 8002fe4:	0023      	movs	r3, r4
 8002fe6:	f000 fc37 	bl	8003858 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002fea:	e061      	b.n	80030b0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f000 fa10 	bl	8003418 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ff8:	1e03      	subs	r3, r0, #0
 8002ffa:	d001      	beq.n	8003000 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e081      	b.n	8003104 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003004:	781a      	ldrb	r2, [r3, #0]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003010:	1c5a      	adds	r2, r3, #1
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800301a:	b29b      	uxth	r3, r3
 800301c:	3b01      	subs	r3, #1
 800301e:	b29a      	uxth	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003028:	3b01      	subs	r3, #1
 800302a:	b29a      	uxth	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003034:	b29b      	uxth	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d03a      	beq.n	80030b0 <HAL_I2C_Master_Transmit+0x1f0>
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800303e:	2b00      	cmp	r3, #0
 8003040:	d136      	bne.n	80030b0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003042:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	9300      	str	r3, [sp, #0]
 800304a:	0013      	movs	r3, r2
 800304c:	2200      	movs	r2, #0
 800304e:	2180      	movs	r1, #128	@ 0x80
 8003050:	f000 f98a 	bl	8003368 <I2C_WaitOnFlagUntilTimeout>
 8003054:	1e03      	subs	r3, r0, #0
 8003056:	d001      	beq.n	800305c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e053      	b.n	8003104 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003060:	b29b      	uxth	r3, r3
 8003062:	2bff      	cmp	r3, #255	@ 0xff
 8003064:	d911      	bls.n	800308a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	22ff      	movs	r2, #255	@ 0xff
 800306a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003070:	b2da      	uxtb	r2, r3
 8003072:	2380      	movs	r3, #128	@ 0x80
 8003074:	045c      	lsls	r4, r3, #17
 8003076:	230a      	movs	r3, #10
 8003078:	18fb      	adds	r3, r7, r3
 800307a:	8819      	ldrh	r1, [r3, #0]
 800307c:	68f8      	ldr	r0, [r7, #12]
 800307e:	2300      	movs	r3, #0
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	0023      	movs	r3, r4
 8003084:	f000 fbe8 	bl	8003858 <I2C_TransferConfig>
 8003088:	e012      	b.n	80030b0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800308e:	b29a      	uxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003098:	b2da      	uxtb	r2, r3
 800309a:	2380      	movs	r3, #128	@ 0x80
 800309c:	049c      	lsls	r4, r3, #18
 800309e:	230a      	movs	r3, #10
 80030a0:	18fb      	adds	r3, r7, r3
 80030a2:	8819      	ldrh	r1, [r3, #0]
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	2300      	movs	r3, #0
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	0023      	movs	r3, r4
 80030ac:	f000 fbd4 	bl	8003858 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d198      	bne.n	8002fec <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	0018      	movs	r0, r3
 80030c2:	f000 f9ef 	bl	80034a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80030c6:	1e03      	subs	r3, r0, #0
 80030c8:	d001      	beq.n	80030ce <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e01a      	b.n	8003104 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2220      	movs	r2, #32
 80030d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	490b      	ldr	r1, [pc, #44]	@ (8003110 <HAL_I2C_Master_Transmit+0x250>)
 80030e2:	400a      	ands	r2, r1
 80030e4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2241      	movs	r2, #65	@ 0x41
 80030ea:	2120      	movs	r1, #32
 80030ec:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2242      	movs	r2, #66	@ 0x42
 80030f2:	2100      	movs	r1, #0
 80030f4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2240      	movs	r2, #64	@ 0x40
 80030fa:	2100      	movs	r1, #0
 80030fc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80030fe:	2300      	movs	r3, #0
 8003100:	e000      	b.n	8003104 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8003102:	2302      	movs	r3, #2
  }
}
 8003104:	0018      	movs	r0, r3
 8003106:	46bd      	mov	sp, r7
 8003108:	b007      	add	sp, #28
 800310a:	bd90      	pop	{r4, r7, pc}
 800310c:	80002000 	.word	0x80002000
 8003110:	fe00e800 	.word	0xfe00e800

08003114 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003114:	b590      	push	{r4, r7, lr}
 8003116:	b089      	sub	sp, #36	@ 0x24
 8003118:	af02      	add	r7, sp, #8
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	0008      	movs	r0, r1
 800311e:	607a      	str	r2, [r7, #4]
 8003120:	0019      	movs	r1, r3
 8003122:	230a      	movs	r3, #10
 8003124:	18fb      	adds	r3, r7, r3
 8003126:	1c02      	adds	r2, r0, #0
 8003128:	801a      	strh	r2, [r3, #0]
 800312a:	2308      	movs	r3, #8
 800312c:	18fb      	adds	r3, r7, r3
 800312e:	1c0a      	adds	r2, r1, #0
 8003130:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2241      	movs	r2, #65	@ 0x41
 8003136:	5c9b      	ldrb	r3, [r3, r2]
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b20      	cmp	r3, #32
 800313c:	d000      	beq.n	8003140 <HAL_I2C_Master_Receive+0x2c>
 800313e:	e0e8      	b.n	8003312 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2240      	movs	r2, #64	@ 0x40
 8003144:	5c9b      	ldrb	r3, [r3, r2]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d101      	bne.n	800314e <HAL_I2C_Master_Receive+0x3a>
 800314a:	2302      	movs	r3, #2
 800314c:	e0e2      	b.n	8003314 <HAL_I2C_Master_Receive+0x200>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2240      	movs	r2, #64	@ 0x40
 8003152:	2101      	movs	r1, #1
 8003154:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003156:	f7ff fb37 	bl	80027c8 <HAL_GetTick>
 800315a:	0003      	movs	r3, r0
 800315c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800315e:	2380      	movs	r3, #128	@ 0x80
 8003160:	0219      	lsls	r1, r3, #8
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	9300      	str	r3, [sp, #0]
 8003168:	2319      	movs	r3, #25
 800316a:	2201      	movs	r2, #1
 800316c:	f000 f8fc 	bl	8003368 <I2C_WaitOnFlagUntilTimeout>
 8003170:	1e03      	subs	r3, r0, #0
 8003172:	d001      	beq.n	8003178 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e0cd      	b.n	8003314 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2241      	movs	r2, #65	@ 0x41
 800317c:	2122      	movs	r1, #34	@ 0x22
 800317e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2242      	movs	r2, #66	@ 0x42
 8003184:	2110      	movs	r1, #16
 8003186:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2208      	movs	r2, #8
 8003198:	18ba      	adds	r2, r7, r2
 800319a:	8812      	ldrh	r2, [r2, #0]
 800319c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	2bff      	cmp	r3, #255	@ 0xff
 80031ac:	d911      	bls.n	80031d2 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	22ff      	movs	r2, #255	@ 0xff
 80031b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b8:	b2da      	uxtb	r2, r3
 80031ba:	2380      	movs	r3, #128	@ 0x80
 80031bc:	045c      	lsls	r4, r3, #17
 80031be:	230a      	movs	r3, #10
 80031c0:	18fb      	adds	r3, r7, r3
 80031c2:	8819      	ldrh	r1, [r3, #0]
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	4b55      	ldr	r3, [pc, #340]	@ (800331c <HAL_I2C_Master_Receive+0x208>)
 80031c8:	9300      	str	r3, [sp, #0]
 80031ca:	0023      	movs	r3, r4
 80031cc:	f000 fb44 	bl	8003858 <I2C_TransferConfig>
 80031d0:	e076      	b.n	80032c0 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	2380      	movs	r3, #128	@ 0x80
 80031e4:	049c      	lsls	r4, r3, #18
 80031e6:	230a      	movs	r3, #10
 80031e8:	18fb      	adds	r3, r7, r3
 80031ea:	8819      	ldrh	r1, [r3, #0]
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	4b4b      	ldr	r3, [pc, #300]	@ (800331c <HAL_I2C_Master_Receive+0x208>)
 80031f0:	9300      	str	r3, [sp, #0]
 80031f2:	0023      	movs	r3, r4
 80031f4:	f000 fb30 	bl	8003858 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80031f8:	e062      	b.n	80032c0 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	0018      	movs	r0, r3
 8003202:	f000 f993 	bl	800352c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003206:	1e03      	subs	r3, r0, #0
 8003208:	d001      	beq.n	800320e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e082      	b.n	8003314 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003218:	b2d2      	uxtb	r2, r2
 800321a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003220:	1c5a      	adds	r2, r3, #1
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800322a:	3b01      	subs	r3, #1
 800322c:	b29a      	uxth	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003236:	b29b      	uxth	r3, r3
 8003238:	3b01      	subs	r3, #1
 800323a:	b29a      	uxth	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003244:	b29b      	uxth	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d03a      	beq.n	80032c0 <HAL_I2C_Master_Receive+0x1ac>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800324e:	2b00      	cmp	r3, #0
 8003250:	d136      	bne.n	80032c0 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003252:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003254:	68f8      	ldr	r0, [r7, #12]
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	9300      	str	r3, [sp, #0]
 800325a:	0013      	movs	r3, r2
 800325c:	2200      	movs	r2, #0
 800325e:	2180      	movs	r1, #128	@ 0x80
 8003260:	f000 f882 	bl	8003368 <I2C_WaitOnFlagUntilTimeout>
 8003264:	1e03      	subs	r3, r0, #0
 8003266:	d001      	beq.n	800326c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e053      	b.n	8003314 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003270:	b29b      	uxth	r3, r3
 8003272:	2bff      	cmp	r3, #255	@ 0xff
 8003274:	d911      	bls.n	800329a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	22ff      	movs	r2, #255	@ 0xff
 800327a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003280:	b2da      	uxtb	r2, r3
 8003282:	2380      	movs	r3, #128	@ 0x80
 8003284:	045c      	lsls	r4, r3, #17
 8003286:	230a      	movs	r3, #10
 8003288:	18fb      	adds	r3, r7, r3
 800328a:	8819      	ldrh	r1, [r3, #0]
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	2300      	movs	r3, #0
 8003290:	9300      	str	r3, [sp, #0]
 8003292:	0023      	movs	r3, r4
 8003294:	f000 fae0 	bl	8003858 <I2C_TransferConfig>
 8003298:	e012      	b.n	80032c0 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800329e:	b29a      	uxth	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	2380      	movs	r3, #128	@ 0x80
 80032ac:	049c      	lsls	r4, r3, #18
 80032ae:	230a      	movs	r3, #10
 80032b0:	18fb      	adds	r3, r7, r3
 80032b2:	8819      	ldrh	r1, [r3, #0]
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	2300      	movs	r3, #0
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	0023      	movs	r3, r4
 80032bc:	f000 facc 	bl	8003858 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d197      	bne.n	80031fa <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	0018      	movs	r0, r3
 80032d2:	f000 f8e7 	bl	80034a4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032d6:	1e03      	subs	r3, r0, #0
 80032d8:	d001      	beq.n	80032de <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e01a      	b.n	8003314 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2220      	movs	r2, #32
 80032e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	490b      	ldr	r1, [pc, #44]	@ (8003320 <HAL_I2C_Master_Receive+0x20c>)
 80032f2:	400a      	ands	r2, r1
 80032f4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2241      	movs	r2, #65	@ 0x41
 80032fa:	2120      	movs	r1, #32
 80032fc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2242      	movs	r2, #66	@ 0x42
 8003302:	2100      	movs	r1, #0
 8003304:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2240      	movs	r2, #64	@ 0x40
 800330a:	2100      	movs	r1, #0
 800330c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800330e:	2300      	movs	r3, #0
 8003310:	e000      	b.n	8003314 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003312:	2302      	movs	r3, #2
  }
}
 8003314:	0018      	movs	r0, r3
 8003316:	46bd      	mov	sp, r7
 8003318:	b007      	add	sp, #28
 800331a:	bd90      	pop	{r4, r7, pc}
 800331c:	80002400 	.word	0x80002400
 8003320:	fe00e800 	.word	0xfe00e800

08003324 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	699b      	ldr	r3, [r3, #24]
 8003332:	2202      	movs	r2, #2
 8003334:	4013      	ands	r3, r2
 8003336:	2b02      	cmp	r3, #2
 8003338:	d103      	bne.n	8003342 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2200      	movs	r2, #0
 8003340:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	2201      	movs	r2, #1
 800334a:	4013      	ands	r3, r2
 800334c:	2b01      	cmp	r3, #1
 800334e:	d007      	beq.n	8003360 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	699a      	ldr	r2, [r3, #24]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2101      	movs	r1, #1
 800335c:	430a      	orrs	r2, r1
 800335e:	619a      	str	r2, [r3, #24]
  }
}
 8003360:	46c0      	nop			@ (mov r8, r8)
 8003362:	46bd      	mov	sp, r7
 8003364:	b002      	add	sp, #8
 8003366:	bd80      	pop	{r7, pc}

08003368 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	603b      	str	r3, [r7, #0]
 8003374:	1dfb      	adds	r3, r7, #7
 8003376:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003378:	e03a      	b.n	80033f0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	6839      	ldr	r1, [r7, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	0018      	movs	r0, r3
 8003382:	f000 f971 	bl	8003668 <I2C_IsErrorOccurred>
 8003386:	1e03      	subs	r3, r0, #0
 8003388:	d001      	beq.n	800338e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e040      	b.n	8003410 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	3301      	adds	r3, #1
 8003392:	d02d      	beq.n	80033f0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003394:	f7ff fa18 	bl	80027c8 <HAL_GetTick>
 8003398:	0002      	movs	r2, r0
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	683a      	ldr	r2, [r7, #0]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d302      	bcc.n	80033aa <I2C_WaitOnFlagUntilTimeout+0x42>
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d122      	bne.n	80033f0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	68ba      	ldr	r2, [r7, #8]
 80033b2:	4013      	ands	r3, r2
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	425a      	negs	r2, r3
 80033ba:	4153      	adcs	r3, r2
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	001a      	movs	r2, r3
 80033c0:	1dfb      	adds	r3, r7, #7
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d113      	bne.n	80033f0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033cc:	2220      	movs	r2, #32
 80033ce:	431a      	orrs	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2241      	movs	r2, #65	@ 0x41
 80033d8:	2120      	movs	r1, #32
 80033da:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2242      	movs	r2, #66	@ 0x42
 80033e0:	2100      	movs	r1, #0
 80033e2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2240      	movs	r2, #64	@ 0x40
 80033e8:	2100      	movs	r1, #0
 80033ea:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e00f      	b.n	8003410 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	68ba      	ldr	r2, [r7, #8]
 80033f8:	4013      	ands	r3, r2
 80033fa:	68ba      	ldr	r2, [r7, #8]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	425a      	negs	r2, r3
 8003400:	4153      	adcs	r3, r2
 8003402:	b2db      	uxtb	r3, r3
 8003404:	001a      	movs	r2, r3
 8003406:	1dfb      	adds	r3, r7, #7
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	429a      	cmp	r2, r3
 800340c:	d0b5      	beq.n	800337a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	0018      	movs	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	b004      	add	sp, #16
 8003416:	bd80      	pop	{r7, pc}

08003418 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003424:	e032      	b.n	800348c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	68b9      	ldr	r1, [r7, #8]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	0018      	movs	r0, r3
 800342e:	f000 f91b 	bl	8003668 <I2C_IsErrorOccurred>
 8003432:	1e03      	subs	r3, r0, #0
 8003434:	d001      	beq.n	800343a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e030      	b.n	800349c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	3301      	adds	r3, #1
 800343e:	d025      	beq.n	800348c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003440:	f7ff f9c2 	bl	80027c8 <HAL_GetTick>
 8003444:	0002      	movs	r2, r0
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	429a      	cmp	r2, r3
 800344e:	d302      	bcc.n	8003456 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d11a      	bne.n	800348c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	699b      	ldr	r3, [r3, #24]
 800345c:	2202      	movs	r2, #2
 800345e:	4013      	ands	r3, r2
 8003460:	2b02      	cmp	r3, #2
 8003462:	d013      	beq.n	800348c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003468:	2220      	movs	r2, #32
 800346a:	431a      	orrs	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2241      	movs	r2, #65	@ 0x41
 8003474:	2120      	movs	r1, #32
 8003476:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2242      	movs	r2, #66	@ 0x42
 800347c:	2100      	movs	r1, #0
 800347e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2240      	movs	r2, #64	@ 0x40
 8003484:	2100      	movs	r1, #0
 8003486:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e007      	b.n	800349c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	699b      	ldr	r3, [r3, #24]
 8003492:	2202      	movs	r2, #2
 8003494:	4013      	ands	r3, r2
 8003496:	2b02      	cmp	r3, #2
 8003498:	d1c5      	bne.n	8003426 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	0018      	movs	r0, r3
 800349e:	46bd      	mov	sp, r7
 80034a0:	b004      	add	sp, #16
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034b0:	e02f      	b.n	8003512 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	68b9      	ldr	r1, [r7, #8]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	0018      	movs	r0, r3
 80034ba:	f000 f8d5 	bl	8003668 <I2C_IsErrorOccurred>
 80034be:	1e03      	subs	r3, r0, #0
 80034c0:	d001      	beq.n	80034c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e02d      	b.n	8003522 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034c6:	f7ff f97f 	bl	80027c8 <HAL_GetTick>
 80034ca:	0002      	movs	r2, r0
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	68ba      	ldr	r2, [r7, #8]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d302      	bcc.n	80034dc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d11a      	bne.n	8003512 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	2220      	movs	r2, #32
 80034e4:	4013      	ands	r3, r2
 80034e6:	2b20      	cmp	r3, #32
 80034e8:	d013      	beq.n	8003512 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ee:	2220      	movs	r2, #32
 80034f0:	431a      	orrs	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2241      	movs	r2, #65	@ 0x41
 80034fa:	2120      	movs	r1, #32
 80034fc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2242      	movs	r2, #66	@ 0x42
 8003502:	2100      	movs	r1, #0
 8003504:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2240      	movs	r2, #64	@ 0x40
 800350a:	2100      	movs	r1, #0
 800350c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e007      	b.n	8003522 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	2220      	movs	r2, #32
 800351a:	4013      	ands	r3, r2
 800351c:	2b20      	cmp	r3, #32
 800351e:	d1c8      	bne.n	80034b2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	0018      	movs	r0, r3
 8003524:	46bd      	mov	sp, r7
 8003526:	b004      	add	sp, #16
 8003528:	bd80      	pop	{r7, pc}
	...

0800352c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003538:	2317      	movs	r3, #23
 800353a:	18fb      	adds	r3, r7, r3
 800353c:	2200      	movs	r2, #0
 800353e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003540:	e07b      	b.n	800363a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	68b9      	ldr	r1, [r7, #8]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	0018      	movs	r0, r3
 800354a:	f000 f88d 	bl	8003668 <I2C_IsErrorOccurred>
 800354e:	1e03      	subs	r3, r0, #0
 8003550:	d003      	beq.n	800355a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8003552:	2317      	movs	r3, #23
 8003554:	18fb      	adds	r3, r7, r3
 8003556:	2201      	movs	r2, #1
 8003558:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	699b      	ldr	r3, [r3, #24]
 8003560:	2220      	movs	r2, #32
 8003562:	4013      	ands	r3, r2
 8003564:	2b20      	cmp	r3, #32
 8003566:	d140      	bne.n	80035ea <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8003568:	2117      	movs	r1, #23
 800356a:	187b      	adds	r3, r7, r1
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d13b      	bne.n	80035ea <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	699b      	ldr	r3, [r3, #24]
 8003578:	2204      	movs	r2, #4
 800357a:	4013      	ands	r3, r2
 800357c:	2b04      	cmp	r3, #4
 800357e:	d106      	bne.n	800358e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003584:	2b00      	cmp	r3, #0
 8003586:	d002      	beq.n	800358e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003588:	187b      	adds	r3, r7, r1
 800358a:	2200      	movs	r2, #0
 800358c:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	2210      	movs	r2, #16
 8003596:	4013      	ands	r3, r2
 8003598:	2b10      	cmp	r3, #16
 800359a:	d123      	bne.n	80035e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2210      	movs	r2, #16
 80035a2:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2204      	movs	r2, #4
 80035a8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2220      	movs	r2, #32
 80035b0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	685a      	ldr	r2, [r3, #4]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4929      	ldr	r1, [pc, #164]	@ (8003664 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80035be:	400a      	ands	r2, r1
 80035c0:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2241      	movs	r2, #65	@ 0x41
 80035c6:	2120      	movs	r1, #32
 80035c8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2242      	movs	r2, #66	@ 0x42
 80035ce:	2100      	movs	r1, #0
 80035d0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2240      	movs	r2, #64	@ 0x40
 80035d6:	2100      	movs	r1, #0
 80035d8:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80035da:	2317      	movs	r3, #23
 80035dc:	18fb      	adds	r3, r7, r3
 80035de:	2201      	movs	r2, #1
 80035e0:	701a      	strb	r2, [r3, #0]
 80035e2:	e002      	b.n	80035ea <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80035ea:	f7ff f8ed 	bl	80027c8 <HAL_GetTick>
 80035ee:	0002      	movs	r2, r0
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d302      	bcc.n	8003600 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d11c      	bne.n	800363a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8003600:	2017      	movs	r0, #23
 8003602:	183b      	adds	r3, r7, r0
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d117      	bne.n	800363a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	2204      	movs	r2, #4
 8003612:	4013      	ands	r3, r2
 8003614:	2b04      	cmp	r3, #4
 8003616:	d010      	beq.n	800363a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800361c:	2220      	movs	r2, #32
 800361e:	431a      	orrs	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2241      	movs	r2, #65	@ 0x41
 8003628:	2120      	movs	r1, #32
 800362a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2240      	movs	r2, #64	@ 0x40
 8003630:	2100      	movs	r1, #0
 8003632:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003634:	183b      	adds	r3, r7, r0
 8003636:	2201      	movs	r2, #1
 8003638:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	699b      	ldr	r3, [r3, #24]
 8003640:	2204      	movs	r2, #4
 8003642:	4013      	ands	r3, r2
 8003644:	2b04      	cmp	r3, #4
 8003646:	d005      	beq.n	8003654 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003648:	2317      	movs	r3, #23
 800364a:	18fb      	adds	r3, r7, r3
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d100      	bne.n	8003654 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003652:	e776      	b.n	8003542 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8003654:	2317      	movs	r3, #23
 8003656:	18fb      	adds	r3, r7, r3
 8003658:	781b      	ldrb	r3, [r3, #0]
}
 800365a:	0018      	movs	r0, r3
 800365c:	46bd      	mov	sp, r7
 800365e:	b006      	add	sp, #24
 8003660:	bd80      	pop	{r7, pc}
 8003662:	46c0      	nop			@ (mov r8, r8)
 8003664:	fe00e800 	.word	0xfe00e800

08003668 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b08a      	sub	sp, #40	@ 0x28
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003674:	2327      	movs	r3, #39	@ 0x27
 8003676:	18fb      	adds	r3, r7, r3
 8003678:	2200      	movs	r2, #0
 800367a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	699b      	ldr	r3, [r3, #24]
 8003682:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003684:	2300      	movs	r3, #0
 8003686:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	2210      	movs	r2, #16
 8003690:	4013      	ands	r3, r2
 8003692:	d100      	bne.n	8003696 <I2C_IsErrorOccurred+0x2e>
 8003694:	e079      	b.n	800378a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2210      	movs	r2, #16
 800369c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800369e:	e057      	b.n	8003750 <I2C_IsErrorOccurred+0xe8>
 80036a0:	2227      	movs	r2, #39	@ 0x27
 80036a2:	18bb      	adds	r3, r7, r2
 80036a4:	18ba      	adds	r2, r7, r2
 80036a6:	7812      	ldrb	r2, [r2, #0]
 80036a8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	3301      	adds	r3, #1
 80036ae:	d04f      	beq.n	8003750 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80036b0:	f7ff f88a 	bl	80027c8 <HAL_GetTick>
 80036b4:	0002      	movs	r2, r0
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d302      	bcc.n	80036c6 <I2C_IsErrorOccurred+0x5e>
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d144      	bne.n	8003750 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	685a      	ldr	r2, [r3, #4]
 80036cc:	2380      	movs	r3, #128	@ 0x80
 80036ce:	01db      	lsls	r3, r3, #7
 80036d0:	4013      	ands	r3, r2
 80036d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80036d4:	2013      	movs	r0, #19
 80036d6:	183b      	adds	r3, r7, r0
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	2142      	movs	r1, #66	@ 0x42
 80036dc:	5c52      	ldrb	r2, [r2, r1]
 80036de:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	699a      	ldr	r2, [r3, #24]
 80036e6:	2380      	movs	r3, #128	@ 0x80
 80036e8:	021b      	lsls	r3, r3, #8
 80036ea:	401a      	ands	r2, r3
 80036ec:	2380      	movs	r3, #128	@ 0x80
 80036ee:	021b      	lsls	r3, r3, #8
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d126      	bne.n	8003742 <I2C_IsErrorOccurred+0xda>
 80036f4:	697a      	ldr	r2, [r7, #20]
 80036f6:	2380      	movs	r3, #128	@ 0x80
 80036f8:	01db      	lsls	r3, r3, #7
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d021      	beq.n	8003742 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80036fe:	183b      	adds	r3, r7, r0
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	2b20      	cmp	r3, #32
 8003704:	d01d      	beq.n	8003742 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	685a      	ldr	r2, [r3, #4]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2180      	movs	r1, #128	@ 0x80
 8003712:	01c9      	lsls	r1, r1, #7
 8003714:	430a      	orrs	r2, r1
 8003716:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003718:	f7ff f856 	bl	80027c8 <HAL_GetTick>
 800371c:	0003      	movs	r3, r0
 800371e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003720:	e00f      	b.n	8003742 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003722:	f7ff f851 	bl	80027c8 <HAL_GetTick>
 8003726:	0002      	movs	r2, r0
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b19      	cmp	r3, #25
 800372e:	d908      	bls.n	8003742 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003730:	6a3b      	ldr	r3, [r7, #32]
 8003732:	2220      	movs	r2, #32
 8003734:	4313      	orrs	r3, r2
 8003736:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003738:	2327      	movs	r3, #39	@ 0x27
 800373a:	18fb      	adds	r3, r7, r3
 800373c:	2201      	movs	r2, #1
 800373e:	701a      	strb	r2, [r3, #0]

              break;
 8003740:	e006      	b.n	8003750 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	2220      	movs	r2, #32
 800374a:	4013      	ands	r3, r2
 800374c:	2b20      	cmp	r3, #32
 800374e:	d1e8      	bne.n	8003722 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	2220      	movs	r2, #32
 8003758:	4013      	ands	r3, r2
 800375a:	2b20      	cmp	r3, #32
 800375c:	d004      	beq.n	8003768 <I2C_IsErrorOccurred+0x100>
 800375e:	2327      	movs	r3, #39	@ 0x27
 8003760:	18fb      	adds	r3, r7, r3
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d09b      	beq.n	80036a0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003768:	2327      	movs	r3, #39	@ 0x27
 800376a:	18fb      	adds	r3, r7, r3
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d103      	bne.n	800377a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2220      	movs	r2, #32
 8003778:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800377a:	6a3b      	ldr	r3, [r7, #32]
 800377c:	2204      	movs	r2, #4
 800377e:	4313      	orrs	r3, r2
 8003780:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003782:	2327      	movs	r3, #39	@ 0x27
 8003784:	18fb      	adds	r3, r7, r3
 8003786:	2201      	movs	r2, #1
 8003788:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	2380      	movs	r3, #128	@ 0x80
 8003796:	005b      	lsls	r3, r3, #1
 8003798:	4013      	ands	r3, r2
 800379a:	d00c      	beq.n	80037b6 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800379c:	6a3b      	ldr	r3, [r7, #32]
 800379e:	2201      	movs	r2, #1
 80037a0:	4313      	orrs	r3, r2
 80037a2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2280      	movs	r2, #128	@ 0x80
 80037aa:	0052      	lsls	r2, r2, #1
 80037ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80037ae:	2327      	movs	r3, #39	@ 0x27
 80037b0:	18fb      	adds	r3, r7, r3
 80037b2:	2201      	movs	r2, #1
 80037b4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80037b6:	69ba      	ldr	r2, [r7, #24]
 80037b8:	2380      	movs	r3, #128	@ 0x80
 80037ba:	00db      	lsls	r3, r3, #3
 80037bc:	4013      	ands	r3, r2
 80037be:	d00c      	beq.n	80037da <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80037c0:	6a3b      	ldr	r3, [r7, #32]
 80037c2:	2208      	movs	r2, #8
 80037c4:	4313      	orrs	r3, r2
 80037c6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2280      	movs	r2, #128	@ 0x80
 80037ce:	00d2      	lsls	r2, r2, #3
 80037d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80037d2:	2327      	movs	r3, #39	@ 0x27
 80037d4:	18fb      	adds	r3, r7, r3
 80037d6:	2201      	movs	r2, #1
 80037d8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80037da:	69ba      	ldr	r2, [r7, #24]
 80037dc:	2380      	movs	r3, #128	@ 0x80
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	4013      	ands	r3, r2
 80037e2:	d00c      	beq.n	80037fe <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80037e4:	6a3b      	ldr	r3, [r7, #32]
 80037e6:	2202      	movs	r2, #2
 80037e8:	4313      	orrs	r3, r2
 80037ea:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2280      	movs	r2, #128	@ 0x80
 80037f2:	0092      	lsls	r2, r2, #2
 80037f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80037f6:	2327      	movs	r3, #39	@ 0x27
 80037f8:	18fb      	adds	r3, r7, r3
 80037fa:	2201      	movs	r2, #1
 80037fc:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80037fe:	2327      	movs	r3, #39	@ 0x27
 8003800:	18fb      	adds	r3, r7, r3
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d01d      	beq.n	8003844 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	0018      	movs	r0, r3
 800380c:	f7ff fd8a 	bl	8003324 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	490e      	ldr	r1, [pc, #56]	@ (8003854 <I2C_IsErrorOccurred+0x1ec>)
 800381c:	400a      	ands	r2, r1
 800381e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	431a      	orrs	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2241      	movs	r2, #65	@ 0x41
 8003830:	2120      	movs	r1, #32
 8003832:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2242      	movs	r2, #66	@ 0x42
 8003838:	2100      	movs	r1, #0
 800383a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2240      	movs	r2, #64	@ 0x40
 8003840:	2100      	movs	r1, #0
 8003842:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003844:	2327      	movs	r3, #39	@ 0x27
 8003846:	18fb      	adds	r3, r7, r3
 8003848:	781b      	ldrb	r3, [r3, #0]
}
 800384a:	0018      	movs	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	b00a      	add	sp, #40	@ 0x28
 8003850:	bd80      	pop	{r7, pc}
 8003852:	46c0      	nop			@ (mov r8, r8)
 8003854:	fe00e800 	.word	0xfe00e800

08003858 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003858:	b590      	push	{r4, r7, lr}
 800385a:	b087      	sub	sp, #28
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	0008      	movs	r0, r1
 8003862:	0011      	movs	r1, r2
 8003864:	607b      	str	r3, [r7, #4]
 8003866:	240a      	movs	r4, #10
 8003868:	193b      	adds	r3, r7, r4
 800386a:	1c02      	adds	r2, r0, #0
 800386c:	801a      	strh	r2, [r3, #0]
 800386e:	2009      	movs	r0, #9
 8003870:	183b      	adds	r3, r7, r0
 8003872:	1c0a      	adds	r2, r1, #0
 8003874:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003876:	193b      	adds	r3, r7, r4
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	059b      	lsls	r3, r3, #22
 800387c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800387e:	183b      	adds	r3, r7, r0
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	0419      	lsls	r1, r3, #16
 8003884:	23ff      	movs	r3, #255	@ 0xff
 8003886:	041b      	lsls	r3, r3, #16
 8003888:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800388a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003892:	4313      	orrs	r3, r2
 8003894:	005b      	lsls	r3, r3, #1
 8003896:	085b      	lsrs	r3, r3, #1
 8003898:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038a2:	0d51      	lsrs	r1, r2, #21
 80038a4:	2280      	movs	r2, #128	@ 0x80
 80038a6:	00d2      	lsls	r2, r2, #3
 80038a8:	400a      	ands	r2, r1
 80038aa:	4907      	ldr	r1, [pc, #28]	@ (80038c8 <I2C_TransferConfig+0x70>)
 80038ac:	430a      	orrs	r2, r1
 80038ae:	43d2      	mvns	r2, r2
 80038b0:	401a      	ands	r2, r3
 80038b2:	0011      	movs	r1, r2
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80038be:	46c0      	nop			@ (mov r8, r8)
 80038c0:	46bd      	mov	sp, r7
 80038c2:	b007      	add	sp, #28
 80038c4:	bd90      	pop	{r4, r7, pc}
 80038c6:	46c0      	nop			@ (mov r8, r8)
 80038c8:	03ff63ff 	.word	0x03ff63ff

080038cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2241      	movs	r2, #65	@ 0x41
 80038da:	5c9b      	ldrb	r3, [r3, r2]
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b20      	cmp	r3, #32
 80038e0:	d138      	bne.n	8003954 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2240      	movs	r2, #64	@ 0x40
 80038e6:	5c9b      	ldrb	r3, [r3, r2]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d101      	bne.n	80038f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80038ec:	2302      	movs	r3, #2
 80038ee:	e032      	b.n	8003956 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2240      	movs	r2, #64	@ 0x40
 80038f4:	2101      	movs	r1, #1
 80038f6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2241      	movs	r2, #65	@ 0x41
 80038fc:	2124      	movs	r1, #36	@ 0x24
 80038fe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2101      	movs	r1, #1
 800390c:	438a      	bics	r2, r1
 800390e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4911      	ldr	r1, [pc, #68]	@ (8003960 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800391c:	400a      	ands	r2, r1
 800391e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6819      	ldr	r1, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	430a      	orrs	r2, r1
 800392e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2101      	movs	r1, #1
 800393c:	430a      	orrs	r2, r1
 800393e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2241      	movs	r2, #65	@ 0x41
 8003944:	2120      	movs	r1, #32
 8003946:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2240      	movs	r2, #64	@ 0x40
 800394c:	2100      	movs	r1, #0
 800394e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003950:	2300      	movs	r3, #0
 8003952:	e000      	b.n	8003956 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003954:	2302      	movs	r3, #2
  }
}
 8003956:	0018      	movs	r0, r3
 8003958:	46bd      	mov	sp, r7
 800395a:	b002      	add	sp, #8
 800395c:	bd80      	pop	{r7, pc}
 800395e:	46c0      	nop			@ (mov r8, r8)
 8003960:	ffffefff 	.word	0xffffefff

08003964 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2241      	movs	r2, #65	@ 0x41
 8003972:	5c9b      	ldrb	r3, [r3, r2]
 8003974:	b2db      	uxtb	r3, r3
 8003976:	2b20      	cmp	r3, #32
 8003978:	d139      	bne.n	80039ee <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2240      	movs	r2, #64	@ 0x40
 800397e:	5c9b      	ldrb	r3, [r3, r2]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d101      	bne.n	8003988 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003984:	2302      	movs	r3, #2
 8003986:	e033      	b.n	80039f0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2240      	movs	r2, #64	@ 0x40
 800398c:	2101      	movs	r1, #1
 800398e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2241      	movs	r2, #65	@ 0x41
 8003994:	2124      	movs	r1, #36	@ 0x24
 8003996:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2101      	movs	r1, #1
 80039a4:	438a      	bics	r2, r1
 80039a6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	4a11      	ldr	r2, [pc, #68]	@ (80039f8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80039b4:	4013      	ands	r3, r2
 80039b6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	021b      	lsls	r3, r3, #8
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	4313      	orrs	r3, r2
 80039c0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	68fa      	ldr	r2, [r7, #12]
 80039c8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2101      	movs	r1, #1
 80039d6:	430a      	orrs	r2, r1
 80039d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2241      	movs	r2, #65	@ 0x41
 80039de:	2120      	movs	r1, #32
 80039e0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2240      	movs	r2, #64	@ 0x40
 80039e6:	2100      	movs	r1, #0
 80039e8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80039ea:	2300      	movs	r3, #0
 80039ec:	e000      	b.n	80039f0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80039ee:	2302      	movs	r3, #2
  }
}
 80039f0:	0018      	movs	r0, r3
 80039f2:	46bd      	mov	sp, r7
 80039f4:	b004      	add	sp, #16
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	fffff0ff 	.word	0xfffff0ff

080039fc <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a00:	4b04      	ldr	r3, [pc, #16]	@ (8003a14 <HAL_PWR_EnableBkUpAccess+0x18>)
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	4b03      	ldr	r3, [pc, #12]	@ (8003a14 <HAL_PWR_EnableBkUpAccess+0x18>)
 8003a06:	2180      	movs	r1, #128	@ 0x80
 8003a08:	0049      	lsls	r1, r1, #1
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	601a      	str	r2, [r3, #0]
}
 8003a0e:	46c0      	nop			@ (mov r8, r8)
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	40007000 	.word	0x40007000

08003a18 <HAL_PWR_DisableBkUpAccess>:
/**
  * @brief  Disable access to the backup domain
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a1c:	4b04      	ldr	r3, [pc, #16]	@ (8003a30 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	4b03      	ldr	r3, [pc, #12]	@ (8003a30 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003a22:	4904      	ldr	r1, [pc, #16]	@ (8003a34 <HAL_PWR_DisableBkUpAccess+0x1c>)
 8003a24:	400a      	ands	r2, r1
 8003a26:	601a      	str	r2, [r3, #0]
}
 8003a28:	46c0      	nop			@ (mov r8, r8)
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	46c0      	nop			@ (mov r8, r8)
 8003a30:	40007000 	.word	0x40007000
 8003a34:	fffffeff 	.word	0xfffffeff

08003a38 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003a40:	4b19      	ldr	r3, [pc, #100]	@ (8003aa8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a19      	ldr	r2, [pc, #100]	@ (8003aac <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003a46:	4013      	ands	r3, r2
 8003a48:	0019      	movs	r1, r3
 8003a4a:	4b17      	ldr	r3, [pc, #92]	@ (8003aa8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	2380      	movs	r3, #128	@ 0x80
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d11f      	bne.n	8003a9c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003a5c:	4b14      	ldr	r3, [pc, #80]	@ (8003ab0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	0013      	movs	r3, r2
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	189b      	adds	r3, r3, r2
 8003a66:	005b      	lsls	r3, r3, #1
 8003a68:	4912      	ldr	r1, [pc, #72]	@ (8003ab4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	f7fc fb4a 	bl	8000104 <__udivsi3>
 8003a70:	0003      	movs	r3, r0
 8003a72:	3301      	adds	r3, #1
 8003a74:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a76:	e008      	b.n	8003a8a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d003      	beq.n	8003a86 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	3b01      	subs	r3, #1
 8003a82:	60fb      	str	r3, [r7, #12]
 8003a84:	e001      	b.n	8003a8a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e009      	b.n	8003a9e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a8a:	4b07      	ldr	r3, [pc, #28]	@ (8003aa8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003a8c:	695a      	ldr	r2, [r3, #20]
 8003a8e:	2380      	movs	r3, #128	@ 0x80
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	401a      	ands	r2, r3
 8003a94:	2380      	movs	r3, #128	@ 0x80
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d0ed      	beq.n	8003a78 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	b004      	add	sp, #16
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	46c0      	nop			@ (mov r8, r8)
 8003aa8:	40007000 	.word	0x40007000
 8003aac:	fffff9ff 	.word	0xfffff9ff
 8003ab0:	20000068 	.word	0x20000068
 8003ab4:	000f4240 	.word	0x000f4240

08003ab8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b088      	sub	sp, #32
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e2fe      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	d100      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x1e>
 8003ad4:	e07c      	b.n	8003bd0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ad6:	4bc3      	ldr	r3, [pc, #780]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	2238      	movs	r2, #56	@ 0x38
 8003adc:	4013      	ands	r3, r2
 8003ade:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ae0:	4bc0      	ldr	r3, [pc, #768]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	2b10      	cmp	r3, #16
 8003aee:	d102      	bne.n	8003af6 <HAL_RCC_OscConfig+0x3e>
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	2b03      	cmp	r3, #3
 8003af4:	d002      	beq.n	8003afc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d10b      	bne.n	8003b14 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003afc:	4bb9      	ldr	r3, [pc, #740]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	2380      	movs	r3, #128	@ 0x80
 8003b02:	029b      	lsls	r3, r3, #10
 8003b04:	4013      	ands	r3, r2
 8003b06:	d062      	beq.n	8003bce <HAL_RCC_OscConfig+0x116>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d15e      	bne.n	8003bce <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e2d9      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	2380      	movs	r3, #128	@ 0x80
 8003b1a:	025b      	lsls	r3, r3, #9
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d107      	bne.n	8003b30 <HAL_RCC_OscConfig+0x78>
 8003b20:	4bb0      	ldr	r3, [pc, #704]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	4baf      	ldr	r3, [pc, #700]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003b26:	2180      	movs	r1, #128	@ 0x80
 8003b28:	0249      	lsls	r1, r1, #9
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	e020      	b.n	8003b72 <HAL_RCC_OscConfig+0xba>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685a      	ldr	r2, [r3, #4]
 8003b34:	23a0      	movs	r3, #160	@ 0xa0
 8003b36:	02db      	lsls	r3, r3, #11
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d10e      	bne.n	8003b5a <HAL_RCC_OscConfig+0xa2>
 8003b3c:	4ba9      	ldr	r3, [pc, #676]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	4ba8      	ldr	r3, [pc, #672]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003b42:	2180      	movs	r1, #128	@ 0x80
 8003b44:	02c9      	lsls	r1, r1, #11
 8003b46:	430a      	orrs	r2, r1
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	4ba6      	ldr	r3, [pc, #664]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	4ba5      	ldr	r3, [pc, #660]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003b50:	2180      	movs	r1, #128	@ 0x80
 8003b52:	0249      	lsls	r1, r1, #9
 8003b54:	430a      	orrs	r2, r1
 8003b56:	601a      	str	r2, [r3, #0]
 8003b58:	e00b      	b.n	8003b72 <HAL_RCC_OscConfig+0xba>
 8003b5a:	4ba2      	ldr	r3, [pc, #648]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	4ba1      	ldr	r3, [pc, #644]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003b60:	49a1      	ldr	r1, [pc, #644]	@ (8003de8 <HAL_RCC_OscConfig+0x330>)
 8003b62:	400a      	ands	r2, r1
 8003b64:	601a      	str	r2, [r3, #0]
 8003b66:	4b9f      	ldr	r3, [pc, #636]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	4b9e      	ldr	r3, [pc, #632]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003b6c:	499f      	ldr	r1, [pc, #636]	@ (8003dec <HAL_RCC_OscConfig+0x334>)
 8003b6e:	400a      	ands	r2, r1
 8003b70:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d014      	beq.n	8003ba4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7a:	f7fe fe25 	bl	80027c8 <HAL_GetTick>
 8003b7e:	0003      	movs	r3, r0
 8003b80:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b82:	e008      	b.n	8003b96 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b84:	f7fe fe20 	bl	80027c8 <HAL_GetTick>
 8003b88:	0002      	movs	r2, r0
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b64      	cmp	r3, #100	@ 0x64
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e298      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b96:	4b93      	ldr	r3, [pc, #588]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	2380      	movs	r3, #128	@ 0x80
 8003b9c:	029b      	lsls	r3, r3, #10
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d0f0      	beq.n	8003b84 <HAL_RCC_OscConfig+0xcc>
 8003ba2:	e015      	b.n	8003bd0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba4:	f7fe fe10 	bl	80027c8 <HAL_GetTick>
 8003ba8:	0003      	movs	r3, r0
 8003baa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bac:	e008      	b.n	8003bc0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bae:	f7fe fe0b 	bl	80027c8 <HAL_GetTick>
 8003bb2:	0002      	movs	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b64      	cmp	r3, #100	@ 0x64
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e283      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bc0:	4b88      	ldr	r3, [pc, #544]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	2380      	movs	r3, #128	@ 0x80
 8003bc6:	029b      	lsls	r3, r3, #10
 8003bc8:	4013      	ands	r3, r2
 8003bca:	d1f0      	bne.n	8003bae <HAL_RCC_OscConfig+0xf6>
 8003bcc:	e000      	b.n	8003bd0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bce:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	d100      	bne.n	8003bdc <HAL_RCC_OscConfig+0x124>
 8003bda:	e099      	b.n	8003d10 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bdc:	4b81      	ldr	r3, [pc, #516]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	2238      	movs	r2, #56	@ 0x38
 8003be2:	4013      	ands	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003be6:	4b7f      	ldr	r3, [pc, #508]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	2203      	movs	r2, #3
 8003bec:	4013      	ands	r3, r2
 8003bee:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	2b10      	cmp	r3, #16
 8003bf4:	d102      	bne.n	8003bfc <HAL_RCC_OscConfig+0x144>
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d002      	beq.n	8003c02 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d135      	bne.n	8003c6e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c02:	4b78      	ldr	r3, [pc, #480]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	2380      	movs	r3, #128	@ 0x80
 8003c08:	00db      	lsls	r3, r3, #3
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	d005      	beq.n	8003c1a <HAL_RCC_OscConfig+0x162>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d101      	bne.n	8003c1a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e256      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c1a:	4b72      	ldr	r3, [pc, #456]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	4a74      	ldr	r2, [pc, #464]	@ (8003df0 <HAL_RCC_OscConfig+0x338>)
 8003c20:	4013      	ands	r3, r2
 8003c22:	0019      	movs	r1, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	695b      	ldr	r3, [r3, #20]
 8003c28:	021a      	lsls	r2, r3, #8
 8003c2a:	4b6e      	ldr	r3, [pc, #440]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003c2c:	430a      	orrs	r2, r1
 8003c2e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d112      	bne.n	8003c5c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003c36:	4b6b      	ldr	r3, [pc, #428]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a6e      	ldr	r2, [pc, #440]	@ (8003df4 <HAL_RCC_OscConfig+0x33c>)
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	0019      	movs	r1, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	691a      	ldr	r2, [r3, #16]
 8003c44:	4b67      	ldr	r3, [pc, #412]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003c46:	430a      	orrs	r2, r1
 8003c48:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003c4a:	4b66      	ldr	r3, [pc, #408]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	0adb      	lsrs	r3, r3, #11
 8003c50:	2207      	movs	r2, #7
 8003c52:	4013      	ands	r3, r2
 8003c54:	4a68      	ldr	r2, [pc, #416]	@ (8003df8 <HAL_RCC_OscConfig+0x340>)
 8003c56:	40da      	lsrs	r2, r3
 8003c58:	4b68      	ldr	r3, [pc, #416]	@ (8003dfc <HAL_RCC_OscConfig+0x344>)
 8003c5a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003c5c:	4b68      	ldr	r3, [pc, #416]	@ (8003e00 <HAL_RCC_OscConfig+0x348>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	0018      	movs	r0, r3
 8003c62:	f7fe fd55 	bl	8002710 <HAL_InitTick>
 8003c66:	1e03      	subs	r3, r0, #0
 8003c68:	d051      	beq.n	8003d0e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e22c      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d030      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003c76:	4b5b      	ldr	r3, [pc, #364]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a5e      	ldr	r2, [pc, #376]	@ (8003df4 <HAL_RCC_OscConfig+0x33c>)
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	0019      	movs	r1, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	691a      	ldr	r2, [r3, #16]
 8003c84:	4b57      	ldr	r3, [pc, #348]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003c86:	430a      	orrs	r2, r1
 8003c88:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003c8a:	4b56      	ldr	r3, [pc, #344]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	4b55      	ldr	r3, [pc, #340]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003c90:	2180      	movs	r1, #128	@ 0x80
 8003c92:	0049      	lsls	r1, r1, #1
 8003c94:	430a      	orrs	r2, r1
 8003c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c98:	f7fe fd96 	bl	80027c8 <HAL_GetTick>
 8003c9c:	0003      	movs	r3, r0
 8003c9e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ca0:	e008      	b.n	8003cb4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ca2:	f7fe fd91 	bl	80027c8 <HAL_GetTick>
 8003ca6:	0002      	movs	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d901      	bls.n	8003cb4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e209      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cb4:	4b4b      	ldr	r3, [pc, #300]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	2380      	movs	r3, #128	@ 0x80
 8003cba:	00db      	lsls	r3, r3, #3
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	d0f0      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cc0:	4b48      	ldr	r3, [pc, #288]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	4a4a      	ldr	r2, [pc, #296]	@ (8003df0 <HAL_RCC_OscConfig+0x338>)
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	0019      	movs	r1, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	021a      	lsls	r2, r3, #8
 8003cd0:	4b44      	ldr	r3, [pc, #272]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	605a      	str	r2, [r3, #4]
 8003cd6:	e01b      	b.n	8003d10 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003cd8:	4b42      	ldr	r3, [pc, #264]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	4b41      	ldr	r3, [pc, #260]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003cde:	4949      	ldr	r1, [pc, #292]	@ (8003e04 <HAL_RCC_OscConfig+0x34c>)
 8003ce0:	400a      	ands	r2, r1
 8003ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce4:	f7fe fd70 	bl	80027c8 <HAL_GetTick>
 8003ce8:	0003      	movs	r3, r0
 8003cea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cec:	e008      	b.n	8003d00 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cee:	f7fe fd6b 	bl	80027c8 <HAL_GetTick>
 8003cf2:	0002      	movs	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e1e3      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d00:	4b38      	ldr	r3, [pc, #224]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	2380      	movs	r3, #128	@ 0x80
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	4013      	ands	r3, r2
 8003d0a:	d1f0      	bne.n	8003cee <HAL_RCC_OscConfig+0x236>
 8003d0c:	e000      	b.n	8003d10 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d0e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2208      	movs	r2, #8
 8003d16:	4013      	ands	r3, r2
 8003d18:	d047      	beq.n	8003daa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003d1a:	4b32      	ldr	r3, [pc, #200]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	2238      	movs	r2, #56	@ 0x38
 8003d20:	4013      	ands	r3, r2
 8003d22:	2b18      	cmp	r3, #24
 8003d24:	d10a      	bne.n	8003d3c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003d26:	4b2f      	ldr	r3, [pc, #188]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	d03c      	beq.n	8003daa <HAL_RCC_OscConfig+0x2f2>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d138      	bne.n	8003daa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e1c5      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d019      	beq.n	8003d78 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003d44:	4b27      	ldr	r3, [pc, #156]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003d46:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003d48:	4b26      	ldr	r3, [pc, #152]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d50:	f7fe fd3a 	bl	80027c8 <HAL_GetTick>
 8003d54:	0003      	movs	r3, r0
 8003d56:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d58:	e008      	b.n	8003d6c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d5a:	f7fe fd35 	bl	80027c8 <HAL_GetTick>
 8003d5e:	0002      	movs	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e1ad      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d70:	2202      	movs	r2, #2
 8003d72:	4013      	ands	r3, r2
 8003d74:	d0f1      	beq.n	8003d5a <HAL_RCC_OscConfig+0x2a2>
 8003d76:	e018      	b.n	8003daa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003d78:	4b1a      	ldr	r3, [pc, #104]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003d7a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003d7c:	4b19      	ldr	r3, [pc, #100]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003d7e:	2101      	movs	r1, #1
 8003d80:	438a      	bics	r2, r1
 8003d82:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d84:	f7fe fd20 	bl	80027c8 <HAL_GetTick>
 8003d88:	0003      	movs	r3, r0
 8003d8a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d8c:	e008      	b.n	8003da0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d8e:	f7fe fd1b 	bl	80027c8 <HAL_GetTick>
 8003d92:	0002      	movs	r2, r0
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d901      	bls.n	8003da0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e193      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003da0:	4b10      	ldr	r3, [pc, #64]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003da2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003da4:	2202      	movs	r2, #2
 8003da6:	4013      	ands	r3, r2
 8003da8:	d1f1      	bne.n	8003d8e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2204      	movs	r2, #4
 8003db0:	4013      	ands	r3, r2
 8003db2:	d100      	bne.n	8003db6 <HAL_RCC_OscConfig+0x2fe>
 8003db4:	e0c6      	b.n	8003f44 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003db6:	231f      	movs	r3, #31
 8003db8:	18fb      	adds	r3, r7, r3
 8003dba:	2200      	movs	r2, #0
 8003dbc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003dbe:	4b09      	ldr	r3, [pc, #36]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	2238      	movs	r2, #56	@ 0x38
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	2b20      	cmp	r3, #32
 8003dc8:	d11e      	bne.n	8003e08 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003dca:	4b06      	ldr	r3, [pc, #24]	@ (8003de4 <HAL_RCC_OscConfig+0x32c>)
 8003dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dce:	2202      	movs	r2, #2
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	d100      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x31e>
 8003dd4:	e0b6      	b.n	8003f44 <HAL_RCC_OscConfig+0x48c>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d000      	beq.n	8003de0 <HAL_RCC_OscConfig+0x328>
 8003dde:	e0b1      	b.n	8003f44 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e171      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
 8003de4:	40021000 	.word	0x40021000
 8003de8:	fffeffff 	.word	0xfffeffff
 8003dec:	fffbffff 	.word	0xfffbffff
 8003df0:	ffff80ff 	.word	0xffff80ff
 8003df4:	ffffc7ff 	.word	0xffffc7ff
 8003df8:	00f42400 	.word	0x00f42400
 8003dfc:	20000068 	.word	0x20000068
 8003e00:	2000006c 	.word	0x2000006c
 8003e04:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e08:	4bb1      	ldr	r3, [pc, #708]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003e0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e0c:	2380      	movs	r3, #128	@ 0x80
 8003e0e:	055b      	lsls	r3, r3, #21
 8003e10:	4013      	ands	r3, r2
 8003e12:	d101      	bne.n	8003e18 <HAL_RCC_OscConfig+0x360>
 8003e14:	2301      	movs	r3, #1
 8003e16:	e000      	b.n	8003e1a <HAL_RCC_OscConfig+0x362>
 8003e18:	2300      	movs	r3, #0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d011      	beq.n	8003e42 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003e1e:	4bac      	ldr	r3, [pc, #688]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003e20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e22:	4bab      	ldr	r3, [pc, #684]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003e24:	2180      	movs	r1, #128	@ 0x80
 8003e26:	0549      	lsls	r1, r1, #21
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003e2c:	4ba8      	ldr	r3, [pc, #672]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003e2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e30:	2380      	movs	r3, #128	@ 0x80
 8003e32:	055b      	lsls	r3, r3, #21
 8003e34:	4013      	ands	r3, r2
 8003e36:	60fb      	str	r3, [r7, #12]
 8003e38:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003e3a:	231f      	movs	r3, #31
 8003e3c:	18fb      	adds	r3, r7, r3
 8003e3e:	2201      	movs	r2, #1
 8003e40:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e42:	4ba4      	ldr	r3, [pc, #656]	@ (80040d4 <HAL_RCC_OscConfig+0x61c>)
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	2380      	movs	r3, #128	@ 0x80
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	d11a      	bne.n	8003e84 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e4e:	4ba1      	ldr	r3, [pc, #644]	@ (80040d4 <HAL_RCC_OscConfig+0x61c>)
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	4ba0      	ldr	r3, [pc, #640]	@ (80040d4 <HAL_RCC_OscConfig+0x61c>)
 8003e54:	2180      	movs	r1, #128	@ 0x80
 8003e56:	0049      	lsls	r1, r1, #1
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003e5c:	f7fe fcb4 	bl	80027c8 <HAL_GetTick>
 8003e60:	0003      	movs	r3, r0
 8003e62:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e64:	e008      	b.n	8003e78 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e66:	f7fe fcaf 	bl	80027c8 <HAL_GetTick>
 8003e6a:	0002      	movs	r2, r0
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d901      	bls.n	8003e78 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e127      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e78:	4b96      	ldr	r3, [pc, #600]	@ (80040d4 <HAL_RCC_OscConfig+0x61c>)
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	2380      	movs	r3, #128	@ 0x80
 8003e7e:	005b      	lsls	r3, r3, #1
 8003e80:	4013      	ands	r3, r2
 8003e82:	d0f0      	beq.n	8003e66 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d106      	bne.n	8003e9a <HAL_RCC_OscConfig+0x3e2>
 8003e8c:	4b90      	ldr	r3, [pc, #576]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003e8e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e90:	4b8f      	ldr	r3, [pc, #572]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003e92:	2101      	movs	r1, #1
 8003e94:	430a      	orrs	r2, r1
 8003e96:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e98:	e01c      	b.n	8003ed4 <HAL_RCC_OscConfig+0x41c>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	2b05      	cmp	r3, #5
 8003ea0:	d10c      	bne.n	8003ebc <HAL_RCC_OscConfig+0x404>
 8003ea2:	4b8b      	ldr	r3, [pc, #556]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003ea4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ea6:	4b8a      	ldr	r3, [pc, #552]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003ea8:	2104      	movs	r1, #4
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003eae:	4b88      	ldr	r3, [pc, #544]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003eb0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003eb2:	4b87      	ldr	r3, [pc, #540]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003eba:	e00b      	b.n	8003ed4 <HAL_RCC_OscConfig+0x41c>
 8003ebc:	4b84      	ldr	r3, [pc, #528]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003ebe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ec0:	4b83      	ldr	r3, [pc, #524]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003ec2:	2101      	movs	r1, #1
 8003ec4:	438a      	bics	r2, r1
 8003ec6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003ec8:	4b81      	ldr	r3, [pc, #516]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003eca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ecc:	4b80      	ldr	r3, [pc, #512]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003ece:	2104      	movs	r1, #4
 8003ed0:	438a      	bics	r2, r1
 8003ed2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d014      	beq.n	8003f06 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003edc:	f7fe fc74 	bl	80027c8 <HAL_GetTick>
 8003ee0:	0003      	movs	r3, r0
 8003ee2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ee4:	e009      	b.n	8003efa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ee6:	f7fe fc6f 	bl	80027c8 <HAL_GetTick>
 8003eea:	0002      	movs	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	4a79      	ldr	r2, [pc, #484]	@ (80040d8 <HAL_RCC_OscConfig+0x620>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e0e6      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003efa:	4b75      	ldr	r3, [pc, #468]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003efe:	2202      	movs	r2, #2
 8003f00:	4013      	ands	r3, r2
 8003f02:	d0f0      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x42e>
 8003f04:	e013      	b.n	8003f2e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f06:	f7fe fc5f 	bl	80027c8 <HAL_GetTick>
 8003f0a:	0003      	movs	r3, r0
 8003f0c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f0e:	e009      	b.n	8003f24 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f10:	f7fe fc5a 	bl	80027c8 <HAL_GetTick>
 8003f14:	0002      	movs	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	4a6f      	ldr	r2, [pc, #444]	@ (80040d8 <HAL_RCC_OscConfig+0x620>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d901      	bls.n	8003f24 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e0d1      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f24:	4b6a      	ldr	r3, [pc, #424]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003f26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f28:	2202      	movs	r2, #2
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	d1f0      	bne.n	8003f10 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003f2e:	231f      	movs	r3, #31
 8003f30:	18fb      	adds	r3, r7, r3
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d105      	bne.n	8003f44 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003f38:	4b65      	ldr	r3, [pc, #404]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003f3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f3c:	4b64      	ldr	r3, [pc, #400]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003f3e:	4967      	ldr	r1, [pc, #412]	@ (80040dc <HAL_RCC_OscConfig+0x624>)
 8003f40:	400a      	ands	r2, r1
 8003f42:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	69db      	ldr	r3, [r3, #28]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d100      	bne.n	8003f4e <HAL_RCC_OscConfig+0x496>
 8003f4c:	e0bb      	b.n	80040c6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f4e:	4b60      	ldr	r3, [pc, #384]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	2238      	movs	r2, #56	@ 0x38
 8003f54:	4013      	ands	r3, r2
 8003f56:	2b10      	cmp	r3, #16
 8003f58:	d100      	bne.n	8003f5c <HAL_RCC_OscConfig+0x4a4>
 8003f5a:	e07b      	b.n	8004054 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	69db      	ldr	r3, [r3, #28]
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d156      	bne.n	8004012 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f64:	4b5a      	ldr	r3, [pc, #360]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	4b59      	ldr	r3, [pc, #356]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003f6a:	495d      	ldr	r1, [pc, #372]	@ (80040e0 <HAL_RCC_OscConfig+0x628>)
 8003f6c:	400a      	ands	r2, r1
 8003f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f70:	f7fe fc2a 	bl	80027c8 <HAL_GetTick>
 8003f74:	0003      	movs	r3, r0
 8003f76:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f78:	e008      	b.n	8003f8c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f7a:	f7fe fc25 	bl	80027c8 <HAL_GetTick>
 8003f7e:	0002      	movs	r2, r0
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d901      	bls.n	8003f8c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e09d      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f8c:	4b50      	ldr	r3, [pc, #320]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	2380      	movs	r3, #128	@ 0x80
 8003f92:	049b      	lsls	r3, r3, #18
 8003f94:	4013      	ands	r3, r2
 8003f96:	d1f0      	bne.n	8003f7a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f98:	4b4d      	ldr	r3, [pc, #308]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	4a51      	ldr	r2, [pc, #324]	@ (80040e4 <HAL_RCC_OscConfig+0x62c>)
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	0019      	movs	r1, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a1a      	ldr	r2, [r3, #32]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	431a      	orrs	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb0:	021b      	lsls	r3, r3, #8
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb8:	431a      	orrs	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fbe:	431a      	orrs	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	4b42      	ldr	r3, [pc, #264]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003fc8:	430a      	orrs	r2, r1
 8003fca:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fcc:	4b40      	ldr	r3, [pc, #256]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	4b3f      	ldr	r3, [pc, #252]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003fd2:	2180      	movs	r1, #128	@ 0x80
 8003fd4:	0449      	lsls	r1, r1, #17
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003fda:	4b3d      	ldr	r3, [pc, #244]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003fdc:	68da      	ldr	r2, [r3, #12]
 8003fde:	4b3c      	ldr	r3, [pc, #240]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8003fe0:	2180      	movs	r1, #128	@ 0x80
 8003fe2:	0549      	lsls	r1, r1, #21
 8003fe4:	430a      	orrs	r2, r1
 8003fe6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe8:	f7fe fbee 	bl	80027c8 <HAL_GetTick>
 8003fec:	0003      	movs	r3, r0
 8003fee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ff0:	e008      	b.n	8004004 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ff2:	f7fe fbe9 	bl	80027c8 <HAL_GetTick>
 8003ff6:	0002      	movs	r2, r0
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d901      	bls.n	8004004 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e061      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004004:	4b32      	ldr	r3, [pc, #200]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	2380      	movs	r3, #128	@ 0x80
 800400a:	049b      	lsls	r3, r3, #18
 800400c:	4013      	ands	r3, r2
 800400e:	d0f0      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x53a>
 8004010:	e059      	b.n	80040c6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004012:	4b2f      	ldr	r3, [pc, #188]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	4b2e      	ldr	r3, [pc, #184]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8004018:	4931      	ldr	r1, [pc, #196]	@ (80040e0 <HAL_RCC_OscConfig+0x628>)
 800401a:	400a      	ands	r2, r1
 800401c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401e:	f7fe fbd3 	bl	80027c8 <HAL_GetTick>
 8004022:	0003      	movs	r3, r0
 8004024:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004026:	e008      	b.n	800403a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004028:	f7fe fbce 	bl	80027c8 <HAL_GetTick>
 800402c:	0002      	movs	r2, r0
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2b02      	cmp	r3, #2
 8004034:	d901      	bls.n	800403a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e046      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800403a:	4b25      	ldr	r3, [pc, #148]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	2380      	movs	r3, #128	@ 0x80
 8004040:	049b      	lsls	r3, r3, #18
 8004042:	4013      	ands	r3, r2
 8004044:	d1f0      	bne.n	8004028 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004046:	4b22      	ldr	r3, [pc, #136]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8004048:	68da      	ldr	r2, [r3, #12]
 800404a:	4b21      	ldr	r3, [pc, #132]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 800404c:	4926      	ldr	r1, [pc, #152]	@ (80040e8 <HAL_RCC_OscConfig+0x630>)
 800404e:	400a      	ands	r2, r1
 8004050:	60da      	str	r2, [r3, #12]
 8004052:	e038      	b.n	80040c6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	69db      	ldr	r3, [r3, #28]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d101      	bne.n	8004060 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e033      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004060:	4b1b      	ldr	r3, [pc, #108]	@ (80040d0 <HAL_RCC_OscConfig+0x618>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	2203      	movs	r2, #3
 800406a:	401a      	ands	r2, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	429a      	cmp	r2, r3
 8004072:	d126      	bne.n	80040c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	2270      	movs	r2, #112	@ 0x70
 8004078:	401a      	ands	r2, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800407e:	429a      	cmp	r2, r3
 8004080:	d11f      	bne.n	80040c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	23fe      	movs	r3, #254	@ 0xfe
 8004086:	01db      	lsls	r3, r3, #7
 8004088:	401a      	ands	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004090:	429a      	cmp	r2, r3
 8004092:	d116      	bne.n	80040c2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004094:	697a      	ldr	r2, [r7, #20]
 8004096:	23f8      	movs	r3, #248	@ 0xf8
 8004098:	039b      	lsls	r3, r3, #14
 800409a:	401a      	ands	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d10e      	bne.n	80040c2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80040a4:	697a      	ldr	r2, [r7, #20]
 80040a6:	23e0      	movs	r3, #224	@ 0xe0
 80040a8:	051b      	lsls	r3, r3, #20
 80040aa:	401a      	ands	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d106      	bne.n	80040c2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	0f5b      	lsrs	r3, r3, #29
 80040b8:	075a      	lsls	r2, r3, #29
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80040be:	429a      	cmp	r2, r3
 80040c0:	d001      	beq.n	80040c6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e000      	b.n	80040c8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	0018      	movs	r0, r3
 80040ca:	46bd      	mov	sp, r7
 80040cc:	b008      	add	sp, #32
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	40021000 	.word	0x40021000
 80040d4:	40007000 	.word	0x40007000
 80040d8:	00001388 	.word	0x00001388
 80040dc:	efffffff 	.word	0xefffffff
 80040e0:	feffffff 	.word	0xfeffffff
 80040e4:	11c1808c 	.word	0x11c1808c
 80040e8:	eefefffc 	.word	0xeefefffc

080040ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d101      	bne.n	8004100 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e0e9      	b.n	80042d4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004100:	4b76      	ldr	r3, [pc, #472]	@ (80042dc <HAL_RCC_ClockConfig+0x1f0>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2207      	movs	r2, #7
 8004106:	4013      	ands	r3, r2
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	429a      	cmp	r2, r3
 800410c:	d91e      	bls.n	800414c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410e:	4b73      	ldr	r3, [pc, #460]	@ (80042dc <HAL_RCC_ClockConfig+0x1f0>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2207      	movs	r2, #7
 8004114:	4393      	bics	r3, r2
 8004116:	0019      	movs	r1, r3
 8004118:	4b70      	ldr	r3, [pc, #448]	@ (80042dc <HAL_RCC_ClockConfig+0x1f0>)
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	430a      	orrs	r2, r1
 800411e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004120:	f7fe fb52 	bl	80027c8 <HAL_GetTick>
 8004124:	0003      	movs	r3, r0
 8004126:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004128:	e009      	b.n	800413e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800412a:	f7fe fb4d 	bl	80027c8 <HAL_GetTick>
 800412e:	0002      	movs	r2, r0
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	4a6a      	ldr	r2, [pc, #424]	@ (80042e0 <HAL_RCC_ClockConfig+0x1f4>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d901      	bls.n	800413e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e0ca      	b.n	80042d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800413e:	4b67      	ldr	r3, [pc, #412]	@ (80042dc <HAL_RCC_ClockConfig+0x1f0>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2207      	movs	r2, #7
 8004144:	4013      	ands	r3, r2
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	429a      	cmp	r2, r3
 800414a:	d1ee      	bne.n	800412a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2202      	movs	r2, #2
 8004152:	4013      	ands	r3, r2
 8004154:	d015      	beq.n	8004182 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2204      	movs	r2, #4
 800415c:	4013      	ands	r3, r2
 800415e:	d006      	beq.n	800416e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004160:	4b60      	ldr	r3, [pc, #384]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 8004162:	689a      	ldr	r2, [r3, #8]
 8004164:	4b5f      	ldr	r3, [pc, #380]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 8004166:	21e0      	movs	r1, #224	@ 0xe0
 8004168:	01c9      	lsls	r1, r1, #7
 800416a:	430a      	orrs	r2, r1
 800416c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800416e:	4b5d      	ldr	r3, [pc, #372]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	4a5d      	ldr	r2, [pc, #372]	@ (80042e8 <HAL_RCC_ClockConfig+0x1fc>)
 8004174:	4013      	ands	r3, r2
 8004176:	0019      	movs	r1, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689a      	ldr	r2, [r3, #8]
 800417c:	4b59      	ldr	r3, [pc, #356]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 800417e:	430a      	orrs	r2, r1
 8004180:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2201      	movs	r2, #1
 8004188:	4013      	ands	r3, r2
 800418a:	d057      	beq.n	800423c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	2b01      	cmp	r3, #1
 8004192:	d107      	bne.n	80041a4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004194:	4b53      	ldr	r3, [pc, #332]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	2380      	movs	r3, #128	@ 0x80
 800419a:	029b      	lsls	r3, r3, #10
 800419c:	4013      	ands	r3, r2
 800419e:	d12b      	bne.n	80041f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e097      	b.n	80042d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d107      	bne.n	80041bc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ac:	4b4d      	ldr	r3, [pc, #308]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	2380      	movs	r3, #128	@ 0x80
 80041b2:	049b      	lsls	r3, r3, #18
 80041b4:	4013      	ands	r3, r2
 80041b6:	d11f      	bne.n	80041f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e08b      	b.n	80042d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d107      	bne.n	80041d4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041c4:	4b47      	ldr	r3, [pc, #284]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	2380      	movs	r3, #128	@ 0x80
 80041ca:	00db      	lsls	r3, r3, #3
 80041cc:	4013      	ands	r3, r2
 80041ce:	d113      	bne.n	80041f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e07f      	b.n	80042d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	2b03      	cmp	r3, #3
 80041da:	d106      	bne.n	80041ea <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041dc:	4b41      	ldr	r3, [pc, #260]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 80041de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041e0:	2202      	movs	r2, #2
 80041e2:	4013      	ands	r3, r2
 80041e4:	d108      	bne.n	80041f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e074      	b.n	80042d4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041ea:	4b3e      	ldr	r3, [pc, #248]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 80041ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ee:	2202      	movs	r2, #2
 80041f0:	4013      	ands	r3, r2
 80041f2:	d101      	bne.n	80041f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e06d      	b.n	80042d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80041f8:	4b3a      	ldr	r3, [pc, #232]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	2207      	movs	r2, #7
 80041fe:	4393      	bics	r3, r2
 8004200:	0019      	movs	r1, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	4b37      	ldr	r3, [pc, #220]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 8004208:	430a      	orrs	r2, r1
 800420a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800420c:	f7fe fadc 	bl	80027c8 <HAL_GetTick>
 8004210:	0003      	movs	r3, r0
 8004212:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004214:	e009      	b.n	800422a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004216:	f7fe fad7 	bl	80027c8 <HAL_GetTick>
 800421a:	0002      	movs	r2, r0
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	4a2f      	ldr	r2, [pc, #188]	@ (80042e0 <HAL_RCC_ClockConfig+0x1f4>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d901      	bls.n	800422a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e054      	b.n	80042d4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800422a:	4b2e      	ldr	r3, [pc, #184]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	2238      	movs	r2, #56	@ 0x38
 8004230:	401a      	ands	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	00db      	lsls	r3, r3, #3
 8004238:	429a      	cmp	r2, r3
 800423a:	d1ec      	bne.n	8004216 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800423c:	4b27      	ldr	r3, [pc, #156]	@ (80042dc <HAL_RCC_ClockConfig+0x1f0>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2207      	movs	r2, #7
 8004242:	4013      	ands	r3, r2
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	429a      	cmp	r2, r3
 8004248:	d21e      	bcs.n	8004288 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800424a:	4b24      	ldr	r3, [pc, #144]	@ (80042dc <HAL_RCC_ClockConfig+0x1f0>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2207      	movs	r2, #7
 8004250:	4393      	bics	r3, r2
 8004252:	0019      	movs	r1, r3
 8004254:	4b21      	ldr	r3, [pc, #132]	@ (80042dc <HAL_RCC_ClockConfig+0x1f0>)
 8004256:	683a      	ldr	r2, [r7, #0]
 8004258:	430a      	orrs	r2, r1
 800425a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800425c:	f7fe fab4 	bl	80027c8 <HAL_GetTick>
 8004260:	0003      	movs	r3, r0
 8004262:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004264:	e009      	b.n	800427a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004266:	f7fe faaf 	bl	80027c8 <HAL_GetTick>
 800426a:	0002      	movs	r2, r0
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	4a1b      	ldr	r2, [pc, #108]	@ (80042e0 <HAL_RCC_ClockConfig+0x1f4>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d901      	bls.n	800427a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e02c      	b.n	80042d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800427a:	4b18      	ldr	r3, [pc, #96]	@ (80042dc <HAL_RCC_ClockConfig+0x1f0>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2207      	movs	r2, #7
 8004280:	4013      	ands	r3, r2
 8004282:	683a      	ldr	r2, [r7, #0]
 8004284:	429a      	cmp	r2, r3
 8004286:	d1ee      	bne.n	8004266 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2204      	movs	r2, #4
 800428e:	4013      	ands	r3, r2
 8004290:	d009      	beq.n	80042a6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004292:	4b14      	ldr	r3, [pc, #80]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	4a15      	ldr	r2, [pc, #84]	@ (80042ec <HAL_RCC_ClockConfig+0x200>)
 8004298:	4013      	ands	r3, r2
 800429a:	0019      	movs	r1, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68da      	ldr	r2, [r3, #12]
 80042a0:	4b10      	ldr	r3, [pc, #64]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 80042a2:	430a      	orrs	r2, r1
 80042a4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80042a6:	f000 f829 	bl	80042fc <HAL_RCC_GetSysClockFreq>
 80042aa:	0001      	movs	r1, r0
 80042ac:	4b0d      	ldr	r3, [pc, #52]	@ (80042e4 <HAL_RCC_ClockConfig+0x1f8>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	0a1b      	lsrs	r3, r3, #8
 80042b2:	220f      	movs	r2, #15
 80042b4:	401a      	ands	r2, r3
 80042b6:	4b0e      	ldr	r3, [pc, #56]	@ (80042f0 <HAL_RCC_ClockConfig+0x204>)
 80042b8:	0092      	lsls	r2, r2, #2
 80042ba:	58d3      	ldr	r3, [r2, r3]
 80042bc:	221f      	movs	r2, #31
 80042be:	4013      	ands	r3, r2
 80042c0:	000a      	movs	r2, r1
 80042c2:	40da      	lsrs	r2, r3
 80042c4:	4b0b      	ldr	r3, [pc, #44]	@ (80042f4 <HAL_RCC_ClockConfig+0x208>)
 80042c6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80042c8:	4b0b      	ldr	r3, [pc, #44]	@ (80042f8 <HAL_RCC_ClockConfig+0x20c>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	0018      	movs	r0, r3
 80042ce:	f7fe fa1f 	bl	8002710 <HAL_InitTick>
 80042d2:	0003      	movs	r3, r0
}
 80042d4:	0018      	movs	r0, r3
 80042d6:	46bd      	mov	sp, r7
 80042d8:	b004      	add	sp, #16
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	40022000 	.word	0x40022000
 80042e0:	00001388 	.word	0x00001388
 80042e4:	40021000 	.word	0x40021000
 80042e8:	fffff0ff 	.word	0xfffff0ff
 80042ec:	ffff8fff 	.word	0xffff8fff
 80042f0:	0800690c 	.word	0x0800690c
 80042f4:	20000068 	.word	0x20000068
 80042f8:	2000006c 	.word	0x2000006c

080042fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004302:	4b3c      	ldr	r3, [pc, #240]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	2238      	movs	r2, #56	@ 0x38
 8004308:	4013      	ands	r3, r2
 800430a:	d10f      	bne.n	800432c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800430c:	4b39      	ldr	r3, [pc, #228]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	0adb      	lsrs	r3, r3, #11
 8004312:	2207      	movs	r2, #7
 8004314:	4013      	ands	r3, r2
 8004316:	2201      	movs	r2, #1
 8004318:	409a      	lsls	r2, r3
 800431a:	0013      	movs	r3, r2
 800431c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800431e:	6839      	ldr	r1, [r7, #0]
 8004320:	4835      	ldr	r0, [pc, #212]	@ (80043f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004322:	f7fb feef 	bl	8000104 <__udivsi3>
 8004326:	0003      	movs	r3, r0
 8004328:	613b      	str	r3, [r7, #16]
 800432a:	e05d      	b.n	80043e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800432c:	4b31      	ldr	r3, [pc, #196]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	2238      	movs	r2, #56	@ 0x38
 8004332:	4013      	ands	r3, r2
 8004334:	2b08      	cmp	r3, #8
 8004336:	d102      	bne.n	800433e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004338:	4b30      	ldr	r3, [pc, #192]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x100>)
 800433a:	613b      	str	r3, [r7, #16]
 800433c:	e054      	b.n	80043e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800433e:	4b2d      	ldr	r3, [pc, #180]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	2238      	movs	r2, #56	@ 0x38
 8004344:	4013      	ands	r3, r2
 8004346:	2b10      	cmp	r3, #16
 8004348:	d138      	bne.n	80043bc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800434a:	4b2a      	ldr	r3, [pc, #168]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	2203      	movs	r2, #3
 8004350:	4013      	ands	r3, r2
 8004352:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004354:	4b27      	ldr	r3, [pc, #156]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	091b      	lsrs	r3, r3, #4
 800435a:	2207      	movs	r2, #7
 800435c:	4013      	ands	r3, r2
 800435e:	3301      	adds	r3, #1
 8004360:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2b03      	cmp	r3, #3
 8004366:	d10d      	bne.n	8004384 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004368:	68b9      	ldr	r1, [r7, #8]
 800436a:	4824      	ldr	r0, [pc, #144]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x100>)
 800436c:	f7fb feca 	bl	8000104 <__udivsi3>
 8004370:	0003      	movs	r3, r0
 8004372:	0019      	movs	r1, r3
 8004374:	4b1f      	ldr	r3, [pc, #124]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	0a1b      	lsrs	r3, r3, #8
 800437a:	227f      	movs	r2, #127	@ 0x7f
 800437c:	4013      	ands	r3, r2
 800437e:	434b      	muls	r3, r1
 8004380:	617b      	str	r3, [r7, #20]
        break;
 8004382:	e00d      	b.n	80043a0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004384:	68b9      	ldr	r1, [r7, #8]
 8004386:	481c      	ldr	r0, [pc, #112]	@ (80043f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004388:	f7fb febc 	bl	8000104 <__udivsi3>
 800438c:	0003      	movs	r3, r0
 800438e:	0019      	movs	r1, r3
 8004390:	4b18      	ldr	r3, [pc, #96]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	0a1b      	lsrs	r3, r3, #8
 8004396:	227f      	movs	r2, #127	@ 0x7f
 8004398:	4013      	ands	r3, r2
 800439a:	434b      	muls	r3, r1
 800439c:	617b      	str	r3, [r7, #20]
        break;
 800439e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80043a0:	4b14      	ldr	r3, [pc, #80]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	0f5b      	lsrs	r3, r3, #29
 80043a6:	2207      	movs	r2, #7
 80043a8:	4013      	ands	r3, r2
 80043aa:	3301      	adds	r3, #1
 80043ac:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80043ae:	6879      	ldr	r1, [r7, #4]
 80043b0:	6978      	ldr	r0, [r7, #20]
 80043b2:	f7fb fea7 	bl	8000104 <__udivsi3>
 80043b6:	0003      	movs	r3, r0
 80043b8:	613b      	str	r3, [r7, #16]
 80043ba:	e015      	b.n	80043e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80043bc:	4b0d      	ldr	r3, [pc, #52]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	2238      	movs	r2, #56	@ 0x38
 80043c2:	4013      	ands	r3, r2
 80043c4:	2b20      	cmp	r3, #32
 80043c6:	d103      	bne.n	80043d0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80043c8:	2380      	movs	r3, #128	@ 0x80
 80043ca:	021b      	lsls	r3, r3, #8
 80043cc:	613b      	str	r3, [r7, #16]
 80043ce:	e00b      	b.n	80043e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80043d0:	4b08      	ldr	r3, [pc, #32]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	2238      	movs	r2, #56	@ 0x38
 80043d6:	4013      	ands	r3, r2
 80043d8:	2b18      	cmp	r3, #24
 80043da:	d103      	bne.n	80043e4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80043dc:	23fa      	movs	r3, #250	@ 0xfa
 80043de:	01db      	lsls	r3, r3, #7
 80043e0:	613b      	str	r3, [r7, #16]
 80043e2:	e001      	b.n	80043e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80043e8:	693b      	ldr	r3, [r7, #16]
}
 80043ea:	0018      	movs	r0, r3
 80043ec:	46bd      	mov	sp, r7
 80043ee:	b006      	add	sp, #24
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	46c0      	nop			@ (mov r8, r8)
 80043f4:	40021000 	.word	0x40021000
 80043f8:	00f42400 	.word	0x00f42400
 80043fc:	007a1200 	.word	0x007a1200

08004400 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b086      	sub	sp, #24
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004408:	2313      	movs	r3, #19
 800440a:	18fb      	adds	r3, r7, r3
 800440c:	2200      	movs	r2, #0
 800440e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004410:	2312      	movs	r3, #18
 8004412:	18fb      	adds	r3, r7, r3
 8004414:	2200      	movs	r2, #0
 8004416:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	2380      	movs	r3, #128	@ 0x80
 800441e:	029b      	lsls	r3, r3, #10
 8004420:	4013      	ands	r3, r2
 8004422:	d100      	bne.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004424:	e0a3      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004426:	2011      	movs	r0, #17
 8004428:	183b      	adds	r3, r7, r0
 800442a:	2200      	movs	r2, #0
 800442c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800442e:	4ba5      	ldr	r3, [pc, #660]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004430:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004432:	2380      	movs	r3, #128	@ 0x80
 8004434:	055b      	lsls	r3, r3, #21
 8004436:	4013      	ands	r3, r2
 8004438:	d110      	bne.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800443a:	4ba2      	ldr	r3, [pc, #648]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800443c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800443e:	4ba1      	ldr	r3, [pc, #644]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004440:	2180      	movs	r1, #128	@ 0x80
 8004442:	0549      	lsls	r1, r1, #21
 8004444:	430a      	orrs	r2, r1
 8004446:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004448:	4b9e      	ldr	r3, [pc, #632]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800444a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800444c:	2380      	movs	r3, #128	@ 0x80
 800444e:	055b      	lsls	r3, r3, #21
 8004450:	4013      	ands	r3, r2
 8004452:	60bb      	str	r3, [r7, #8]
 8004454:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004456:	183b      	adds	r3, r7, r0
 8004458:	2201      	movs	r2, #1
 800445a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800445c:	4b9a      	ldr	r3, [pc, #616]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	4b99      	ldr	r3, [pc, #612]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004462:	2180      	movs	r1, #128	@ 0x80
 8004464:	0049      	lsls	r1, r1, #1
 8004466:	430a      	orrs	r2, r1
 8004468:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800446a:	f7fe f9ad 	bl	80027c8 <HAL_GetTick>
 800446e:	0003      	movs	r3, r0
 8004470:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004472:	e00b      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004474:	f7fe f9a8 	bl	80027c8 <HAL_GetTick>
 8004478:	0002      	movs	r2, r0
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d904      	bls.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004482:	2313      	movs	r3, #19
 8004484:	18fb      	adds	r3, r7, r3
 8004486:	2203      	movs	r2, #3
 8004488:	701a      	strb	r2, [r3, #0]
        break;
 800448a:	e005      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800448c:	4b8e      	ldr	r3, [pc, #568]	@ (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	2380      	movs	r3, #128	@ 0x80
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	4013      	ands	r3, r2
 8004496:	d0ed      	beq.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004498:	2313      	movs	r3, #19
 800449a:	18fb      	adds	r3, r7, r3
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d154      	bne.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80044a2:	4b88      	ldr	r3, [pc, #544]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80044a6:	23c0      	movs	r3, #192	@ 0xc0
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	4013      	ands	r3, r2
 80044ac:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d019      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d014      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80044be:	4b81      	ldr	r3, [pc, #516]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c2:	4a82      	ldr	r2, [pc, #520]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80044c4:	4013      	ands	r3, r2
 80044c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044c8:	4b7e      	ldr	r3, [pc, #504]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80044cc:	4b7d      	ldr	r3, [pc, #500]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044ce:	2180      	movs	r1, #128	@ 0x80
 80044d0:	0249      	lsls	r1, r1, #9
 80044d2:	430a      	orrs	r2, r1
 80044d4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044d6:	4b7b      	ldr	r3, [pc, #492]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80044da:	4b7a      	ldr	r3, [pc, #488]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044dc:	497c      	ldr	r1, [pc, #496]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80044de:	400a      	ands	r2, r1
 80044e0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044e2:	4b78      	ldr	r3, [pc, #480]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80044e4:	697a      	ldr	r2, [r7, #20]
 80044e6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	2201      	movs	r2, #1
 80044ec:	4013      	ands	r3, r2
 80044ee:	d016      	beq.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f0:	f7fe f96a 	bl	80027c8 <HAL_GetTick>
 80044f4:	0003      	movs	r3, r0
 80044f6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044f8:	e00c      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044fa:	f7fe f965 	bl	80027c8 <HAL_GetTick>
 80044fe:	0002      	movs	r2, r0
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	4a73      	ldr	r2, [pc, #460]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d904      	bls.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800450a:	2313      	movs	r3, #19
 800450c:	18fb      	adds	r3, r7, r3
 800450e:	2203      	movs	r2, #3
 8004510:	701a      	strb	r2, [r3, #0]
            break;
 8004512:	e004      	b.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004514:	4b6b      	ldr	r3, [pc, #428]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004518:	2202      	movs	r2, #2
 800451a:	4013      	ands	r3, r2
 800451c:	d0ed      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800451e:	2313      	movs	r3, #19
 8004520:	18fb      	adds	r3, r7, r3
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d10a      	bne.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004528:	4b66      	ldr	r3, [pc, #408]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800452a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452c:	4a67      	ldr	r2, [pc, #412]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800452e:	4013      	ands	r3, r2
 8004530:	0019      	movs	r1, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004536:	4b63      	ldr	r3, [pc, #396]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004538:	430a      	orrs	r2, r1
 800453a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800453c:	e00c      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800453e:	2312      	movs	r3, #18
 8004540:	18fb      	adds	r3, r7, r3
 8004542:	2213      	movs	r2, #19
 8004544:	18ba      	adds	r2, r7, r2
 8004546:	7812      	ldrb	r2, [r2, #0]
 8004548:	701a      	strb	r2, [r3, #0]
 800454a:	e005      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800454c:	2312      	movs	r3, #18
 800454e:	18fb      	adds	r3, r7, r3
 8004550:	2213      	movs	r2, #19
 8004552:	18ba      	adds	r2, r7, r2
 8004554:	7812      	ldrb	r2, [r2, #0]
 8004556:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004558:	2311      	movs	r3, #17
 800455a:	18fb      	adds	r3, r7, r3
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d105      	bne.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004562:	4b58      	ldr	r3, [pc, #352]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004564:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004566:	4b57      	ldr	r3, [pc, #348]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004568:	495b      	ldr	r1, [pc, #364]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800456a:	400a      	ands	r2, r1
 800456c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2201      	movs	r2, #1
 8004574:	4013      	ands	r3, r2
 8004576:	d009      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004578:	4b52      	ldr	r3, [pc, #328]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800457a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457c:	2203      	movs	r2, #3
 800457e:	4393      	bics	r3, r2
 8004580:	0019      	movs	r1, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685a      	ldr	r2, [r3, #4]
 8004586:	4b4f      	ldr	r3, [pc, #316]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004588:	430a      	orrs	r2, r1
 800458a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2210      	movs	r2, #16
 8004592:	4013      	ands	r3, r2
 8004594:	d009      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004596:	4b4b      	ldr	r3, [pc, #300]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459a:	4a50      	ldr	r2, [pc, #320]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800459c:	4013      	ands	r3, r2
 800459e:	0019      	movs	r1, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	4b47      	ldr	r3, [pc, #284]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045a6:	430a      	orrs	r2, r1
 80045a8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	2380      	movs	r3, #128	@ 0x80
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	4013      	ands	r3, r2
 80045b4:	d009      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045b6:	4b43      	ldr	r3, [pc, #268]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ba:	4a49      	ldr	r2, [pc, #292]	@ (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80045bc:	4013      	ands	r3, r2
 80045be:	0019      	movs	r1, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	695a      	ldr	r2, [r3, #20]
 80045c4:	4b3f      	ldr	r3, [pc, #252]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045c6:	430a      	orrs	r2, r1
 80045c8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	2380      	movs	r3, #128	@ 0x80
 80045d0:	00db      	lsls	r3, r3, #3
 80045d2:	4013      	ands	r3, r2
 80045d4:	d009      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80045d6:	4b3b      	ldr	r3, [pc, #236]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045da:	4a42      	ldr	r2, [pc, #264]	@ (80046e4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80045dc:	4013      	ands	r3, r2
 80045de:	0019      	movs	r1, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	699a      	ldr	r2, [r3, #24]
 80045e4:	4b37      	ldr	r3, [pc, #220]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045e6:	430a      	orrs	r2, r1
 80045e8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2220      	movs	r2, #32
 80045f0:	4013      	ands	r3, r2
 80045f2:	d009      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045f4:	4b33      	ldr	r3, [pc, #204]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80045f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045f8:	4a3b      	ldr	r2, [pc, #236]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80045fa:	4013      	ands	r3, r2
 80045fc:	0019      	movs	r1, r3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68da      	ldr	r2, [r3, #12]
 8004602:	4b30      	ldr	r3, [pc, #192]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004604:	430a      	orrs	r2, r1
 8004606:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	2380      	movs	r3, #128	@ 0x80
 800460e:	01db      	lsls	r3, r3, #7
 8004610:	4013      	ands	r3, r2
 8004612:	d015      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004614:	4b2b      	ldr	r3, [pc, #172]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	0899      	lsrs	r1, r3, #2
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	69da      	ldr	r2, [r3, #28]
 8004620:	4b28      	ldr	r3, [pc, #160]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004622:	430a      	orrs	r2, r1
 8004624:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	69da      	ldr	r2, [r3, #28]
 800462a:	2380      	movs	r3, #128	@ 0x80
 800462c:	05db      	lsls	r3, r3, #23
 800462e:	429a      	cmp	r2, r3
 8004630:	d106      	bne.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004632:	4b24      	ldr	r3, [pc, #144]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004634:	68da      	ldr	r2, [r3, #12]
 8004636:	4b23      	ldr	r3, [pc, #140]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004638:	2180      	movs	r1, #128	@ 0x80
 800463a:	0249      	lsls	r1, r1, #9
 800463c:	430a      	orrs	r2, r1
 800463e:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	2380      	movs	r3, #128	@ 0x80
 8004646:	039b      	lsls	r3, r3, #14
 8004648:	4013      	ands	r3, r2
 800464a:	d016      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800464c:	4b1d      	ldr	r3, [pc, #116]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800464e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004650:	4a26      	ldr	r2, [pc, #152]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004652:	4013      	ands	r3, r2
 8004654:	0019      	movs	r1, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1a      	ldr	r2, [r3, #32]
 800465a:	4b1a      	ldr	r3, [pc, #104]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800465c:	430a      	orrs	r2, r1
 800465e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a1a      	ldr	r2, [r3, #32]
 8004664:	2380      	movs	r3, #128	@ 0x80
 8004666:	03db      	lsls	r3, r3, #15
 8004668:	429a      	cmp	r2, r3
 800466a:	d106      	bne.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800466c:	4b15      	ldr	r3, [pc, #84]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800466e:	68da      	ldr	r2, [r3, #12]
 8004670:	4b14      	ldr	r3, [pc, #80]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004672:	2180      	movs	r1, #128	@ 0x80
 8004674:	0449      	lsls	r1, r1, #17
 8004676:	430a      	orrs	r2, r1
 8004678:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	2380      	movs	r3, #128	@ 0x80
 8004680:	011b      	lsls	r3, r3, #4
 8004682:	4013      	ands	r3, r2
 8004684:	d016      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004686:	4b0f      	ldr	r3, [pc, #60]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800468a:	4a19      	ldr	r2, [pc, #100]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800468c:	4013      	ands	r3, r2
 800468e:	0019      	movs	r1, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	691a      	ldr	r2, [r3, #16]
 8004694:	4b0b      	ldr	r3, [pc, #44]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004696:	430a      	orrs	r2, r1
 8004698:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	691a      	ldr	r2, [r3, #16]
 800469e:	2380      	movs	r3, #128	@ 0x80
 80046a0:	01db      	lsls	r3, r3, #7
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d106      	bne.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80046a6:	4b07      	ldr	r3, [pc, #28]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80046a8:	68da      	ldr	r2, [r3, #12]
 80046aa:	4b06      	ldr	r3, [pc, #24]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80046ac:	2180      	movs	r1, #128	@ 0x80
 80046ae:	0249      	lsls	r1, r1, #9
 80046b0:	430a      	orrs	r2, r1
 80046b2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80046b4:	2312      	movs	r3, #18
 80046b6:	18fb      	adds	r3, r7, r3
 80046b8:	781b      	ldrb	r3, [r3, #0]
}
 80046ba:	0018      	movs	r0, r3
 80046bc:	46bd      	mov	sp, r7
 80046be:	b006      	add	sp, #24
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	46c0      	nop			@ (mov r8, r8)
 80046c4:	40021000 	.word	0x40021000
 80046c8:	40007000 	.word	0x40007000
 80046cc:	fffffcff 	.word	0xfffffcff
 80046d0:	fffeffff 	.word	0xfffeffff
 80046d4:	00001388 	.word	0x00001388
 80046d8:	efffffff 	.word	0xefffffff
 80046dc:	fffff3ff 	.word	0xfffff3ff
 80046e0:	fff3ffff 	.word	0xfff3ffff
 80046e4:	ffcfffff 	.word	0xffcfffff
 80046e8:	ffffcfff 	.word	0xffffcfff
 80046ec:	ffbfffff 	.word	0xffbfffff
 80046f0:	ffff3fff 	.word	0xffff3fff

080046f4 <HAL_RCCEx_EnableLSCO>:
  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
  * @retval None
  */
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
{
 80046f4:	b590      	push	{r4, r7, lr}
 80046f6:	b08b      	sub	sp, #44	@ 0x2c
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  FlagStatus       pwrclkchanged = RESET;
 80046fc:	2427      	movs	r4, #39	@ 0x27
 80046fe:	193b      	adds	r3, r7, r4
 8004700:	2200      	movs	r2, #0
 8004702:	701a      	strb	r2, [r3, #0]
  FlagStatus       backupchanged = RESET;
 8004704:	2326      	movs	r3, #38	@ 0x26
 8004706:	18fb      	adds	r3, r7, r3
 8004708:	2200      	movs	r2, #0
 800470a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));

  /* LSCO Pin Clock Enable */
  LSCO_CLK_ENABLE();
 800470c:	4b31      	ldr	r3, [pc, #196]	@ (80047d4 <HAL_RCCEx_EnableLSCO+0xe0>)
 800470e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004710:	4b30      	ldr	r3, [pc, #192]	@ (80047d4 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004712:	2101      	movs	r1, #1
 8004714:	430a      	orrs	r2, r1
 8004716:	635a      	str	r2, [r3, #52]	@ 0x34
 8004718:	4b2e      	ldr	r3, [pc, #184]	@ (80047d4 <HAL_RCCEx_EnableLSCO+0xe0>)
 800471a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800471c:	2201      	movs	r2, #1
 800471e:	4013      	ands	r3, r2
 8004720:	60fb      	str	r3, [r7, #12]
 8004722:	68fb      	ldr	r3, [r7, #12]

  /* Configure the LSCO pin in analog mode */
  GPIO_InitStruct.Pin = LSCO_PIN;
 8004724:	2110      	movs	r1, #16
 8004726:	187b      	adds	r3, r7, r1
 8004728:	2204      	movs	r2, #4
 800472a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800472c:	187b      	adds	r3, r7, r1
 800472e:	2203      	movs	r2, #3
 8004730:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004732:	187b      	adds	r3, r7, r1
 8004734:	2203      	movs	r2, #3
 8004736:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004738:	187b      	adds	r3, r7, r1
 800473a:	2200      	movs	r2, #0
 800473c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 800473e:	187a      	adds	r2, r7, r1
 8004740:	23a0      	movs	r3, #160	@ 0xa0
 8004742:	05db      	lsls	r3, r3, #23
 8004744:	0011      	movs	r1, r2
 8004746:	0018      	movs	r0, r3
 8004748:	f7fe f926 	bl	8002998 <HAL_GPIO_Init>

  /* Update LSCOSEL clock source in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800474c:	4b21      	ldr	r3, [pc, #132]	@ (80047d4 <HAL_RCCEx_EnableLSCO+0xe0>)
 800474e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004750:	2380      	movs	r3, #128	@ 0x80
 8004752:	055b      	lsls	r3, r3, #21
 8004754:	4013      	ands	r3, r2
 8004756:	d110      	bne.n	800477a <HAL_RCCEx_EnableLSCO+0x86>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004758:	4b1e      	ldr	r3, [pc, #120]	@ (80047d4 <HAL_RCCEx_EnableLSCO+0xe0>)
 800475a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800475c:	4b1d      	ldr	r3, [pc, #116]	@ (80047d4 <HAL_RCCEx_EnableLSCO+0xe0>)
 800475e:	2180      	movs	r1, #128	@ 0x80
 8004760:	0549      	lsls	r1, r1, #21
 8004762:	430a      	orrs	r2, r1
 8004764:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004766:	4b1b      	ldr	r3, [pc, #108]	@ (80047d4 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004768:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800476a:	2380      	movs	r3, #128	@ 0x80
 800476c:	055b      	lsls	r3, r3, #21
 800476e:	4013      	ands	r3, r2
 8004770:	60bb      	str	r3, [r7, #8]
 8004772:	68bb      	ldr	r3, [r7, #8]
    pwrclkchanged = SET;
 8004774:	193b      	adds	r3, r7, r4
 8004776:	2201      	movs	r2, #1
 8004778:	701a      	strb	r2, [r3, #0]
  }
  if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800477a:	4b17      	ldr	r3, [pc, #92]	@ (80047d8 <HAL_RCCEx_EnableLSCO+0xe4>)
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	2380      	movs	r3, #128	@ 0x80
 8004780:	005b      	lsls	r3, r3, #1
 8004782:	4013      	ands	r3, r2
 8004784:	d105      	bne.n	8004792 <HAL_RCCEx_EnableLSCO+0x9e>
  {
    HAL_PWR_EnableBkUpAccess();
 8004786:	f7ff f939 	bl	80039fc <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
 800478a:	2326      	movs	r3, #38	@ 0x26
 800478c:	18fb      	adds	r3, r7, r3
 800478e:	2201      	movs	r2, #1
 8004790:	701a      	strb	r2, [r3, #0]
  }

  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 8004792:	4b10      	ldr	r3, [pc, #64]	@ (80047d4 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004796:	4a11      	ldr	r2, [pc, #68]	@ (80047dc <HAL_RCCEx_EnableLSCO+0xe8>)
 8004798:	401a      	ands	r2, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	431a      	orrs	r2, r3
 800479e:	4b0d      	ldr	r3, [pc, #52]	@ (80047d4 <HAL_RCCEx_EnableLSCO+0xe0>)
 80047a0:	2180      	movs	r1, #128	@ 0x80
 80047a2:	0449      	lsls	r1, r1, #17
 80047a4:	430a      	orrs	r2, r1
 80047a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (backupchanged == SET)
 80047a8:	2326      	movs	r3, #38	@ 0x26
 80047aa:	18fb      	adds	r3, r7, r3
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d101      	bne.n	80047b6 <HAL_RCCEx_EnableLSCO+0xc2>
  {
    HAL_PWR_DisableBkUpAccess();
 80047b2:	f7ff f931 	bl	8003a18 <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
 80047b6:	2327      	movs	r3, #39	@ 0x27
 80047b8:	18fb      	adds	r3, r7, r3
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d105      	bne.n	80047cc <HAL_RCCEx_EnableLSCO+0xd8>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
 80047c0:	4b04      	ldr	r3, [pc, #16]	@ (80047d4 <HAL_RCCEx_EnableLSCO+0xe0>)
 80047c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047c4:	4b03      	ldr	r3, [pc, #12]	@ (80047d4 <HAL_RCCEx_EnableLSCO+0xe0>)
 80047c6:	4906      	ldr	r1, [pc, #24]	@ (80047e0 <HAL_RCCEx_EnableLSCO+0xec>)
 80047c8:	400a      	ands	r2, r1
 80047ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
}
 80047cc:	46c0      	nop			@ (mov r8, r8)
 80047ce:	46bd      	mov	sp, r7
 80047d0:	b00b      	add	sp, #44	@ 0x2c
 80047d2:	bd90      	pop	{r4, r7, pc}
 80047d4:	40021000 	.word	0x40021000
 80047d8:	40007000 	.word	0x40007000
 80047dc:	fcffffff 	.word	0xfcffffff
 80047e0:	efffffff 	.word	0xefffffff

080047e4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80047e4:	b5b0      	push	{r4, r5, r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80047ec:	230f      	movs	r3, #15
 80047ee:	18fb      	adds	r3, r7, r3
 80047f0:	2201      	movs	r2, #1
 80047f2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d100      	bne.n	80047fc <HAL_RTC_Init+0x18>
 80047fa:	e08c      	b.n	8004916 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2229      	movs	r2, #41	@ 0x29
 8004800:	5c9b      	ldrb	r3, [r3, r2]
 8004802:	b2db      	uxtb	r3, r3
 8004804:	2b00      	cmp	r3, #0
 8004806:	d10b      	bne.n	8004820 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2228      	movs	r2, #40	@ 0x28
 800480c:	2100      	movs	r1, #0
 800480e:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2288      	movs	r2, #136	@ 0x88
 8004814:	0212      	lsls	r2, r2, #8
 8004816:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	0018      	movs	r0, r3
 800481c:	f7fd fd9a 	bl	8002354 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2229      	movs	r2, #41	@ 0x29
 8004824:	2102      	movs	r1, #2
 8004826:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	2210      	movs	r2, #16
 8004830:	4013      	ands	r3, r2
 8004832:	2b10      	cmp	r3, #16
 8004834:	d062      	beq.n	80048fc <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	22ca      	movs	r2, #202	@ 0xca
 800483c:	625a      	str	r2, [r3, #36]	@ 0x24
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2253      	movs	r2, #83	@ 0x53
 8004844:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004846:	250f      	movs	r5, #15
 8004848:	197c      	adds	r4, r7, r5
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	0018      	movs	r0, r3
 800484e:	f000 fcb9 	bl	80051c4 <RTC_EnterInitMode>
 8004852:	0003      	movs	r3, r0
 8004854:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8004856:	0028      	movs	r0, r5
 8004858:	183b      	adds	r3, r7, r0
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d12c      	bne.n	80048ba <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	699a      	ldr	r2, [r3, #24]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	492e      	ldr	r1, [pc, #184]	@ (8004924 <HAL_RTC_Init+0x140>)
 800486c:	400a      	ands	r2, r1
 800486e:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	6999      	ldr	r1, [r3, #24]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	689a      	ldr	r2, [r3, #8]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	431a      	orrs	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	69db      	ldr	r3, [r3, #28]
 8004884:	431a      	orrs	r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	430a      	orrs	r2, r1
 800488c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6912      	ldr	r2, [r2, #16]
 8004896:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6919      	ldr	r1, [r3, #16]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	041a      	lsls	r2, r3, #16
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	430a      	orrs	r2, r1
 80048aa:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80048ac:	183c      	adds	r4, r7, r0
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	0018      	movs	r0, r3
 80048b2:	f000 fcc9 	bl	8005248 <RTC_ExitInitMode>
 80048b6:	0003      	movs	r3, r0
 80048b8:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 80048ba:	230f      	movs	r3, #15
 80048bc:	18fb      	adds	r3, r7, r3
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d116      	bne.n	80048f2 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	699a      	ldr	r2, [r3, #24]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	00d2      	lsls	r2, r2, #3
 80048d0:	08d2      	lsrs	r2, r2, #3
 80048d2:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6999      	ldr	r1, [r3, #24]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a1b      	ldr	r3, [r3, #32]
 80048e2:	431a      	orrs	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	431a      	orrs	r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	430a      	orrs	r2, r1
 80048f0:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	22ff      	movs	r2, #255	@ 0xff
 80048f8:	625a      	str	r2, [r3, #36]	@ 0x24
 80048fa:	e003      	b.n	8004904 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80048fc:	230f      	movs	r3, #15
 80048fe:	18fb      	adds	r3, r7, r3
 8004900:	2200      	movs	r2, #0
 8004902:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8004904:	230f      	movs	r3, #15
 8004906:	18fb      	adds	r3, r7, r3
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d103      	bne.n	8004916 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2229      	movs	r2, #41	@ 0x29
 8004912:	2101      	movs	r1, #1
 8004914:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8004916:	230f      	movs	r3, #15
 8004918:	18fb      	adds	r3, r7, r3
 800491a:	781b      	ldrb	r3, [r3, #0]
}
 800491c:	0018      	movs	r0, r3
 800491e:	46bd      	mov	sp, r7
 8004920:	b004      	add	sp, #16
 8004922:	bdb0      	pop	{r4, r5, r7, pc}
 8004924:	fb8fffbf 	.word	0xfb8fffbf

08004928 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004928:	b5b0      	push	{r4, r5, r7, lr}
 800492a:	b086      	sub	sp, #24
 800492c:	af00      	add	r7, sp, #0
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	60b9      	str	r1, [r7, #8]
 8004932:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2228      	movs	r2, #40	@ 0x28
 8004938:	5c9b      	ldrb	r3, [r3, r2]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d101      	bne.n	8004942 <HAL_RTC_SetTime+0x1a>
 800493e:	2302      	movs	r3, #2
 8004940:	e092      	b.n	8004a68 <HAL_RTC_SetTime+0x140>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2228      	movs	r2, #40	@ 0x28
 8004946:	2101      	movs	r1, #1
 8004948:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2229      	movs	r2, #41	@ 0x29
 800494e:	2102      	movs	r1, #2
 8004950:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	22ca      	movs	r2, #202	@ 0xca
 8004958:	625a      	str	r2, [r3, #36]	@ 0x24
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2253      	movs	r2, #83	@ 0x53
 8004960:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004962:	2513      	movs	r5, #19
 8004964:	197c      	adds	r4, r7, r5
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	0018      	movs	r0, r3
 800496a:	f000 fc2b 	bl	80051c4 <RTC_EnterInitMode>
 800496e:	0003      	movs	r3, r0
 8004970:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004972:	197b      	adds	r3, r7, r5
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d162      	bne.n	8004a40 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d125      	bne.n	80049cc <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	2240      	movs	r2, #64	@ 0x40
 8004988:	4013      	ands	r3, r2
 800498a:	d102      	bne.n	8004992 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	2200      	movs	r2, #0
 8004990:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	0018      	movs	r0, r3
 8004998:	f000 fc9a 	bl	80052d0 <RTC_ByteToBcd2>
 800499c:	0003      	movs	r3, r0
 800499e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	785b      	ldrb	r3, [r3, #1]
 80049a4:	0018      	movs	r0, r3
 80049a6:	f000 fc93 	bl	80052d0 <RTC_ByteToBcd2>
 80049aa:	0003      	movs	r3, r0
 80049ac:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80049ae:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	789b      	ldrb	r3, [r3, #2]
 80049b4:	0018      	movs	r0, r3
 80049b6:	f000 fc8b 	bl	80052d0 <RTC_ByteToBcd2>
 80049ba:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80049bc:	0022      	movs	r2, r4
 80049be:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	78db      	ldrb	r3, [r3, #3]
 80049c4:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80049c6:	4313      	orrs	r3, r2
 80049c8:	617b      	str	r3, [r7, #20]
 80049ca:	e017      	b.n	80049fc <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	699b      	ldr	r3, [r3, #24]
 80049d2:	2240      	movs	r2, #64	@ 0x40
 80049d4:	4013      	ands	r3, r2
 80049d6:	d102      	bne.n	80049de <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	2200      	movs	r2, #0
 80049dc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	785b      	ldrb	r3, [r3, #1]
 80049e8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80049ea:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80049f0:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	78db      	ldrb	r3, [r3, #3]
 80049f6:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80049f8:	4313      	orrs	r3, r2
 80049fa:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	491b      	ldr	r1, [pc, #108]	@ (8004a70 <HAL_RTC_SetTime+0x148>)
 8004a04:	400a      	ands	r2, r1
 8004a06:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	699a      	ldr	r2, [r3, #24]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4918      	ldr	r1, [pc, #96]	@ (8004a74 <HAL_RTC_SetTime+0x14c>)
 8004a14:	400a      	ands	r2, r1
 8004a16:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6999      	ldr	r1, [r3, #24]
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	691b      	ldr	r3, [r3, #16]
 8004a26:	431a      	orrs	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004a30:	2313      	movs	r3, #19
 8004a32:	18fc      	adds	r4, r7, r3
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	0018      	movs	r0, r3
 8004a38:	f000 fc06 	bl	8005248 <RTC_ExitInitMode>
 8004a3c:	0003      	movs	r3, r0
 8004a3e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	22ff      	movs	r2, #255	@ 0xff
 8004a46:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 8004a48:	2313      	movs	r3, #19
 8004a4a:	18fb      	adds	r3, r7, r3
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d103      	bne.n	8004a5a <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2229      	movs	r2, #41	@ 0x29
 8004a56:	2101      	movs	r1, #1
 8004a58:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2228      	movs	r2, #40	@ 0x28
 8004a5e:	2100      	movs	r1, #0
 8004a60:	5499      	strb	r1, [r3, r2]

  return status;
 8004a62:	2313      	movs	r3, #19
 8004a64:	18fb      	adds	r3, r7, r3
 8004a66:	781b      	ldrb	r3, [r3, #0]
}
 8004a68:	0018      	movs	r0, r3
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	b006      	add	sp, #24
 8004a6e:	bdb0      	pop	{r4, r5, r7, pc}
 8004a70:	007f7f7f 	.word	0x007f7f7f
 8004a74:	fffbffff 	.word	0xfffbffff

08004a78 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	689a      	ldr	r2, [r3, #8]
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	045b      	lsls	r3, r3, #17
 8004a96:	0c5a      	lsrs	r2, r3, #17
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a22      	ldr	r2, [pc, #136]	@ (8004b2c <HAL_RTC_GetTime+0xb4>)
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	0c1b      	lsrs	r3, r3, #16
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	223f      	movs	r2, #63	@ 0x3f
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	b2da      	uxtb	r2, r3
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	0a1b      	lsrs	r3, r3, #8
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	227f      	movs	r2, #127	@ 0x7f
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	b2da      	uxtb	r2, r3
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	227f      	movs	r2, #127	@ 0x7f
 8004ace:	4013      	ands	r3, r2
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	0d9b      	lsrs	r3, r3, #22
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2201      	movs	r2, #1
 8004ade:	4013      	ands	r3, r2
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d11a      	bne.n	8004b22 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	781b      	ldrb	r3, [r3, #0]
 8004af0:	0018      	movs	r0, r3
 8004af2:	f000 fc15 	bl	8005320 <RTC_Bcd2ToByte>
 8004af6:	0003      	movs	r3, r0
 8004af8:	001a      	movs	r2, r3
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	785b      	ldrb	r3, [r3, #1]
 8004b02:	0018      	movs	r0, r3
 8004b04:	f000 fc0c 	bl	8005320 <RTC_Bcd2ToByte>
 8004b08:	0003      	movs	r3, r0
 8004b0a:	001a      	movs	r2, r3
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	789b      	ldrb	r3, [r3, #2]
 8004b14:	0018      	movs	r0, r3
 8004b16:	f000 fc03 	bl	8005320 <RTC_Bcd2ToByte>
 8004b1a:	0003      	movs	r3, r0
 8004b1c:	001a      	movs	r2, r3
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	0018      	movs	r0, r3
 8004b26:	46bd      	mov	sp, r7
 8004b28:	b006      	add	sp, #24
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	007f7f7f 	.word	0x007f7f7f

08004b30 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004b30:	b5b0      	push	{r4, r5, r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2228      	movs	r2, #40	@ 0x28
 8004b40:	5c9b      	ldrb	r3, [r3, r2]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d101      	bne.n	8004b4a <HAL_RTC_SetDate+0x1a>
 8004b46:	2302      	movs	r3, #2
 8004b48:	e07e      	b.n	8004c48 <HAL_RTC_SetDate+0x118>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2228      	movs	r2, #40	@ 0x28
 8004b4e:	2101      	movs	r1, #1
 8004b50:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2229      	movs	r2, #41	@ 0x29
 8004b56:	2102      	movs	r1, #2
 8004b58:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d10e      	bne.n	8004b7e <HAL_RTC_SetDate+0x4e>
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	785b      	ldrb	r3, [r3, #1]
 8004b64:	001a      	movs	r2, r3
 8004b66:	2310      	movs	r3, #16
 8004b68:	4013      	ands	r3, r2
 8004b6a:	d008      	beq.n	8004b7e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	785b      	ldrb	r3, [r3, #1]
 8004b70:	2210      	movs	r2, #16
 8004b72:	4393      	bics	r3, r2
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	330a      	adds	r3, #10
 8004b78:	b2da      	uxtb	r2, r3
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d11c      	bne.n	8004bbe <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	78db      	ldrb	r3, [r3, #3]
 8004b88:	0018      	movs	r0, r3
 8004b8a:	f000 fba1 	bl	80052d0 <RTC_ByteToBcd2>
 8004b8e:	0003      	movs	r3, r0
 8004b90:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	785b      	ldrb	r3, [r3, #1]
 8004b96:	0018      	movs	r0, r3
 8004b98:	f000 fb9a 	bl	80052d0 <RTC_ByteToBcd2>
 8004b9c:	0003      	movs	r3, r0
 8004b9e:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004ba0:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	789b      	ldrb	r3, [r3, #2]
 8004ba6:	0018      	movs	r0, r3
 8004ba8:	f000 fb92 	bl	80052d0 <RTC_ByteToBcd2>
 8004bac:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004bae:	0022      	movs	r2, r4
 8004bb0:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	617b      	str	r3, [r7, #20]
 8004bbc:	e00e      	b.n	8004bdc <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	78db      	ldrb	r3, [r3, #3]
 8004bc2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	785b      	ldrb	r3, [r3, #1]
 8004bc8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004bca:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004bd0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	22ca      	movs	r2, #202	@ 0xca
 8004be2:	625a      	str	r2, [r3, #36]	@ 0x24
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2253      	movs	r2, #83	@ 0x53
 8004bea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004bec:	2513      	movs	r5, #19
 8004bee:	197c      	adds	r4, r7, r5
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	0018      	movs	r0, r3
 8004bf4:	f000 fae6 	bl	80051c4 <RTC_EnterInitMode>
 8004bf8:	0003      	movs	r3, r0
 8004bfa:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004bfc:	0028      	movs	r0, r5
 8004bfe:	183b      	adds	r3, r7, r0
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10c      	bne.n	8004c20 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	4910      	ldr	r1, [pc, #64]	@ (8004c50 <HAL_RTC_SetDate+0x120>)
 8004c0e:	400a      	ands	r2, r1
 8004c10:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004c12:	183c      	adds	r4, r7, r0
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	0018      	movs	r0, r3
 8004c18:	f000 fb16 	bl	8005248 <RTC_ExitInitMode>
 8004c1c:	0003      	movs	r3, r0
 8004c1e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	22ff      	movs	r2, #255	@ 0xff
 8004c26:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004c28:	2313      	movs	r3, #19
 8004c2a:	18fb      	adds	r3, r7, r3
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d103      	bne.n	8004c3a <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2229      	movs	r2, #41	@ 0x29
 8004c36:	2101      	movs	r1, #1
 8004c38:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2228      	movs	r2, #40	@ 0x28
 8004c3e:	2100      	movs	r1, #0
 8004c40:	5499      	strb	r1, [r3, r2]

  return status;
 8004c42:	2313      	movs	r3, #19
 8004c44:	18fb      	adds	r3, r7, r3
 8004c46:	781b      	ldrb	r3, [r3, #0]
}
 8004c48:	0018      	movs	r0, r3
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	b006      	add	sp, #24
 8004c4e:	bdb0      	pop	{r4, r5, r7, pc}
 8004c50:	00ffff3f 	.word	0x00ffff3f

08004c54 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b086      	sub	sp, #24
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	4a21      	ldr	r2, [pc, #132]	@ (8004cec <HAL_RTC_GetDate+0x98>)
 8004c68:	4013      	ands	r3, r2
 8004c6a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	0c1b      	lsrs	r3, r3, #16
 8004c70:	b2da      	uxtb	r2, r3
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	0a1b      	lsrs	r3, r3, #8
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	221f      	movs	r2, #31
 8004c7e:	4013      	ands	r3, r2
 8004c80:	b2da      	uxtb	r2, r3
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	223f      	movs	r2, #63	@ 0x3f
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	b2da      	uxtb	r2, r3
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	0b5b      	lsrs	r3, r3, #13
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2207      	movs	r2, #7
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	b2da      	uxtb	r2, r3
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d11a      	bne.n	8004ce0 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	78db      	ldrb	r3, [r3, #3]
 8004cae:	0018      	movs	r0, r3
 8004cb0:	f000 fb36 	bl	8005320 <RTC_Bcd2ToByte>
 8004cb4:	0003      	movs	r3, r0
 8004cb6:	001a      	movs	r2, r3
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	785b      	ldrb	r3, [r3, #1]
 8004cc0:	0018      	movs	r0, r3
 8004cc2:	f000 fb2d 	bl	8005320 <RTC_Bcd2ToByte>
 8004cc6:	0003      	movs	r3, r0
 8004cc8:	001a      	movs	r2, r3
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	789b      	ldrb	r3, [r3, #2]
 8004cd2:	0018      	movs	r0, r3
 8004cd4:	f000 fb24 	bl	8005320 <RTC_Bcd2ToByte>
 8004cd8:	0003      	movs	r3, r0
 8004cda:	001a      	movs	r2, r3
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	0018      	movs	r0, r3
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	b006      	add	sp, #24
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	46c0      	nop			@ (mov r8, r8)
 8004cec:	00ffff3f 	.word	0x00ffff3f

08004cf0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004cf0:	b590      	push	{r4, r7, lr}
 8004cf2:	b089      	sub	sp, #36	@ 0x24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2228      	movs	r2, #40	@ 0x28
 8004d00:	5c9b      	ldrb	r3, [r3, r2]
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d101      	bne.n	8004d0a <HAL_RTC_SetAlarm_IT+0x1a>
 8004d06:	2302      	movs	r3, #2
 8004d08:	e127      	b.n	8004f5a <HAL_RTC_SetAlarm_IT+0x26a>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2228      	movs	r2, #40	@ 0x28
 8004d0e:	2101      	movs	r1, #1
 8004d10:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2229      	movs	r2, #41	@ 0x29
 8004d16:	2102      	movs	r1, #2
 8004d18:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d136      	bne.n	8004d8e <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	2240      	movs	r2, #64	@ 0x40
 8004d28:	4013      	ands	r3, r2
 8004d2a:	d102      	bne.n	8004d32 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	0018      	movs	r0, r3
 8004d38:	f000 faca 	bl	80052d0 <RTC_ByteToBcd2>
 8004d3c:	0003      	movs	r3, r0
 8004d3e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	785b      	ldrb	r3, [r3, #1]
 8004d44:	0018      	movs	r0, r3
 8004d46:	f000 fac3 	bl	80052d0 <RTC_ByteToBcd2>
 8004d4a:	0003      	movs	r3, r0
 8004d4c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d4e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	789b      	ldrb	r3, [r3, #2]
 8004d54:	0018      	movs	r0, r3
 8004d56:	f000 fabb 	bl	80052d0 <RTC_ByteToBcd2>
 8004d5a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004d5c:	0022      	movs	r2, r4
 8004d5e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	78db      	ldrb	r3, [r3, #3]
 8004d64:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004d66:	431a      	orrs	r2, r3
 8004d68:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	2220      	movs	r2, #32
 8004d6e:	5c9b      	ldrb	r3, [r3, r2]
 8004d70:	0018      	movs	r0, r3
 8004d72:	f000 faad 	bl	80052d0 <RTC_ByteToBcd2>
 8004d76:	0003      	movs	r3, r0
 8004d78:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004d7a:	0022      	movs	r2, r4
 8004d7c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004d82:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	61fb      	str	r3, [r7, #28]
 8004d8c:	e022      	b.n	8004dd4 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	2240      	movs	r2, #64	@ 0x40
 8004d96:	4013      	ands	r3, r2
 8004d98:	d102      	bne.n	8004da0 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	781b      	ldrb	r3, [r3, #0]
 8004da4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	785b      	ldrb	r3, [r3, #1]
 8004daa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004dac:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004dae:	68ba      	ldr	r2, [r7, #8]
 8004db0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004db2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	78db      	ldrb	r3, [r3, #3]
 8004db8:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004dba:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	2120      	movs	r1, #32
 8004dc0:	5c5b      	ldrb	r3, [r3, r1]
 8004dc2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004dc4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004dca:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	685a      	ldr	r2, [r3, #4]
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	22ca      	movs	r2, #202	@ 0xca
 8004de6:	625a      	str	r2, [r3, #36]	@ 0x24
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2253      	movs	r2, #83	@ 0x53
 8004dee:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004df4:	2380      	movs	r3, #128	@ 0x80
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d14c      	bne.n	8004e96 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	699a      	ldr	r2, [r3, #24]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4957      	ldr	r1, [pc, #348]	@ (8004f64 <HAL_RTC_SetAlarm_IT+0x274>)
 8004e08:	400a      	ands	r2, r1
 8004e0a:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2101      	movs	r1, #1
 8004e18:	430a      	orrs	r2, r1
 8004e1a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004e1c:	f7fd fcd4 	bl	80027c8 <HAL_GetTick>
 8004e20:	0003      	movs	r3, r0
 8004e22:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004e24:	e016      	b.n	8004e54 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004e26:	f7fd fccf 	bl	80027c8 <HAL_GetTick>
 8004e2a:	0002      	movs	r2, r0
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	1ad2      	subs	r2, r2, r3
 8004e30:	23fa      	movs	r3, #250	@ 0xfa
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d90d      	bls.n	8004e54 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	22ff      	movs	r2, #255	@ 0xff
 8004e3e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2229      	movs	r2, #41	@ 0x29
 8004e44:	2103      	movs	r1, #3
 8004e46:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2228      	movs	r2, #40	@ 0x28
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e082      	b.n	8004f5a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	d0e2      	beq.n	8004e26 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	69fa      	ldr	r2, [r7, #28]
 8004e66:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	699a      	ldr	r2, [r3, #24]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2180      	movs	r1, #128	@ 0x80
 8004e7c:	0049      	lsls	r1, r1, #1
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	699a      	ldr	r2, [r3, #24]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2180      	movs	r1, #128	@ 0x80
 8004e8e:	0149      	lsls	r1, r1, #5
 8004e90:	430a      	orrs	r2, r1
 8004e92:	619a      	str	r2, [r3, #24]
 8004e94:	e04b      	b.n	8004f2e <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	699a      	ldr	r2, [r3, #24]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4931      	ldr	r1, [pc, #196]	@ (8004f68 <HAL_RTC_SetAlarm_IT+0x278>)
 8004ea2:	400a      	ands	r2, r1
 8004ea4:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2102      	movs	r1, #2
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004eb6:	f7fd fc87 	bl	80027c8 <HAL_GetTick>
 8004eba:	0003      	movs	r3, r0
 8004ebc:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004ebe:	e016      	b.n	8004eee <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004ec0:	f7fd fc82 	bl	80027c8 <HAL_GetTick>
 8004ec4:	0002      	movs	r2, r0
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	1ad2      	subs	r2, r2, r3
 8004eca:	23fa      	movs	r3, #250	@ 0xfa
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d90d      	bls.n	8004eee <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	22ff      	movs	r2, #255	@ 0xff
 8004ed8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2229      	movs	r2, #41	@ 0x29
 8004ede:	2103      	movs	r1, #3
 8004ee0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2228      	movs	r2, #40	@ 0x28
 8004ee6:	2100      	movs	r1, #0
 8004ee8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e035      	b.n	8004f5a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	2202      	movs	r2, #2
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	d0e2      	beq.n	8004ec0 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	69fa      	ldr	r2, [r7, #28]
 8004f00:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	69ba      	ldr	r2, [r7, #24]
 8004f08:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	699a      	ldr	r2, [r3, #24]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2180      	movs	r1, #128	@ 0x80
 8004f16:	0089      	lsls	r1, r1, #2
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	699a      	ldr	r2, [r3, #24]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2180      	movs	r1, #128	@ 0x80
 8004f28:	0189      	lsls	r1, r1, #6
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004f2e:	4a0f      	ldr	r2, [pc, #60]	@ (8004f6c <HAL_RTC_SetAlarm_IT+0x27c>)
 8004f30:	2380      	movs	r3, #128	@ 0x80
 8004f32:	58d3      	ldr	r3, [r2, r3]
 8004f34:	490d      	ldr	r1, [pc, #52]	@ (8004f6c <HAL_RTC_SetAlarm_IT+0x27c>)
 8004f36:	2280      	movs	r2, #128	@ 0x80
 8004f38:	0312      	lsls	r2, r2, #12
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	2280      	movs	r2, #128	@ 0x80
 8004f3e:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	22ff      	movs	r2, #255	@ 0xff
 8004f46:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2229      	movs	r2, #41	@ 0x29
 8004f4c:	2101      	movs	r1, #1
 8004f4e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2228      	movs	r2, #40	@ 0x28
 8004f54:	2100      	movs	r1, #0
 8004f56:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	0018      	movs	r0, r3
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	b009      	add	sp, #36	@ 0x24
 8004f60:	bd90      	pop	{r4, r7, pc}
 8004f62:	46c0      	nop			@ (mov r8, r8)
 8004f64:	fffffeff 	.word	0xfffffeff
 8004f68:	fffffdff 	.word	0xfffffdff
 8004f6c:	40021800 	.word	0x40021800

08004f70 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b086      	sub	sp, #24
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	607a      	str	r2, [r7, #4]
 8004f7c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	2380      	movs	r3, #128	@ 0x80
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d144      	bne.n	8005012 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	2280      	movs	r2, #128	@ 0x80
 8004f8c:	0052      	lsls	r2, r2, #1
 8004f8e:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f96:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f9e:	045b      	lsls	r3, r3, #17
 8004fa0:	0c5b      	lsrs	r3, r3, #17
 8004fa2:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	0c1b      	lsrs	r3, r3, #16
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	223f      	movs	r2, #63	@ 0x3f
 8004fac:	4013      	ands	r3, r2
 8004fae:	b2da      	uxtb	r2, r3
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	0a1b      	lsrs	r3, r3, #8
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	227f      	movs	r2, #127	@ 0x7f
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	227f      	movs	r2, #127	@ 0x7f
 8004fca:	4013      	ands	r3, r2
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	0d9b      	lsrs	r3, r3, #22
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2201      	movs	r2, #1
 8004fda:	4013      	ands	r3, r2
 8004fdc:	b2da      	uxtb	r2, r3
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	0e1b      	lsrs	r3, r3, #24
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	223f      	movs	r2, #63	@ 0x3f
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	b2d9      	uxtb	r1, r3
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	2220      	movs	r2, #32
 8004ff8:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	2380      	movs	r3, #128	@ 0x80
 8004ffe:	05db      	lsls	r3, r3, #23
 8005000:	401a      	ands	r2, r3
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	4a3b      	ldr	r2, [pc, #236]	@ (80050f8 <HAL_RTC_GetAlarm+0x188>)
 800500a:	401a      	ands	r2, r3
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	615a      	str	r2, [r3, #20]
 8005010:	e043      	b.n	800509a <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	2280      	movs	r2, #128	@ 0x80
 8005016:	0092      	lsls	r2, r2, #2
 8005018:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005020:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005028:	045b      	lsls	r3, r3, #17
 800502a:	0c5b      	lsrs	r3, r3, #17
 800502c:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	0c1b      	lsrs	r3, r3, #16
 8005032:	b2db      	uxtb	r3, r3
 8005034:	223f      	movs	r2, #63	@ 0x3f
 8005036:	4013      	ands	r3, r2
 8005038:	b2da      	uxtb	r2, r3
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	0a1b      	lsrs	r3, r3, #8
 8005042:	b2db      	uxtb	r3, r3
 8005044:	227f      	movs	r2, #127	@ 0x7f
 8005046:	4013      	ands	r3, r2
 8005048:	b2da      	uxtb	r2, r3
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	b2db      	uxtb	r3, r3
 8005052:	227f      	movs	r2, #127	@ 0x7f
 8005054:	4013      	ands	r3, r2
 8005056:	b2da      	uxtb	r2, r3
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	0d9b      	lsrs	r3, r3, #22
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2201      	movs	r2, #1
 8005064:	4013      	ands	r3, r2
 8005066:	b2da      	uxtb	r2, r3
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	693a      	ldr	r2, [r7, #16]
 8005070:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	0e1b      	lsrs	r3, r3, #24
 8005076:	b2db      	uxtb	r3, r3
 8005078:	223f      	movs	r2, #63	@ 0x3f
 800507a:	4013      	ands	r3, r2
 800507c:	b2d9      	uxtb	r1, r3
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	2220      	movs	r2, #32
 8005082:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	2380      	movs	r3, #128	@ 0x80
 8005088:	05db      	lsls	r3, r3, #23
 800508a:	401a      	ands	r2, r3
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	4a19      	ldr	r2, [pc, #100]	@ (80050f8 <HAL_RTC_GetAlarm+0x188>)
 8005094:	401a      	ands	r2, r3
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d125      	bne.n	80050ec <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	781b      	ldrb	r3, [r3, #0]
 80050a4:	0018      	movs	r0, r3
 80050a6:	f000 f93b 	bl	8005320 <RTC_Bcd2ToByte>
 80050aa:	0003      	movs	r3, r0
 80050ac:	001a      	movs	r2, r3
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	785b      	ldrb	r3, [r3, #1]
 80050b6:	0018      	movs	r0, r3
 80050b8:	f000 f932 	bl	8005320 <RTC_Bcd2ToByte>
 80050bc:	0003      	movs	r3, r0
 80050be:	001a      	movs	r2, r3
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	789b      	ldrb	r3, [r3, #2]
 80050c8:	0018      	movs	r0, r3
 80050ca:	f000 f929 	bl	8005320 <RTC_Bcd2ToByte>
 80050ce:	0003      	movs	r3, r0
 80050d0:	001a      	movs	r2, r3
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	2220      	movs	r2, #32
 80050da:	5c9b      	ldrb	r3, [r3, r2]
 80050dc:	0018      	movs	r0, r3
 80050de:	f000 f91f 	bl	8005320 <RTC_Bcd2ToByte>
 80050e2:	0003      	movs	r3, r0
 80050e4:	0019      	movs	r1, r3
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	2220      	movs	r2, #32
 80050ea:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80050ec:	2300      	movs	r3, #0
}
 80050ee:	0018      	movs	r0, r3
 80050f0:	46bd      	mov	sp, r7
 80050f2:	b006      	add	sp, #24
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	46c0      	nop			@ (mov r8, r8)
 80050f8:	80808080 	.word	0x80808080

080050fc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	699a      	ldr	r2, [r3, #24]
 800510a:	2380      	movs	r3, #128	@ 0x80
 800510c:	015b      	lsls	r3, r3, #5
 800510e:	4013      	ands	r3, r2
 8005110:	d011      	beq.n	8005136 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005118:	2201      	movs	r2, #1
 800511a:	4013      	ands	r3, r2
 800511c:	d00b      	beq.n	8005136 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2101      	movs	r1, #1
 800512a:	430a      	orrs	r2, r1
 800512c:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	0018      	movs	r0, r3
 8005132:	f7fc f9cd 	bl	80014d0 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	699a      	ldr	r2, [r3, #24]
 800513c:	2380      	movs	r3, #128	@ 0x80
 800513e:	019b      	lsls	r3, r3, #6
 8005140:	4013      	ands	r3, r2
 8005142:	d011      	beq.n	8005168 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800514a:	2202      	movs	r2, #2
 800514c:	4013      	ands	r3, r2
 800514e:	d00b      	beq.n	8005168 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2102      	movs	r1, #2
 800515c:	430a      	orrs	r2, r1
 800515e:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	0018      	movs	r0, r3
 8005164:	f000 f9a4 	bl	80054b0 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2229      	movs	r2, #41	@ 0x29
 800516c:	2101      	movs	r1, #1
 800516e:	5499      	strb	r1, [r3, r2]
}
 8005170:	46c0      	nop			@ (mov r8, r8)
 8005172:	46bd      	mov	sp, r7
 8005174:	b002      	add	sp, #8
 8005176:	bd80      	pop	{r7, pc}

08005178 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a0e      	ldr	r2, [pc, #56]	@ (80051c0 <HAL_RTC_WaitForSynchro+0x48>)
 8005186:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005188:	f7fd fb1e 	bl	80027c8 <HAL_GetTick>
 800518c:	0003      	movs	r3, r0
 800518e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005190:	e00a      	b.n	80051a8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005192:	f7fd fb19 	bl	80027c8 <HAL_GetTick>
 8005196:	0002      	movs	r2, r0
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	1ad2      	subs	r2, r2, r3
 800519c:	23fa      	movs	r3, #250	@ 0xfa
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d901      	bls.n	80051a8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e006      	b.n	80051b6 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	2220      	movs	r2, #32
 80051b0:	4013      	ands	r3, r2
 80051b2:	d0ee      	beq.n	8005192 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	0018      	movs	r0, r3
 80051b8:	46bd      	mov	sp, r7
 80051ba:	b004      	add	sp, #16
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	46c0      	nop			@ (mov r8, r8)
 80051c0:	0001005f 	.word	0x0001005f

080051c4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b084      	sub	sp, #16
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80051cc:	230f      	movs	r3, #15
 80051ce:	18fb      	adds	r3, r7, r3
 80051d0:	2200      	movs	r2, #0
 80051d2:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	2240      	movs	r2, #64	@ 0x40
 80051dc:	4013      	ands	r3, r2
 80051de:	d12c      	bne.n	800523a <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68da      	ldr	r2, [r3, #12]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2180      	movs	r1, #128	@ 0x80
 80051ec:	430a      	orrs	r2, r1
 80051ee:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80051f0:	f7fd faea 	bl	80027c8 <HAL_GetTick>
 80051f4:	0003      	movs	r3, r0
 80051f6:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80051f8:	e014      	b.n	8005224 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80051fa:	f7fd fae5 	bl	80027c8 <HAL_GetTick>
 80051fe:	0002      	movs	r2, r0
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	1ad2      	subs	r2, r2, r3
 8005204:	200f      	movs	r0, #15
 8005206:	183b      	adds	r3, r7, r0
 8005208:	1839      	adds	r1, r7, r0
 800520a:	7809      	ldrb	r1, [r1, #0]
 800520c:	7019      	strb	r1, [r3, #0]
 800520e:	23fa      	movs	r3, #250	@ 0xfa
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	429a      	cmp	r2, r3
 8005214:	d906      	bls.n	8005224 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8005216:	183b      	adds	r3, r7, r0
 8005218:	2203      	movs	r2, #3
 800521a:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2229      	movs	r2, #41	@ 0x29
 8005220:	2103      	movs	r1, #3
 8005222:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	2240      	movs	r2, #64	@ 0x40
 800522c:	4013      	ands	r3, r2
 800522e:	d104      	bne.n	800523a <RTC_EnterInitMode+0x76>
 8005230:	230f      	movs	r3, #15
 8005232:	18fb      	adds	r3, r7, r3
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	2b03      	cmp	r3, #3
 8005238:	d1df      	bne.n	80051fa <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800523a:	230f      	movs	r3, #15
 800523c:	18fb      	adds	r3, r7, r3
 800523e:	781b      	ldrb	r3, [r3, #0]
}
 8005240:	0018      	movs	r0, r3
 8005242:	46bd      	mov	sp, r7
 8005244:	b004      	add	sp, #16
 8005246:	bd80      	pop	{r7, pc}

08005248 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005248:	b590      	push	{r4, r7, lr}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005250:	240f      	movs	r4, #15
 8005252:	193b      	adds	r3, r7, r4
 8005254:	2200      	movs	r2, #0
 8005256:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005258:	4b1c      	ldr	r3, [pc, #112]	@ (80052cc <RTC_ExitInitMode+0x84>)
 800525a:	68da      	ldr	r2, [r3, #12]
 800525c:	4b1b      	ldr	r3, [pc, #108]	@ (80052cc <RTC_ExitInitMode+0x84>)
 800525e:	2180      	movs	r1, #128	@ 0x80
 8005260:	438a      	bics	r2, r1
 8005262:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005264:	4b19      	ldr	r3, [pc, #100]	@ (80052cc <RTC_ExitInitMode+0x84>)
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	2220      	movs	r2, #32
 800526a:	4013      	ands	r3, r2
 800526c:	d10d      	bne.n	800528a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	0018      	movs	r0, r3
 8005272:	f7ff ff81 	bl	8005178 <HAL_RTC_WaitForSynchro>
 8005276:	1e03      	subs	r3, r0, #0
 8005278:	d021      	beq.n	80052be <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2229      	movs	r2, #41	@ 0x29
 800527e:	2103      	movs	r1, #3
 8005280:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005282:	193b      	adds	r3, r7, r4
 8005284:	2203      	movs	r2, #3
 8005286:	701a      	strb	r2, [r3, #0]
 8005288:	e019      	b.n	80052be <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800528a:	4b10      	ldr	r3, [pc, #64]	@ (80052cc <RTC_ExitInitMode+0x84>)
 800528c:	699a      	ldr	r2, [r3, #24]
 800528e:	4b0f      	ldr	r3, [pc, #60]	@ (80052cc <RTC_ExitInitMode+0x84>)
 8005290:	2120      	movs	r1, #32
 8005292:	438a      	bics	r2, r1
 8005294:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	0018      	movs	r0, r3
 800529a:	f7ff ff6d 	bl	8005178 <HAL_RTC_WaitForSynchro>
 800529e:	1e03      	subs	r3, r0, #0
 80052a0:	d007      	beq.n	80052b2 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2229      	movs	r2, #41	@ 0x29
 80052a6:	2103      	movs	r1, #3
 80052a8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80052aa:	230f      	movs	r3, #15
 80052ac:	18fb      	adds	r3, r7, r3
 80052ae:	2203      	movs	r2, #3
 80052b0:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80052b2:	4b06      	ldr	r3, [pc, #24]	@ (80052cc <RTC_ExitInitMode+0x84>)
 80052b4:	699a      	ldr	r2, [r3, #24]
 80052b6:	4b05      	ldr	r3, [pc, #20]	@ (80052cc <RTC_ExitInitMode+0x84>)
 80052b8:	2120      	movs	r1, #32
 80052ba:	430a      	orrs	r2, r1
 80052bc:	619a      	str	r2, [r3, #24]
  }

  return status;
 80052be:	230f      	movs	r3, #15
 80052c0:	18fb      	adds	r3, r7, r3
 80052c2:	781b      	ldrb	r3, [r3, #0]
}
 80052c4:	0018      	movs	r0, r3
 80052c6:	46bd      	mov	sp, r7
 80052c8:	b005      	add	sp, #20
 80052ca:	bd90      	pop	{r4, r7, pc}
 80052cc:	40002800 	.word	0x40002800

080052d0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	0002      	movs	r2, r0
 80052d8:	1dfb      	adds	r3, r7, #7
 80052da:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80052dc:	2300      	movs	r3, #0
 80052de:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80052e0:	230b      	movs	r3, #11
 80052e2:	18fb      	adds	r3, r7, r3
 80052e4:	1dfa      	adds	r2, r7, #7
 80052e6:	7812      	ldrb	r2, [r2, #0]
 80052e8:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80052ea:	e008      	b.n	80052fe <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	3301      	adds	r3, #1
 80052f0:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80052f2:	220b      	movs	r2, #11
 80052f4:	18bb      	adds	r3, r7, r2
 80052f6:	18ba      	adds	r2, r7, r2
 80052f8:	7812      	ldrb	r2, [r2, #0]
 80052fa:	3a0a      	subs	r2, #10
 80052fc:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 80052fe:	210b      	movs	r1, #11
 8005300:	187b      	adds	r3, r7, r1
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	2b09      	cmp	r3, #9
 8005306:	d8f1      	bhi.n	80052ec <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	b2db      	uxtb	r3, r3
 800530c:	011b      	lsls	r3, r3, #4
 800530e:	b2da      	uxtb	r2, r3
 8005310:	187b      	adds	r3, r7, r1
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	4313      	orrs	r3, r2
 8005316:	b2db      	uxtb	r3, r3
}
 8005318:	0018      	movs	r0, r3
 800531a:	46bd      	mov	sp, r7
 800531c:	b004      	add	sp, #16
 800531e:	bd80      	pop	{r7, pc}

08005320 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	0002      	movs	r2, r0
 8005328:	1dfb      	adds	r3, r7, #7
 800532a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800532c:	1dfb      	adds	r3, r7, #7
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	091b      	lsrs	r3, r3, #4
 8005332:	b2db      	uxtb	r3, r3
 8005334:	001a      	movs	r2, r3
 8005336:	0013      	movs	r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	189b      	adds	r3, r3, r2
 800533c:	005b      	lsls	r3, r3, #1
 800533e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	b2da      	uxtb	r2, r3
 8005344:	1dfb      	adds	r3, r7, #7
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	210f      	movs	r1, #15
 800534a:	400b      	ands	r3, r1
 800534c:	b2db      	uxtb	r3, r3
 800534e:	18d3      	adds	r3, r2, r3
 8005350:	b2db      	uxtb	r3, r3
}
 8005352:	0018      	movs	r0, r3
 8005354:	46bd      	mov	sp, r7
 8005356:	b004      	add	sp, #16
 8005358:	bd80      	pop	{r7, pc}

0800535a <HAL_RTCEx_SetSmoothCalib>:
  * @param  SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits.
  *          This parameter can be one any value from 0 to 0x000001FF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 800535a:	b580      	push	{r7, lr}
 800535c:	b086      	sub	sp, #24
 800535e:	af00      	add	r7, sp, #0
 8005360:	60f8      	str	r0, [r7, #12]
 8005362:	60b9      	str	r1, [r7, #8]
 8005364:	607a      	str	r2, [r7, #4]
 8005366:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2228      	movs	r2, #40	@ 0x28
 800536c:	5c9b      	ldrb	r3, [r3, r2]
 800536e:	2b01      	cmp	r3, #1
 8005370:	d101      	bne.n	8005376 <HAL_RTCEx_SetSmoothCalib+0x1c>
 8005372:	2302      	movs	r3, #2
 8005374:	e04f      	b.n	8005416 <HAL_RTCEx_SetSmoothCalib+0xbc>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2228      	movs	r2, #40	@ 0x28
 800537a:	2101      	movs	r1, #1
 800537c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2229      	movs	r2, #41	@ 0x29
 8005382:	2102      	movs	r1, #2
 8005384:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	22ca      	movs	r2, #202	@ 0xca
 800538c:	625a      	str	r2, [r3, #36]	@ 0x24
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2253      	movs	r2, #83	@ 0x53
 8005394:	625a      	str	r2, [r3, #36]	@ 0x24

  /* check if a calibration is pending*/
  if((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	68da      	ldr	r2, [r3, #12]
 800539c:	2380      	movs	r3, #128	@ 0x80
 800539e:	025b      	lsls	r3, r3, #9
 80053a0:	4013      	ands	r3, r2
 80053a2:	d022      	beq.n	80053ea <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 80053a4:	f7fd fa10 	bl	80027c8 <HAL_GetTick>
 80053a8:	0003      	movs	r3, r0
 80053aa:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 80053ac:	e016      	b.n	80053dc <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80053ae:	f7fd fa0b 	bl	80027c8 <HAL_GetTick>
 80053b2:	0002      	movs	r2, r0
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	1ad2      	subs	r2, r2, r3
 80053b8:	23fa      	movs	r3, #250	@ 0xfa
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	429a      	cmp	r2, r3
 80053be:	d90d      	bls.n	80053dc <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	22ff      	movs	r2, #255	@ 0xff
 80053c6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2229      	movs	r2, #41	@ 0x29
 80053cc:	2103      	movs	r1, #3
 80053ce:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2228      	movs	r2, #40	@ 0x28
 80053d4:	2100      	movs	r1, #0
 80053d6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	e01c      	b.n	8005416 <HAL_RTCEx_SetSmoothCalib+0xbc>
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	68da      	ldr	r2, [r3, #12]
 80053e2:	2380      	movs	r3, #128	@ 0x80
 80053e4:	025b      	lsls	r3, r3, #9
 80053e6:	4013      	ands	r3, r2
 80053e8:	d1e1      	bne.n	80053ae <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 80053ea:	68ba      	ldr	r2, [r7, #8]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	431a      	orrs	r2, r3
 80053f0:	0011      	movs	r1, r2
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	683a      	ldr	r2, [r7, #0]
 80053f8:	430a      	orrs	r2, r1
 80053fa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	22ff      	movs	r2, #255	@ 0xff
 8005402:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2229      	movs	r2, #41	@ 0x29
 8005408:	2101      	movs	r1, #1
 800540a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2228      	movs	r2, #40	@ 0x28
 8005410:	2100      	movs	r1, #0
 8005412:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	0018      	movs	r0, r3
 8005418:	46bd      	mov	sp, r7
 800541a:	b006      	add	sp, #24
 800541c:	bd80      	pop	{r7, pc}
	...

08005420 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b082      	sub	sp, #8
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2228      	movs	r2, #40	@ 0x28
 800542e:	5c9b      	ldrb	r3, [r3, r2]
 8005430:	2b01      	cmp	r3, #1
 8005432:	d101      	bne.n	8005438 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8005434:	2302      	movs	r3, #2
 8005436:	e035      	b.n	80054a4 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2228      	movs	r2, #40	@ 0x28
 800543c:	2101      	movs	r1, #1
 800543e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2229      	movs	r2, #41	@ 0x29
 8005444:	2102      	movs	r1, #2
 8005446:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	22ca      	movs	r2, #202	@ 0xca
 800544e:	625a      	str	r2, [r3, #36]	@ 0x24
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2253      	movs	r2, #83	@ 0x53
 8005456:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	699a      	ldr	r2, [r3, #24]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4912      	ldr	r1, [pc, #72]	@ (80054ac <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8005464:	400a      	ands	r2, r1
 8005466:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6999      	ldr	r1, [r3, #24]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	683a      	ldr	r2, [r7, #0]
 8005474:	430a      	orrs	r2, r1
 8005476:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	699a      	ldr	r2, [r3, #24]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2180      	movs	r1, #128	@ 0x80
 8005484:	0409      	lsls	r1, r1, #16
 8005486:	430a      	orrs	r2, r1
 8005488:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	22ff      	movs	r2, #255	@ 0xff
 8005490:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2229      	movs	r2, #41	@ 0x29
 8005496:	2101      	movs	r1, #1
 8005498:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2228      	movs	r2, #40	@ 0x28
 800549e:	2100      	movs	r1, #0
 80054a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	0018      	movs	r0, r3
 80054a6:	46bd      	mov	sp, r7
 80054a8:	b002      	add	sp, #8
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	fff7ffff 	.word	0xfff7ffff

080054b0 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80054b8:	46c0      	nop			@ (mov r8, r8)
 80054ba:	46bd      	mov	sp, r7
 80054bc:	b002      	add	sp, #8
 80054be:	bd80      	pop	{r7, pc}

080054c0 <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b086      	sub	sp, #24
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	001a      	movs	r2, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	18d3      	adds	r3, r2, r3
 80054d8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	3301      	adds	r3, #1
 80054de:	33ff      	adds	r3, #255	@ 0xff
 80054e0:	613b      	str	r3, [r7, #16]
  tmp += (BackupRegister * 4U);
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	18d3      	adds	r3, r2, r3
 80054ea:	613b      	str	r3, [r7, #16]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	601a      	str	r2, [r3, #0]
}
 80054f2:	46c0      	nop			@ (mov r8, r8)
 80054f4:	46bd      	mov	sp, r7
 80054f6:	b006      	add	sp, #24
 80054f8:	bd80      	pop	{r7, pc}

080054fa <HAL_RTCEx_BKUPRead>:
  *         This parameter can be: RTC_BKP_DRx where x can be from 0 to 4
  *         specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b084      	sub	sp, #16
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
 8005502:	6039      	str	r1, [r7, #0]
  uint32_t tmp ;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	001a      	movs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	18d3      	adds	r3, r2, r3
 8005510:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	3301      	adds	r3, #1
 8005516:	33ff      	adds	r3, #255	@ 0xff
 8005518:	60bb      	str	r3, [r7, #8]
  tmp += (BackupRegister * 4U);
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	68ba      	ldr	r2, [r7, #8]
 8005520:	18d3      	adds	r3, r2, r3
 8005522:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	681b      	ldr	r3, [r3, #0]
}
 8005528:	0018      	movs	r0, r3
 800552a:	46bd      	mov	sp, r7
 800552c:	b004      	add	sp, #16
 800552e:	bd80      	pop	{r7, pc}

08005530 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e04a      	b.n	80055d8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	223d      	movs	r2, #61	@ 0x3d
 8005546:	5c9b      	ldrb	r3, [r3, r2]
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d107      	bne.n	800555e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	223c      	movs	r2, #60	@ 0x3c
 8005552:	2100      	movs	r1, #0
 8005554:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	0018      	movs	r0, r3
 800555a:	f7fc ff8b 	bl	8002474 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	223d      	movs	r2, #61	@ 0x3d
 8005562:	2102      	movs	r1, #2
 8005564:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	3304      	adds	r3, #4
 800556e:	0019      	movs	r1, r3
 8005570:	0010      	movs	r0, r2
 8005572:	f000 fd0d 	bl	8005f90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2248      	movs	r2, #72	@ 0x48
 800557a:	2101      	movs	r1, #1
 800557c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	223e      	movs	r2, #62	@ 0x3e
 8005582:	2101      	movs	r1, #1
 8005584:	5499      	strb	r1, [r3, r2]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	223f      	movs	r2, #63	@ 0x3f
 800558a:	2101      	movs	r1, #1
 800558c:	5499      	strb	r1, [r3, r2]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2240      	movs	r2, #64	@ 0x40
 8005592:	2101      	movs	r1, #1
 8005594:	5499      	strb	r1, [r3, r2]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2241      	movs	r2, #65	@ 0x41
 800559a:	2101      	movs	r1, #1
 800559c:	5499      	strb	r1, [r3, r2]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2242      	movs	r2, #66	@ 0x42
 80055a2:	2101      	movs	r1, #1
 80055a4:	5499      	strb	r1, [r3, r2]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2243      	movs	r2, #67	@ 0x43
 80055aa:	2101      	movs	r1, #1
 80055ac:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2244      	movs	r2, #68	@ 0x44
 80055b2:	2101      	movs	r1, #1
 80055b4:	5499      	strb	r1, [r3, r2]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2245      	movs	r2, #69	@ 0x45
 80055ba:	2101      	movs	r1, #1
 80055bc:	5499      	strb	r1, [r3, r2]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2246      	movs	r2, #70	@ 0x46
 80055c2:	2101      	movs	r1, #1
 80055c4:	5499      	strb	r1, [r3, r2]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2247      	movs	r2, #71	@ 0x47
 80055ca:	2101      	movs	r1, #1
 80055cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	223d      	movs	r2, #61	@ 0x3d
 80055d2:	2101      	movs	r1, #1
 80055d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	0018      	movs	r0, r3
 80055da:	46bd      	mov	sp, r7
 80055dc:	b002      	add	sp, #8
 80055de:	bd80      	pop	{r7, pc}

080055e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	223d      	movs	r2, #61	@ 0x3d
 80055ec:	5c9b      	ldrb	r3, [r3, r2]
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d001      	beq.n	80055f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e035      	b.n	8005664 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	223d      	movs	r2, #61	@ 0x3d
 80055fc:	2102      	movs	r1, #2
 80055fe:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a19      	ldr	r2, [pc, #100]	@ (800566c <HAL_TIM_Base_Start+0x8c>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d00a      	beq.n	8005620 <HAL_TIM_Base_Start+0x40>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	2380      	movs	r3, #128	@ 0x80
 8005610:	05db      	lsls	r3, r3, #23
 8005612:	429a      	cmp	r2, r3
 8005614:	d004      	beq.n	8005620 <HAL_TIM_Base_Start+0x40>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a15      	ldr	r2, [pc, #84]	@ (8005670 <HAL_TIM_Base_Start+0x90>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d116      	bne.n	800564e <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	4a13      	ldr	r2, [pc, #76]	@ (8005674 <HAL_TIM_Base_Start+0x94>)
 8005628:	4013      	ands	r3, r2
 800562a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2b06      	cmp	r3, #6
 8005630:	d016      	beq.n	8005660 <HAL_TIM_Base_Start+0x80>
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	2380      	movs	r3, #128	@ 0x80
 8005636:	025b      	lsls	r3, r3, #9
 8005638:	429a      	cmp	r2, r3
 800563a:	d011      	beq.n	8005660 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	2101      	movs	r1, #1
 8005648:	430a      	orrs	r2, r1
 800564a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800564c:	e008      	b.n	8005660 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	2101      	movs	r1, #1
 800565a:	430a      	orrs	r2, r1
 800565c:	601a      	str	r2, [r3, #0]
 800565e:	e000      	b.n	8005662 <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005660:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	0018      	movs	r0, r3
 8005666:	46bd      	mov	sp, r7
 8005668:	b004      	add	sp, #16
 800566a:	bd80      	pop	{r7, pc}
 800566c:	40012c00 	.word	0x40012c00
 8005670:	40000400 	.word	0x40000400
 8005674:	00010007 	.word	0x00010007

08005678 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	6a1b      	ldr	r3, [r3, #32]
 8005686:	4a0d      	ldr	r2, [pc, #52]	@ (80056bc <HAL_TIM_Base_Stop+0x44>)
 8005688:	4013      	ands	r3, r2
 800568a:	d10d      	bne.n	80056a8 <HAL_TIM_Base_Stop+0x30>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	6a1b      	ldr	r3, [r3, #32]
 8005692:	4a0b      	ldr	r2, [pc, #44]	@ (80056c0 <HAL_TIM_Base_Stop+0x48>)
 8005694:	4013      	ands	r3, r2
 8005696:	d107      	bne.n	80056a8 <HAL_TIM_Base_Stop+0x30>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2101      	movs	r1, #1
 80056a4:	438a      	bics	r2, r1
 80056a6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	223d      	movs	r2, #61	@ 0x3d
 80056ac:	2101      	movs	r1, #1
 80056ae:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	0018      	movs	r0, r3
 80056b4:	46bd      	mov	sp, r7
 80056b6:	b002      	add	sp, #8
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	46c0      	nop			@ (mov r8, r8)
 80056bc:	00001111 	.word	0x00001111
 80056c0:	00000444 	.word	0x00000444

080056c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	223d      	movs	r2, #61	@ 0x3d
 80056d0:	5c9b      	ldrb	r3, [r3, r2]
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d001      	beq.n	80056dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e03d      	b.n	8005758 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	223d      	movs	r2, #61	@ 0x3d
 80056e0:	2102      	movs	r1, #2
 80056e2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68da      	ldr	r2, [r3, #12]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2101      	movs	r1, #1
 80056f0:	430a      	orrs	r2, r1
 80056f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a19      	ldr	r2, [pc, #100]	@ (8005760 <HAL_TIM_Base_Start_IT+0x9c>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d00a      	beq.n	8005714 <HAL_TIM_Base_Start_IT+0x50>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	2380      	movs	r3, #128	@ 0x80
 8005704:	05db      	lsls	r3, r3, #23
 8005706:	429a      	cmp	r2, r3
 8005708:	d004      	beq.n	8005714 <HAL_TIM_Base_Start_IT+0x50>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a15      	ldr	r2, [pc, #84]	@ (8005764 <HAL_TIM_Base_Start_IT+0xa0>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d116      	bne.n	8005742 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	4a13      	ldr	r2, [pc, #76]	@ (8005768 <HAL_TIM_Base_Start_IT+0xa4>)
 800571c:	4013      	ands	r3, r2
 800571e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2b06      	cmp	r3, #6
 8005724:	d016      	beq.n	8005754 <HAL_TIM_Base_Start_IT+0x90>
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	2380      	movs	r3, #128	@ 0x80
 800572a:	025b      	lsls	r3, r3, #9
 800572c:	429a      	cmp	r2, r3
 800572e:	d011      	beq.n	8005754 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	2101      	movs	r1, #1
 800573c:	430a      	orrs	r2, r1
 800573e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005740:	e008      	b.n	8005754 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	2101      	movs	r1, #1
 800574e:	430a      	orrs	r2, r1
 8005750:	601a      	str	r2, [r3, #0]
 8005752:	e000      	b.n	8005756 <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005754:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005756:	2300      	movs	r3, #0
}
 8005758:	0018      	movs	r0, r3
 800575a:	46bd      	mov	sp, r7
 800575c:	b004      	add	sp, #16
 800575e:	bd80      	pop	{r7, pc}
 8005760:	40012c00 	.word	0x40012c00
 8005764:	40000400 	.word	0x40000400
 8005768:	00010007 	.word	0x00010007

0800576c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68da      	ldr	r2, [r3, #12]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2101      	movs	r1, #1
 8005780:	438a      	bics	r2, r1
 8005782:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6a1b      	ldr	r3, [r3, #32]
 800578a:	4a0d      	ldr	r2, [pc, #52]	@ (80057c0 <HAL_TIM_Base_Stop_IT+0x54>)
 800578c:	4013      	ands	r3, r2
 800578e:	d10d      	bne.n	80057ac <HAL_TIM_Base_Stop_IT+0x40>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	4a0b      	ldr	r2, [pc, #44]	@ (80057c4 <HAL_TIM_Base_Stop_IT+0x58>)
 8005798:	4013      	ands	r3, r2
 800579a:	d107      	bne.n	80057ac <HAL_TIM_Base_Stop_IT+0x40>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2101      	movs	r1, #1
 80057a8:	438a      	bics	r2, r1
 80057aa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	223d      	movs	r2, #61	@ 0x3d
 80057b0:	2101      	movs	r1, #1
 80057b2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80057b4:	2300      	movs	r3, #0
}
 80057b6:	0018      	movs	r0, r3
 80057b8:	46bd      	mov	sp, r7
 80057ba:	b002      	add	sp, #8
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	46c0      	nop			@ (mov r8, r8)
 80057c0:	00001111 	.word	0x00001111
 80057c4:	00000444 	.word	0x00000444

080057c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b082      	sub	sp, #8
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d101      	bne.n	80057da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e04a      	b.n	8005870 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	223d      	movs	r2, #61	@ 0x3d
 80057de:	5c9b      	ldrb	r3, [r3, r2]
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d107      	bne.n	80057f6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	223c      	movs	r2, #60	@ 0x3c
 80057ea:	2100      	movs	r1, #0
 80057ec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	0018      	movs	r0, r3
 80057f2:	f7fc fdf5 	bl	80023e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	223d      	movs	r2, #61	@ 0x3d
 80057fa:	2102      	movs	r1, #2
 80057fc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	3304      	adds	r3, #4
 8005806:	0019      	movs	r1, r3
 8005808:	0010      	movs	r0, r2
 800580a:	f000 fbc1 	bl	8005f90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2248      	movs	r2, #72	@ 0x48
 8005812:	2101      	movs	r1, #1
 8005814:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	223e      	movs	r2, #62	@ 0x3e
 800581a:	2101      	movs	r1, #1
 800581c:	5499      	strb	r1, [r3, r2]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	223f      	movs	r2, #63	@ 0x3f
 8005822:	2101      	movs	r1, #1
 8005824:	5499      	strb	r1, [r3, r2]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2240      	movs	r2, #64	@ 0x40
 800582a:	2101      	movs	r1, #1
 800582c:	5499      	strb	r1, [r3, r2]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2241      	movs	r2, #65	@ 0x41
 8005832:	2101      	movs	r1, #1
 8005834:	5499      	strb	r1, [r3, r2]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2242      	movs	r2, #66	@ 0x42
 800583a:	2101      	movs	r1, #1
 800583c:	5499      	strb	r1, [r3, r2]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2243      	movs	r2, #67	@ 0x43
 8005842:	2101      	movs	r1, #1
 8005844:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2244      	movs	r2, #68	@ 0x44
 800584a:	2101      	movs	r1, #1
 800584c:	5499      	strb	r1, [r3, r2]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2245      	movs	r2, #69	@ 0x45
 8005852:	2101      	movs	r1, #1
 8005854:	5499      	strb	r1, [r3, r2]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2246      	movs	r2, #70	@ 0x46
 800585a:	2101      	movs	r1, #1
 800585c:	5499      	strb	r1, [r3, r2]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2247      	movs	r2, #71	@ 0x47
 8005862:	2101      	movs	r1, #1
 8005864:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	223d      	movs	r2, #61	@ 0x3d
 800586a:	2101      	movs	r1, #1
 800586c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800586e:	2300      	movs	r3, #0
}
 8005870:	0018      	movs	r0, r3
 8005872:	46bd      	mov	sp, r7
 8005874:	b002      	add	sp, #8
 8005876:	bd80      	pop	{r7, pc}

08005878 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d108      	bne.n	800589a <HAL_TIM_PWM_Start+0x22>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	223e      	movs	r2, #62	@ 0x3e
 800588c:	5c9b      	ldrb	r3, [r3, r2]
 800588e:	b2db      	uxtb	r3, r3
 8005890:	3b01      	subs	r3, #1
 8005892:	1e5a      	subs	r2, r3, #1
 8005894:	4193      	sbcs	r3, r2
 8005896:	b2db      	uxtb	r3, r3
 8005898:	e037      	b.n	800590a <HAL_TIM_PWM_Start+0x92>
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	2b04      	cmp	r3, #4
 800589e:	d108      	bne.n	80058b2 <HAL_TIM_PWM_Start+0x3a>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	223f      	movs	r2, #63	@ 0x3f
 80058a4:	5c9b      	ldrb	r3, [r3, r2]
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	3b01      	subs	r3, #1
 80058aa:	1e5a      	subs	r2, r3, #1
 80058ac:	4193      	sbcs	r3, r2
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	e02b      	b.n	800590a <HAL_TIM_PWM_Start+0x92>
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	2b08      	cmp	r3, #8
 80058b6:	d108      	bne.n	80058ca <HAL_TIM_PWM_Start+0x52>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2240      	movs	r2, #64	@ 0x40
 80058bc:	5c9b      	ldrb	r3, [r3, r2]
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	3b01      	subs	r3, #1
 80058c2:	1e5a      	subs	r2, r3, #1
 80058c4:	4193      	sbcs	r3, r2
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	e01f      	b.n	800590a <HAL_TIM_PWM_Start+0x92>
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	2b0c      	cmp	r3, #12
 80058ce:	d108      	bne.n	80058e2 <HAL_TIM_PWM_Start+0x6a>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2241      	movs	r2, #65	@ 0x41
 80058d4:	5c9b      	ldrb	r3, [r3, r2]
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	3b01      	subs	r3, #1
 80058da:	1e5a      	subs	r2, r3, #1
 80058dc:	4193      	sbcs	r3, r2
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	e013      	b.n	800590a <HAL_TIM_PWM_Start+0x92>
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	2b10      	cmp	r3, #16
 80058e6:	d108      	bne.n	80058fa <HAL_TIM_PWM_Start+0x82>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2242      	movs	r2, #66	@ 0x42
 80058ec:	5c9b      	ldrb	r3, [r3, r2]
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	3b01      	subs	r3, #1
 80058f2:	1e5a      	subs	r2, r3, #1
 80058f4:	4193      	sbcs	r3, r2
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	e007      	b.n	800590a <HAL_TIM_PWM_Start+0x92>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2243      	movs	r2, #67	@ 0x43
 80058fe:	5c9b      	ldrb	r3, [r3, r2]
 8005900:	b2db      	uxtb	r3, r3
 8005902:	3b01      	subs	r3, #1
 8005904:	1e5a      	subs	r2, r3, #1
 8005906:	4193      	sbcs	r3, r2
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e081      	b.n	8005a16 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d104      	bne.n	8005922 <HAL_TIM_PWM_Start+0xaa>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	223e      	movs	r2, #62	@ 0x3e
 800591c:	2102      	movs	r1, #2
 800591e:	5499      	strb	r1, [r3, r2]
 8005920:	e023      	b.n	800596a <HAL_TIM_PWM_Start+0xf2>
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	2b04      	cmp	r3, #4
 8005926:	d104      	bne.n	8005932 <HAL_TIM_PWM_Start+0xba>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	223f      	movs	r2, #63	@ 0x3f
 800592c:	2102      	movs	r1, #2
 800592e:	5499      	strb	r1, [r3, r2]
 8005930:	e01b      	b.n	800596a <HAL_TIM_PWM_Start+0xf2>
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	2b08      	cmp	r3, #8
 8005936:	d104      	bne.n	8005942 <HAL_TIM_PWM_Start+0xca>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2240      	movs	r2, #64	@ 0x40
 800593c:	2102      	movs	r1, #2
 800593e:	5499      	strb	r1, [r3, r2]
 8005940:	e013      	b.n	800596a <HAL_TIM_PWM_Start+0xf2>
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b0c      	cmp	r3, #12
 8005946:	d104      	bne.n	8005952 <HAL_TIM_PWM_Start+0xda>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2241      	movs	r2, #65	@ 0x41
 800594c:	2102      	movs	r1, #2
 800594e:	5499      	strb	r1, [r3, r2]
 8005950:	e00b      	b.n	800596a <HAL_TIM_PWM_Start+0xf2>
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	2b10      	cmp	r3, #16
 8005956:	d104      	bne.n	8005962 <HAL_TIM_PWM_Start+0xea>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2242      	movs	r2, #66	@ 0x42
 800595c:	2102      	movs	r1, #2
 800595e:	5499      	strb	r1, [r3, r2]
 8005960:	e003      	b.n	800596a <HAL_TIM_PWM_Start+0xf2>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2243      	movs	r2, #67	@ 0x43
 8005966:	2102      	movs	r1, #2
 8005968:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	6839      	ldr	r1, [r7, #0]
 8005970:	2201      	movs	r2, #1
 8005972:	0018      	movs	r0, r3
 8005974:	f000 fe2c 	bl	80065d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a28      	ldr	r2, [pc, #160]	@ (8005a20 <HAL_TIM_PWM_Start+0x1a8>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d009      	beq.n	8005996 <HAL_TIM_PWM_Start+0x11e>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a27      	ldr	r2, [pc, #156]	@ (8005a24 <HAL_TIM_PWM_Start+0x1ac>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d004      	beq.n	8005996 <HAL_TIM_PWM_Start+0x11e>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a25      	ldr	r2, [pc, #148]	@ (8005a28 <HAL_TIM_PWM_Start+0x1b0>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d101      	bne.n	800599a <HAL_TIM_PWM_Start+0x122>
 8005996:	2301      	movs	r3, #1
 8005998:	e000      	b.n	800599c <HAL_TIM_PWM_Start+0x124>
 800599a:	2300      	movs	r3, #0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d008      	beq.n	80059b2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2180      	movs	r1, #128	@ 0x80
 80059ac:	0209      	lsls	r1, r1, #8
 80059ae:	430a      	orrs	r2, r1
 80059b0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a1a      	ldr	r2, [pc, #104]	@ (8005a20 <HAL_TIM_PWM_Start+0x1a8>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d00a      	beq.n	80059d2 <HAL_TIM_PWM_Start+0x15a>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	2380      	movs	r3, #128	@ 0x80
 80059c2:	05db      	lsls	r3, r3, #23
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d004      	beq.n	80059d2 <HAL_TIM_PWM_Start+0x15a>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a17      	ldr	r2, [pc, #92]	@ (8005a2c <HAL_TIM_PWM_Start+0x1b4>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d116      	bne.n	8005a00 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	4a15      	ldr	r2, [pc, #84]	@ (8005a30 <HAL_TIM_PWM_Start+0x1b8>)
 80059da:	4013      	ands	r3, r2
 80059dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2b06      	cmp	r3, #6
 80059e2:	d016      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x19a>
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	2380      	movs	r3, #128	@ 0x80
 80059e8:	025b      	lsls	r3, r3, #9
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d011      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2101      	movs	r1, #1
 80059fa:	430a      	orrs	r2, r1
 80059fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059fe:	e008      	b.n	8005a12 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2101      	movs	r1, #1
 8005a0c:	430a      	orrs	r2, r1
 8005a0e:	601a      	str	r2, [r3, #0]
 8005a10:	e000      	b.n	8005a14 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a12:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	0018      	movs	r0, r3
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	b004      	add	sp, #16
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	46c0      	nop			@ (mov r8, r8)
 8005a20:	40012c00 	.word	0x40012c00
 8005a24:	40014400 	.word	0x40014400
 8005a28:	40014800 	.word	0x40014800
 8005a2c:	40000400 	.word	0x40000400
 8005a30:	00010007 	.word	0x00010007

08005a34 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b082      	sub	sp, #8
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6839      	ldr	r1, [r7, #0]
 8005a44:	2200      	movs	r2, #0
 8005a46:	0018      	movs	r0, r3
 8005a48:	f000 fdc2 	bl	80065d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a35      	ldr	r2, [pc, #212]	@ (8005b28 <HAL_TIM_PWM_Stop+0xf4>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d009      	beq.n	8005a6a <HAL_TIM_PWM_Stop+0x36>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a34      	ldr	r2, [pc, #208]	@ (8005b2c <HAL_TIM_PWM_Stop+0xf8>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d004      	beq.n	8005a6a <HAL_TIM_PWM_Stop+0x36>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a32      	ldr	r2, [pc, #200]	@ (8005b30 <HAL_TIM_PWM_Stop+0xfc>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d101      	bne.n	8005a6e <HAL_TIM_PWM_Stop+0x3a>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e000      	b.n	8005a70 <HAL_TIM_PWM_Stop+0x3c>
 8005a6e:	2300      	movs	r3, #0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d013      	beq.n	8005a9c <HAL_TIM_PWM_Stop+0x68>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	4a2e      	ldr	r2, [pc, #184]	@ (8005b34 <HAL_TIM_PWM_Stop+0x100>)
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	d10d      	bne.n	8005a9c <HAL_TIM_PWM_Stop+0x68>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	6a1b      	ldr	r3, [r3, #32]
 8005a86:	4a2c      	ldr	r2, [pc, #176]	@ (8005b38 <HAL_TIM_PWM_Stop+0x104>)
 8005a88:	4013      	ands	r3, r2
 8005a8a:	d107      	bne.n	8005a9c <HAL_TIM_PWM_Stop+0x68>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4929      	ldr	r1, [pc, #164]	@ (8005b3c <HAL_TIM_PWM_Stop+0x108>)
 8005a98:	400a      	ands	r2, r1
 8005a9a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	4a24      	ldr	r2, [pc, #144]	@ (8005b34 <HAL_TIM_PWM_Stop+0x100>)
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	d10d      	bne.n	8005ac4 <HAL_TIM_PWM_Stop+0x90>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	6a1b      	ldr	r3, [r3, #32]
 8005aae:	4a22      	ldr	r2, [pc, #136]	@ (8005b38 <HAL_TIM_PWM_Stop+0x104>)
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	d107      	bne.n	8005ac4 <HAL_TIM_PWM_Stop+0x90>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	2101      	movs	r1, #1
 8005ac0:	438a      	bics	r2, r1
 8005ac2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d104      	bne.n	8005ad4 <HAL_TIM_PWM_Stop+0xa0>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	223e      	movs	r2, #62	@ 0x3e
 8005ace:	2101      	movs	r1, #1
 8005ad0:	5499      	strb	r1, [r3, r2]
 8005ad2:	e023      	b.n	8005b1c <HAL_TIM_PWM_Stop+0xe8>
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	2b04      	cmp	r3, #4
 8005ad8:	d104      	bne.n	8005ae4 <HAL_TIM_PWM_Stop+0xb0>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	223f      	movs	r2, #63	@ 0x3f
 8005ade:	2101      	movs	r1, #1
 8005ae0:	5499      	strb	r1, [r3, r2]
 8005ae2:	e01b      	b.n	8005b1c <HAL_TIM_PWM_Stop+0xe8>
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	2b08      	cmp	r3, #8
 8005ae8:	d104      	bne.n	8005af4 <HAL_TIM_PWM_Stop+0xc0>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2240      	movs	r2, #64	@ 0x40
 8005aee:	2101      	movs	r1, #1
 8005af0:	5499      	strb	r1, [r3, r2]
 8005af2:	e013      	b.n	8005b1c <HAL_TIM_PWM_Stop+0xe8>
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	2b0c      	cmp	r3, #12
 8005af8:	d104      	bne.n	8005b04 <HAL_TIM_PWM_Stop+0xd0>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2241      	movs	r2, #65	@ 0x41
 8005afe:	2101      	movs	r1, #1
 8005b00:	5499      	strb	r1, [r3, r2]
 8005b02:	e00b      	b.n	8005b1c <HAL_TIM_PWM_Stop+0xe8>
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	2b10      	cmp	r3, #16
 8005b08:	d104      	bne.n	8005b14 <HAL_TIM_PWM_Stop+0xe0>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2242      	movs	r2, #66	@ 0x42
 8005b0e:	2101      	movs	r1, #1
 8005b10:	5499      	strb	r1, [r3, r2]
 8005b12:	e003      	b.n	8005b1c <HAL_TIM_PWM_Stop+0xe8>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2243      	movs	r2, #67	@ 0x43
 8005b18:	2101      	movs	r1, #1
 8005b1a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	0018      	movs	r0, r3
 8005b20:	46bd      	mov	sp, r7
 8005b22:	b002      	add	sp, #8
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	46c0      	nop			@ (mov r8, r8)
 8005b28:	40012c00 	.word	0x40012c00
 8005b2c:	40014400 	.word	0x40014400
 8005b30:	40014800 	.word	0x40014800
 8005b34:	00001111 	.word	0x00001111
 8005b38:	00000444 	.word	0x00000444
 8005b3c:	ffff7fff 	.word	0xffff7fff

08005b40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	d021      	beq.n	8005ba4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2202      	movs	r2, #2
 8005b64:	4013      	ands	r3, r2
 8005b66:	d01d      	beq.n	8005ba4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2203      	movs	r2, #3
 8005b6e:	4252      	negs	r2, r2
 8005b70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2201      	movs	r2, #1
 8005b76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	2203      	movs	r2, #3
 8005b80:	4013      	ands	r3, r2
 8005b82:	d004      	beq.n	8005b8e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	0018      	movs	r0, r3
 8005b88:	f000 f9ea 	bl	8005f60 <HAL_TIM_IC_CaptureCallback>
 8005b8c:	e007      	b.n	8005b9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	0018      	movs	r0, r3
 8005b92:	f000 f9dd 	bl	8005f50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	0018      	movs	r0, r3
 8005b9a:	f000 f9e9 	bl	8005f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	2204      	movs	r2, #4
 8005ba8:	4013      	ands	r3, r2
 8005baa:	d022      	beq.n	8005bf2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2204      	movs	r2, #4
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	d01e      	beq.n	8005bf2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2205      	movs	r2, #5
 8005bba:	4252      	negs	r2, r2
 8005bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2202      	movs	r2, #2
 8005bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	699a      	ldr	r2, [r3, #24]
 8005bca:	23c0      	movs	r3, #192	@ 0xc0
 8005bcc:	009b      	lsls	r3, r3, #2
 8005bce:	4013      	ands	r3, r2
 8005bd0:	d004      	beq.n	8005bdc <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	0018      	movs	r0, r3
 8005bd6:	f000 f9c3 	bl	8005f60 <HAL_TIM_IC_CaptureCallback>
 8005bda:	e007      	b.n	8005bec <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	0018      	movs	r0, r3
 8005be0:	f000 f9b6 	bl	8005f50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	0018      	movs	r0, r3
 8005be8:	f000 f9c2 	bl	8005f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	2208      	movs	r2, #8
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	d021      	beq.n	8005c3e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2208      	movs	r2, #8
 8005bfe:	4013      	ands	r3, r2
 8005c00:	d01d      	beq.n	8005c3e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	2209      	movs	r2, #9
 8005c08:	4252      	negs	r2, r2
 8005c0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2204      	movs	r2, #4
 8005c10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	69db      	ldr	r3, [r3, #28]
 8005c18:	2203      	movs	r2, #3
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	d004      	beq.n	8005c28 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	0018      	movs	r0, r3
 8005c22:	f000 f99d 	bl	8005f60 <HAL_TIM_IC_CaptureCallback>
 8005c26:	e007      	b.n	8005c38 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	0018      	movs	r0, r3
 8005c2c:	f000 f990 	bl	8005f50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	0018      	movs	r0, r3
 8005c34:	f000 f99c 	bl	8005f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	2210      	movs	r2, #16
 8005c42:	4013      	ands	r3, r2
 8005c44:	d022      	beq.n	8005c8c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2210      	movs	r2, #16
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	d01e      	beq.n	8005c8c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2211      	movs	r2, #17
 8005c54:	4252      	negs	r2, r2
 8005c56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2208      	movs	r2, #8
 8005c5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	69da      	ldr	r2, [r3, #28]
 8005c64:	23c0      	movs	r3, #192	@ 0xc0
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	4013      	ands	r3, r2
 8005c6a:	d004      	beq.n	8005c76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	0018      	movs	r0, r3
 8005c70:	f000 f976 	bl	8005f60 <HAL_TIM_IC_CaptureCallback>
 8005c74:	e007      	b.n	8005c86 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	0018      	movs	r0, r3
 8005c7a:	f000 f969 	bl	8005f50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	0018      	movs	r0, r3
 8005c82:	f000 f975 	bl	8005f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	4013      	ands	r3, r2
 8005c92:	d00c      	beq.n	8005cae <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2201      	movs	r2, #1
 8005c98:	4013      	ands	r3, r2
 8005c9a:	d008      	beq.n	8005cae <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2202      	movs	r2, #2
 8005ca2:	4252      	negs	r2, r2
 8005ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	0018      	movs	r0, r3
 8005caa:	f7fb fddb 	bl	8001864 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	2280      	movs	r2, #128	@ 0x80
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	d104      	bne.n	8005cc0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005cb6:	68ba      	ldr	r2, [r7, #8]
 8005cb8:	2380      	movs	r3, #128	@ 0x80
 8005cba:	019b      	lsls	r3, r3, #6
 8005cbc:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005cbe:	d00b      	beq.n	8005cd8 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2280      	movs	r2, #128	@ 0x80
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	d007      	beq.n	8005cd8 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8005d48 <HAL_TIM_IRQHandler+0x208>)
 8005cce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	0018      	movs	r0, r3
 8005cd4:	f000 fdac 	bl	8006830 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005cd8:	68ba      	ldr	r2, [r7, #8]
 8005cda:	2380      	movs	r3, #128	@ 0x80
 8005cdc:	005b      	lsls	r3, r3, #1
 8005cde:	4013      	ands	r3, r2
 8005ce0:	d00b      	beq.n	8005cfa <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2280      	movs	r2, #128	@ 0x80
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	d007      	beq.n	8005cfa <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a17      	ldr	r2, [pc, #92]	@ (8005d4c <HAL_TIM_IRQHandler+0x20c>)
 8005cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	0018      	movs	r0, r3
 8005cf6:	f000 fda3 	bl	8006840 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	2240      	movs	r2, #64	@ 0x40
 8005cfe:	4013      	ands	r3, r2
 8005d00:	d00c      	beq.n	8005d1c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2240      	movs	r2, #64	@ 0x40
 8005d06:	4013      	ands	r3, r2
 8005d08:	d008      	beq.n	8005d1c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2241      	movs	r2, #65	@ 0x41
 8005d10:	4252      	negs	r2, r2
 8005d12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	0018      	movs	r0, r3
 8005d18:	f000 f932 	bl	8005f80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	2220      	movs	r2, #32
 8005d20:	4013      	ands	r3, r2
 8005d22:	d00c      	beq.n	8005d3e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2220      	movs	r2, #32
 8005d28:	4013      	ands	r3, r2
 8005d2a:	d008      	beq.n	8005d3e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2221      	movs	r2, #33	@ 0x21
 8005d32:	4252      	negs	r2, r2
 8005d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	0018      	movs	r0, r3
 8005d3a:	f000 fd71 	bl	8006820 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d3e:	46c0      	nop			@ (mov r8, r8)
 8005d40:	46bd      	mov	sp, r7
 8005d42:	b004      	add	sp, #16
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	46c0      	nop			@ (mov r8, r8)
 8005d48:	ffffdf7f 	.word	0xffffdf7f
 8005d4c:	fffffeff 	.word	0xfffffeff

08005d50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b086      	sub	sp, #24
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d5c:	2317      	movs	r3, #23
 8005d5e:	18fb      	adds	r3, r7, r3
 8005d60:	2200      	movs	r2, #0
 8005d62:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	223c      	movs	r2, #60	@ 0x3c
 8005d68:	5c9b      	ldrb	r3, [r3, r2]
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d101      	bne.n	8005d72 <HAL_TIM_PWM_ConfigChannel+0x22>
 8005d6e:	2302      	movs	r3, #2
 8005d70:	e0e5      	b.n	8005f3e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	223c      	movs	r2, #60	@ 0x3c
 8005d76:	2101      	movs	r1, #1
 8005d78:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2b14      	cmp	r3, #20
 8005d7e:	d900      	bls.n	8005d82 <HAL_TIM_PWM_ConfigChannel+0x32>
 8005d80:	e0d1      	b.n	8005f26 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	009a      	lsls	r2, r3, #2
 8005d86:	4b70      	ldr	r3, [pc, #448]	@ (8005f48 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8005d88:	18d3      	adds	r3, r2, r3
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	68ba      	ldr	r2, [r7, #8]
 8005d94:	0011      	movs	r1, r2
 8005d96:	0018      	movs	r0, r3
 8005d98:	f000 f97e 	bl	8006098 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	699a      	ldr	r2, [r3, #24]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2108      	movs	r1, #8
 8005da8:	430a      	orrs	r2, r1
 8005daa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	699a      	ldr	r2, [r3, #24]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2104      	movs	r1, #4
 8005db8:	438a      	bics	r2, r1
 8005dba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	6999      	ldr	r1, [r3, #24]
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	691a      	ldr	r2, [r3, #16]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	619a      	str	r2, [r3, #24]
      break;
 8005dce:	e0af      	b.n	8005f30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68ba      	ldr	r2, [r7, #8]
 8005dd6:	0011      	movs	r1, r2
 8005dd8:	0018      	movs	r0, r3
 8005dda:	f000 f9dd 	bl	8006198 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	699a      	ldr	r2, [r3, #24]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2180      	movs	r1, #128	@ 0x80
 8005dea:	0109      	lsls	r1, r1, #4
 8005dec:	430a      	orrs	r2, r1
 8005dee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	699a      	ldr	r2, [r3, #24]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4954      	ldr	r1, [pc, #336]	@ (8005f4c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005dfc:	400a      	ands	r2, r1
 8005dfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	6999      	ldr	r1, [r3, #24]
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	021a      	lsls	r2, r3, #8
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	430a      	orrs	r2, r1
 8005e12:	619a      	str	r2, [r3, #24]
      break;
 8005e14:	e08c      	b.n	8005f30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	0011      	movs	r1, r2
 8005e1e:	0018      	movs	r0, r3
 8005e20:	f000 fa38 	bl	8006294 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	69da      	ldr	r2, [r3, #28]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2108      	movs	r1, #8
 8005e30:	430a      	orrs	r2, r1
 8005e32:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	69da      	ldr	r2, [r3, #28]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2104      	movs	r1, #4
 8005e40:	438a      	bics	r2, r1
 8005e42:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	69d9      	ldr	r1, [r3, #28]
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	691a      	ldr	r2, [r3, #16]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	430a      	orrs	r2, r1
 8005e54:	61da      	str	r2, [r3, #28]
      break;
 8005e56:	e06b      	b.n	8005f30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	0011      	movs	r1, r2
 8005e60:	0018      	movs	r0, r3
 8005e62:	f000 fa99 	bl	8006398 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	69da      	ldr	r2, [r3, #28]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2180      	movs	r1, #128	@ 0x80
 8005e72:	0109      	lsls	r1, r1, #4
 8005e74:	430a      	orrs	r2, r1
 8005e76:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	69da      	ldr	r2, [r3, #28]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4932      	ldr	r1, [pc, #200]	@ (8005f4c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005e84:	400a      	ands	r2, r1
 8005e86:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	69d9      	ldr	r1, [r3, #28]
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	021a      	lsls	r2, r3, #8
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	430a      	orrs	r2, r1
 8005e9a:	61da      	str	r2, [r3, #28]
      break;
 8005e9c:	e048      	b.n	8005f30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68ba      	ldr	r2, [r7, #8]
 8005ea4:	0011      	movs	r1, r2
 8005ea6:	0018      	movs	r0, r3
 8005ea8:	f000 fada 	bl	8006460 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	2108      	movs	r1, #8
 8005eb8:	430a      	orrs	r2, r1
 8005eba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2104      	movs	r1, #4
 8005ec8:	438a      	bics	r2, r1
 8005eca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	691a      	ldr	r2, [r3, #16]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	430a      	orrs	r2, r1
 8005edc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005ede:	e027      	b.n	8005f30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68ba      	ldr	r2, [r7, #8]
 8005ee6:	0011      	movs	r1, r2
 8005ee8:	0018      	movs	r0, r3
 8005eea:	f000 fb13 	bl	8006514 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2180      	movs	r1, #128	@ 0x80
 8005efa:	0109      	lsls	r1, r1, #4
 8005efc:	430a      	orrs	r2, r1
 8005efe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4910      	ldr	r1, [pc, #64]	@ (8005f4c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005f0c:	400a      	ands	r2, r1
 8005f0e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	691b      	ldr	r3, [r3, #16]
 8005f1a:	021a      	lsls	r2, r3, #8
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	430a      	orrs	r2, r1
 8005f22:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005f24:	e004      	b.n	8005f30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8005f26:	2317      	movs	r3, #23
 8005f28:	18fb      	adds	r3, r7, r3
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	701a      	strb	r2, [r3, #0]
      break;
 8005f2e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	223c      	movs	r2, #60	@ 0x3c
 8005f34:	2100      	movs	r1, #0
 8005f36:	5499      	strb	r1, [r3, r2]

  return status;
 8005f38:	2317      	movs	r3, #23
 8005f3a:	18fb      	adds	r3, r7, r3
 8005f3c:	781b      	ldrb	r3, [r3, #0]
}
 8005f3e:	0018      	movs	r0, r3
 8005f40:	46bd      	mov	sp, r7
 8005f42:	b006      	add	sp, #24
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	46c0      	nop			@ (mov r8, r8)
 8005f48:	0800694c 	.word	0x0800694c
 8005f4c:	fffffbff 	.word	0xfffffbff

08005f50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b082      	sub	sp, #8
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f58:	46c0      	nop			@ (mov r8, r8)
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	b002      	add	sp, #8
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b082      	sub	sp, #8
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f68:	46c0      	nop			@ (mov r8, r8)
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	b002      	add	sp, #8
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b082      	sub	sp, #8
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f78:	46c0      	nop			@ (mov r8, r8)
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	b002      	add	sp, #8
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f88:	46c0      	nop			@ (mov r8, r8)
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	b002      	add	sp, #8
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a37      	ldr	r2, [pc, #220]	@ (8006080 <TIM_Base_SetConfig+0xf0>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d008      	beq.n	8005fba <TIM_Base_SetConfig+0x2a>
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	2380      	movs	r3, #128	@ 0x80
 8005fac:	05db      	lsls	r3, r3, #23
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d003      	beq.n	8005fba <TIM_Base_SetConfig+0x2a>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a33      	ldr	r2, [pc, #204]	@ (8006084 <TIM_Base_SetConfig+0xf4>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d108      	bne.n	8005fcc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2270      	movs	r2, #112	@ 0x70
 8005fbe:	4393      	bics	r3, r2
 8005fc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a2c      	ldr	r2, [pc, #176]	@ (8006080 <TIM_Base_SetConfig+0xf0>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d014      	beq.n	8005ffe <TIM_Base_SetConfig+0x6e>
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	2380      	movs	r3, #128	@ 0x80
 8005fd8:	05db      	lsls	r3, r3, #23
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d00f      	beq.n	8005ffe <TIM_Base_SetConfig+0x6e>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a28      	ldr	r2, [pc, #160]	@ (8006084 <TIM_Base_SetConfig+0xf4>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d00b      	beq.n	8005ffe <TIM_Base_SetConfig+0x6e>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a27      	ldr	r2, [pc, #156]	@ (8006088 <TIM_Base_SetConfig+0xf8>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d007      	beq.n	8005ffe <TIM_Base_SetConfig+0x6e>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a26      	ldr	r2, [pc, #152]	@ (800608c <TIM_Base_SetConfig+0xfc>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d003      	beq.n	8005ffe <TIM_Base_SetConfig+0x6e>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a25      	ldr	r2, [pc, #148]	@ (8006090 <TIM_Base_SetConfig+0x100>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d108      	bne.n	8006010 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	4a24      	ldr	r2, [pc, #144]	@ (8006094 <TIM_Base_SetConfig+0x104>)
 8006002:	4013      	ands	r3, r2
 8006004:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	4313      	orrs	r3, r2
 800600e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2280      	movs	r2, #128	@ 0x80
 8006014:	4393      	bics	r3, r2
 8006016:	001a      	movs	r2, r3
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	695b      	ldr	r3, [r3, #20]
 800601c:	4313      	orrs	r3, r2
 800601e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	68fa      	ldr	r2, [r7, #12]
 8006024:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	689a      	ldr	r2, [r3, #8]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a11      	ldr	r2, [pc, #68]	@ (8006080 <TIM_Base_SetConfig+0xf0>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d007      	beq.n	800604e <TIM_Base_SetConfig+0xbe>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a12      	ldr	r2, [pc, #72]	@ (800608c <TIM_Base_SetConfig+0xfc>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d003      	beq.n	800604e <TIM_Base_SetConfig+0xbe>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a11      	ldr	r2, [pc, #68]	@ (8006090 <TIM_Base_SetConfig+0x100>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d103      	bne.n	8006056 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	691a      	ldr	r2, [r3, #16]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	2201      	movs	r2, #1
 8006062:	4013      	ands	r3, r2
 8006064:	2b01      	cmp	r3, #1
 8006066:	d106      	bne.n	8006076 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	691b      	ldr	r3, [r3, #16]
 800606c:	2201      	movs	r2, #1
 800606e:	4393      	bics	r3, r2
 8006070:	001a      	movs	r2, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	611a      	str	r2, [r3, #16]
  }
}
 8006076:	46c0      	nop			@ (mov r8, r8)
 8006078:	46bd      	mov	sp, r7
 800607a:	b004      	add	sp, #16
 800607c:	bd80      	pop	{r7, pc}
 800607e:	46c0      	nop			@ (mov r8, r8)
 8006080:	40012c00 	.word	0x40012c00
 8006084:	40000400 	.word	0x40000400
 8006088:	40002000 	.word	0x40002000
 800608c:	40014400 	.word	0x40014400
 8006090:	40014800 	.word	0x40014800
 8006094:	fffffcff 	.word	0xfffffcff

08006098 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b086      	sub	sp, #24
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	2201      	movs	r2, #1
 80060ae:	4393      	bics	r3, r2
 80060b0:	001a      	movs	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	699b      	ldr	r3, [r3, #24]
 80060c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	4a2e      	ldr	r2, [pc, #184]	@ (8006180 <TIM_OC1_SetConfig+0xe8>)
 80060c6:	4013      	ands	r3, r2
 80060c8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2203      	movs	r2, #3
 80060ce:	4393      	bics	r3, r2
 80060d0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	4313      	orrs	r3, r2
 80060da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	2202      	movs	r2, #2
 80060e0:	4393      	bics	r3, r2
 80060e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a24      	ldr	r2, [pc, #144]	@ (8006184 <TIM_OC1_SetConfig+0xec>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d007      	beq.n	8006106 <TIM_OC1_SetConfig+0x6e>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a23      	ldr	r2, [pc, #140]	@ (8006188 <TIM_OC1_SetConfig+0xf0>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d003      	beq.n	8006106 <TIM_OC1_SetConfig+0x6e>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a22      	ldr	r2, [pc, #136]	@ (800618c <TIM_OC1_SetConfig+0xf4>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d10c      	bne.n	8006120 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	2208      	movs	r2, #8
 800610a:	4393      	bics	r3, r2
 800610c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	697a      	ldr	r2, [r7, #20]
 8006114:	4313      	orrs	r3, r2
 8006116:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	2204      	movs	r2, #4
 800611c:	4393      	bics	r3, r2
 800611e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a18      	ldr	r2, [pc, #96]	@ (8006184 <TIM_OC1_SetConfig+0xec>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d007      	beq.n	8006138 <TIM_OC1_SetConfig+0xa0>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a17      	ldr	r2, [pc, #92]	@ (8006188 <TIM_OC1_SetConfig+0xf0>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d003      	beq.n	8006138 <TIM_OC1_SetConfig+0xa0>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a16      	ldr	r2, [pc, #88]	@ (800618c <TIM_OC1_SetConfig+0xf4>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d111      	bne.n	800615c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	4a15      	ldr	r2, [pc, #84]	@ (8006190 <TIM_OC1_SetConfig+0xf8>)
 800613c:	4013      	ands	r3, r2
 800613e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	4a14      	ldr	r2, [pc, #80]	@ (8006194 <TIM_OC1_SetConfig+0xfc>)
 8006144:	4013      	ands	r3, r2
 8006146:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	695b      	ldr	r3, [r3, #20]
 800614c:	693a      	ldr	r2, [r7, #16]
 800614e:	4313      	orrs	r3, r2
 8006150:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	699b      	ldr	r3, [r3, #24]
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	4313      	orrs	r3, r2
 800615a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685a      	ldr	r2, [r3, #4]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	621a      	str	r2, [r3, #32]
}
 8006176:	46c0      	nop			@ (mov r8, r8)
 8006178:	46bd      	mov	sp, r7
 800617a:	b006      	add	sp, #24
 800617c:	bd80      	pop	{r7, pc}
 800617e:	46c0      	nop			@ (mov r8, r8)
 8006180:	fffeff8f 	.word	0xfffeff8f
 8006184:	40012c00 	.word	0x40012c00
 8006188:	40014400 	.word	0x40014400
 800618c:	40014800 	.word	0x40014800
 8006190:	fffffeff 	.word	0xfffffeff
 8006194:	fffffdff 	.word	0xfffffdff

08006198 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b086      	sub	sp, #24
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6a1b      	ldr	r3, [r3, #32]
 80061a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a1b      	ldr	r3, [r3, #32]
 80061ac:	2210      	movs	r2, #16
 80061ae:	4393      	bics	r3, r2
 80061b0:	001a      	movs	r2, r3
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	699b      	ldr	r3, [r3, #24]
 80061c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	4a2c      	ldr	r2, [pc, #176]	@ (8006278 <TIM_OC2_SetConfig+0xe0>)
 80061c6:	4013      	ands	r3, r2
 80061c8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	4a2b      	ldr	r2, [pc, #172]	@ (800627c <TIM_OC2_SetConfig+0xe4>)
 80061ce:	4013      	ands	r3, r2
 80061d0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	021b      	lsls	r3, r3, #8
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	4313      	orrs	r3, r2
 80061dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	2220      	movs	r2, #32
 80061e2:	4393      	bics	r3, r2
 80061e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	011b      	lsls	r3, r3, #4
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a22      	ldr	r2, [pc, #136]	@ (8006280 <TIM_OC2_SetConfig+0xe8>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d10d      	bne.n	8006216 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	2280      	movs	r2, #128	@ 0x80
 80061fe:	4393      	bics	r3, r2
 8006200:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	011b      	lsls	r3, r3, #4
 8006208:	697a      	ldr	r2, [r7, #20]
 800620a:	4313      	orrs	r3, r2
 800620c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	2240      	movs	r2, #64	@ 0x40
 8006212:	4393      	bics	r3, r2
 8006214:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a19      	ldr	r2, [pc, #100]	@ (8006280 <TIM_OC2_SetConfig+0xe8>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d007      	beq.n	800622e <TIM_OC2_SetConfig+0x96>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4a18      	ldr	r2, [pc, #96]	@ (8006284 <TIM_OC2_SetConfig+0xec>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d003      	beq.n	800622e <TIM_OC2_SetConfig+0x96>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a17      	ldr	r2, [pc, #92]	@ (8006288 <TIM_OC2_SetConfig+0xf0>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d113      	bne.n	8006256 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	4a16      	ldr	r2, [pc, #88]	@ (800628c <TIM_OC2_SetConfig+0xf4>)
 8006232:	4013      	ands	r3, r2
 8006234:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	4a15      	ldr	r2, [pc, #84]	@ (8006290 <TIM_OC2_SetConfig+0xf8>)
 800623a:	4013      	ands	r3, r2
 800623c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	4313      	orrs	r3, r2
 8006248:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	4313      	orrs	r3, r2
 8006254:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	693a      	ldr	r2, [r7, #16]
 800625a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	685a      	ldr	r2, [r3, #4]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	697a      	ldr	r2, [r7, #20]
 800626e:	621a      	str	r2, [r3, #32]
}
 8006270:	46c0      	nop			@ (mov r8, r8)
 8006272:	46bd      	mov	sp, r7
 8006274:	b006      	add	sp, #24
 8006276:	bd80      	pop	{r7, pc}
 8006278:	feff8fff 	.word	0xfeff8fff
 800627c:	fffffcff 	.word	0xfffffcff
 8006280:	40012c00 	.word	0x40012c00
 8006284:	40014400 	.word	0x40014400
 8006288:	40014800 	.word	0x40014800
 800628c:	fffffbff 	.word	0xfffffbff
 8006290:	fffff7ff 	.word	0xfffff7ff

08006294 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b086      	sub	sp, #24
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a1b      	ldr	r3, [r3, #32]
 80062a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a1b      	ldr	r3, [r3, #32]
 80062a8:	4a31      	ldr	r2, [pc, #196]	@ (8006370 <TIM_OC3_SetConfig+0xdc>)
 80062aa:	401a      	ands	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	69db      	ldr	r3, [r3, #28]
 80062ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	4a2d      	ldr	r2, [pc, #180]	@ (8006374 <TIM_OC3_SetConfig+0xe0>)
 80062c0:	4013      	ands	r3, r2
 80062c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2203      	movs	r2, #3
 80062c8:	4393      	bics	r3, r2
 80062ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	4a27      	ldr	r2, [pc, #156]	@ (8006378 <TIM_OC3_SetConfig+0xe4>)
 80062da:	4013      	ands	r3, r2
 80062dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	021b      	lsls	r3, r3, #8
 80062e4:	697a      	ldr	r2, [r7, #20]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a23      	ldr	r2, [pc, #140]	@ (800637c <TIM_OC3_SetConfig+0xe8>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d10d      	bne.n	800630e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	4a22      	ldr	r2, [pc, #136]	@ (8006380 <TIM_OC3_SetConfig+0xec>)
 80062f6:	4013      	ands	r3, r2
 80062f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	021b      	lsls	r3, r3, #8
 8006300:	697a      	ldr	r2, [r7, #20]
 8006302:	4313      	orrs	r3, r2
 8006304:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	4a1e      	ldr	r2, [pc, #120]	@ (8006384 <TIM_OC3_SetConfig+0xf0>)
 800630a:	4013      	ands	r3, r2
 800630c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a1a      	ldr	r2, [pc, #104]	@ (800637c <TIM_OC3_SetConfig+0xe8>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d007      	beq.n	8006326 <TIM_OC3_SetConfig+0x92>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a1b      	ldr	r2, [pc, #108]	@ (8006388 <TIM_OC3_SetConfig+0xf4>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d003      	beq.n	8006326 <TIM_OC3_SetConfig+0x92>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a1a      	ldr	r2, [pc, #104]	@ (800638c <TIM_OC3_SetConfig+0xf8>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d113      	bne.n	800634e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	4a19      	ldr	r2, [pc, #100]	@ (8006390 <TIM_OC3_SetConfig+0xfc>)
 800632a:	4013      	ands	r3, r2
 800632c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	4a18      	ldr	r2, [pc, #96]	@ (8006394 <TIM_OC3_SetConfig+0x100>)
 8006332:	4013      	ands	r3, r2
 8006334:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	695b      	ldr	r3, [r3, #20]
 800633a:	011b      	lsls	r3, r3, #4
 800633c:	693a      	ldr	r2, [r7, #16]
 800633e:	4313      	orrs	r3, r2
 8006340:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	699b      	ldr	r3, [r3, #24]
 8006346:	011b      	lsls	r3, r3, #4
 8006348:	693a      	ldr	r2, [r7, #16]
 800634a:	4313      	orrs	r3, r2
 800634c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	693a      	ldr	r2, [r7, #16]
 8006352:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	68fa      	ldr	r2, [r7, #12]
 8006358:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	685a      	ldr	r2, [r3, #4]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	697a      	ldr	r2, [r7, #20]
 8006366:	621a      	str	r2, [r3, #32]
}
 8006368:	46c0      	nop			@ (mov r8, r8)
 800636a:	46bd      	mov	sp, r7
 800636c:	b006      	add	sp, #24
 800636e:	bd80      	pop	{r7, pc}
 8006370:	fffffeff 	.word	0xfffffeff
 8006374:	fffeff8f 	.word	0xfffeff8f
 8006378:	fffffdff 	.word	0xfffffdff
 800637c:	40012c00 	.word	0x40012c00
 8006380:	fffff7ff 	.word	0xfffff7ff
 8006384:	fffffbff 	.word	0xfffffbff
 8006388:	40014400 	.word	0x40014400
 800638c:	40014800 	.word	0x40014800
 8006390:	ffffefff 	.word	0xffffefff
 8006394:	ffffdfff 	.word	0xffffdfff

08006398 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b086      	sub	sp, #24
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a1b      	ldr	r3, [r3, #32]
 80063a6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6a1b      	ldr	r3, [r3, #32]
 80063ac:	4a24      	ldr	r2, [pc, #144]	@ (8006440 <TIM_OC4_SetConfig+0xa8>)
 80063ae:	401a      	ands	r2, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	69db      	ldr	r3, [r3, #28]
 80063be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	4a20      	ldr	r2, [pc, #128]	@ (8006444 <TIM_OC4_SetConfig+0xac>)
 80063c4:	4013      	ands	r3, r2
 80063c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	4a1f      	ldr	r2, [pc, #124]	@ (8006448 <TIM_OC4_SetConfig+0xb0>)
 80063cc:	4013      	ands	r3, r2
 80063ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	021b      	lsls	r3, r3, #8
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	4313      	orrs	r3, r2
 80063da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	4a1b      	ldr	r2, [pc, #108]	@ (800644c <TIM_OC4_SetConfig+0xb4>)
 80063e0:	4013      	ands	r3, r2
 80063e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	031b      	lsls	r3, r3, #12
 80063ea:	693a      	ldr	r2, [r7, #16]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	4a17      	ldr	r2, [pc, #92]	@ (8006450 <TIM_OC4_SetConfig+0xb8>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d007      	beq.n	8006408 <TIM_OC4_SetConfig+0x70>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	4a16      	ldr	r2, [pc, #88]	@ (8006454 <TIM_OC4_SetConfig+0xbc>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d003      	beq.n	8006408 <TIM_OC4_SetConfig+0x70>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4a15      	ldr	r2, [pc, #84]	@ (8006458 <TIM_OC4_SetConfig+0xc0>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d109      	bne.n	800641c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	4a14      	ldr	r2, [pc, #80]	@ (800645c <TIM_OC4_SetConfig+0xc4>)
 800640c:	4013      	ands	r3, r2
 800640e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	695b      	ldr	r3, [r3, #20]
 8006414:	019b      	lsls	r3, r3, #6
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	4313      	orrs	r3, r2
 800641a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	697a      	ldr	r2, [r7, #20]
 8006420:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68fa      	ldr	r2, [r7, #12]
 8006426:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	685a      	ldr	r2, [r3, #4]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	693a      	ldr	r2, [r7, #16]
 8006434:	621a      	str	r2, [r3, #32]
}
 8006436:	46c0      	nop			@ (mov r8, r8)
 8006438:	46bd      	mov	sp, r7
 800643a:	b006      	add	sp, #24
 800643c:	bd80      	pop	{r7, pc}
 800643e:	46c0      	nop			@ (mov r8, r8)
 8006440:	ffffefff 	.word	0xffffefff
 8006444:	feff8fff 	.word	0xfeff8fff
 8006448:	fffffcff 	.word	0xfffffcff
 800644c:	ffffdfff 	.word	0xffffdfff
 8006450:	40012c00 	.word	0x40012c00
 8006454:	40014400 	.word	0x40014400
 8006458:	40014800 	.word	0x40014800
 800645c:	ffffbfff 	.word	0xffffbfff

08006460 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b086      	sub	sp, #24
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a1b      	ldr	r3, [r3, #32]
 800646e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a1b      	ldr	r3, [r3, #32]
 8006474:	4a21      	ldr	r2, [pc, #132]	@ (80064fc <TIM_OC5_SetConfig+0x9c>)
 8006476:	401a      	ands	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	4a1d      	ldr	r2, [pc, #116]	@ (8006500 <TIM_OC5_SetConfig+0xa0>)
 800648c:	4013      	ands	r3, r2
 800648e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	4313      	orrs	r3, r2
 8006498:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	4a19      	ldr	r2, [pc, #100]	@ (8006504 <TIM_OC5_SetConfig+0xa4>)
 800649e:	4013      	ands	r3, r2
 80064a0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	041b      	lsls	r3, r3, #16
 80064a8:	693a      	ldr	r2, [r7, #16]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a15      	ldr	r2, [pc, #84]	@ (8006508 <TIM_OC5_SetConfig+0xa8>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d007      	beq.n	80064c6 <TIM_OC5_SetConfig+0x66>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a14      	ldr	r2, [pc, #80]	@ (800650c <TIM_OC5_SetConfig+0xac>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d003      	beq.n	80064c6 <TIM_OC5_SetConfig+0x66>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a13      	ldr	r2, [pc, #76]	@ (8006510 <TIM_OC5_SetConfig+0xb0>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d109      	bne.n	80064da <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	4a0c      	ldr	r2, [pc, #48]	@ (80064fc <TIM_OC5_SetConfig+0x9c>)
 80064ca:	4013      	ands	r3, r2
 80064cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	695b      	ldr	r3, [r3, #20]
 80064d2:	021b      	lsls	r3, r3, #8
 80064d4:	697a      	ldr	r2, [r7, #20]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	697a      	ldr	r2, [r7, #20]
 80064de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	685a      	ldr	r2, [r3, #4]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	693a      	ldr	r2, [r7, #16]
 80064f2:	621a      	str	r2, [r3, #32]
}
 80064f4:	46c0      	nop			@ (mov r8, r8)
 80064f6:	46bd      	mov	sp, r7
 80064f8:	b006      	add	sp, #24
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	fffeffff 	.word	0xfffeffff
 8006500:	fffeff8f 	.word	0xfffeff8f
 8006504:	fffdffff 	.word	0xfffdffff
 8006508:	40012c00 	.word	0x40012c00
 800650c:	40014400 	.word	0x40014400
 8006510:	40014800 	.word	0x40014800

08006514 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b086      	sub	sp, #24
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a1b      	ldr	r3, [r3, #32]
 8006522:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a1b      	ldr	r3, [r3, #32]
 8006528:	4a22      	ldr	r2, [pc, #136]	@ (80065b4 <TIM_OC6_SetConfig+0xa0>)
 800652a:	401a      	ands	r2, r3
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800653a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	4a1e      	ldr	r2, [pc, #120]	@ (80065b8 <TIM_OC6_SetConfig+0xa4>)
 8006540:	4013      	ands	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	021b      	lsls	r3, r3, #8
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	4313      	orrs	r3, r2
 800654e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	4a1a      	ldr	r2, [pc, #104]	@ (80065bc <TIM_OC6_SetConfig+0xa8>)
 8006554:	4013      	ands	r3, r2
 8006556:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	051b      	lsls	r3, r3, #20
 800655e:	693a      	ldr	r2, [r7, #16]
 8006560:	4313      	orrs	r3, r2
 8006562:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a16      	ldr	r2, [pc, #88]	@ (80065c0 <TIM_OC6_SetConfig+0xac>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d007      	beq.n	800657c <TIM_OC6_SetConfig+0x68>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	4a15      	ldr	r2, [pc, #84]	@ (80065c4 <TIM_OC6_SetConfig+0xb0>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d003      	beq.n	800657c <TIM_OC6_SetConfig+0x68>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a14      	ldr	r2, [pc, #80]	@ (80065c8 <TIM_OC6_SetConfig+0xb4>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d109      	bne.n	8006590 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	4a13      	ldr	r2, [pc, #76]	@ (80065cc <TIM_OC6_SetConfig+0xb8>)
 8006580:	4013      	ands	r3, r2
 8006582:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	029b      	lsls	r3, r3, #10
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	4313      	orrs	r3, r2
 800658e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	697a      	ldr	r2, [r7, #20]
 8006594:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	685a      	ldr	r2, [r3, #4]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	693a      	ldr	r2, [r7, #16]
 80065a8:	621a      	str	r2, [r3, #32]
}
 80065aa:	46c0      	nop			@ (mov r8, r8)
 80065ac:	46bd      	mov	sp, r7
 80065ae:	b006      	add	sp, #24
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	46c0      	nop			@ (mov r8, r8)
 80065b4:	ffefffff 	.word	0xffefffff
 80065b8:	feff8fff 	.word	0xfeff8fff
 80065bc:	ffdfffff 	.word	0xffdfffff
 80065c0:	40012c00 	.word	0x40012c00
 80065c4:	40014400 	.word	0x40014400
 80065c8:	40014800 	.word	0x40014800
 80065cc:	fffbffff 	.word	0xfffbffff

080065d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b086      	sub	sp, #24
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	221f      	movs	r2, #31
 80065e0:	4013      	ands	r3, r2
 80065e2:	2201      	movs	r2, #1
 80065e4:	409a      	lsls	r2, r3
 80065e6:	0013      	movs	r3, r2
 80065e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	43d2      	mvns	r2, r2
 80065f2:	401a      	ands	r2, r3
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6a1a      	ldr	r2, [r3, #32]
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	211f      	movs	r1, #31
 8006600:	400b      	ands	r3, r1
 8006602:	6879      	ldr	r1, [r7, #4]
 8006604:	4099      	lsls	r1, r3
 8006606:	000b      	movs	r3, r1
 8006608:	431a      	orrs	r2, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	621a      	str	r2, [r3, #32]
}
 800660e:	46c0      	nop			@ (mov r8, r8)
 8006610:	46bd      	mov	sp, r7
 8006612:	b006      	add	sp, #24
 8006614:	bd80      	pop	{r7, pc}
	...

08006618 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	223c      	movs	r2, #60	@ 0x3c
 8006626:	5c9b      	ldrb	r3, [r3, r2]
 8006628:	2b01      	cmp	r3, #1
 800662a:	d101      	bne.n	8006630 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800662c:	2302      	movs	r3, #2
 800662e:	e050      	b.n	80066d2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	223c      	movs	r2, #60	@ 0x3c
 8006634:	2101      	movs	r1, #1
 8006636:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	223d      	movs	r2, #61	@ 0x3d
 800663c:	2102      	movs	r1, #2
 800663e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a21      	ldr	r2, [pc, #132]	@ (80066dc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d108      	bne.n	800666c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	4a20      	ldr	r2, [pc, #128]	@ (80066e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800665e:	4013      	ands	r3, r2
 8006660:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	4313      	orrs	r3, r2
 800666a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2270      	movs	r2, #112	@ 0x70
 8006670:	4393      	bics	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	4313      	orrs	r3, r2
 800667c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a14      	ldr	r2, [pc, #80]	@ (80066dc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d00a      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	2380      	movs	r3, #128	@ 0x80
 8006696:	05db      	lsls	r3, r3, #23
 8006698:	429a      	cmp	r2, r3
 800669a:	d004      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a10      	ldr	r2, [pc, #64]	@ (80066e4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d10c      	bne.n	80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	2280      	movs	r2, #128	@ 0x80
 80066aa:	4393      	bics	r3, r2
 80066ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	68ba      	ldr	r2, [r7, #8]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	68ba      	ldr	r2, [r7, #8]
 80066be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	223d      	movs	r2, #61	@ 0x3d
 80066c4:	2101      	movs	r1, #1
 80066c6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	223c      	movs	r2, #60	@ 0x3c
 80066cc:	2100      	movs	r1, #0
 80066ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	0018      	movs	r0, r3
 80066d4:	46bd      	mov	sp, r7
 80066d6:	b004      	add	sp, #16
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	46c0      	nop			@ (mov r8, r8)
 80066dc:	40012c00 	.word	0x40012c00
 80066e0:	ff0fffff 	.word	0xff0fffff
 80066e4:	40000400 	.word	0x40000400

080066e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80066f2:	2300      	movs	r3, #0
 80066f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	223c      	movs	r2, #60	@ 0x3c
 80066fa:	5c9b      	ldrb	r3, [r3, r2]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d101      	bne.n	8006704 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006700:	2302      	movs	r3, #2
 8006702:	e06f      	b.n	80067e4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	223c      	movs	r2, #60	@ 0x3c
 8006708:	2101      	movs	r1, #1
 800670a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	22ff      	movs	r2, #255	@ 0xff
 8006710:	4393      	bics	r3, r2
 8006712:	001a      	movs	r2, r3
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	4313      	orrs	r3, r2
 800671a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	4a33      	ldr	r2, [pc, #204]	@ (80067ec <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8006720:	401a      	ands	r2, r3
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	4313      	orrs	r3, r2
 8006728:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	4a30      	ldr	r2, [pc, #192]	@ (80067f0 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800672e:	401a      	ands	r2, r3
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	4313      	orrs	r3, r2
 8006736:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	4a2e      	ldr	r2, [pc, #184]	@ (80067f4 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 800673c:	401a      	ands	r2, r3
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4313      	orrs	r3, r2
 8006744:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	4a2b      	ldr	r2, [pc, #172]	@ (80067f8 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800674a:	401a      	ands	r2, r3
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	691b      	ldr	r3, [r3, #16]
 8006750:	4313      	orrs	r3, r2
 8006752:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	4a29      	ldr	r2, [pc, #164]	@ (80067fc <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8006758:	401a      	ands	r2, r3
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	695b      	ldr	r3, [r3, #20]
 800675e:	4313      	orrs	r3, r2
 8006760:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	4a26      	ldr	r2, [pc, #152]	@ (8006800 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8006766:	401a      	ands	r2, r3
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800676c:	4313      	orrs	r3, r2
 800676e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	4a24      	ldr	r2, [pc, #144]	@ (8006804 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006774:	401a      	ands	r2, r3
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	041b      	lsls	r3, r3, #16
 800677c:	4313      	orrs	r3, r2
 800677e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	4a21      	ldr	r2, [pc, #132]	@ (8006808 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006784:	401a      	ands	r2, r3
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	69db      	ldr	r3, [r3, #28]
 800678a:	4313      	orrs	r3, r2
 800678c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a1e      	ldr	r2, [pc, #120]	@ (800680c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d11c      	bne.n	80067d2 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	4a1d      	ldr	r2, [pc, #116]	@ (8006810 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800679c:	401a      	ands	r2, r3
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a2:	051b      	lsls	r3, r3, #20
 80067a4:	4313      	orrs	r3, r2
 80067a6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	4a1a      	ldr	r2, [pc, #104]	@ (8006814 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 80067ac:	401a      	ands	r2, r3
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	4a17      	ldr	r2, [pc, #92]	@ (8006818 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80067ba:	401a      	ands	r2, r3
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c0:	4313      	orrs	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	4a15      	ldr	r2, [pc, #84]	@ (800681c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80067c8:	401a      	ands	r2, r3
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ce:	4313      	orrs	r3, r2
 80067d0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	223c      	movs	r2, #60	@ 0x3c
 80067de:	2100      	movs	r1, #0
 80067e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067e2:	2300      	movs	r3, #0
}
 80067e4:	0018      	movs	r0, r3
 80067e6:	46bd      	mov	sp, r7
 80067e8:	b004      	add	sp, #16
 80067ea:	bd80      	pop	{r7, pc}
 80067ec:	fffffcff 	.word	0xfffffcff
 80067f0:	fffffbff 	.word	0xfffffbff
 80067f4:	fffff7ff 	.word	0xfffff7ff
 80067f8:	ffffefff 	.word	0xffffefff
 80067fc:	ffffdfff 	.word	0xffffdfff
 8006800:	ffffbfff 	.word	0xffffbfff
 8006804:	fff0ffff 	.word	0xfff0ffff
 8006808:	efffffff 	.word	0xefffffff
 800680c:	40012c00 	.word	0x40012c00
 8006810:	ff0fffff 	.word	0xff0fffff
 8006814:	feffffff 	.word	0xfeffffff
 8006818:	fdffffff 	.word	0xfdffffff
 800681c:	dfffffff 	.word	0xdfffffff

08006820 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b082      	sub	sp, #8
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006828:	46c0      	nop			@ (mov r8, r8)
 800682a:	46bd      	mov	sp, r7
 800682c:	b002      	add	sp, #8
 800682e:	bd80      	pop	{r7, pc}

08006830 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006838:	46c0      	nop			@ (mov r8, r8)
 800683a:	46bd      	mov	sp, r7
 800683c:	b002      	add	sp, #8
 800683e:	bd80      	pop	{r7, pc}

08006840 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006848:	46c0      	nop			@ (mov r8, r8)
 800684a:	46bd      	mov	sp, r7
 800684c:	b002      	add	sp, #8
 800684e:	bd80      	pop	{r7, pc}

08006850 <memset>:
 8006850:	0003      	movs	r3, r0
 8006852:	1882      	adds	r2, r0, r2
 8006854:	4293      	cmp	r3, r2
 8006856:	d100      	bne.n	800685a <memset+0xa>
 8006858:	4770      	bx	lr
 800685a:	7019      	strb	r1, [r3, #0]
 800685c:	3301      	adds	r3, #1
 800685e:	e7f9      	b.n	8006854 <memset+0x4>

08006860 <__libc_init_array>:
 8006860:	b570      	push	{r4, r5, r6, lr}
 8006862:	2600      	movs	r6, #0
 8006864:	4c0c      	ldr	r4, [pc, #48]	@ (8006898 <__libc_init_array+0x38>)
 8006866:	4d0d      	ldr	r5, [pc, #52]	@ (800689c <__libc_init_array+0x3c>)
 8006868:	1b64      	subs	r4, r4, r5
 800686a:	10a4      	asrs	r4, r4, #2
 800686c:	42a6      	cmp	r6, r4
 800686e:	d109      	bne.n	8006884 <__libc_init_array+0x24>
 8006870:	2600      	movs	r6, #0
 8006872:	f000 f823 	bl	80068bc <_init>
 8006876:	4c0a      	ldr	r4, [pc, #40]	@ (80068a0 <__libc_init_array+0x40>)
 8006878:	4d0a      	ldr	r5, [pc, #40]	@ (80068a4 <__libc_init_array+0x44>)
 800687a:	1b64      	subs	r4, r4, r5
 800687c:	10a4      	asrs	r4, r4, #2
 800687e:	42a6      	cmp	r6, r4
 8006880:	d105      	bne.n	800688e <__libc_init_array+0x2e>
 8006882:	bd70      	pop	{r4, r5, r6, pc}
 8006884:	00b3      	lsls	r3, r6, #2
 8006886:	58eb      	ldr	r3, [r5, r3]
 8006888:	4798      	blx	r3
 800688a:	3601      	adds	r6, #1
 800688c:	e7ee      	b.n	800686c <__libc_init_array+0xc>
 800688e:	00b3      	lsls	r3, r6, #2
 8006890:	58eb      	ldr	r3, [r5, r3]
 8006892:	4798      	blx	r3
 8006894:	3601      	adds	r6, #1
 8006896:	e7f2      	b.n	800687e <__libc_init_array+0x1e>
 8006898:	080069a0 	.word	0x080069a0
 800689c:	080069a0 	.word	0x080069a0
 80068a0:	080069a4 	.word	0x080069a4
 80068a4:	080069a0 	.word	0x080069a0

080068a8 <memcpy>:
 80068a8:	2300      	movs	r3, #0
 80068aa:	b510      	push	{r4, lr}
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d100      	bne.n	80068b2 <memcpy+0xa>
 80068b0:	bd10      	pop	{r4, pc}
 80068b2:	5ccc      	ldrb	r4, [r1, r3]
 80068b4:	54c4      	strb	r4, [r0, r3]
 80068b6:	3301      	adds	r3, #1
 80068b8:	e7f8      	b.n	80068ac <memcpy+0x4>
	...

080068bc <_init>:
 80068bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068be:	46c0      	nop			@ (mov r8, r8)
 80068c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068c2:	bc08      	pop	{r3}
 80068c4:	469e      	mov	lr, r3
 80068c6:	4770      	bx	lr

080068c8 <_fini>:
 80068c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ca:	46c0      	nop			@ (mov r8, r8)
 80068cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ce:	bc08      	pop	{r3}
 80068d0:	469e      	mov	lr, r3
 80068d2:	4770      	bx	lr
