// Seed: 3578764506
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wor id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output tri1 id_2;
  output wire id_1;
  assign id_6 = id_2++ ? id_5 == 1 : 1 - id_5;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1
);
  wire [-1 : -1 'b0 &&  1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input  uwire id_0,
    output wand  id_1,
    input  wand  id_2,
    input  tri0  id_3
    , id_5
);
  assign id_5 = id_0;
  logic id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
  assign id_5 = id_6;
endmodule
