Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: Mips16.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Mips16.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Mips16"
Output Format                      : NGC
Target Device                      : xc6vlx75t-3-ff484

---- Source Options
Top Module Name                    : Mips16
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/preston/Documents/MIPSProcessor/Mips16/ipcore_dir/word_adder.v" into library work
Parsing module <word_adder>.
Analyzing Verilog file "/home/preston/Documents/MIPSProcessor/Mips16/ipcore_dir/instruction_memory.v" into library work
Parsing module <instruction_memory>.
Analyzing Verilog file "/home/preston/Documents/MIPSProcessor/Mips16/ipcore_dir/data_memory.v" into library work
Parsing module <data_memory>.
Analyzing Verilog file "/home/preston/Documents/MIPSProcessor/Mips16/ipcore_dir/adder.v" into library work
Parsing module <adder>.
Analyzing Verilog file "/home/preston/Documents/MIPSProcessor/Mips16/WB.v" into library work
Parsing module <WB>.
Analyzing Verilog file "/home/preston/Documents/MIPSProcessor/Mips16/IF.v" into library work
Parsing module <IF>.
Analyzing Verilog file "/home/preston/Documents/MIPSProcessor/Mips16/ID.v" into library work
Parsing module <ID>.
Analyzing Verilog file "/home/preston/Documents/MIPSProcessor/Mips16/forwarding_unit.v" into library work
Parsing module <forwarding_unit>.
Analyzing Verilog file "/home/preston/Documents/MIPSProcessor/Mips16/DATA.v" into library work
Parsing module <DATA>.
Analyzing Verilog file "/home/preston/Documents/MIPSProcessor/Mips16/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" into library work
Parsing module <Mips16>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" Line 59: Port memread is not connected to this instance

Elaborating module <Mips16>.

Elaborating module <IF>.
WARNING:HDLCompiler:413 - "/home/preston/Documents/MIPSProcessor/Mips16/IF.v" Line 37: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <instruction_memory>.
WARNING:HDLCompiler:1499 - "/home/preston/Documents/MIPSProcessor/Mips16/ipcore_dir/instruction_memory.v" Line 39: Empty module <instruction_memory> remains a black box.

Elaborating module <ID>.
WARNING:HDLCompiler:1127 - "/home/preston/Documents/MIPSProcessor/Mips16/ID.v" Line 188: Assignment to zero ignored, since the identifier is never used

Elaborating module <forwarding_unit>.

Elaborating module <ALU>.

Elaborating module <adder>.

Elaborating module <word_adder>.

Elaborating module <DATA>.

Elaborating module <data_memory>.
WARNING:HDLCompiler:1499 - "/home/preston/Documents/MIPSProcessor/Mips16/ipcore_dir/data_memory.v" Line 39: Empty module <data_memory> remains a black box.
WARNING:HDLCompiler:1127 - "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" Line 181: Assignment to rs_mem_wb ignored, since the identifier is never used

Elaborating module <WB>.
WARNING:HDLCompiler:634 - "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" Line 34: Net <rd_2[15]> does not have a driver.
WARNING:HDLCompiler:552 - "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" Line 36: Input port branch_address[8] is not connected on this instance
WARNING:HDLCompiler:552 - "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" Line 169: Input port clk is not connected on this instance
WARNING:HDLCompiler:552 - "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" Line 192: Input port memtoreg is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Mips16>.
    Related source file is "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v".
WARNING:Xst:2898 - Port 'branch_address', unconnected in block instance 'i_f', is tied to GND.
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'data_mem', is tied to GND.
WARNING:Xst:2898 - Port 'memtoreg', unconnected in block instance 'w_b', is tied to GND.
INFO:Xst:3210 - "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" line 36: Output port <next_address> of the instance <i_f> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" line 59: Output port <regdst> of the instance <i_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" line 59: Output port <memwrite> of the instance <i_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" line 59: Output port <memread> of the instance <i_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/preston/Documents/MIPSProcessor/Mips16/Mips16.v" line 59: Output port <memtoreg> of the instance <i_d> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rd_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <rd_mem_wb> equivalent to <regwrite_mem_wb> has been removed
    Found 6-bit register for signal <inst_id_ex<9:4>>.
    Found 16-bit register for signal <sign_ext_id_ex>.
    Found 16-bit register for signal <rd1_id_ex>.
    Found 16-bit register for signal <rd2_id_ex>.
    Found 3-bit register for signal <opc>.
    Found 4-bit register for signal <funtc>.
    Found 1-bit register for signal <alusrc_id_ex>.
    Found 1-bit register for signal <regwrite_id_ex>.
    Found 3-bit register for signal <rs_id_ex>.
    Found 3-bit register for signal <rt_id_ex>.
    Found 3-bit register for signal <write_reg_ex_mem>.
    Found 16-bit register for signal <aluresult_ex_mem>.
    Found 1-bit register for signal <regwrite_ex_mem>.
    Found 16-bit register for signal <memdata_mem_wb>.
    Found 16-bit register for signal <aluresult_mem_wb>.
    Found 3-bit register for signal <write_reg_mem_wb>.
    Found 1-bit register for signal <regwrite_mem_wb>.
    Found 16-bit register for signal <inst_if_id>.
    Found 16-bit 4-to-1 multiplexer for signal <rd2_id_ex[15]_aluresult_ex_mem[15]_mux_21_OUT> created at line 140.
    WARNING:Xst:2404 -  FFs/Latches <rd2_ex_mem<15:0>> (without init value) have a constant value of 0 in block <Mips16>.
    WARNING:Xst:2404 -  FFs/Latches <rd_mem_wb<2:1>> (without init value) have a constant value of 0 in block <Mips16>.
    Summary:
	inferred 141 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <Mips16> synthesized.

Synthesizing Unit <IF>.
    Related source file is "/home/preston/Documents/MIPSProcessor/Mips16/IF.v".
    Found 9-bit register for signal <counter>.
    Found 9-bit adder for signal <next_address> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <IF> synthesized.

Synthesizing Unit <ID>.
    Related source file is "/home/preston/Documents/MIPSProcessor/Mips16/ID.v".
WARNING:Xst:653 - Signal <memread> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <b>.
    Found 16-bit register for signal <c>.
    Found 16-bit register for signal <d>.
    Found 16-bit register for signal <e>.
    Found 16-bit register for signal <f>.
    Found 16-bit register for signal <g>.
    Found 16-bit register for signal <a>.
    Found 16-bit 8-to-1 multiplexer for signal <regdata> created at line 148.
    Found 16-bit 8-to-1 multiplexer for signal <rd_data2> created at line 167.
    Summary:
	inferred 112 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <ID> synthesized.

Synthesizing Unit <forwarding_unit>.
    Related source file is "/home/preston/Documents/MIPSProcessor/Mips16/forwarding_unit.v".
    Found 3-bit comparator equal for signal <rd_ex_mem[2]_rs_id_ex[2]_equal_1_o> created at line 33
    Found 3-bit comparator equal for signal <rd_ex_mem[2]_rt_id_ex[2]_equal_3_o> created at line 36
    Found 3-bit comparator equal for signal <rd_mem_wb[2]_rs_id_ex[2]_equal_7_o> created at line 42
    Found 3-bit comparator equal for signal <rd_mem_wb[2]_rt_id_ex[2]_equal_10_o> created at line 45
    Summary:
	inferred   4 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <forwarding_unit> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/preston/Documents/MIPSProcessor/Mips16/ALU.v".
    Found 16-bit shifter logical left for signal <data_2[15]_data_1[15]_shift_left_26_OUT> created at line 99
    Found 16-bit shifter logical right for signal <data_2[15]_data_1[15]_shift_right_29_OUT> created at line 103
    Found 16-bit comparator greater for signal <data_1[15]_data_2[15]_LessThan_23_o> created at line 90
    Summary:
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <DATA>.
    Related source file is "/home/preston/Documents/MIPSProcessor/Mips16/DATA.v".
WARNING:Xst:647 - Input <alu_result<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <DATA> synthesized.

Synthesizing Unit <WB>.
    Related source file is "/home/preston/Documents/MIPSProcessor/Mips16/WB.v".
    Summary:
	no macro.
Unit <WB> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit adder                                           : 1
# Registers                                            : 26
 1-bit register                                        : 4
 16-bit register                                       : 14
 3-bit register                                        : 5
 4-bit register                                        : 1
 6-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 3-bit comparator equal                                : 4
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 8
 16-bit 2-to-1 multiplexer                             : 15
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/instruction_memory.ngc>.
Reading core <ipcore_dir/data_memory.ngc>.
Reading core <ipcore_dir/adder.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/word_adder.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <instruction_memory> for timing and area information for instance <im>.
Loading core <data_memory> for timing and area information for instance <dm>.
Loading core <adder> for timing and area information for instance <addsub>.
Loading core <word_adder> for timing and area information for instance <mem_adder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit adder                                           : 1
# Registers                                            : 262
 Flip-Flops                                            : 262
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 3-bit comparator equal                                : 4
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 32
 16-bit 2-to-1 multiplexer                             : 15
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <memdata_mem_wb_0> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_1> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_2> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_3> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_4> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_5> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_6> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_7> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_8> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_9> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_10> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_11> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_12> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_13> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_14> of sequential type is unconnected in block <Mips16>.
WARNING:Xst:2677 - Node <memdata_mem_wb_15> of sequential type is unconnected in block <Mips16>.

Optimizing unit <Mips16> ...

Optimizing unit <IF> ...

Optimizing unit <ID> ...

Optimizing unit <ALU> ...
INFO:Xst:2261 - The FF/Latch <sign_ext_id_ex_0> in Unit <Mips16> is equivalent to the following FF/Latch, which will be removed : <funtc_0> 
INFO:Xst:2261 - The FF/Latch <sign_ext_id_ex_1> in Unit <Mips16> is equivalent to the following FF/Latch, which will be removed : <funtc_1> 
INFO:Xst:2261 - The FF/Latch <sign_ext_id_ex_2> in Unit <Mips16> is equivalent to the following FF/Latch, which will be removed : <funtc_2> 
INFO:Xst:2261 - The FF/Latch <sign_ext_id_ex_3> in Unit <Mips16> is equivalent to the following FF/Latch, which will be removed : <funtc_3> 
INFO:Xst:2261 - The FF/Latch <sign_ext_id_ex_4> in Unit <Mips16> is equivalent to the following FF/Latch, which will be removed : <inst_id_ex_4> 
INFO:Xst:2261 - The FF/Latch <sign_ext_id_ex_5> in Unit <Mips16> is equivalent to the following FF/Latch, which will be removed : <inst_id_ex_5> 
INFO:Xst:2261 - The FF/Latch <sign_ext_id_ex_6> in Unit <Mips16> is equivalent to the following 10 FFs/Latches, which will be removed : <sign_ext_id_ex_7> <sign_ext_id_ex_8> <sign_ext_id_ex_9> <sign_ext_id_ex_10> <sign_ext_id_ex_11> <sign_ext_id_ex_12> <sign_ext_id_ex_13> <sign_ext_id_ex_14> <sign_ext_id_ex_15> <inst_id_ex_6> 
INFO:Xst:2261 - The FF/Latch <rt_id_ex_0> in Unit <Mips16> is equivalent to the following FF/Latch, which will be removed : <inst_id_ex_7> 
INFO:Xst:2261 - The FF/Latch <rt_id_ex_1> in Unit <Mips16> is equivalent to the following FF/Latch, which will be removed : <inst_id_ex_8> 
INFO:Xst:2261 - The FF/Latch <rt_id_ex_2> in Unit <Mips16> is equivalent to the following FF/Latch, which will be removed : <inst_id_ex_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Mips16, actual ratio is 1.

Final Macro Processing ...

Processing Unit <Mips16> :
	Found 2-bit shift register for signal <regwrite_ex_mem>.
Unit <Mips16> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 225
 Flip-Flops                                            : 225
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Mips16.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 545
#      GND                         : 4
#      INV                         : 2
#      LUT2                        : 40
#      LUT3                        : 107
#      LUT4                        : 60
#      LUT5                        : 76
#      LUT6                        : 178
#      MUXCY                       : 38
#      MUXF7                       : 5
#      VCC                         : 3
#      XORCY                       : 32
# FlipFlops/Latches                : 226
#      FD                          : 104
#      FDC_1                       : 9
#      FDCE_1                      : 112
#      FDE                         : 1
# RAMS                             : 2
#      RAMB18E1                    : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 20
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             226  out of  93120     0%  
 Number of Slice LUTs:                  464  out of  46560     0%  
    Number used as Logic:               463  out of  46560     0%  
    Number used as Memory:                1  out of  16720     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    658
   Number with an unused Flip Flop:     432  out of    658    65%  
   Number with an unused LUT:           194  out of    658    29%  
   Number of fully used LUT-FF pairs:    32  out of    658     4%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    240    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    156     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                            | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                            | 228   |
N0                                 | NONE(data_mem/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 1     |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                       | Buffer(FF name)                                                                                                                                  | Load  |
-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
data_mem/dm/N1(data_mem/dm/XST_GND:G)| NONE(data_mem/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 2     |
i_f/im/N1(i_f/im/XST_GND:G)          | NONE(i_f/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)     | 2     |
wen                                  | IBUF                                                                                                                                             | 2     |
-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.700ns (Maximum Frequency: 103.097MHz)
   Minimum input arrival time before clock: 1.490ns
   Maximum output required time after clock: 0.599ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.700ns (frequency: 103.097MHz)
  Total number of paths / destination ports: 316216 / 357
-------------------------------------------------------------------------
Delay:               4.850ns (Levels of Logic = 10)
  Source:            regwrite_mem_wb (FF)
  Destination:       i_f/counter_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: regwrite_mem_wb to i_f/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.280   0.592  regwrite_mem_wb (regwrite_mem_wb)
     LUT5:I0->O            2   0.053   0.300  _n0094<1>21 (_n0094<1>2)
     LUT4:I3->O           16   0.053   0.426  _n0094<1>1 (_n0094)
     LUT6:I4->O           13   0.053   0.537  Mmux_data_2114 (data_2<4>)
     LUT6:I2->O            2   0.053   0.300  alu/Sh51 (alu/Sh5)
     LUT6:I5->O            2   0.053   0.300  alu/Sh2911 (alu/Sh291)
     LUT6:I5->O            1   0.053   0.357  alu/Mmux_alu_result155 (alu/Mmux_alu_result154)
     LUT6:I4->O            2   0.053   0.597  alu/Mmux_alu_result156 (alu_result<13>)
     LUT6:I1->O            8   0.053   0.328  pc_src1 (pc_src1)
     LUT4:I3->O            2   0.053   0.300  pc_src5_SW2 (N112)
     LUT6:I5->O            1   0.053   0.000  i_f/Mmux_pc_src_branch_address[8]_wide_mux_2_OUT31 (i_f/pc_src_branch_address[8]_wide_mux_2_OUT<2>)
     FDC_1:D                  -0.012          i_f/counter_2
    ----------------------------------------
    Total                      4.850ns (0.810ns logic, 4.040ns route)
                                       (16.7% logic, 83.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 279 / 270
-------------------------------------------------------------------------
Offset:              1.490ns (Levels of Logic = 3)
  Source:            rd_en (PAD)
  Destination:       i_d/a_15 (FF)
  Destination Clock: clk falling

  Data Path: rd_en to i_d/a_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.003   0.370  rd_en_IBUF (rd_en_IBUF)
     LUT4:I3->O            8   0.053   0.514  i_d/Mmux_regwrite11 (regwrite)
     LUT4:I0->O           16   0.053   0.348  i_d/_n0218_inv1 (i_d/_n0218_inv)
     FDCE_1:CE                 0.149          i_d/a_0
    ----------------------------------------
    Total                      1.490ns (0.258ns logic, 1.232ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.720ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       data_mem/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination Clock: N0 rising

  Data Path: reset to data_mem/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           117   0.003   0.399  reset_IBUF (reset_IBUF)
     begin scope: 'data_mem/dm:rsta'
     RAMB18E1:RSTRAMARSTRAM        0.318          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      0.720ns (0.321ns logic, 0.399ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.599ns (Levels of Logic = 1)
  Source:            aluresult_mem_wb_15 (FF)
  Destination:       dout<15> (PAD)
  Source Clock:      clk rising

  Data Path: aluresult_mem_wb_15 to dout<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.280   0.316  aluresult_mem_wb_15 (aluresult_mem_wb_15)
     OBUF:I->O                 0.003          dout_15_OBUF (dout<15>)
    ----------------------------------------
    Total                      0.599ns (0.283ns logic, 0.316ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock N0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.966|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.810|    1.940|    4.850|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.50 secs
 
--> 


Total memory usage is 409908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :   16 (   0 filtered)

