<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='284' ll='286' type='unsigned int llvm::TargetRegisterInfo::getSpillAlignment(const llvm::TargetRegisterClass &amp; RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='282'>/// Return the minimum required alignment in bytes for a spill slot for
  /// a register of this class.</doc>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='441' u='c' c='_ZL27assignCalleeSavedSpillSlotsRN4llvm15MachineFunctionERKNS_9BitVectorERjS5_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='501' u='c' c='_ZNK4llvm21HexagonTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1089' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1105' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1127' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1144' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
