#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000172bca102d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000172bc7ae6c0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
P_00000172bca0f940 .param/l "n" 1 3 28, +C4<00000000000000000000000000011000>;
P_00000172bca0f978 .param/l "seq_det4bit" 1 3 37, C4<000000010000000000001010>;
P_00000172bca0f9b0 .param/l "seq_det6bit" 1 3 38, C4<000000000000010001000000>;
P_00000172bca0f9e8 .param/l "seq_new_bit" 1 3 34, C4<001101011001100110101000>;
v00000172bca73a00_0 .var "clk", 0 0;
v00000172bca73f00_0 .net "det4bit", 0 0, L_00000172bca0c610;  1 drivers
v00000172bca74a40_0 .net "det6bit", 0 0, L_00000172bca0c060;  1 drivers
v00000172bca74720_0 .var "new_bit", 0 0;
v00000172bca747c0_0 .var "rst", 0 0;
E_00000172bca0e080 .event negedge, v00000172bca0b060_0;
S_00000172bc7ae850 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 53, 3 53 0, S_00000172bc7ae6c0;
 .timescale 0 0;
v00000172bca0b420_0 .var/2s "i", 31 0;
E_00000172bca0db40 .event posedge, v00000172bca0b240_0;
S_00000172bca14e60 .scope module, "det4b" "detect_4_bit_sequence_using_shift_reg" 3 25, 4 5 0, S_00000172bc7ae6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "new_bit";
    .port_info 3 /OUTPUT 1 "detected";
L_00000172bca0ced0 .functor NOT 1, L_00000172bca73fa0, C4<0>, C4<0>, C4<0>;
L_00000172bca0c300 .functor AND 1, L_00000172bca744a0, L_00000172bca0ced0, C4<1>, C4<1>;
L_00000172bca0c680 .functor AND 1, L_00000172bca0c300, L_00000172bca740e0, C4<1>, C4<1>;
L_00000172bca0c5a0 .functor NOT 1, L_00000172bca74c20, C4<0>, C4<0>, C4<0>;
L_00000172bca0c610 .functor AND 1, L_00000172bca0c680, L_00000172bca0c5a0, C4<1>, C4<1>;
v00000172bca0ae80_0 .net *"_ivl_1", 0 0, L_00000172bca744a0;  1 drivers
v00000172bca0b560_0 .net *"_ivl_10", 0 0, L_00000172bca0c680;  1 drivers
v00000172bca0b600_0 .net *"_ivl_13", 0 0, L_00000172bca74c20;  1 drivers
v00000172bca0b2e0_0 .net *"_ivl_14", 0 0, L_00000172bca0c5a0;  1 drivers
v00000172bca0b740_0 .net *"_ivl_3", 0 0, L_00000172bca73fa0;  1 drivers
v00000172bca0af20_0 .net *"_ivl_4", 0 0, L_00000172bca0ced0;  1 drivers
v00000172bca0afc0_0 .net *"_ivl_6", 0 0, L_00000172bca0c300;  1 drivers
v00000172bca0a840_0 .net *"_ivl_9", 0 0, L_00000172bca740e0;  1 drivers
v00000172bca0b240_0 .net "clk", 0 0, v00000172bca73a00_0;  1 drivers
v00000172bca0ab60_0 .net "detected", 0 0, L_00000172bca0c610;  alias, 1 drivers
v00000172bca0aa20_0 .net "new_bit", 0 0, v00000172bca74720_0;  1 drivers
v00000172bca0b060_0 .net "rst", 0 0, v00000172bca747c0_0;  1 drivers
v00000172bca0ac00_0 .var "shift_reg", 3 0;
L_00000172bca744a0 .part v00000172bca0ac00_0, 3, 1;
L_00000172bca73fa0 .part v00000172bca0ac00_0, 2, 1;
L_00000172bca740e0 .part v00000172bca0ac00_0, 1, 1;
L_00000172bca74c20 .part v00000172bca0ac00_0, 0, 1;
S_00000172bc9e2ce0 .scope module, "det6b" "detect_6_bit_sequence_using_shift_reg" 3 26, 4 34 0, S_00000172bc7ae6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "new_bit";
    .port_info 3 /OUTPUT 1 "detected";
L_00000172bca0cae0 .functor AND 1, L_00000172bca74040, L_00000172bca75580, C4<1>, C4<1>;
L_00000172bca0ca70 .functor NOT 1, L_00000172bca756c0, C4<0>, C4<0>, C4<0>;
L_00000172bca0cbc0 .functor AND 1, L_00000172bca0cae0, L_00000172bca0ca70, C4<1>, C4<1>;
L_00000172bca0cdf0 .functor NOT 1, L_00000172bca74220, C4<0>, C4<0>, C4<0>;
L_00000172bca0c140 .functor AND 1, L_00000172bca0cbc0, L_00000172bca0cdf0, C4<1>, C4<1>;
L_00000172bca0c760 .functor AND 1, L_00000172bca0c140, L_00000172bca74f40, C4<1>, C4<1>;
L_00000172bca0c060 .functor AND 1, L_00000172bca0c760, L_00000172bca74900, C4<1>, C4<1>;
v00000172bca0aca0_0 .net *"_ivl_1", 0 0, L_00000172bca74040;  1 drivers
v00000172bca0b100_0 .net *"_ivl_10", 0 0, L_00000172bca0cbc0;  1 drivers
v00000172bca0b1a0_0 .net *"_ivl_13", 0 0, L_00000172bca74220;  1 drivers
v00000172bca74ae0_0 .net *"_ivl_14", 0 0, L_00000172bca0cdf0;  1 drivers
v00000172bca73d20_0 .net *"_ivl_16", 0 0, L_00000172bca0c140;  1 drivers
v00000172bca74b80_0 .net *"_ivl_19", 0 0, L_00000172bca74f40;  1 drivers
v00000172bca753a0_0 .net *"_ivl_20", 0 0, L_00000172bca0c760;  1 drivers
v00000172bca74e00_0 .net *"_ivl_23", 0 0, L_00000172bca74900;  1 drivers
v00000172bca74d60_0 .net *"_ivl_3", 0 0, L_00000172bca75580;  1 drivers
v00000172bca73dc0_0 .net *"_ivl_4", 0 0, L_00000172bca0cae0;  1 drivers
v00000172bca74860_0 .net *"_ivl_7", 0 0, L_00000172bca756c0;  1 drivers
v00000172bca73960_0 .net *"_ivl_8", 0 0, L_00000172bca0ca70;  1 drivers
v00000172bca75300_0 .net "clk", 0 0, v00000172bca73a00_0;  alias, 1 drivers
v00000172bca73e60_0 .net "detected", 0 0, L_00000172bca0c060;  alias, 1 drivers
v00000172bca74ea0_0 .net "new_bit", 0 0, v00000172bca74720_0;  alias, 1 drivers
v00000172bca74680_0 .net "rst", 0 0, v00000172bca747c0_0;  alias, 1 drivers
v00000172bca75620_0 .var "shift_reg", 5 0;
L_00000172bca74040 .part v00000172bca75620_0, 5, 1;
L_00000172bca75580 .part v00000172bca75620_0, 4, 1;
L_00000172bca756c0 .part v00000172bca75620_0, 3, 1;
L_00000172bca74220 .part v00000172bca75620_0, 2, 1;
L_00000172bca74f40 .part v00000172bca75620_0, 1, 1;
L_00000172bca74900 .part v00000172bca75620_0, 0, 1;
    .scope S_00000172bca14e60;
T_0 ;
    %wait E_00000172bca0db40;
    %load/vec4 v00000172bca0b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000172bca0ac00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000172bca0ac00_0;
    %parti/s 3, 0, 2;
    %load/vec4 v00000172bca0aa20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000172bca0ac00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000172bc9e2ce0;
T_1 ;
    %wait E_00000172bca0db40;
    %load/vec4 v00000172bca74680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000172bca75620_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000172bca75620_0;
    %parti/s 5, 0, 2;
    %load/vec4 v00000172bca74ea0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000172bca75620_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000172bc7ae6c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000172bca73a00_0, 0, 1;
T_2.0 ;
    %delay 500, 0;
    %load/vec4 v00000172bca73a00_0;
    %inv;
    %store/vec4 v00000172bca73a00_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000172bc7ae6c0;
T_3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000172bca747c0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000172bca0db40;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000172bca747c0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000172bca0db40;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000172bca747c0_0, 0;
    %end;
    .thread T_3;
    .scope S_00000172bc7ae6c0;
T_4 ;
    %wait E_00000172bca0e080;
    %fork t_1, S_00000172bc7ae850;
    %jmp t_0;
    .scope S_00000172bc7ae850;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172bca0b420_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000172bca0b420_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 3512744, 0, 24;
    %pushi/vec4 23, 0, 34;
    %load/vec4 v00000172bca0b420_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %assign/vec4 v00000172bca74720_0, 0;
    %wait E_00000172bca0db40;
    %pushi/vec4 65546, 0, 24;
    %pushi/vec4 23, 0, 34;
    %load/vec4 v00000172bca0b420_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %pushi/vec4 1088, 0, 24;
    %pushi/vec4 23, 0, 34;
    %load/vec4 v00000172bca0b420_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call/w 3 59 "$display", "%b %b (%b) %b (%b)", v00000172bca74720_0, v00000172bca73f00_0, S<1,vec4,u1>, v00000172bca74a40_0, S<0,vec4,u1> {2 0 0};
    %load/vec4 v00000172bca73f00_0;
    %pushi/vec4 65546, 0, 24;
    %pushi/vec4 23, 0, 34;
    %load/vec4 v00000172bca0b420_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %cmp/ne;
    %jmp/1 T_4.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000172bca74a40_0;
    %pushi/vec4 1088, 0, 24;
    %pushi/vec4 23, 0, 34;
    %load/vec4 v00000172bca0b420_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %cmp/ne;
    %flag_or 6, 8;
T_4.4;
    %jmp/0xz  T_4.2, 6;
    %vpi_call/w 3 67 "$display", "FAIL %s - see log above", "testbench.sv" {0 0 0};
    %vpi_call/w 3 68 "$finish" {0 0 0};
T_4.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000172bca0b420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000172bca0b420_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_00000172bc7ae6c0;
t_0 %join;
    %vpi_call/w 3 72 "$display", "PASS %s", "testbench.sv" {0 0 0};
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "03_02_detect_sequence_using_shift_reg.sv";
