
005-ESC-Protocol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007848  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  080079d8  080079d8  000179d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e2c  08007e2c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007e2c  08007e2c  00017e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e34  08007e34  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e34  08007e34  00017e34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e38  08007e38  00017e38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007e3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  200001dc  08008018  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  08008018  000202ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e30c  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002806  00000000  00000000  0002e518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f40  00000000  00000000  00030d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000df8  00000000  00000000  00031c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004d7a  00000000  00000000  00032a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ffd0  00000000  00000000  000377d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8ea8  00000000  00000000  000477a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012064a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f5c  00000000  00000000  0012069c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080079c0 	.word	0x080079c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080079c0 	.word	0x080079c0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eb0:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	0a1b      	lsrs	r3, r3, #8
 8000eb6:	f003 0307 	and.w	r3, r3, #7
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	db0b      	blt.n	8000ef2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	f003 021f 	and.w	r2, r3, #31
 8000ee0:	4907      	ldr	r1, [pc, #28]	; (8000f00 <__NVIC_EnableIRQ+0x38>)
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	095b      	lsrs	r3, r3, #5
 8000ee8:	2001      	movs	r0, #1
 8000eea:	fa00 f202 	lsl.w	r2, r0, r2
 8000eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	e000e100 	.word	0xe000e100

08000f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	6039      	str	r1, [r7, #0]
 8000f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	db0a      	blt.n	8000f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	490c      	ldr	r1, [pc, #48]	; (8000f50 <__NVIC_SetPriority+0x4c>)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	0112      	lsls	r2, r2, #4
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	440b      	add	r3, r1
 8000f28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f2c:	e00a      	b.n	8000f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	b2da      	uxtb	r2, r3
 8000f32:	4908      	ldr	r1, [pc, #32]	; (8000f54 <__NVIC_SetPriority+0x50>)
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	f003 030f 	and.w	r3, r3, #15
 8000f3a:	3b04      	subs	r3, #4
 8000f3c:	0112      	lsls	r2, r2, #4
 8000f3e:	b2d2      	uxtb	r2, r2
 8000f40:	440b      	add	r3, r1
 8000f42:	761a      	strb	r2, [r3, #24]
}
 8000f44:	bf00      	nop
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000e100 	.word	0xe000e100
 8000f54:	e000ed00 	.word	0xe000ed00

08000f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b089      	sub	sp, #36	; 0x24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f003 0307 	and.w	r3, r3, #7
 8000f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	f1c3 0307 	rsb	r3, r3, #7
 8000f72:	2b04      	cmp	r3, #4
 8000f74:	bf28      	it	cs
 8000f76:	2304      	movcs	r3, #4
 8000f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	2b06      	cmp	r3, #6
 8000f80:	d902      	bls.n	8000f88 <NVIC_EncodePriority+0x30>
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	3b03      	subs	r3, #3
 8000f86:	e000      	b.n	8000f8a <NVIC_EncodePriority+0x32>
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	43da      	mvns	r2, r3
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	401a      	ands	r2, r3
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8000faa:	43d9      	mvns	r1, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb0:	4313      	orrs	r3, r2
         );
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3724      	adds	r7, #36	; 0x24
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	b083      	sub	sp, #12
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	68db      	ldr	r3, [r3, #12]
 8000fca:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	60da      	str	r2, [r3, #12]
}
 8000fd2:	bf00      	nop
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr

08000fde <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	b083      	sub	sp, #12
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	691b      	ldr	r3, [r3, #16]
 8000fea:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	695b      	ldr	r3, [r3, #20]
 8000ff6:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	615a      	str	r2, [r3, #20]
}
 8000ffe:	bf00      	nop
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 800100a:	b480      	push	{r7}
 800100c:	b083      	sub	sp, #12
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800101a:	2b80      	cmp	r3, #128	; 0x80
 800101c:	bf0c      	ite	eq
 800101e:	2301      	moveq	r3, #1
 8001020:	2300      	movne	r3, #0
 8001022:	b2db      	uxtb	r3, r3
}
 8001024:	4618      	mov	r0, r3
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	460b      	mov	r3, r1
 800103a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800103c:	78fa      	ldrb	r2, [r7, #3]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	605a      	str	r2, [r3, #4]
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
	...

08001050 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001058:	4b08      	ldr	r3, [pc, #32]	; (800107c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800105a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800105c:	4907      	ldr	r1, [pc, #28]	; (800107c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4313      	orrs	r3, r2
 8001062:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001064:	4b05      	ldr	r3, [pc, #20]	; (800107c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001066:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	4013      	ands	r3, r2
 800106c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800106e:	68fb      	ldr	r3, [r7, #12]
}
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	40023800 	.word	0x40023800

08001080 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001088:	4b08      	ldr	r3, [pc, #32]	; (80010ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800108a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800108c:	4907      	ldr	r1, [pc, #28]	; (80010ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4313      	orrs	r3, r2
 8001092:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001094:	4b05      	ldr	r3, [pc, #20]	; (80010ac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001096:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4013      	ands	r3, r2
 800109c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800109e:	68fb      	ldr	r3, [r7, #12]
}
 80010a0:	bf00      	nop
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	40023800 	.word	0x40023800

080010b0 <M8N_TransimiData>:
0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x17,0x31,
0xBF
};

void M8N_TransimiData(unsigned char* data, unsigned char len)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	460b      	mov	r3, r1
 80010ba:	70fb      	strb	r3, [r7, #3]
for(int i=0;i<len;i++)
 80010bc:	2300      	movs	r3, #0
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	e011      	b.n	80010e6 <M8N_TransimiData+0x36>
{
while(!LL_USART_IsActiveFlag_TXE(UART4));
 80010c2:	bf00      	nop
 80010c4:	480c      	ldr	r0, [pc, #48]	; (80010f8 <M8N_TransimiData+0x48>)
 80010c6:	f7ff ffa0 	bl	800100a <LL_USART_IsActiveFlag_TXE>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d0f9      	beq.n	80010c4 <M8N_TransimiData+0x14>
LL_USART_TransmitData8(UART4, *(data+i));
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	4619      	mov	r1, r3
 80010da:	4807      	ldr	r0, [pc, #28]	; (80010f8 <M8N_TransimiData+0x48>)
 80010dc:	f7ff ffa8 	bl	8001030 <LL_USART_TransmitData8>
for(int i=0;i<len;i++)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	3301      	adds	r3, #1
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	78fb      	ldrb	r3, [r7, #3]
 80010e8:	68fa      	ldr	r2, [r7, #12]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	dbe9      	blt.n	80010c2 <M8N_TransimiData+0x12>
}
}
 80010ee:	bf00      	nop
 80010f0:	bf00      	nop
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40004c00 	.word	0x40004c00

080010fc <M8N_UART4_Initialization>:

void M8N_UART4_Initialization(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08e      	sub	sp, #56	; 0x38
 8001100:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001102:	f107 031c 	add.w	r3, r7, #28
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	605a      	str	r2, [r3, #4]
 800110c:	609a      	str	r2, [r3, #8]
 800110e:	60da      	str	r2, [r3, #12]
 8001110:	611a      	str	r2, [r3, #16]
 8001112:	615a      	str	r2, [r3, #20]
 8001114:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001116:	1d3b      	adds	r3, r7, #4
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]
 8001122:	611a      	str	r2, [r3, #16]
 8001124:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8001126:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800112a:	f7ff ffa9 	bl	8001080 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800112e:	2004      	movs	r0, #4
 8001130:	f7ff ff8e 	bl	8001050 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = GPS_UART4_TX_Pin|GPS_UART4_RX_Pin;
 8001134:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001138:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800113a:	2302      	movs	r3, #2
 800113c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800113e:	2303      	movs	r3, #3
 8001140:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001146:	2301      	movs	r3, #1
 8001148:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800114a:	2308      	movs	r3, #8
 800114c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800114e:	1d3b      	adds	r3, r7, #4
 8001150:	4619      	mov	r1, r3
 8001152:	4819      	ldr	r0, [pc, #100]	; (80011b8 <M8N_UART4_Initialization+0xbc>)
 8001154:	f002 ff65 	bl	8004022 <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001158:	f7ff fea8 	bl	8000eac <__NVIC_GetPriorityGrouping>
 800115c:	4603      	mov	r3, r0
 800115e:	2200      	movs	r2, #0
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff fef8 	bl	8000f58 <NVIC_EncodePriority>
 8001168:	4603      	mov	r3, r0
 800116a:	4619      	mov	r1, r3
 800116c:	2034      	movs	r0, #52	; 0x34
 800116e:	f7ff fec9 	bl	8000f04 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8001172:	2034      	movs	r0, #52	; 0x34
 8001174:	f7ff fea8 	bl	8000ec8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 8001178:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800117c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800117e:	2300      	movs	r3, #0
 8001180:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001186:	2300      	movs	r3, #0
 8001188:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800118a:	230c      	movs	r3, #12
 800118c:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800118e:	2300      	movs	r3, #0
 8001190:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001192:	2300      	movs	r3, #0
 8001194:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 8001196:	f107 031c 	add.w	r3, r7, #28
 800119a:	4619      	mov	r1, r3
 800119c:	4807      	ldr	r0, [pc, #28]	; (80011bc <M8N_UART4_Initialization+0xc0>)
 800119e:	f003 fe45 	bl	8004e2c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 80011a2:	4806      	ldr	r0, [pc, #24]	; (80011bc <M8N_UART4_Initialization+0xc0>)
 80011a4:	f7ff ff1b 	bl	8000fde <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 80011a8:	4804      	ldr	r0, [pc, #16]	; (80011bc <M8N_UART4_Initialization+0xc0>)
 80011aa:	f7ff ff08 	bl	8000fbe <LL_USART_Enable>
}
 80011ae:	bf00      	nop
 80011b0:	3738      	adds	r7, #56	; 0x38
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40020800 	.word	0x40020800
 80011bc:	40004c00 	.word	0x40004c00

080011c0 <M8N_Initialization>:

void M8N_Initialization(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
M8N_UART4_Initialization();
 80011c4:	f7ff ff9a 	bl	80010fc <M8N_UART4_Initialization>

M8N_TransimiData(&UBX_CFG_PRT[0],sizeof(UBX_CFG_PRT));
 80011c8:	211c      	movs	r1, #28
 80011ca:	480d      	ldr	r0, [pc, #52]	; (8001200 <M8N_Initialization+0x40>)
 80011cc:	f7ff ff70 	bl	80010b0 <M8N_TransimiData>
HAL_Delay(100);
 80011d0:	2064      	movs	r0, #100	; 0x64
 80011d2:	f001 f97f 	bl	80024d4 <HAL_Delay>
M8N_TransimiData(&UBX_CFG_MSG[0],sizeof(UBX_CFG_MSG));
 80011d6:	2110      	movs	r1, #16
 80011d8:	480a      	ldr	r0, [pc, #40]	; (8001204 <M8N_Initialization+0x44>)
 80011da:	f7ff ff69 	bl	80010b0 <M8N_TransimiData>
HAL_Delay(100);
 80011de:	2064      	movs	r0, #100	; 0x64
 80011e0:	f001 f978 	bl	80024d4 <HAL_Delay>
M8N_TransimiData(&UBX_CFG_RATE[0],sizeof(UBX_CFG_RATE));
 80011e4:	210e      	movs	r1, #14
 80011e6:	4808      	ldr	r0, [pc, #32]	; (8001208 <M8N_Initialization+0x48>)
 80011e8:	f7ff ff62 	bl	80010b0 <M8N_TransimiData>
HAL_Delay(100);
 80011ec:	2064      	movs	r0, #100	; 0x64
 80011ee:	f001 f971 	bl	80024d4 <HAL_Delay>
M8N_TransimiData(&UBX_CFG_CFG[0],sizeof(UBX_CFG_CFG));
 80011f2:	2115      	movs	r1, #21
 80011f4:	4805      	ldr	r0, [pc, #20]	; (800120c <M8N_Initialization+0x4c>)
 80011f6:	f7ff ff5b 	bl	80010b0 <M8N_TransimiData>
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	080079d8 	.word	0x080079d8
 8001204:	080079f4 	.word	0x080079f4
 8001208:	08007a04 	.word	0x08007a04
 800120c:	08007a14 	.word	0x08007a14

08001210 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	041a      	lsls	r2, r3, #16
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	619a      	str	r2, [r3, #24]
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
	...

08001230 <LL_AHB1_GRP1_EnableClock>:
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001238:	4b08      	ldr	r3, [pc, #32]	; (800125c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800123a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800123c:	4907      	ldr	r1, [pc, #28]	; (800125c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4313      	orrs	r3, r2
 8001242:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001244:	4b05      	ldr	r3, [pc, #20]	; (800125c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001246:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4013      	ands	r3, r2
 800124c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800124e:	68fb      	ldr	r3, [r7, #12]
}
 8001250:	bf00      	nop
 8001252:	3714      	adds	r7, #20
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	40023800 	.word	0x40023800

08001260 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001266:	463b      	mov	r3, r7
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]
 8001274:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001276:	2080      	movs	r0, #128	; 0x80
 8001278:	f7ff ffda 	bl	8001230 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800127c:	2001      	movs	r0, #1
 800127e:	f7ff ffd7 	bl	8001230 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001282:	2002      	movs	r0, #2
 8001284:	f7ff ffd4 	bl	8001230 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8001288:	2008      	movs	r0, #8
 800128a:	f7ff ffd1 	bl	8001230 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800128e:	2004      	movs	r0, #4
 8001290:	f7ff ffce 	bl	8001230 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_14);
 8001294:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001298:	480b      	ldr	r0, [pc, #44]	; (80012c8 <MX_GPIO_Init+0x68>)
 800129a:	f7ff ffb9 	bl	8001210 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 800129e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012a2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80012a4:	2301      	movs	r3, #1
 80012a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012b0:	2300      	movs	r3, #0
 80012b2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012b4:	463b      	mov	r3, r7
 80012b6:	4619      	mov	r1, r3
 80012b8:	4803      	ldr	r0, [pc, #12]	; (80012c8 <MX_GPIO_Init+0x68>)
 80012ba:	f002 feb2 	bl	8004022 <LL_GPIO_Init>

}
 80012be:	bf00      	nop
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40020c00 	.word	0x40020c00

080012cc <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f043 0201 	orr.w	r2, r3, #1
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	601a      	str	r2, [r3, #0]
}
 80012e0:	bf00      	nop
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6a1a      	ldr	r2, [r3, #32]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	431a      	orrs	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	621a      	str	r2, [r3, #32]
}
 8001302:	bf00      	nop
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 800130e:	b480      	push	{r7}
 8001310:	b083      	sub	sp, #12
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
 8001316:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6a1a      	ldr	r2, [r3, #32]
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	43db      	mvns	r3, r3
 8001320:	401a      	ands	r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	621a      	str	r2, [r3, #32]
}
 8001326:	bf00      	nop
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <LL_USART_IsActiveFlag_TXE>:
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001342:	2b80      	cmp	r3, #128	; 0x80
 8001344:	bf0c      	ite	eq
 8001346:	2301      	moveq	r3, #1
 8001348:	2300      	movne	r3, #0
 800134a:	b2db      	uxtb	r3, r3
}
 800134c:	4618      	mov	r0, r3
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <LL_USART_EnableIT_RXNE>:
{
 8001358:	b480      	push	{r7}
 800135a:	b089      	sub	sp, #36	; 0x24
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	330c      	adds	r3, #12
 8001364:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	e853 3f00 	ldrex	r3, [r3]
 800136c:	60bb      	str	r3, [r7, #8]
   return(result);
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	f043 0320 	orr.w	r3, r3, #32
 8001374:	61fb      	str	r3, [r7, #28]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	330c      	adds	r3, #12
 800137a:	69fa      	ldr	r2, [r7, #28]
 800137c:	61ba      	str	r2, [r7, #24]
 800137e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001380:	6979      	ldr	r1, [r7, #20]
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	e841 2300 	strex	r3, r2, [r1]
 8001388:	613b      	str	r3, [r7, #16]
   return(result);
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d1e7      	bne.n	8001360 <LL_USART_EnableIT_RXNE+0x8>
}
 8001390:	bf00      	nop
 8001392:	bf00      	nop
 8001394:	3724      	adds	r7, #36	; 0x24
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr

0800139e <LL_USART_TransmitData8>:
{
 800139e:	b480      	push	{r7}
 80013a0:	b083      	sub	sp, #12
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	460b      	mov	r3, r1
 80013a8:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80013aa:	78fa      	ldrb	r2, [r7, #3]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	605a      	str	r2, [r3, #4]
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p,int len)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	607a      	str	r2, [r7, #4]
	for(int i=0;i<len;i++)
 80013c8:	2300      	movs	r3, #0
 80013ca:	617b      	str	r3, [r7, #20]
 80013cc:	e011      	b.n	80013f2 <_write+0x36>
	{
		while(!LL_USART_IsActiveFlag_TXE(USART6));
 80013ce:	bf00      	nop
 80013d0:	480c      	ldr	r0, [pc, #48]	; (8001404 <_write+0x48>)
 80013d2:	f7ff ffae 	bl	8001332 <LL_USART_IsActiveFlag_TXE>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d0f9      	beq.n	80013d0 <_write+0x14>
		LL_USART_TransmitData8(USART6, *(p+i));
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	4413      	add	r3, r2
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	4807      	ldr	r0, [pc, #28]	; (8001404 <_write+0x48>)
 80013e8:	f7ff ffd9 	bl	800139e <LL_USART_TransmitData8>
	for(int i=0;i<len;i++)
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	3301      	adds	r3, #1
 80013f0:	617b      	str	r3, [r7, #20]
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	dbe9      	blt.n	80013ce <_write+0x12>
	}
}
 80013fa:	bf00      	nop
 80013fc:	4618      	mov	r0, r3
 80013fe:	3718      	adds	r7, #24
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40011400 	.word	0x40011400

08001408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	unsigned int tim5_ccr4 = 10500;
 800140e:	f642 1304 	movw	r3, #10500	; 0x2904
 8001412:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001414:	f000 ffec 	bl	80023f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001418:	f000 f86a 	bl	80014f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800141c:	f7ff ff20 	bl	8001260 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001420:	f000 fc1c 	bl	8001c5c <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001424:	f000 ff5a 	bl	80022dc <MX_USART6_UART_Init>
  MX_UART4_Init();
 8001428:	f000 fe7e 	bl	8002128 <MX_UART4_Init>
  MX_UART5_Init();
 800142c:	f000 fede 	bl	80021ec <MX_UART5_Init>
  MX_TIM5_Init();
 8001430:	f000 fc86 	bl	8001d40 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM3);
 8001434:	4829      	ldr	r0, [pc, #164]	; (80014dc <main+0xd4>)
 8001436:	f7ff ff49 	bl	80012cc <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3,LL_TIM_CHANNEL_CH4); // buzzer enable
 800143a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800143e:	4827      	ldr	r0, [pc, #156]	; (80014dc <main+0xd4>)
 8001440:	f7ff ff54 	bl	80012ec <LL_TIM_CC_EnableChannel>
  TIM3->PSC = 2000;
 8001444:	4b25      	ldr	r3, [pc, #148]	; (80014dc <main+0xd4>)
 8001446:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800144a:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 800144c:	2064      	movs	r0, #100	; 0x64
 800144e:	f001 f841 	bl	80024d4 <HAL_Delay>
  TIM3->PSC = 1500;
 8001452:	4b22      	ldr	r3, [pc, #136]	; (80014dc <main+0xd4>)
 8001454:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001458:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 800145a:	2064      	movs	r0, #100	; 0x64
 800145c:	f001 f83a 	bl	80024d4 <HAL_Delay>
  TIM3->PSC = 1000;
 8001460:	4b1e      	ldr	r3, [pc, #120]	; (80014dc <main+0xd4>)
 8001462:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001466:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8001468:	2064      	movs	r0, #100	; 0x64
 800146a:	f001 f833 	bl	80024d4 <HAL_Delay>

  LL_TIM_CC_DisableChannel(TIM3,LL_TIM_CHANNEL_CH4);  // buzzer disable
 800146e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001472:	481a      	ldr	r0, [pc, #104]	; (80014dc <main+0xd4>)
 8001474:	f7ff ff4b 	bl	800130e <LL_TIM_CC_DisableChannel>
  LL_USART_EnableIT_RXNE(USART6); //interrupt olarak cagiracagiz
 8001478:	4819      	ldr	r0, [pc, #100]	; (80014e0 <main+0xd8>)
 800147a:	f7ff ff6d 	bl	8001358 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(UART4); //interrupt olarak cagiracagiz
 800147e:	4819      	ldr	r0, [pc, #100]	; (80014e4 <main+0xdc>)
 8001480:	f7ff ff6a 	bl	8001358 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(UART5); //interrupt olarak cagiracagiz
 8001484:	4818      	ldr	r0, [pc, #96]	; (80014e8 <main+0xe0>)
 8001486:	f7ff ff67 	bl	8001358 <LL_USART_EnableIT_RXNE>

  M8N_Initialization();
 800148a:	f7ff fe99 	bl	80011c0 <M8N_Initialization>

  LL_TIM_EnableCounter(TIM5);
 800148e:	4817      	ldr	r0, [pc, #92]	; (80014ec <main+0xe4>)
 8001490:	f7ff ff1c 	bl	80012cc <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM5,LL_TIM_CHANNEL_CH1);
 8001494:	2101      	movs	r1, #1
 8001496:	4815      	ldr	r0, [pc, #84]	; (80014ec <main+0xe4>)
 8001498:	f7ff ff28 	bl	80012ec <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5,LL_TIM_CHANNEL_CH2);
 800149c:	2110      	movs	r1, #16
 800149e:	4813      	ldr	r0, [pc, #76]	; (80014ec <main+0xe4>)
 80014a0:	f7ff ff24 	bl	80012ec <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5,LL_TIM_CHANNEL_CH3);
 80014a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014a8:	4810      	ldr	r0, [pc, #64]	; (80014ec <main+0xe4>)
 80014aa:	f7ff ff1f 	bl	80012ec <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5,LL_TIM_CHANNEL_CH4);
 80014ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014b2:	480e      	ldr	r0, [pc, #56]	; (80014ec <main+0xe4>)
 80014b4:	f7ff ff1a 	bl	80012ec <LL_TIM_CC_EnableChannel>
//		case '2':LL_TIM_CC_DisableChannel(TIM3,LL_TIM_CHANNEL_CH4); break;
//		default:
//			break;
//	}

	  tim5_ccr4 +=10;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	330a      	adds	r3, #10
 80014bc:	607b      	str	r3, [r7, #4]
	  	  	  if(tim5_ccr4>21000)tim5_ccr4 = 10500;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f245 2208 	movw	r2, #21000	; 0x5208
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d902      	bls.n	80014ce <main+0xc6>
 80014c8:	f642 1304 	movw	r3, #10500	; 0x2904
 80014cc:	607b      	str	r3, [r7, #4]
	  	  	  TIM5->CCR4 =tim5_ccr4;
 80014ce:	4a07      	ldr	r2, [pc, #28]	; (80014ec <main+0xe4>)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6413      	str	r3, [r2, #64]	; 0x40
	  	  	  HAL_Delay(1);
 80014d4:	2001      	movs	r0, #1
 80014d6:	f000 fffd 	bl	80024d4 <HAL_Delay>
	  tim5_ccr4 +=10;
 80014da:	e7ed      	b.n	80014b8 <main+0xb0>
 80014dc:	40000400 	.word	0x40000400
 80014e0:	40011400 	.word	0x40011400
 80014e4:	40004c00 	.word	0x40004c00
 80014e8:	40005000 	.word	0x40005000
 80014ec:	40000c00 	.word	0x40000c00

080014f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b094      	sub	sp, #80	; 0x50
 80014f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f6:	f107 0320 	add.w	r3, r7, #32
 80014fa:	2230      	movs	r2, #48	; 0x30
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f003 fd3e 	bl	8004f80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001504:	f107 030c 	add.w	r3, r7, #12
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	60da      	str	r2, [r3, #12]
 8001512:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001514:	2300      	movs	r3, #0
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	4b28      	ldr	r3, [pc, #160]	; (80015bc <SystemClock_Config+0xcc>)
 800151a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151c:	4a27      	ldr	r2, [pc, #156]	; (80015bc <SystemClock_Config+0xcc>)
 800151e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001522:	6413      	str	r3, [r2, #64]	; 0x40
 8001524:	4b25      	ldr	r3, [pc, #148]	; (80015bc <SystemClock_Config+0xcc>)
 8001526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001530:	2300      	movs	r3, #0
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	4b22      	ldr	r3, [pc, #136]	; (80015c0 <SystemClock_Config+0xd0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a21      	ldr	r2, [pc, #132]	; (80015c0 <SystemClock_Config+0xd0>)
 800153a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800153e:	6013      	str	r3, [r2, #0]
 8001540:	4b1f      	ldr	r3, [pc, #124]	; (80015c0 <SystemClock_Config+0xd0>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001548:	607b      	str	r3, [r7, #4]
 800154a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800154c:	2301      	movs	r3, #1
 800154e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001550:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001554:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001556:	2302      	movs	r3, #2
 8001558:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800155a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800155e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001560:	2304      	movs	r3, #4
 8001562:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001564:	23a8      	movs	r3, #168	; 0xa8
 8001566:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001568:	2302      	movs	r3, #2
 800156a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800156c:	2304      	movs	r3, #4
 800156e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001570:	f107 0320 	add.w	r3, r7, #32
 8001574:	4618      	mov	r0, r3
 8001576:	f001 fa53 	bl	8002a20 <HAL_RCC_OscConfig>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001580:	f000 f820 	bl	80015c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001584:	230f      	movs	r3, #15
 8001586:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001588:	2302      	movs	r3, #2
 800158a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001590:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001594:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800159a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800159c:	f107 030c 	add.w	r3, r7, #12
 80015a0:	2105      	movs	r1, #5
 80015a2:	4618      	mov	r0, r3
 80015a4:	f001 fcb4 	bl	8002f10 <HAL_RCC_ClockConfig>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015ae:	f000 f809 	bl	80015c4 <Error_Handler>
  }
}
 80015b2:	bf00      	nop
 80015b4:	3750      	adds	r7, #80	; 0x50
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40007000 	.word	0x40007000

080015c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80015c8:	b672      	cpsid	i
}
 80015ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015cc:	e7fe      	b.n	80015cc <Error_Handler+0x8>
	...

080015d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	4b10      	ldr	r3, [pc, #64]	; (800161c <HAL_MspInit+0x4c>)
 80015dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015de:	4a0f      	ldr	r2, [pc, #60]	; (800161c <HAL_MspInit+0x4c>)
 80015e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015e4:	6453      	str	r3, [r2, #68]	; 0x44
 80015e6:	4b0d      	ldr	r3, [pc, #52]	; (800161c <HAL_MspInit+0x4c>)
 80015e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015ee:	607b      	str	r3, [r7, #4]
 80015f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	603b      	str	r3, [r7, #0]
 80015f6:	4b09      	ldr	r3, [pc, #36]	; (800161c <HAL_MspInit+0x4c>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fa:	4a08      	ldr	r2, [pc, #32]	; (800161c <HAL_MspInit+0x4c>)
 80015fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001600:	6413      	str	r3, [r2, #64]	; 0x40
 8001602:	4b06      	ldr	r3, [pc, #24]	; (800161c <HAL_MspInit+0x4c>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800160a:	603b      	str	r3, [r7, #0]
 800160c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	40023800 	.word	0x40023800

08001620 <LL_USART_IsActiveFlag_RXNE>:
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0320 	and.w	r3, r3, #32
 8001630:	2b20      	cmp	r3, #32
 8001632:	bf0c      	ite	eq
 8001634:	2301      	moveq	r3, #1
 8001636:	2300      	movne	r3, #0
 8001638:	b2db      	uxtb	r3, r3
}
 800163a:	4618      	mov	r0, r3
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <LL_USART_ClearFlag_RXNE>:
{
 8001646:	b480      	push	{r7}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f06f 0220 	mvn.w	r2, #32
 8001654:	601a      	str	r2, [r3, #0]
}
 8001656:	bf00      	nop
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <LL_USART_ReceiveData8>:
{
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	b2db      	uxtb	r3, r3
}
 8001670:	4618      	mov	r0, r3
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001680:	e7fe      	b.n	8001680 <NMI_Handler+0x4>

08001682 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001686:	e7fe      	b.n	8001686 <HardFault_Handler+0x4>

08001688 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800168c:	e7fe      	b.n	800168c <MemManage_Handler+0x4>

0800168e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001692:	e7fe      	b.n	8001692 <BusFault_Handler+0x4>

08001694 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001698:	e7fe      	b.n	8001698 <UsageFault_Handler+0x4>

0800169a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800169a:	b480      	push	{r7}
 800169c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800169e:	bf00      	nop
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016ac:	bf00      	nop
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr

080016b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016b6:	b480      	push	{r7}
 80016b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ba:	bf00      	nop
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016c8:	f000 fee4 	bl	8002494 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	static unsigned char cnt = 0;
	if(LL_USART_IsActiveFlag_RXNE(UART4)) // bu bir receive ilemi mi?
 80016d4:	4833      	ldr	r0, [pc, #204]	; (80017a4 <UART4_IRQHandler+0xd4>)
 80016d6:	f7ff ffa3 	bl	8001620 <LL_USART_IsActiveFlag_RXNE>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d05b      	beq.n	8001798 <UART4_IRQHandler+0xc8>
		{
			LL_USART_ClearFlag_RXNE(UART4); // bayrag temizle
 80016e0:	4830      	ldr	r0, [pc, #192]	; (80017a4 <UART4_IRQHandler+0xd4>)
 80016e2:	f7ff ffb0 	bl	8001646 <LL_USART_ClearFlag_RXNE>
			uart4_rx_data = LL_USART_ReceiveData8(UART4); // veriyi alalm
 80016e6:	482f      	ldr	r0, [pc, #188]	; (80017a4 <UART4_IRQHandler+0xd4>)
 80016e8:	f7ff ffbb 	bl	8001662 <LL_USART_ReceiveData8>
 80016ec:	4603      	mov	r3, r0
 80016ee:	461a      	mov	r2, r3
 80016f0:	4b2d      	ldr	r3, [pc, #180]	; (80017a8 <UART4_IRQHandler+0xd8>)
 80016f2:	701a      	strb	r2, [r3, #0]
			uart4_rx_flag = 1; // once main icerisindeki while kodu okunacak
 80016f4:	4b2d      	ldr	r3, [pc, #180]	; (80017ac <UART4_IRQHandler+0xdc>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	701a      	strb	r2, [r3, #0]

			//LL_USART_TransmitData8(USART6, uart4_rx_data);

			switch(cnt)
 80016fa:	4b2d      	ldr	r3, [pc, #180]	; (80017b0 <UART4_IRQHandler+0xe0>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b23      	cmp	r3, #35	; 0x23
 8001700:	d02e      	beq.n	8001760 <UART4_IRQHandler+0x90>
 8001702:	2b23      	cmp	r3, #35	; 0x23
 8001704:	dc3a      	bgt.n	800177c <UART4_IRQHandler+0xac>
 8001706:	2b00      	cmp	r3, #0
 8001708:	d002      	beq.n	8001710 <UART4_IRQHandler+0x40>
 800170a:	2b01      	cmp	r3, #1
 800170c:	d012      	beq.n	8001734 <UART4_IRQHandler+0x64>
 800170e:	e035      	b.n	800177c <UART4_IRQHandler+0xac>
			{
			case 0:
				if(uart4_rx_data == 0xb5)
 8001710:	4b25      	ldr	r3, [pc, #148]	; (80017a8 <UART4_IRQHandler+0xd8>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	2bb5      	cmp	r3, #181	; 0xb5
 8001716:	d141      	bne.n	800179c <UART4_IRQHandler+0xcc>
				{
					m8n_rxbuff[cnt] = uart4_rx_data;
 8001718:	4b25      	ldr	r3, [pc, #148]	; (80017b0 <UART4_IRQHandler+0xe0>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	461a      	mov	r2, r3
 800171e:	4b22      	ldr	r3, [pc, #136]	; (80017a8 <UART4_IRQHandler+0xd8>)
 8001720:	7819      	ldrb	r1, [r3, #0]
 8001722:	4b24      	ldr	r3, [pc, #144]	; (80017b4 <UART4_IRQHandler+0xe4>)
 8001724:	5499      	strb	r1, [r3, r2]
					cnt++;
 8001726:	4b22      	ldr	r3, [pc, #136]	; (80017b0 <UART4_IRQHandler+0xe0>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	3301      	adds	r3, #1
 800172c:	b2da      	uxtb	r2, r3
 800172e:	4b20      	ldr	r3, [pc, #128]	; (80017b0 <UART4_IRQHandler+0xe0>)
 8001730:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001732:	e033      	b.n	800179c <UART4_IRQHandler+0xcc>
			case 1:
				if(uart4_rx_data == 0x62)
 8001734:	4b1c      	ldr	r3, [pc, #112]	; (80017a8 <UART4_IRQHandler+0xd8>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b62      	cmp	r3, #98	; 0x62
 800173a:	d10d      	bne.n	8001758 <UART4_IRQHandler+0x88>
				{
					m8n_rxbuff[cnt] = uart4_rx_data;
 800173c:	4b1c      	ldr	r3, [pc, #112]	; (80017b0 <UART4_IRQHandler+0xe0>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	461a      	mov	r2, r3
 8001742:	4b19      	ldr	r3, [pc, #100]	; (80017a8 <UART4_IRQHandler+0xd8>)
 8001744:	7819      	ldrb	r1, [r3, #0]
 8001746:	4b1b      	ldr	r3, [pc, #108]	; (80017b4 <UART4_IRQHandler+0xe4>)
 8001748:	5499      	strb	r1, [r3, r2]
					cnt++;
 800174a:	4b19      	ldr	r3, [pc, #100]	; (80017b0 <UART4_IRQHandler+0xe0>)
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	3301      	adds	r3, #1
 8001750:	b2da      	uxtb	r2, r3
 8001752:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <UART4_IRQHandler+0xe0>)
 8001754:	701a      	strb	r2, [r3, #0]
				}
				else
					cnt = 0;
				break;
 8001756:	e022      	b.n	800179e <UART4_IRQHandler+0xce>
					cnt = 0;
 8001758:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <UART4_IRQHandler+0xe0>)
 800175a:	2200      	movs	r2, #0
 800175c:	701a      	strb	r2, [r3, #0]
				break;
 800175e:	e01e      	b.n	800179e <UART4_IRQHandler+0xce>
			case 35:
				m8n_rxbuff[cnt] = uart4_rx_data;
 8001760:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <UART4_IRQHandler+0xe0>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	461a      	mov	r2, r3
 8001766:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <UART4_IRQHandler+0xd8>)
 8001768:	7819      	ldrb	r1, [r3, #0]
 800176a:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <UART4_IRQHandler+0xe4>)
 800176c:	5499      	strb	r1, [r3, r2]
				cnt=0;
 800176e:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <UART4_IRQHandler+0xe0>)
 8001770:	2200      	movs	r2, #0
 8001772:	701a      	strb	r2, [r3, #0]
				m8n_rx_cplt_flag = 1;
 8001774:	4b10      	ldr	r3, [pc, #64]	; (80017b8 <UART4_IRQHandler+0xe8>)
 8001776:	2201      	movs	r2, #1
 8001778:	701a      	strb	r2, [r3, #0]
				break;
 800177a:	e010      	b.n	800179e <UART4_IRQHandler+0xce>
			default:
				m8n_rxbuff[cnt] = uart4_rx_data;
 800177c:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <UART4_IRQHandler+0xe0>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	461a      	mov	r2, r3
 8001782:	4b09      	ldr	r3, [pc, #36]	; (80017a8 <UART4_IRQHandler+0xd8>)
 8001784:	7819      	ldrb	r1, [r3, #0]
 8001786:	4b0b      	ldr	r3, [pc, #44]	; (80017b4 <UART4_IRQHandler+0xe4>)
 8001788:	5499      	strb	r1, [r3, r2]
				cnt++;
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <UART4_IRQHandler+0xe0>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	3301      	adds	r3, #1
 8001790:	b2da      	uxtb	r2, r3
 8001792:	4b07      	ldr	r3, [pc, #28]	; (80017b0 <UART4_IRQHandler+0xe0>)
 8001794:	701a      	strb	r2, [r3, #0]
				break;
 8001796:	e002      	b.n	800179e <UART4_IRQHandler+0xce>
			}
		}
 8001798:	bf00      	nop
 800179a:	e000      	b.n	800179e <UART4_IRQHandler+0xce>
				break;
 800179c:	bf00      	nop
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40004c00 	.word	0x40004c00
 80017a8:	200001fb 	.word	0x200001fb
 80017ac:	200001fa 	.word	0x200001fa
 80017b0:	20000249 	.word	0x20000249
 80017b4:	20000224 	.word	0x20000224
 80017b8:	20000248 	.word	0x20000248

080017bc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
	static unsigned char cnt2 = 0;
		if(LL_USART_IsActiveFlag_RXNE(UART5)) // bu bir receive ilemi mi?
 80017c0:	4833      	ldr	r0, [pc, #204]	; (8001890 <UART5_IRQHandler+0xd4>)
 80017c2:	f7ff ff2d 	bl	8001620 <LL_USART_IsActiveFlag_RXNE>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d05b      	beq.n	8001884 <UART5_IRQHandler+0xc8>
			{
				LL_USART_ClearFlag_RXNE(UART5); // bayrag temizle
 80017cc:	4830      	ldr	r0, [pc, #192]	; (8001890 <UART5_IRQHandler+0xd4>)
 80017ce:	f7ff ff3a 	bl	8001646 <LL_USART_ClearFlag_RXNE>
				uart5_rx_data = LL_USART_ReceiveData8(UART5); // veriyi alalm
 80017d2:	482f      	ldr	r0, [pc, #188]	; (8001890 <UART5_IRQHandler+0xd4>)
 80017d4:	f7ff ff45 	bl	8001662 <LL_USART_ReceiveData8>
 80017d8:	4603      	mov	r3, r0
 80017da:	461a      	mov	r2, r3
 80017dc:	4b2d      	ldr	r3, [pc, #180]	; (8001894 <UART5_IRQHandler+0xd8>)
 80017de:	701a      	strb	r2, [r3, #0]
				uart5_rx_flag = 1; // once main icerisindeki while kodu okunacak
 80017e0:	4b2d      	ldr	r3, [pc, #180]	; (8001898 <UART5_IRQHandler+0xdc>)
 80017e2:	2201      	movs	r2, #1
 80017e4:	701a      	strb	r2, [r3, #0]

				switch(cnt2)
 80017e6:	4b2d      	ldr	r3, [pc, #180]	; (800189c <UART5_IRQHandler+0xe0>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b1f      	cmp	r3, #31
 80017ec:	d02e      	beq.n	800184c <UART5_IRQHandler+0x90>
 80017ee:	2b1f      	cmp	r3, #31
 80017f0:	dc3a      	bgt.n	8001868 <UART5_IRQHandler+0xac>
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d002      	beq.n	80017fc <UART5_IRQHandler+0x40>
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d012      	beq.n	8001820 <UART5_IRQHandler+0x64>
 80017fa:	e035      	b.n	8001868 <UART5_IRQHandler+0xac>
				{
				case 0:
					if(uart5_rx_data == 0x20)
 80017fc:	4b25      	ldr	r3, [pc, #148]	; (8001894 <UART5_IRQHandler+0xd8>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b20      	cmp	r3, #32
 8001802:	d141      	bne.n	8001888 <UART5_IRQHandler+0xcc>
					{
						ibus_rxbuff[cnt2] = uart5_rx_data;
 8001804:	4b25      	ldr	r3, [pc, #148]	; (800189c <UART5_IRQHandler+0xe0>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	461a      	mov	r2, r3
 800180a:	4b22      	ldr	r3, [pc, #136]	; (8001894 <UART5_IRQHandler+0xd8>)
 800180c:	7819      	ldrb	r1, [r3, #0]
 800180e:	4b24      	ldr	r3, [pc, #144]	; (80018a0 <UART5_IRQHandler+0xe4>)
 8001810:	5499      	strb	r1, [r3, r2]
						cnt2++;
 8001812:	4b22      	ldr	r3, [pc, #136]	; (800189c <UART5_IRQHandler+0xe0>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	3301      	adds	r3, #1
 8001818:	b2da      	uxtb	r2, r3
 800181a:	4b20      	ldr	r3, [pc, #128]	; (800189c <UART5_IRQHandler+0xe0>)
 800181c:	701a      	strb	r2, [r3, #0]

					}
					break;
 800181e:	e033      	b.n	8001888 <UART5_IRQHandler+0xcc>
				case 1:
					if(uart5_rx_data == 0x40)
 8001820:	4b1c      	ldr	r3, [pc, #112]	; (8001894 <UART5_IRQHandler+0xd8>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b40      	cmp	r3, #64	; 0x40
 8001826:	d10d      	bne.n	8001844 <UART5_IRQHandler+0x88>
					{
						ibus_rxbuff[cnt2] = uart5_rx_data;
 8001828:	4b1c      	ldr	r3, [pc, #112]	; (800189c <UART5_IRQHandler+0xe0>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	461a      	mov	r2, r3
 800182e:	4b19      	ldr	r3, [pc, #100]	; (8001894 <UART5_IRQHandler+0xd8>)
 8001830:	7819      	ldrb	r1, [r3, #0]
 8001832:	4b1b      	ldr	r3, [pc, #108]	; (80018a0 <UART5_IRQHandler+0xe4>)
 8001834:	5499      	strb	r1, [r3, r2]
						cnt2++;
 8001836:	4b19      	ldr	r3, [pc, #100]	; (800189c <UART5_IRQHandler+0xe0>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	3301      	adds	r3, #1
 800183c:	b2da      	uxtb	r2, r3
 800183e:	4b17      	ldr	r3, [pc, #92]	; (800189c <UART5_IRQHandler+0xe0>)
 8001840:	701a      	strb	r2, [r3, #0]
					}
					else
						cnt2 = 0;
					break;
 8001842:	e022      	b.n	800188a <UART5_IRQHandler+0xce>
						cnt2 = 0;
 8001844:	4b15      	ldr	r3, [pc, #84]	; (800189c <UART5_IRQHandler+0xe0>)
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
					break;
 800184a:	e01e      	b.n	800188a <UART5_IRQHandler+0xce>
					ibus_rxbuff[cnt2] = uart5_rx_data;
					cnt2++;
					break;
					*/
				case 31:
					ibus_rxbuff[cnt2] = uart5_rx_data;
 800184c:	4b13      	ldr	r3, [pc, #76]	; (800189c <UART5_IRQHandler+0xe0>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	4b10      	ldr	r3, [pc, #64]	; (8001894 <UART5_IRQHandler+0xd8>)
 8001854:	7819      	ldrb	r1, [r3, #0]
 8001856:	4b12      	ldr	r3, [pc, #72]	; (80018a0 <UART5_IRQHandler+0xe4>)
 8001858:	5499      	strb	r1, [r3, r2]
					cnt2=0;
 800185a:	4b10      	ldr	r3, [pc, #64]	; (800189c <UART5_IRQHandler+0xe0>)
 800185c:	2200      	movs	r2, #0
 800185e:	701a      	strb	r2, [r3, #0]
					ibus_rx_cplt_flag = 1;
 8001860:	4b10      	ldr	r3, [pc, #64]	; (80018a4 <UART5_IRQHandler+0xe8>)
 8001862:	2201      	movs	r2, #1
 8001864:	701a      	strb	r2, [r3, #0]
					break;
 8001866:	e010      	b.n	800188a <UART5_IRQHandler+0xce>
				default:
					ibus_rxbuff[cnt2] = uart5_rx_data;
 8001868:	4b0c      	ldr	r3, [pc, #48]	; (800189c <UART5_IRQHandler+0xe0>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	461a      	mov	r2, r3
 800186e:	4b09      	ldr	r3, [pc, #36]	; (8001894 <UART5_IRQHandler+0xd8>)
 8001870:	7819      	ldrb	r1, [r3, #0]
 8001872:	4b0b      	ldr	r3, [pc, #44]	; (80018a0 <UART5_IRQHandler+0xe4>)
 8001874:	5499      	strb	r1, [r3, r2]
					cnt2++;
 8001876:	4b09      	ldr	r3, [pc, #36]	; (800189c <UART5_IRQHandler+0xe0>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	3301      	adds	r3, #1
 800187c:	b2da      	uxtb	r2, r3
 800187e:	4b07      	ldr	r3, [pc, #28]	; (800189c <UART5_IRQHandler+0xe0>)
 8001880:	701a      	strb	r2, [r3, #0]
					break;
 8001882:	e002      	b.n	800188a <UART5_IRQHandler+0xce>

				}
			}
 8001884:	bf00      	nop
 8001886:	e000      	b.n	800188a <UART5_IRQHandler+0xce>
					break;
 8001888:	bf00      	nop

  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40005000 	.word	0x40005000
 8001894:	200001fd 	.word	0x200001fd
 8001898:	200001fc 	.word	0x200001fc
 800189c:	2000024a 	.word	0x2000024a
 80018a0:	20000200 	.word	0x20000200
 80018a4:	20000220 	.word	0x20000220

080018a8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6)) // bu bir receive ilemi mi?
 80018ac:	480a      	ldr	r0, [pc, #40]	; (80018d8 <USART6_IRQHandler+0x30>)
 80018ae:	f7ff feb7 	bl	8001620 <LL_USART_IsActiveFlag_RXNE>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d00c      	beq.n	80018d2 <USART6_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART6); // bayrag temizle
 80018b8:	4807      	ldr	r0, [pc, #28]	; (80018d8 <USART6_IRQHandler+0x30>)
 80018ba:	f7ff fec4 	bl	8001646 <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6); // veriyi alalm
 80018be:	4806      	ldr	r0, [pc, #24]	; (80018d8 <USART6_IRQHandler+0x30>)
 80018c0:	f7ff fecf 	bl	8001662 <LL_USART_ReceiveData8>
 80018c4:	4603      	mov	r3, r0
 80018c6:	461a      	mov	r2, r3
 80018c8:	4b04      	ldr	r3, [pc, #16]	; (80018dc <USART6_IRQHandler+0x34>)
 80018ca:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1; // once main icerisindeki while kodu okunacak
 80018cc:	4b04      	ldr	r3, [pc, #16]	; (80018e0 <USART6_IRQHandler+0x38>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40011400 	.word	0x40011400
 80018dc:	200001f9 	.word	0x200001f9
 80018e0:	200001f8 	.word	0x200001f8

080018e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
	return 1;
 80018e8:	2301      	movs	r3, #1
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <_kill>:

int _kill(int pid, int sig)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018fe:	f003 fb15 	bl	8004f2c <__errno>
 8001902:	4603      	mov	r3, r0
 8001904:	2216      	movs	r2, #22
 8001906:	601a      	str	r2, [r3, #0]
	return -1;
 8001908:	f04f 33ff 	mov.w	r3, #4294967295
}
 800190c:	4618      	mov	r0, r3
 800190e:	3708      	adds	r7, #8
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <_exit>:

void _exit (int status)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800191c:	f04f 31ff 	mov.w	r1, #4294967295
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f7ff ffe7 	bl	80018f4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001926:	e7fe      	b.n	8001926 <_exit+0x12>

08001928 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	e00a      	b.n	8001950 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800193a:	f3af 8000 	nop.w
 800193e:	4601      	mov	r1, r0
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	1c5a      	adds	r2, r3, #1
 8001944:	60ba      	str	r2, [r7, #8]
 8001946:	b2ca      	uxtb	r2, r1
 8001948:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	3301      	adds	r3, #1
 800194e:	617b      	str	r3, [r7, #20]
 8001950:	697a      	ldr	r2, [r7, #20]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	429a      	cmp	r2, r3
 8001956:	dbf0      	blt.n	800193a <_read+0x12>
	}

return len;
 8001958:	687b      	ldr	r3, [r7, #4]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001962:	b480      	push	{r7}
 8001964:	b083      	sub	sp, #12
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
	return -1;
 800196a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800196e:	4618      	mov	r0, r3
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr

0800197a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800197a:	b480      	push	{r7}
 800197c:	b083      	sub	sp, #12
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
 8001982:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800198a:	605a      	str	r2, [r3, #4]
	return 0;
 800198c:	2300      	movs	r3, #0
}
 800198e:	4618      	mov	r0, r3
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr

0800199a <_isatty>:

int _isatty(int file)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
	return 1;
 80019a2:	2301      	movs	r3, #1
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
	return 0;
 80019bc:	2300      	movs	r3, #0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3714      	adds	r7, #20
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
	...

080019cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019d4:	4a14      	ldr	r2, [pc, #80]	; (8001a28 <_sbrk+0x5c>)
 80019d6:	4b15      	ldr	r3, [pc, #84]	; (8001a2c <_sbrk+0x60>)
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e0:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <_sbrk+0x64>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d102      	bne.n	80019ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019e8:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <_sbrk+0x64>)
 80019ea:	4a12      	ldr	r2, [pc, #72]	; (8001a34 <_sbrk+0x68>)
 80019ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ee:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <_sbrk+0x64>)
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4413      	add	r3, r2
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d207      	bcs.n	8001a0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019fc:	f003 fa96 	bl	8004f2c <__errno>
 8001a00:	4603      	mov	r3, r0
 8001a02:	220c      	movs	r2, #12
 8001a04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	e009      	b.n	8001a20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a0c:	4b08      	ldr	r3, [pc, #32]	; (8001a30 <_sbrk+0x64>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a12:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <_sbrk+0x64>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	4a05      	ldr	r2, [pc, #20]	; (8001a30 <_sbrk+0x64>)
 8001a1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3718      	adds	r7, #24
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20020000 	.word	0x20020000
 8001a2c:	00000400 	.word	0x00000400
 8001a30:	2000024c 	.word	0x2000024c
 8001a34:	200002b0 	.word	0x200002b0

08001a38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a3c:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <SystemInit+0x20>)
 8001a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a42:	4a05      	ldr	r2, [pc, #20]	; (8001a58 <SystemInit+0x20>)
 8001a44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <LL_TIM_EnableARRPreload>:
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	601a      	str	r2, [r3, #0]
}
 8001a70:	bf00      	nop
 8001a72:	370c      	adds	r7, #12
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d01c      	beq.n	8001ac6 <LL_TIM_OC_EnableFast+0x4a>
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	d017      	beq.n	8001ac2 <LL_TIM_OC_EnableFast+0x46>
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	2b10      	cmp	r3, #16
 8001a96:	d012      	beq.n	8001abe <LL_TIM_OC_EnableFast+0x42>
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	2b40      	cmp	r3, #64	; 0x40
 8001a9c:	d00d      	beq.n	8001aba <LL_TIM_OC_EnableFast+0x3e>
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001aa4:	d007      	beq.n	8001ab6 <LL_TIM_OC_EnableFast+0x3a>
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001aac:	d101      	bne.n	8001ab2 <LL_TIM_OC_EnableFast+0x36>
 8001aae:	2305      	movs	r3, #5
 8001ab0:	e00a      	b.n	8001ac8 <LL_TIM_OC_EnableFast+0x4c>
 8001ab2:	2306      	movs	r3, #6
 8001ab4:	e008      	b.n	8001ac8 <LL_TIM_OC_EnableFast+0x4c>
 8001ab6:	2304      	movs	r3, #4
 8001ab8:	e006      	b.n	8001ac8 <LL_TIM_OC_EnableFast+0x4c>
 8001aba:	2303      	movs	r3, #3
 8001abc:	e004      	b.n	8001ac8 <LL_TIM_OC_EnableFast+0x4c>
 8001abe:	2302      	movs	r3, #2
 8001ac0:	e002      	b.n	8001ac8 <LL_TIM_OC_EnableFast+0x4c>
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e000      	b.n	8001ac8 <LL_TIM_OC_EnableFast+0x4c>
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3318      	adds	r3, #24
 8001ace:	4619      	mov	r1, r3
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
 8001ad2:	4a0a      	ldr	r2, [pc, #40]	; (8001afc <LL_TIM_OC_EnableFast+0x80>)
 8001ad4:	5cd3      	ldrb	r3, [r2, r3]
 8001ad6:	440b      	add	r3, r1
 8001ad8:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
 8001ae0:	4907      	ldr	r1, [pc, #28]	; (8001b00 <LL_TIM_OC_EnableFast+0x84>)
 8001ae2:	5ccb      	ldrb	r3, [r1, r3]
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	2304      	movs	r3, #4
 8001ae8:	408b      	lsls	r3, r1
 8001aea:	431a      	orrs	r2, r3
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	601a      	str	r2, [r3, #0]

}
 8001af0:	bf00      	nop
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	08007a44 	.word	0x08007a44
 8001b00:	08007a4c 	.word	0x08007a4c

08001b04 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d01c      	beq.n	8001b4e <LL_TIM_OC_EnablePreload+0x4a>
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	2b04      	cmp	r3, #4
 8001b18:	d017      	beq.n	8001b4a <LL_TIM_OC_EnablePreload+0x46>
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	2b10      	cmp	r3, #16
 8001b1e:	d012      	beq.n	8001b46 <LL_TIM_OC_EnablePreload+0x42>
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	2b40      	cmp	r3, #64	; 0x40
 8001b24:	d00d      	beq.n	8001b42 <LL_TIM_OC_EnablePreload+0x3e>
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b2c:	d007      	beq.n	8001b3e <LL_TIM_OC_EnablePreload+0x3a>
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b34:	d101      	bne.n	8001b3a <LL_TIM_OC_EnablePreload+0x36>
 8001b36:	2305      	movs	r3, #5
 8001b38:	e00a      	b.n	8001b50 <LL_TIM_OC_EnablePreload+0x4c>
 8001b3a:	2306      	movs	r3, #6
 8001b3c:	e008      	b.n	8001b50 <LL_TIM_OC_EnablePreload+0x4c>
 8001b3e:	2304      	movs	r3, #4
 8001b40:	e006      	b.n	8001b50 <LL_TIM_OC_EnablePreload+0x4c>
 8001b42:	2303      	movs	r3, #3
 8001b44:	e004      	b.n	8001b50 <LL_TIM_OC_EnablePreload+0x4c>
 8001b46:	2302      	movs	r3, #2
 8001b48:	e002      	b.n	8001b50 <LL_TIM_OC_EnablePreload+0x4c>
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e000      	b.n	8001b50 <LL_TIM_OC_EnablePreload+0x4c>
 8001b4e:	2300      	movs	r3, #0
 8001b50:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	3318      	adds	r3, #24
 8001b56:	4619      	mov	r1, r3
 8001b58:	7bfb      	ldrb	r3, [r7, #15]
 8001b5a:	4a0a      	ldr	r2, [pc, #40]	; (8001b84 <LL_TIM_OC_EnablePreload+0x80>)
 8001b5c:	5cd3      	ldrb	r3, [r2, r3]
 8001b5e:	440b      	add	r3, r1
 8001b60:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	7bfb      	ldrb	r3, [r7, #15]
 8001b68:	4907      	ldr	r1, [pc, #28]	; (8001b88 <LL_TIM_OC_EnablePreload+0x84>)
 8001b6a:	5ccb      	ldrb	r3, [r1, r3]
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	2308      	movs	r3, #8
 8001b70:	408b      	lsls	r3, r1
 8001b72:	431a      	orrs	r2, r3
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	601a      	str	r2, [r3, #0]
}
 8001b78:	bf00      	nop
 8001b7a:	3714      	adds	r7, #20
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	08007a44 	.word	0x08007a44
 8001b88:	08007a4c 	.word	0x08007a4c

08001b8c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b9e:	f023 0307 	bic.w	r3, r3, #7
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	431a      	orrs	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
 8001bbe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	605a      	str	r2, [r3, #4]
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	609a      	str	r2, [r3, #8]
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <LL_AHB1_GRP1_EnableClock>:
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001c04:	4b08      	ldr	r3, [pc, #32]	; (8001c28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c08:	4907      	ldr	r1, [pc, #28]	; (8001c28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001c10:	4b05      	ldr	r3, [pc, #20]	; (8001c28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4013      	ands	r3, r2
 8001c18:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
}
 8001c1c:	bf00      	nop
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	40023800 	.word	0x40023800

08001c2c <LL_APB1_GRP1_EnableClock>:
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001c34:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c38:	4907      	ldr	r1, [pc, #28]	; (8001c58 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001c40:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4013      	ands	r3, r2
 8001c48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
}
 8001c4c:	bf00      	nop
 8001c4e:	3714      	adds	r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	40023800 	.word	0x40023800

08001c5c <MX_TIM3_Init>:

TIM_HandleTypeDef htim5;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b094      	sub	sp, #80	; 0x50
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001c62:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001c66:	2200      	movs	r2, #0
 8001c68:	601a      	str	r2, [r3, #0]
 8001c6a:	605a      	str	r2, [r3, #4]
 8001c6c:	609a      	str	r2, [r3, #8]
 8001c6e:	60da      	str	r2, [r3, #12]
 8001c70:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001c72:	f107 031c 	add.w	r3, r7, #28
 8001c76:	2220      	movs	r2, #32
 8001c78:	2100      	movs	r1, #0
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f003 f980 	bl	8004f80 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	60da      	str	r2, [r3, #12]
 8001c8c:	611a      	str	r2, [r3, #16]
 8001c8e:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001c90:	2002      	movs	r0, #2
 8001c92:	f7ff ffcb 	bl	8001c2c <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 999;
 8001c96:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001c9a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20;
 8001ca0:	2314      	movs	r3, #20
 8001ca2:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001ca8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001cac:	4619      	mov	r1, r3
 8001cae:	4822      	ldr	r0, [pc, #136]	; (8001d38 <MX_TIM3_Init+0xdc>)
 8001cb0:	f002 fbd6 	bl	8004460 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8001cb4:	4820      	ldr	r0, [pc, #128]	; (8001d38 <MX_TIM3_Init+0xdc>)
 8001cb6:	f7ff fed1 	bl	8001a5c <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001cba:	2100      	movs	r1, #0
 8001cbc:	481e      	ldr	r0, [pc, #120]	; (8001d38 <MX_TIM3_Init+0xdc>)
 8001cbe:	f7ff ff65 	bl	8001b8c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8001cc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cc6:	481c      	ldr	r0, [pc, #112]	; (8001d38 <MX_TIM3_Init+0xdc>)
 8001cc8:	f7ff ff1c 	bl	8001b04 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001ccc:	2360      	movs	r3, #96	; 0x60
 8001cce:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 8001cd8:	230a      	movs	r3, #10
 8001cda:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8001ce0:	f107 031c 	add.w	r3, r7, #28
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cea:	4813      	ldr	r0, [pc, #76]	; (8001d38 <MX_TIM3_Init+0xdc>)
 8001cec:	f002 fc52 	bl	8004594 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8001cf0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cf4:	4810      	ldr	r0, [pc, #64]	; (8001d38 <MX_TIM3_Init+0xdc>)
 8001cf6:	f7ff fec1 	bl	8001a7c <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	480e      	ldr	r0, [pc, #56]	; (8001d38 <MX_TIM3_Init+0xdc>)
 8001cfe:	f7ff ff5a 	bl	8001bb6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001d02:	480d      	ldr	r0, [pc, #52]	; (8001d38 <MX_TIM3_Init+0xdc>)
 8001d04:	f7ff ff6a 	bl	8001bdc <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001d08:	2002      	movs	r0, #2
 8001d0a:	f7ff ff77 	bl	8001bfc <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = BUZZER_TIM3_CH4_Pin;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d12:	2302      	movs	r3, #2
 8001d14:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001d22:	2302      	movs	r3, #2
 8001d24:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(BUZZER_TIM3_CH4_GPIO_Port, &GPIO_InitStruct);
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4804      	ldr	r0, [pc, #16]	; (8001d3c <MX_TIM3_Init+0xe0>)
 8001d2c:	f002 f979 	bl	8004022 <LL_GPIO_Init>

}
 8001d30:	bf00      	nop
 8001d32:	3750      	adds	r7, #80	; 0x50
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40000400 	.word	0x40000400
 8001d3c:	40020400 	.word	0x40020400

08001d40 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08e      	sub	sp, #56	; 0x38
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]
 8001d52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d54:	f107 0320 	add.w	r3, r7, #32
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d5e:	1d3b      	adds	r3, r7, #4
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
 8001d6c:	615a      	str	r2, [r3, #20]
 8001d6e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d70:	4b41      	ldr	r3, [pc, #260]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001d72:	4a42      	ldr	r2, [pc, #264]	; (8001e7c <MX_TIM5_Init+0x13c>)
 8001d74:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001d76:	4b40      	ldr	r3, [pc, #256]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7c:	4b3e      	ldr	r3, [pc, #248]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 41999;
 8001d82:	4b3d      	ldr	r3, [pc, #244]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001d84:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001d88:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d8a:	4b3b      	ldr	r3, [pc, #236]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d90:	4b39      	ldr	r3, [pc, #228]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001d92:	2280      	movs	r2, #128	; 0x80
 8001d94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d96:	4838      	ldr	r0, [pc, #224]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001d98:	f001 faa6 	bl	80032e8 <HAL_TIM_Base_Init>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001da2:	f7ff fc0f 	bl	80015c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001daa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001dac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001db0:	4619      	mov	r1, r3
 8001db2:	4831      	ldr	r0, [pc, #196]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001db4:	f001 fc02 	bl	80035bc <HAL_TIM_ConfigClockSource>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001dbe:	f7ff fc01 	bl	80015c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001dc2:	482d      	ldr	r0, [pc, #180]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001dc4:	f001 fadf 	bl	8003386 <HAL_TIM_PWM_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001dce:	f7ff fbf9 	bl	80015c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001dda:	f107 0320 	add.w	r3, r7, #32
 8001dde:	4619      	mov	r1, r3
 8001de0:	4825      	ldr	r0, [pc, #148]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001de2:	f001 ff9d 	bl	8003d20 <HAL_TIMEx_MasterConfigSynchronization>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001dec:	f7ff fbea 	bl	80015c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001df0:	2360      	movs	r3, #96	; 0x60
 8001df2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10500;
 8001df4:	f642 1304 	movw	r3, #10500	; 0x2904
 8001df8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001dfe:	2304      	movs	r3, #4
 8001e00:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e02:	1d3b      	adds	r3, r7, #4
 8001e04:	2200      	movs	r2, #0
 8001e06:	4619      	mov	r1, r3
 8001e08:	481b      	ldr	r0, [pc, #108]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001e0a:	f001 fb15 	bl	8003438 <HAL_TIM_PWM_ConfigChannel>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001e14:	f7ff fbd6 	bl	80015c4 <Error_Handler>
  }
  sConfigOC.Pulse = 21000;
 8001e18:	f245 2308 	movw	r3, #21000	; 0x5208
 8001e1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e1e:	1d3b      	adds	r3, r7, #4
 8001e20:	2204      	movs	r2, #4
 8001e22:	4619      	mov	r1, r3
 8001e24:	4814      	ldr	r0, [pc, #80]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001e26:	f001 fb07 	bl	8003438 <HAL_TIM_PWM_ConfigChannel>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_TIM5_Init+0xf4>
  {
    Error_Handler();
 8001e30:	f7ff fbc8 	bl	80015c4 <Error_Handler>
  }
  sConfigOC.Pulse = 31500;
 8001e34:	f647 330c 	movw	r3, #31500	; 0x7b0c
 8001e38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e3a:	1d3b      	adds	r3, r7, #4
 8001e3c:	2208      	movs	r2, #8
 8001e3e:	4619      	mov	r1, r3
 8001e40:	480d      	ldr	r0, [pc, #52]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001e42:	f001 faf9 	bl	8003438 <HAL_TIM_PWM_ConfigChannel>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_TIM5_Init+0x110>
  {
    Error_Handler();
 8001e4c:	f7ff fbba 	bl	80015c4 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e54:	1d3b      	adds	r3, r7, #4
 8001e56:	220c      	movs	r2, #12
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4807      	ldr	r0, [pc, #28]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001e5c:	f001 faec 	bl	8003438 <HAL_TIM_PWM_ConfigChannel>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_TIM5_Init+0x12a>
  {
    Error_Handler();
 8001e66:	f7ff fbad 	bl	80015c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001e6a:	4803      	ldr	r0, [pc, #12]	; (8001e78 <MX_TIM5_Init+0x138>)
 8001e6c:	f000 f82a 	bl	8001ec4 <HAL_TIM_MspPostInit>

}
 8001e70:	bf00      	nop
 8001e72:	3738      	adds	r7, #56	; 0x38
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20000250 	.word	0x20000250
 8001e7c:	40000c00 	.word	0x40000c00

08001e80 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a0b      	ldr	r2, [pc, #44]	; (8001ebc <HAL_TIM_Base_MspInit+0x3c>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d10d      	bne.n	8001eae <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	4b0a      	ldr	r3, [pc, #40]	; (8001ec0 <HAL_TIM_Base_MspInit+0x40>)
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	4a09      	ldr	r2, [pc, #36]	; (8001ec0 <HAL_TIM_Base_MspInit+0x40>)
 8001e9c:	f043 0308 	orr.w	r3, r3, #8
 8001ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea2:	4b07      	ldr	r3, [pc, #28]	; (8001ec0 <HAL_TIM_Base_MspInit+0x40>)
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	f003 0308 	and.w	r3, r3, #8
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001eae:	bf00      	nop
 8001eb0:	3714      	adds	r7, #20
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	40000c00 	.word	0x40000c00
 8001ec0:	40023800 	.word	0x40023800

08001ec4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b088      	sub	sp, #32
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ecc:	f107 030c 	add.w	r3, r7, #12
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
 8001ed8:	60da      	str	r2, [r3, #12]
 8001eda:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a12      	ldr	r2, [pc, #72]	; (8001f2c <HAL_TIM_MspPostInit+0x68>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d11d      	bne.n	8001f22 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <HAL_TIM_MspPostInit+0x6c>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	4a10      	ldr	r2, [pc, #64]	; (8001f30 <HAL_TIM_MspPostInit+0x6c>)
 8001ef0:	f043 0301 	orr.w	r3, r3, #1
 8001ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef6:	4b0e      	ldr	r3, [pc, #56]	; (8001f30 <HAL_TIM_MspPostInit+0x6c>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	60bb      	str	r3, [r7, #8]
 8001f00:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001f02:	230f      	movs	r3, #15
 8001f04:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f06:	2302      	movs	r3, #2
 8001f08:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001f12:	2302      	movs	r3, #2
 8001f14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f16:	f107 030c 	add.w	r3, r7, #12
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4805      	ldr	r0, [pc, #20]	; (8001f34 <HAL_TIM_MspPostInit+0x70>)
 8001f1e:	f000 fbe3 	bl	80026e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001f22:	bf00      	nop
 8001f24:	3720      	adds	r7, #32
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40000c00 	.word	0x40000c00
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40020000 	.word	0x40020000

08001f38 <__NVIC_GetPriorityGrouping>:
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f3c:	4b04      	ldr	r3, [pc, #16]	; (8001f50 <__NVIC_GetPriorityGrouping+0x18>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	0a1b      	lsrs	r3, r3, #8
 8001f42:	f003 0307 	and.w	r3, r3, #7
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <__NVIC_EnableIRQ>:
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	db0b      	blt.n	8001f7e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	f003 021f 	and.w	r2, r3, #31
 8001f6c:	4907      	ldr	r1, [pc, #28]	; (8001f8c <__NVIC_EnableIRQ+0x38>)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	095b      	lsrs	r3, r3, #5
 8001f74:	2001      	movs	r0, #1
 8001f76:	fa00 f202 	lsl.w	r2, r0, r2
 8001f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	e000e100 	.word	0xe000e100

08001f90 <__NVIC_SetPriority>:
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	6039      	str	r1, [r7, #0]
 8001f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	db0a      	blt.n	8001fba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	490c      	ldr	r1, [pc, #48]	; (8001fdc <__NVIC_SetPriority+0x4c>)
 8001faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fae:	0112      	lsls	r2, r2, #4
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	440b      	add	r3, r1
 8001fb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001fb8:	e00a      	b.n	8001fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	4908      	ldr	r1, [pc, #32]	; (8001fe0 <__NVIC_SetPriority+0x50>)
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	3b04      	subs	r3, #4
 8001fc8:	0112      	lsls	r2, r2, #4
 8001fca:	b2d2      	uxtb	r2, r2
 8001fcc:	440b      	add	r3, r1
 8001fce:	761a      	strb	r2, [r3, #24]
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	e000e100 	.word	0xe000e100
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <NVIC_EncodePriority>:
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b089      	sub	sp, #36	; 0x24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	f1c3 0307 	rsb	r3, r3, #7
 8001ffe:	2b04      	cmp	r3, #4
 8002000:	bf28      	it	cs
 8002002:	2304      	movcs	r3, #4
 8002004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	3304      	adds	r3, #4
 800200a:	2b06      	cmp	r3, #6
 800200c:	d902      	bls.n	8002014 <NVIC_EncodePriority+0x30>
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	3b03      	subs	r3, #3
 8002012:	e000      	b.n	8002016 <NVIC_EncodePriority+0x32>
 8002014:	2300      	movs	r3, #0
 8002016:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002018:	f04f 32ff 	mov.w	r2, #4294967295
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43da      	mvns	r2, r3
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	401a      	ands	r2, r3
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800202c:	f04f 31ff 	mov.w	r1, #4294967295
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	fa01 f303 	lsl.w	r3, r1, r3
 8002036:	43d9      	mvns	r1, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800203c:	4313      	orrs	r3, r2
}
 800203e:	4618      	mov	r0, r3
 8002040:	3724      	adds	r7, #36	; 0x24
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <LL_USART_Enable>:
{
 800204a:	b480      	push	{r7}
 800204c:	b083      	sub	sp, #12
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	60da      	str	r2, [r3, #12]
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr

0800206a <LL_USART_ConfigAsyncMode>:
{
 800206a:	b480      	push	{r7}
 800206c:	b083      	sub	sp, #12
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	615a      	str	r2, [r3, #20]
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <LL_AHB1_GRP1_EnableClock>:
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80020a0:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020a4:	4907      	ldr	r1, [pc, #28]	; (80020c4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80020ac:	4b05      	ldr	r3, [pc, #20]	; (80020c4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4013      	ands	r3, r2
 80020b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020b6:	68fb      	ldr	r3, [r7, #12]
}
 80020b8:	bf00      	nop
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	40023800 	.word	0x40023800

080020c8 <LL_APB1_GRP1_EnableClock>:
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80020d0:	4b08      	ldr	r3, [pc, #32]	; (80020f4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020d4:	4907      	ldr	r1, [pc, #28]	; (80020f4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4313      	orrs	r3, r2
 80020da:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80020dc:	4b05      	ldr	r3, [pc, #20]	; (80020f4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4013      	ands	r3, r2
 80020e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020e6:	68fb      	ldr	r3, [r7, #12]
}
 80020e8:	bf00      	nop
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	40023800 	.word	0x40023800

080020f8 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002100:	4b08      	ldr	r3, [pc, #32]	; (8002124 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002102:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002104:	4907      	ldr	r1, [pc, #28]	; (8002124 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4313      	orrs	r3, r2
 800210a:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800210c:	4b05      	ldr	r3, [pc, #20]	; (8002124 <LL_APB2_GRP1_EnableClock+0x2c>)
 800210e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4013      	ands	r3, r2
 8002114:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002116:	68fb      	ldr	r3, [r7, #12]
}
 8002118:	bf00      	nop
 800211a:	3714      	adds	r7, #20
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr
 8002124:	40023800 	.word	0x40023800

08002128 <MX_UART4_Init>:

/* USER CODE END 0 */

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b08e      	sub	sp, #56	; 0x38
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800212e:	f107 031c 	add.w	r3, r7, #28
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]
 800213a:	60da      	str	r2, [r3, #12]
 800213c:	611a      	str	r2, [r3, #16]
 800213e:	615a      	str	r2, [r3, #20]
 8002140:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002142:	1d3b      	adds	r3, r7, #4
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	605a      	str	r2, [r3, #4]
 800214a:	609a      	str	r2, [r3, #8]
 800214c:	60da      	str	r2, [r3, #12]
 800214e:	611a      	str	r2, [r3, #16]
 8002150:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8002152:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002156:	f7ff ffb7 	bl	80020c8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800215a:	2004      	movs	r0, #4
 800215c:	f7ff ff9c 	bl	8002098 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = GPS_UART4_TX_Pin|GPS_UART4_RX_Pin;
 8002160:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002164:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002166:	2302      	movs	r3, #2
 8002168:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800216a:	2303      	movs	r3, #3
 800216c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002176:	2308      	movs	r3, #8
 8002178:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800217a:	1d3b      	adds	r3, r7, #4
 800217c:	4619      	mov	r1, r3
 800217e:	4819      	ldr	r0, [pc, #100]	; (80021e4 <MX_UART4_Init+0xbc>)
 8002180:	f001 ff4f 	bl	8004022 <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002184:	f7ff fed8 	bl	8001f38 <__NVIC_GetPriorityGrouping>
 8002188:	4603      	mov	r3, r0
 800218a:	2200      	movs	r2, #0
 800218c:	2100      	movs	r1, #0
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff ff28 	bl	8001fe4 <NVIC_EncodePriority>
 8002194:	4603      	mov	r3, r0
 8002196:	4619      	mov	r1, r3
 8002198:	2034      	movs	r0, #52	; 0x34
 800219a:	f7ff fef9 	bl	8001f90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 800219e:	2034      	movs	r0, #52	; 0x34
 80021a0:	f7ff fed8 	bl	8001f54 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 80021a4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80021a8:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80021aa:	2300      	movs	r3, #0
 80021ac:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80021ae:	2300      	movs	r3, #0
 80021b0:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80021b6:	230c      	movs	r3, #12
 80021b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80021ba:	2300      	movs	r3, #0
 80021bc:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80021be:	2300      	movs	r3, #0
 80021c0:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 80021c2:	f107 031c 	add.w	r3, r7, #28
 80021c6:	4619      	mov	r1, r3
 80021c8:	4807      	ldr	r0, [pc, #28]	; (80021e8 <MX_UART4_Init+0xc0>)
 80021ca:	f002 fe2f 	bl	8004e2c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 80021ce:	4806      	ldr	r0, [pc, #24]	; (80021e8 <MX_UART4_Init+0xc0>)
 80021d0:	f7ff ff4b 	bl	800206a <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 80021d4:	4804      	ldr	r0, [pc, #16]	; (80021e8 <MX_UART4_Init+0xc0>)
 80021d6:	f7ff ff38 	bl	800204a <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80021da:	bf00      	nop
 80021dc:	3738      	adds	r7, #56	; 0x38
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40020800 	.word	0x40020800
 80021e8:	40004c00 	.word	0x40004c00

080021ec <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b08e      	sub	sp, #56	; 0x38
 80021f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80021f2:	f107 031c 	add.w	r3, r7, #28
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	605a      	str	r2, [r3, #4]
 80021fc:	609a      	str	r2, [r3, #8]
 80021fe:	60da      	str	r2, [r3, #12]
 8002200:	611a      	str	r2, [r3, #16]
 8002202:	615a      	str	r2, [r3, #20]
 8002204:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002206:	1d3b      	adds	r3, r7, #4
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
 8002212:	611a      	str	r2, [r3, #16]
 8002214:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 8002216:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800221a:	f7ff ff55 	bl	80020c8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800221e:	2004      	movs	r0, #4
 8002220:	f7ff ff3a 	bl	8002098 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002224:	2008      	movs	r0, #8
 8002226:	f7ff ff37 	bl	8002098 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 800222a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800222e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002230:	2302      	movs	r3, #2
 8002232:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002234:	2303      	movs	r3, #3
 8002236:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002240:	2308      	movs	r3, #8
 8002242:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002244:	1d3b      	adds	r3, r7, #4
 8002246:	4619      	mov	r1, r3
 8002248:	4821      	ldr	r0, [pc, #132]	; (80022d0 <MX_UART5_Init+0xe4>)
 800224a:	f001 feea 	bl	8004022 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800224e:	2304      	movs	r3, #4
 8002250:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002252:	2302      	movs	r3, #2
 8002254:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002256:	2303      	movs	r3, #3
 8002258:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800225a:	2300      	movs	r3, #0
 800225c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002262:	2308      	movs	r3, #8
 8002264:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	4619      	mov	r1, r3
 800226a:	481a      	ldr	r0, [pc, #104]	; (80022d4 <MX_UART5_Init+0xe8>)
 800226c:	f001 fed9 	bl	8004022 <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002270:	f7ff fe62 	bl	8001f38 <__NVIC_GetPriorityGrouping>
 8002274:	4603      	mov	r3, r0
 8002276:	2200      	movs	r2, #0
 8002278:	2100      	movs	r1, #0
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff feb2 	bl	8001fe4 <NVIC_EncodePriority>
 8002280:	4603      	mov	r3, r0
 8002282:	4619      	mov	r1, r3
 8002284:	2035      	movs	r0, #53	; 0x35
 8002286:	f7ff fe83 	bl	8001f90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 800228a:	2035      	movs	r0, #53	; 0x35
 800228c:	f7ff fe62 	bl	8001f54 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002290:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002294:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002296:	2300      	movs	r3, #0
 8002298:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800229a:	2300      	movs	r3, #0
 800229c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800229e:	2300      	movs	r3, #0
 80022a0:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_RX;
 80022a2:	2304      	movs	r3, #4
 80022a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80022a6:	2300      	movs	r3, #0
 80022a8:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80022aa:	2300      	movs	r3, #0
 80022ac:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 80022ae:	f107 031c 	add.w	r3, r7, #28
 80022b2:	4619      	mov	r1, r3
 80022b4:	4808      	ldr	r0, [pc, #32]	; (80022d8 <MX_UART5_Init+0xec>)
 80022b6:	f002 fdb9 	bl	8004e2c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 80022ba:	4807      	ldr	r0, [pc, #28]	; (80022d8 <MX_UART5_Init+0xec>)
 80022bc:	f7ff fed5 	bl	800206a <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 80022c0:	4805      	ldr	r0, [pc, #20]	; (80022d8 <MX_UART5_Init+0xec>)
 80022c2:	f7ff fec2 	bl	800204a <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80022c6:	bf00      	nop
 80022c8:	3738      	adds	r7, #56	; 0x38
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40020800 	.word	0x40020800
 80022d4:	40020c00 	.word	0x40020c00
 80022d8:	40005000 	.word	0x40005000

080022dc <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08e      	sub	sp, #56	; 0x38
 80022e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80022e2:	f107 031c 	add.w	r3, r7, #28
 80022e6:	2200      	movs	r2, #0
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	605a      	str	r2, [r3, #4]
 80022ec:	609a      	str	r2, [r3, #8]
 80022ee:	60da      	str	r2, [r3, #12]
 80022f0:	611a      	str	r2, [r3, #16]
 80022f2:	615a      	str	r2, [r3, #20]
 80022f4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f6:	1d3b      	adds	r3, r7, #4
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	605a      	str	r2, [r3, #4]
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	60da      	str	r2, [r3, #12]
 8002302:	611a      	str	r2, [r3, #16]
 8002304:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8002306:	2020      	movs	r0, #32
 8002308:	f7ff fef6 	bl	80020f8 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800230c:	2004      	movs	r0, #4
 800230e:	f7ff fec3 	bl	8002098 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = TELEMETRI_USART6_TX_Pin|TELEMETRI_USART6_RX_Pin;
 8002312:	23c0      	movs	r3, #192	; 0xc0
 8002314:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002316:	2302      	movs	r3, #2
 8002318:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800231a:	2303      	movs	r3, #3
 800231c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002326:	2308      	movs	r3, #8
 8002328:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800232a:	1d3b      	adds	r3, r7, #4
 800232c:	4619      	mov	r1, r3
 800232e:	4819      	ldr	r0, [pc, #100]	; (8002394 <MX_USART6_UART_Init+0xb8>)
 8002330:	f001 fe77 	bl	8004022 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002334:	f7ff fe00 	bl	8001f38 <__NVIC_GetPriorityGrouping>
 8002338:	4603      	mov	r3, r0
 800233a:	2200      	movs	r2, #0
 800233c:	2100      	movs	r1, #0
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff fe50 	bl	8001fe4 <NVIC_EncodePriority>
 8002344:	4603      	mov	r3, r0
 8002346:	4619      	mov	r1, r3
 8002348:	2047      	movs	r0, #71	; 0x47
 800234a:	f7ff fe21 	bl	8001f90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 800234e:	2047      	movs	r0, #71	; 0x47
 8002350:	f7ff fe00 	bl	8001f54 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 57600;
 8002354:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8002358:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800235a:	2300      	movs	r3, #0
 800235c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800235e:	2300      	movs	r3, #0
 8002360:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002362:	2300      	movs	r3, #0
 8002364:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002366:	230c      	movs	r3, #12
 8002368:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800236a:	2300      	movs	r3, #0
 800236c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800236e:	2300      	movs	r3, #0
 8002370:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8002372:	f107 031c 	add.w	r3, r7, #28
 8002376:	4619      	mov	r1, r3
 8002378:	4807      	ldr	r0, [pc, #28]	; (8002398 <MX_USART6_UART_Init+0xbc>)
 800237a:	f002 fd57 	bl	8004e2c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 800237e:	4806      	ldr	r0, [pc, #24]	; (8002398 <MX_USART6_UART_Init+0xbc>)
 8002380:	f7ff fe73 	bl	800206a <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8002384:	4804      	ldr	r0, [pc, #16]	; (8002398 <MX_USART6_UART_Init+0xbc>)
 8002386:	f7ff fe60 	bl	800204a <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800238a:	bf00      	nop
 800238c:	3738      	adds	r7, #56	; 0x38
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40020800 	.word	0x40020800
 8002398:	40011400 	.word	0x40011400

0800239c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800239c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023a0:	480d      	ldr	r0, [pc, #52]	; (80023d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023a2:	490e      	ldr	r1, [pc, #56]	; (80023dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023a4:	4a0e      	ldr	r2, [pc, #56]	; (80023e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023a8:	e002      	b.n	80023b0 <LoopCopyDataInit>

080023aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ae:	3304      	adds	r3, #4

080023b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023b4:	d3f9      	bcc.n	80023aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023b6:	4a0b      	ldr	r2, [pc, #44]	; (80023e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023b8:	4c0b      	ldr	r4, [pc, #44]	; (80023e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023bc:	e001      	b.n	80023c2 <LoopFillZerobss>

080023be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023c0:	3204      	adds	r2, #4

080023c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023c4:	d3fb      	bcc.n	80023be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80023c6:	f7ff fb37 	bl	8001a38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023ca:	f002 fdb5 	bl	8004f38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023ce:	f7ff f81b 	bl	8001408 <main>
  bx  lr    
 80023d2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80023d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023dc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80023e0:	08007e3c 	.word	0x08007e3c
  ldr r2, =_sbss
 80023e4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80023e8:	200002ac 	.word	0x200002ac

080023ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023ec:	e7fe      	b.n	80023ec <ADC_IRQHandler>
	...

080023f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023f4:	4b0e      	ldr	r3, [pc, #56]	; (8002430 <HAL_Init+0x40>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a0d      	ldr	r2, [pc, #52]	; (8002430 <HAL_Init+0x40>)
 80023fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002400:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <HAL_Init+0x40>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a0a      	ldr	r2, [pc, #40]	; (8002430 <HAL_Init+0x40>)
 8002406:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800240a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800240c:	4b08      	ldr	r3, [pc, #32]	; (8002430 <HAL_Init+0x40>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a07      	ldr	r2, [pc, #28]	; (8002430 <HAL_Init+0x40>)
 8002412:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002416:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002418:	2003      	movs	r0, #3
 800241a:	f000 f931 	bl	8002680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800241e:	2000      	movs	r0, #0
 8002420:	f000 f808 	bl	8002434 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002424:	f7ff f8d4 	bl	80015d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40023c00 	.word	0x40023c00

08002434 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800243c:	4b12      	ldr	r3, [pc, #72]	; (8002488 <HAL_InitTick+0x54>)
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	4b12      	ldr	r3, [pc, #72]	; (800248c <HAL_InitTick+0x58>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	4619      	mov	r1, r3
 8002446:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800244a:	fbb3 f3f1 	udiv	r3, r3, r1
 800244e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002452:	4618      	mov	r0, r3
 8002454:	f000 f93b 	bl	80026ce <HAL_SYSTICK_Config>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e00e      	b.n	8002480 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2b0f      	cmp	r3, #15
 8002466:	d80a      	bhi.n	800247e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002468:	2200      	movs	r2, #0
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	f04f 30ff 	mov.w	r0, #4294967295
 8002470:	f000 f911 	bl	8002696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002474:	4a06      	ldr	r2, [pc, #24]	; (8002490 <HAL_InitTick+0x5c>)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800247a:	2300      	movs	r3, #0
 800247c:	e000      	b.n	8002480 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
}
 8002480:	4618      	mov	r0, r3
 8002482:	3708      	adds	r7, #8
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	20000000 	.word	0x20000000
 800248c:	20000008 	.word	0x20000008
 8002490:	20000004 	.word	0x20000004

08002494 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002498:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <HAL_IncTick+0x20>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	461a      	mov	r2, r3
 800249e:	4b06      	ldr	r3, [pc, #24]	; (80024b8 <HAL_IncTick+0x24>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4413      	add	r3, r2
 80024a4:	4a04      	ldr	r2, [pc, #16]	; (80024b8 <HAL_IncTick+0x24>)
 80024a6:	6013      	str	r3, [r2, #0]
}
 80024a8:	bf00      	nop
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	20000008 	.word	0x20000008
 80024b8:	20000298 	.word	0x20000298

080024bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  return uwTick;
 80024c0:	4b03      	ldr	r3, [pc, #12]	; (80024d0 <HAL_GetTick+0x14>)
 80024c2:	681b      	ldr	r3, [r3, #0]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	20000298 	.word	0x20000298

080024d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024dc:	f7ff ffee 	bl	80024bc <HAL_GetTick>
 80024e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ec:	d005      	beq.n	80024fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ee:	4b0a      	ldr	r3, [pc, #40]	; (8002518 <HAL_Delay+0x44>)
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	461a      	mov	r2, r3
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	4413      	add	r3, r2
 80024f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024fa:	bf00      	nop
 80024fc:	f7ff ffde 	bl	80024bc <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	429a      	cmp	r2, r3
 800250a:	d8f7      	bhi.n	80024fc <HAL_Delay+0x28>
  {
  }
}
 800250c:	bf00      	nop
 800250e:	bf00      	nop
 8002510:	3710      	adds	r7, #16
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20000008 	.word	0x20000008

0800251c <__NVIC_SetPriorityGrouping>:
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f003 0307 	and.w	r3, r3, #7
 800252a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800252c:	4b0c      	ldr	r3, [pc, #48]	; (8002560 <__NVIC_SetPriorityGrouping+0x44>)
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002532:	68ba      	ldr	r2, [r7, #8]
 8002534:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002538:	4013      	ands	r3, r2
 800253a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002544:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002548:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800254c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800254e:	4a04      	ldr	r2, [pc, #16]	; (8002560 <__NVIC_SetPriorityGrouping+0x44>)
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	60d3      	str	r3, [r2, #12]
}
 8002554:	bf00      	nop
 8002556:	3714      	adds	r7, #20
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr
 8002560:	e000ed00 	.word	0xe000ed00

08002564 <__NVIC_GetPriorityGrouping>:
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002568:	4b04      	ldr	r3, [pc, #16]	; (800257c <__NVIC_GetPriorityGrouping+0x18>)
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	0a1b      	lsrs	r3, r3, #8
 800256e:	f003 0307 	and.w	r3, r3, #7
}
 8002572:	4618      	mov	r0, r3
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr
 800257c:	e000ed00 	.word	0xe000ed00

08002580 <__NVIC_SetPriority>:
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	6039      	str	r1, [r7, #0]
 800258a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800258c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002590:	2b00      	cmp	r3, #0
 8002592:	db0a      	blt.n	80025aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	b2da      	uxtb	r2, r3
 8002598:	490c      	ldr	r1, [pc, #48]	; (80025cc <__NVIC_SetPriority+0x4c>)
 800259a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259e:	0112      	lsls	r2, r2, #4
 80025a0:	b2d2      	uxtb	r2, r2
 80025a2:	440b      	add	r3, r1
 80025a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80025a8:	e00a      	b.n	80025c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	4908      	ldr	r1, [pc, #32]	; (80025d0 <__NVIC_SetPriority+0x50>)
 80025b0:	79fb      	ldrb	r3, [r7, #7]
 80025b2:	f003 030f 	and.w	r3, r3, #15
 80025b6:	3b04      	subs	r3, #4
 80025b8:	0112      	lsls	r2, r2, #4
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	440b      	add	r3, r1
 80025be:	761a      	strb	r2, [r3, #24]
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	e000e100 	.word	0xe000e100
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <NVIC_EncodePriority>:
{
 80025d4:	b480      	push	{r7}
 80025d6:	b089      	sub	sp, #36	; 0x24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	f1c3 0307 	rsb	r3, r3, #7
 80025ee:	2b04      	cmp	r3, #4
 80025f0:	bf28      	it	cs
 80025f2:	2304      	movcs	r3, #4
 80025f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	3304      	adds	r3, #4
 80025fa:	2b06      	cmp	r3, #6
 80025fc:	d902      	bls.n	8002604 <NVIC_EncodePriority+0x30>
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	3b03      	subs	r3, #3
 8002602:	e000      	b.n	8002606 <NVIC_EncodePriority+0x32>
 8002604:	2300      	movs	r3, #0
 8002606:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002608:	f04f 32ff 	mov.w	r2, #4294967295
 800260c:	69bb      	ldr	r3, [r7, #24]
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	43da      	mvns	r2, r3
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	401a      	ands	r2, r3
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800261c:	f04f 31ff 	mov.w	r1, #4294967295
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	fa01 f303 	lsl.w	r3, r1, r3
 8002626:	43d9      	mvns	r1, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800262c:	4313      	orrs	r3, r2
}
 800262e:	4618      	mov	r0, r3
 8002630:	3724      	adds	r7, #36	; 0x24
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
	...

0800263c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	3b01      	subs	r3, #1
 8002648:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800264c:	d301      	bcc.n	8002652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800264e:	2301      	movs	r3, #1
 8002650:	e00f      	b.n	8002672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002652:	4a0a      	ldr	r2, [pc, #40]	; (800267c <SysTick_Config+0x40>)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	3b01      	subs	r3, #1
 8002658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800265a:	210f      	movs	r1, #15
 800265c:	f04f 30ff 	mov.w	r0, #4294967295
 8002660:	f7ff ff8e 	bl	8002580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002664:	4b05      	ldr	r3, [pc, #20]	; (800267c <SysTick_Config+0x40>)
 8002666:	2200      	movs	r2, #0
 8002668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800266a:	4b04      	ldr	r3, [pc, #16]	; (800267c <SysTick_Config+0x40>)
 800266c:	2207      	movs	r2, #7
 800266e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	e000e010 	.word	0xe000e010

08002680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f7ff ff47 	bl	800251c <__NVIC_SetPriorityGrouping>
}
 800268e:	bf00      	nop
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002696:	b580      	push	{r7, lr}
 8002698:	b086      	sub	sp, #24
 800269a:	af00      	add	r7, sp, #0
 800269c:	4603      	mov	r3, r0
 800269e:	60b9      	str	r1, [r7, #8]
 80026a0:	607a      	str	r2, [r7, #4]
 80026a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026a4:	2300      	movs	r3, #0
 80026a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026a8:	f7ff ff5c 	bl	8002564 <__NVIC_GetPriorityGrouping>
 80026ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	68b9      	ldr	r1, [r7, #8]
 80026b2:	6978      	ldr	r0, [r7, #20]
 80026b4:	f7ff ff8e 	bl	80025d4 <NVIC_EncodePriority>
 80026b8:	4602      	mov	r2, r0
 80026ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026be:	4611      	mov	r1, r2
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff ff5d 	bl	8002580 <__NVIC_SetPriority>
}
 80026c6:	bf00      	nop
 80026c8:	3718      	adds	r7, #24
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7ff ffb0 	bl	800263c <SysTick_Config>
 80026dc:	4603      	mov	r3, r0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
	...

080026e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b089      	sub	sp, #36	; 0x24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026f6:	2300      	movs	r3, #0
 80026f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026fa:	2300      	movs	r3, #0
 80026fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026fe:	2300      	movs	r3, #0
 8002700:	61fb      	str	r3, [r7, #28]
 8002702:	e16b      	b.n	80029dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002704:	2201      	movs	r2, #1
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	4013      	ands	r3, r2
 8002716:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	429a      	cmp	r2, r3
 800271e:	f040 815a 	bne.w	80029d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 0303 	and.w	r3, r3, #3
 800272a:	2b01      	cmp	r3, #1
 800272c:	d005      	beq.n	800273a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002736:	2b02      	cmp	r3, #2
 8002738:	d130      	bne.n	800279c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	2203      	movs	r2, #3
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	43db      	mvns	r3, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4013      	ands	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	68da      	ldr	r2, [r3, #12]
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4313      	orrs	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002770:	2201      	movs	r2, #1
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4013      	ands	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	091b      	lsrs	r3, r3, #4
 8002786:	f003 0201 	and.w	r2, r3, #1
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	4313      	orrs	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f003 0303 	and.w	r3, r3, #3
 80027a4:	2b03      	cmp	r3, #3
 80027a6:	d017      	beq.n	80027d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	2203      	movs	r2, #3
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43db      	mvns	r3, r3
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	4013      	ands	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d123      	bne.n	800282c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	08da      	lsrs	r2, r3, #3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3208      	adds	r2, #8
 80027ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	f003 0307 	and.w	r3, r3, #7
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	220f      	movs	r2, #15
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	43db      	mvns	r3, r3
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	4013      	ands	r3, r2
 8002806:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	691a      	ldr	r2, [r3, #16]
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	08da      	lsrs	r2, r3, #3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	3208      	adds	r2, #8
 8002826:	69b9      	ldr	r1, [r7, #24]
 8002828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	2203      	movs	r2, #3
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	43db      	mvns	r3, r3
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	4013      	ands	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f003 0203 	and.w	r2, r3, #3
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	4313      	orrs	r3, r2
 8002858:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002868:	2b00      	cmp	r3, #0
 800286a:	f000 80b4 	beq.w	80029d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	60fb      	str	r3, [r7, #12]
 8002872:	4b60      	ldr	r3, [pc, #384]	; (80029f4 <HAL_GPIO_Init+0x30c>)
 8002874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002876:	4a5f      	ldr	r2, [pc, #380]	; (80029f4 <HAL_GPIO_Init+0x30c>)
 8002878:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800287c:	6453      	str	r3, [r2, #68]	; 0x44
 800287e:	4b5d      	ldr	r3, [pc, #372]	; (80029f4 <HAL_GPIO_Init+0x30c>)
 8002880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002882:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800288a:	4a5b      	ldr	r2, [pc, #364]	; (80029f8 <HAL_GPIO_Init+0x310>)
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	089b      	lsrs	r3, r3, #2
 8002890:	3302      	adds	r3, #2
 8002892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002896:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	f003 0303 	and.w	r3, r3, #3
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	220f      	movs	r2, #15
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	43db      	mvns	r3, r3
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	4013      	ands	r3, r2
 80028ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a52      	ldr	r2, [pc, #328]	; (80029fc <HAL_GPIO_Init+0x314>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d02b      	beq.n	800290e <HAL_GPIO_Init+0x226>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a51      	ldr	r2, [pc, #324]	; (8002a00 <HAL_GPIO_Init+0x318>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d025      	beq.n	800290a <HAL_GPIO_Init+0x222>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a50      	ldr	r2, [pc, #320]	; (8002a04 <HAL_GPIO_Init+0x31c>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d01f      	beq.n	8002906 <HAL_GPIO_Init+0x21e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a4f      	ldr	r2, [pc, #316]	; (8002a08 <HAL_GPIO_Init+0x320>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d019      	beq.n	8002902 <HAL_GPIO_Init+0x21a>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a4e      	ldr	r2, [pc, #312]	; (8002a0c <HAL_GPIO_Init+0x324>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d013      	beq.n	80028fe <HAL_GPIO_Init+0x216>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a4d      	ldr	r2, [pc, #308]	; (8002a10 <HAL_GPIO_Init+0x328>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d00d      	beq.n	80028fa <HAL_GPIO_Init+0x212>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a4c      	ldr	r2, [pc, #304]	; (8002a14 <HAL_GPIO_Init+0x32c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d007      	beq.n	80028f6 <HAL_GPIO_Init+0x20e>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a4b      	ldr	r2, [pc, #300]	; (8002a18 <HAL_GPIO_Init+0x330>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d101      	bne.n	80028f2 <HAL_GPIO_Init+0x20a>
 80028ee:	2307      	movs	r3, #7
 80028f0:	e00e      	b.n	8002910 <HAL_GPIO_Init+0x228>
 80028f2:	2308      	movs	r3, #8
 80028f4:	e00c      	b.n	8002910 <HAL_GPIO_Init+0x228>
 80028f6:	2306      	movs	r3, #6
 80028f8:	e00a      	b.n	8002910 <HAL_GPIO_Init+0x228>
 80028fa:	2305      	movs	r3, #5
 80028fc:	e008      	b.n	8002910 <HAL_GPIO_Init+0x228>
 80028fe:	2304      	movs	r3, #4
 8002900:	e006      	b.n	8002910 <HAL_GPIO_Init+0x228>
 8002902:	2303      	movs	r3, #3
 8002904:	e004      	b.n	8002910 <HAL_GPIO_Init+0x228>
 8002906:	2302      	movs	r3, #2
 8002908:	e002      	b.n	8002910 <HAL_GPIO_Init+0x228>
 800290a:	2301      	movs	r3, #1
 800290c:	e000      	b.n	8002910 <HAL_GPIO_Init+0x228>
 800290e:	2300      	movs	r3, #0
 8002910:	69fa      	ldr	r2, [r7, #28]
 8002912:	f002 0203 	and.w	r2, r2, #3
 8002916:	0092      	lsls	r2, r2, #2
 8002918:	4093      	lsls	r3, r2
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4313      	orrs	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002920:	4935      	ldr	r1, [pc, #212]	; (80029f8 <HAL_GPIO_Init+0x310>)
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	089b      	lsrs	r3, r3, #2
 8002926:	3302      	adds	r3, #2
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800292e:	4b3b      	ldr	r3, [pc, #236]	; (8002a1c <HAL_GPIO_Init+0x334>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	43db      	mvns	r3, r3
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	4013      	ands	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d003      	beq.n	8002952 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800294a:	69ba      	ldr	r2, [r7, #24]
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	4313      	orrs	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002952:	4a32      	ldr	r2, [pc, #200]	; (8002a1c <HAL_GPIO_Init+0x334>)
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002958:	4b30      	ldr	r3, [pc, #192]	; (8002a1c <HAL_GPIO_Init+0x334>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	43db      	mvns	r3, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4013      	ands	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d003      	beq.n	800297c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	4313      	orrs	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800297c:	4a27      	ldr	r2, [pc, #156]	; (8002a1c <HAL_GPIO_Init+0x334>)
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002982:	4b26      	ldr	r3, [pc, #152]	; (8002a1c <HAL_GPIO_Init+0x334>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	43db      	mvns	r3, r3
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	4013      	ands	r3, r2
 8002990:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029a6:	4a1d      	ldr	r2, [pc, #116]	; (8002a1c <HAL_GPIO_Init+0x334>)
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029ac:	4b1b      	ldr	r3, [pc, #108]	; (8002a1c <HAL_GPIO_Init+0x334>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	43db      	mvns	r3, r3
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	4013      	ands	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d003      	beq.n	80029d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029d0:	4a12      	ldr	r2, [pc, #72]	; (8002a1c <HAL_GPIO_Init+0x334>)
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	3301      	adds	r3, #1
 80029da:	61fb      	str	r3, [r7, #28]
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	2b0f      	cmp	r3, #15
 80029e0:	f67f ae90 	bls.w	8002704 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029e4:	bf00      	nop
 80029e6:	bf00      	nop
 80029e8:	3724      	adds	r7, #36	; 0x24
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	40023800 	.word	0x40023800
 80029f8:	40013800 	.word	0x40013800
 80029fc:	40020000 	.word	0x40020000
 8002a00:	40020400 	.word	0x40020400
 8002a04:	40020800 	.word	0x40020800
 8002a08:	40020c00 	.word	0x40020c00
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	40021400 	.word	0x40021400
 8002a14:	40021800 	.word	0x40021800
 8002a18:	40021c00 	.word	0x40021c00
 8002a1c:	40013c00 	.word	0x40013c00

08002a20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e267      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d075      	beq.n	8002b2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a3e:	4b88      	ldr	r3, [pc, #544]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 030c 	and.w	r3, r3, #12
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d00c      	beq.n	8002a64 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a4a:	4b85      	ldr	r3, [pc, #532]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a52:	2b08      	cmp	r3, #8
 8002a54:	d112      	bne.n	8002a7c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a56:	4b82      	ldr	r3, [pc, #520]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a62:	d10b      	bne.n	8002a7c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a64:	4b7e      	ldr	r3, [pc, #504]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d05b      	beq.n	8002b28 <HAL_RCC_OscConfig+0x108>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d157      	bne.n	8002b28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e242      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a84:	d106      	bne.n	8002a94 <HAL_RCC_OscConfig+0x74>
 8002a86:	4b76      	ldr	r3, [pc, #472]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a75      	ldr	r2, [pc, #468]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a90:	6013      	str	r3, [r2, #0]
 8002a92:	e01d      	b.n	8002ad0 <HAL_RCC_OscConfig+0xb0>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a9c:	d10c      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x98>
 8002a9e:	4b70      	ldr	r3, [pc, #448]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a6f      	ldr	r2, [pc, #444]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002aa4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aa8:	6013      	str	r3, [r2, #0]
 8002aaa:	4b6d      	ldr	r3, [pc, #436]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a6c      	ldr	r2, [pc, #432]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002ab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ab4:	6013      	str	r3, [r2, #0]
 8002ab6:	e00b      	b.n	8002ad0 <HAL_RCC_OscConfig+0xb0>
 8002ab8:	4b69      	ldr	r3, [pc, #420]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a68      	ldr	r2, [pc, #416]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002abe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ac2:	6013      	str	r3, [r2, #0]
 8002ac4:	4b66      	ldr	r3, [pc, #408]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a65      	ldr	r2, [pc, #404]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002aca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ace:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d013      	beq.n	8002b00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad8:	f7ff fcf0 	bl	80024bc <HAL_GetTick>
 8002adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ade:	e008      	b.n	8002af2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ae0:	f7ff fcec 	bl	80024bc <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b64      	cmp	r3, #100	; 0x64
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e207      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002af2:	4b5b      	ldr	r3, [pc, #364]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d0f0      	beq.n	8002ae0 <HAL_RCC_OscConfig+0xc0>
 8002afe:	e014      	b.n	8002b2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b00:	f7ff fcdc 	bl	80024bc <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b06:	e008      	b.n	8002b1a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b08:	f7ff fcd8 	bl	80024bc <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b64      	cmp	r3, #100	; 0x64
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e1f3      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b1a:	4b51      	ldr	r3, [pc, #324]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1f0      	bne.n	8002b08 <HAL_RCC_OscConfig+0xe8>
 8002b26:	e000      	b.n	8002b2a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d063      	beq.n	8002bfe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b36:	4b4a      	ldr	r3, [pc, #296]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f003 030c 	and.w	r3, r3, #12
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00b      	beq.n	8002b5a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b42:	4b47      	ldr	r3, [pc, #284]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b4a:	2b08      	cmp	r3, #8
 8002b4c:	d11c      	bne.n	8002b88 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b4e:	4b44      	ldr	r3, [pc, #272]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d116      	bne.n	8002b88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b5a:	4b41      	ldr	r3, [pc, #260]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d005      	beq.n	8002b72 <HAL_RCC_OscConfig+0x152>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d001      	beq.n	8002b72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e1c7      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b72:	4b3b      	ldr	r3, [pc, #236]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	00db      	lsls	r3, r3, #3
 8002b80:	4937      	ldr	r1, [pc, #220]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b86:	e03a      	b.n	8002bfe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d020      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b90:	4b34      	ldr	r3, [pc, #208]	; (8002c64 <HAL_RCC_OscConfig+0x244>)
 8002b92:	2201      	movs	r2, #1
 8002b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b96:	f7ff fc91 	bl	80024bc <HAL_GetTick>
 8002b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b9c:	e008      	b.n	8002bb0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b9e:	f7ff fc8d 	bl	80024bc <HAL_GetTick>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e1a8      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bb0:	4b2b      	ldr	r3, [pc, #172]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d0f0      	beq.n	8002b9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bbc:	4b28      	ldr	r3, [pc, #160]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	00db      	lsls	r3, r3, #3
 8002bca:	4925      	ldr	r1, [pc, #148]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	600b      	str	r3, [r1, #0]
 8002bd0:	e015      	b.n	8002bfe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bd2:	4b24      	ldr	r3, [pc, #144]	; (8002c64 <HAL_RCC_OscConfig+0x244>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd8:	f7ff fc70 	bl	80024bc <HAL_GetTick>
 8002bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002be0:	f7ff fc6c 	bl	80024bc <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e187      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bf2:	4b1b      	ldr	r3, [pc, #108]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d1f0      	bne.n	8002be0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d036      	beq.n	8002c78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d016      	beq.n	8002c40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c12:	4b15      	ldr	r3, [pc, #84]	; (8002c68 <HAL_RCC_OscConfig+0x248>)
 8002c14:	2201      	movs	r2, #1
 8002c16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c18:	f7ff fc50 	bl	80024bc <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c20:	f7ff fc4c 	bl	80024bc <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e167      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c32:	4b0b      	ldr	r3, [pc, #44]	; (8002c60 <HAL_RCC_OscConfig+0x240>)
 8002c34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d0f0      	beq.n	8002c20 <HAL_RCC_OscConfig+0x200>
 8002c3e:	e01b      	b.n	8002c78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c40:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <HAL_RCC_OscConfig+0x248>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c46:	f7ff fc39 	bl	80024bc <HAL_GetTick>
 8002c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c4c:	e00e      	b.n	8002c6c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c4e:	f7ff fc35 	bl	80024bc <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d907      	bls.n	8002c6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e150      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
 8002c60:	40023800 	.word	0x40023800
 8002c64:	42470000 	.word	0x42470000
 8002c68:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c6c:	4b88      	ldr	r3, [pc, #544]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002c6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c70:	f003 0302 	and.w	r3, r3, #2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1ea      	bne.n	8002c4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0304 	and.w	r3, r3, #4
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 8097 	beq.w	8002db4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c86:	2300      	movs	r3, #0
 8002c88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c8a:	4b81      	ldr	r3, [pc, #516]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d10f      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c96:	2300      	movs	r3, #0
 8002c98:	60bb      	str	r3, [r7, #8]
 8002c9a:	4b7d      	ldr	r3, [pc, #500]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9e:	4a7c      	ldr	r2, [pc, #496]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002ca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ca6:	4b7a      	ldr	r3, [pc, #488]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cae:	60bb      	str	r3, [r7, #8]
 8002cb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb6:	4b77      	ldr	r3, [pc, #476]	; (8002e94 <HAL_RCC_OscConfig+0x474>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d118      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cc2:	4b74      	ldr	r3, [pc, #464]	; (8002e94 <HAL_RCC_OscConfig+0x474>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a73      	ldr	r2, [pc, #460]	; (8002e94 <HAL_RCC_OscConfig+0x474>)
 8002cc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ccc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cce:	f7ff fbf5 	bl	80024bc <HAL_GetTick>
 8002cd2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd4:	e008      	b.n	8002ce8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cd6:	f7ff fbf1 	bl	80024bc <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d901      	bls.n	8002ce8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e10c      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce8:	4b6a      	ldr	r3, [pc, #424]	; (8002e94 <HAL_RCC_OscConfig+0x474>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d0f0      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d106      	bne.n	8002d0a <HAL_RCC_OscConfig+0x2ea>
 8002cfc:	4b64      	ldr	r3, [pc, #400]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d00:	4a63      	ldr	r2, [pc, #396]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002d02:	f043 0301 	orr.w	r3, r3, #1
 8002d06:	6713      	str	r3, [r2, #112]	; 0x70
 8002d08:	e01c      	b.n	8002d44 <HAL_RCC_OscConfig+0x324>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	2b05      	cmp	r3, #5
 8002d10:	d10c      	bne.n	8002d2c <HAL_RCC_OscConfig+0x30c>
 8002d12:	4b5f      	ldr	r3, [pc, #380]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d16:	4a5e      	ldr	r2, [pc, #376]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002d18:	f043 0304 	orr.w	r3, r3, #4
 8002d1c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d1e:	4b5c      	ldr	r3, [pc, #368]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d22:	4a5b      	ldr	r2, [pc, #364]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002d24:	f043 0301 	orr.w	r3, r3, #1
 8002d28:	6713      	str	r3, [r2, #112]	; 0x70
 8002d2a:	e00b      	b.n	8002d44 <HAL_RCC_OscConfig+0x324>
 8002d2c:	4b58      	ldr	r3, [pc, #352]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d30:	4a57      	ldr	r2, [pc, #348]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002d32:	f023 0301 	bic.w	r3, r3, #1
 8002d36:	6713      	str	r3, [r2, #112]	; 0x70
 8002d38:	4b55      	ldr	r3, [pc, #340]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d3c:	4a54      	ldr	r2, [pc, #336]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002d3e:	f023 0304 	bic.w	r3, r3, #4
 8002d42:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d015      	beq.n	8002d78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d4c:	f7ff fbb6 	bl	80024bc <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d52:	e00a      	b.n	8002d6a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d54:	f7ff fbb2 	bl	80024bc <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d901      	bls.n	8002d6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e0cb      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d6a:	4b49      	ldr	r3, [pc, #292]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d0ee      	beq.n	8002d54 <HAL_RCC_OscConfig+0x334>
 8002d76:	e014      	b.n	8002da2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d78:	f7ff fba0 	bl	80024bc <HAL_GetTick>
 8002d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d7e:	e00a      	b.n	8002d96 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d80:	f7ff fb9c 	bl	80024bc <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e0b5      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d96:	4b3e      	ldr	r3, [pc, #248]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1ee      	bne.n	8002d80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002da2:	7dfb      	ldrb	r3, [r7, #23]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d105      	bne.n	8002db4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002da8:	4b39      	ldr	r3, [pc, #228]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dac:	4a38      	ldr	r2, [pc, #224]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002dae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002db2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 80a1 	beq.w	8002f00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002dbe:	4b34      	ldr	r3, [pc, #208]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	f003 030c 	and.w	r3, r3, #12
 8002dc6:	2b08      	cmp	r3, #8
 8002dc8:	d05c      	beq.n	8002e84 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d141      	bne.n	8002e56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dd2:	4b31      	ldr	r3, [pc, #196]	; (8002e98 <HAL_RCC_OscConfig+0x478>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd8:	f7ff fb70 	bl	80024bc <HAL_GetTick>
 8002ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dde:	e008      	b.n	8002df2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002de0:	f7ff fb6c 	bl	80024bc <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e087      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002df2:	4b27      	ldr	r3, [pc, #156]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1f0      	bne.n	8002de0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	69da      	ldr	r2, [r3, #28]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	431a      	orrs	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0c:	019b      	lsls	r3, r3, #6
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e14:	085b      	lsrs	r3, r3, #1
 8002e16:	3b01      	subs	r3, #1
 8002e18:	041b      	lsls	r3, r3, #16
 8002e1a:	431a      	orrs	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e20:	061b      	lsls	r3, r3, #24
 8002e22:	491b      	ldr	r1, [pc, #108]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002e24:	4313      	orrs	r3, r2
 8002e26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e28:	4b1b      	ldr	r3, [pc, #108]	; (8002e98 <HAL_RCC_OscConfig+0x478>)
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e2e:	f7ff fb45 	bl	80024bc <HAL_GetTick>
 8002e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e34:	e008      	b.n	8002e48 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e36:	f7ff fb41 	bl	80024bc <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d901      	bls.n	8002e48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e05c      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e48:	4b11      	ldr	r3, [pc, #68]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d0f0      	beq.n	8002e36 <HAL_RCC_OscConfig+0x416>
 8002e54:	e054      	b.n	8002f00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e56:	4b10      	ldr	r3, [pc, #64]	; (8002e98 <HAL_RCC_OscConfig+0x478>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e5c:	f7ff fb2e 	bl	80024bc <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e64:	f7ff fb2a 	bl	80024bc <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e045      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e76:	4b06      	ldr	r3, [pc, #24]	; (8002e90 <HAL_RCC_OscConfig+0x470>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1f0      	bne.n	8002e64 <HAL_RCC_OscConfig+0x444>
 8002e82:	e03d      	b.n	8002f00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d107      	bne.n	8002e9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e038      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
 8002e90:	40023800 	.word	0x40023800
 8002e94:	40007000 	.word	0x40007000
 8002e98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e9c:	4b1b      	ldr	r3, [pc, #108]	; (8002f0c <HAL_RCC_OscConfig+0x4ec>)
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d028      	beq.n	8002efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d121      	bne.n	8002efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d11a      	bne.n	8002efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ecc:	4013      	ands	r3, r2
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ed2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d111      	bne.n	8002efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee2:	085b      	lsrs	r3, r3, #1
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d107      	bne.n	8002efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d001      	beq.n	8002f00 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e000      	b.n	8002f02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3718      	adds	r7, #24
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	40023800 	.word	0x40023800

08002f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d101      	bne.n	8002f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e0cc      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f24:	4b68      	ldr	r3, [pc, #416]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0307 	and.w	r3, r3, #7
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d90c      	bls.n	8002f4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f32:	4b65      	ldr	r3, [pc, #404]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f34:	683a      	ldr	r2, [r7, #0]
 8002f36:	b2d2      	uxtb	r2, r2
 8002f38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f3a:	4b63      	ldr	r3, [pc, #396]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d001      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e0b8      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d020      	beq.n	8002f9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0304 	and.w	r3, r3, #4
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d005      	beq.n	8002f70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f64:	4b59      	ldr	r3, [pc, #356]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	4a58      	ldr	r2, [pc, #352]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0308 	and.w	r3, r3, #8
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d005      	beq.n	8002f88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f7c:	4b53      	ldr	r3, [pc, #332]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	4a52      	ldr	r2, [pc, #328]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f88:	4b50      	ldr	r3, [pc, #320]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	494d      	ldr	r1, [pc, #308]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d044      	beq.n	8003030 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d107      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fae:	4b47      	ldr	r3, [pc, #284]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d119      	bne.n	8002fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e07f      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d003      	beq.n	8002fce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	d107      	bne.n	8002fde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fce:	4b3f      	ldr	r3, [pc, #252]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d109      	bne.n	8002fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e06f      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fde:	4b3b      	ldr	r3, [pc, #236]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e067      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fee:	4b37      	ldr	r3, [pc, #220]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f023 0203 	bic.w	r2, r3, #3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	4934      	ldr	r1, [pc, #208]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003000:	f7ff fa5c 	bl	80024bc <HAL_GetTick>
 8003004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003006:	e00a      	b.n	800301e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003008:	f7ff fa58 	bl	80024bc <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	f241 3288 	movw	r2, #5000	; 0x1388
 8003016:	4293      	cmp	r3, r2
 8003018:	d901      	bls.n	800301e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e04f      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800301e:	4b2b      	ldr	r3, [pc, #172]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 020c 	and.w	r2, r3, #12
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	429a      	cmp	r2, r3
 800302e:	d1eb      	bne.n	8003008 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003030:	4b25      	ldr	r3, [pc, #148]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0307 	and.w	r3, r3, #7
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	429a      	cmp	r2, r3
 800303c:	d20c      	bcs.n	8003058 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303e:	4b22      	ldr	r3, [pc, #136]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	b2d2      	uxtb	r2, r2
 8003044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003046:	4b20      	ldr	r3, [pc, #128]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	683a      	ldr	r2, [r7, #0]
 8003050:	429a      	cmp	r2, r3
 8003052:	d001      	beq.n	8003058 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e032      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d008      	beq.n	8003076 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003064:	4b19      	ldr	r3, [pc, #100]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	4916      	ldr	r1, [pc, #88]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8003072:	4313      	orrs	r3, r2
 8003074:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0308 	and.w	r3, r3, #8
 800307e:	2b00      	cmp	r3, #0
 8003080:	d009      	beq.n	8003096 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003082:	4b12      	ldr	r3, [pc, #72]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	490e      	ldr	r1, [pc, #56]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8003092:	4313      	orrs	r3, r2
 8003094:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003096:	f000 f821 	bl	80030dc <HAL_RCC_GetSysClockFreq>
 800309a:	4602      	mov	r2, r0
 800309c:	4b0b      	ldr	r3, [pc, #44]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	091b      	lsrs	r3, r3, #4
 80030a2:	f003 030f 	and.w	r3, r3, #15
 80030a6:	490a      	ldr	r1, [pc, #40]	; (80030d0 <HAL_RCC_ClockConfig+0x1c0>)
 80030a8:	5ccb      	ldrb	r3, [r1, r3]
 80030aa:	fa22 f303 	lsr.w	r3, r2, r3
 80030ae:	4a09      	ldr	r2, [pc, #36]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 80030b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030b2:	4b09      	ldr	r3, [pc, #36]	; (80030d8 <HAL_RCC_ClockConfig+0x1c8>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff f9bc 	bl	8002434 <HAL_InitTick>

  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	40023c00 	.word	0x40023c00
 80030cc:	40023800 	.word	0x40023800
 80030d0:	08007a2c 	.word	0x08007a2c
 80030d4:	20000000 	.word	0x20000000
 80030d8:	20000004 	.word	0x20000004

080030dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030e0:	b094      	sub	sp, #80	; 0x50
 80030e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	647b      	str	r3, [r7, #68]	; 0x44
 80030e8:	2300      	movs	r3, #0
 80030ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030ec:	2300      	movs	r3, #0
 80030ee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80030f0:	2300      	movs	r3, #0
 80030f2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030f4:	4b79      	ldr	r3, [pc, #484]	; (80032dc <HAL_RCC_GetSysClockFreq+0x200>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f003 030c 	and.w	r3, r3, #12
 80030fc:	2b08      	cmp	r3, #8
 80030fe:	d00d      	beq.n	800311c <HAL_RCC_GetSysClockFreq+0x40>
 8003100:	2b08      	cmp	r3, #8
 8003102:	f200 80e1 	bhi.w	80032c8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003106:	2b00      	cmp	r3, #0
 8003108:	d002      	beq.n	8003110 <HAL_RCC_GetSysClockFreq+0x34>
 800310a:	2b04      	cmp	r3, #4
 800310c:	d003      	beq.n	8003116 <HAL_RCC_GetSysClockFreq+0x3a>
 800310e:	e0db      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003110:	4b73      	ldr	r3, [pc, #460]	; (80032e0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003112:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003114:	e0db      	b.n	80032ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003116:	4b73      	ldr	r3, [pc, #460]	; (80032e4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003118:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800311a:	e0d8      	b.n	80032ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800311c:	4b6f      	ldr	r3, [pc, #444]	; (80032dc <HAL_RCC_GetSysClockFreq+0x200>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003124:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003126:	4b6d      	ldr	r3, [pc, #436]	; (80032dc <HAL_RCC_GetSysClockFreq+0x200>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d063      	beq.n	80031fa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003132:	4b6a      	ldr	r3, [pc, #424]	; (80032dc <HAL_RCC_GetSysClockFreq+0x200>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	099b      	lsrs	r3, r3, #6
 8003138:	2200      	movs	r2, #0
 800313a:	63bb      	str	r3, [r7, #56]	; 0x38
 800313c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800313e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003140:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003144:	633b      	str	r3, [r7, #48]	; 0x30
 8003146:	2300      	movs	r3, #0
 8003148:	637b      	str	r3, [r7, #52]	; 0x34
 800314a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800314e:	4622      	mov	r2, r4
 8003150:	462b      	mov	r3, r5
 8003152:	f04f 0000 	mov.w	r0, #0
 8003156:	f04f 0100 	mov.w	r1, #0
 800315a:	0159      	lsls	r1, r3, #5
 800315c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003160:	0150      	lsls	r0, r2, #5
 8003162:	4602      	mov	r2, r0
 8003164:	460b      	mov	r3, r1
 8003166:	4621      	mov	r1, r4
 8003168:	1a51      	subs	r1, r2, r1
 800316a:	6139      	str	r1, [r7, #16]
 800316c:	4629      	mov	r1, r5
 800316e:	eb63 0301 	sbc.w	r3, r3, r1
 8003172:	617b      	str	r3, [r7, #20]
 8003174:	f04f 0200 	mov.w	r2, #0
 8003178:	f04f 0300 	mov.w	r3, #0
 800317c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003180:	4659      	mov	r1, fp
 8003182:	018b      	lsls	r3, r1, #6
 8003184:	4651      	mov	r1, sl
 8003186:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800318a:	4651      	mov	r1, sl
 800318c:	018a      	lsls	r2, r1, #6
 800318e:	4651      	mov	r1, sl
 8003190:	ebb2 0801 	subs.w	r8, r2, r1
 8003194:	4659      	mov	r1, fp
 8003196:	eb63 0901 	sbc.w	r9, r3, r1
 800319a:	f04f 0200 	mov.w	r2, #0
 800319e:	f04f 0300 	mov.w	r3, #0
 80031a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031ae:	4690      	mov	r8, r2
 80031b0:	4699      	mov	r9, r3
 80031b2:	4623      	mov	r3, r4
 80031b4:	eb18 0303 	adds.w	r3, r8, r3
 80031b8:	60bb      	str	r3, [r7, #8]
 80031ba:	462b      	mov	r3, r5
 80031bc:	eb49 0303 	adc.w	r3, r9, r3
 80031c0:	60fb      	str	r3, [r7, #12]
 80031c2:	f04f 0200 	mov.w	r2, #0
 80031c6:	f04f 0300 	mov.w	r3, #0
 80031ca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80031ce:	4629      	mov	r1, r5
 80031d0:	024b      	lsls	r3, r1, #9
 80031d2:	4621      	mov	r1, r4
 80031d4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80031d8:	4621      	mov	r1, r4
 80031da:	024a      	lsls	r2, r1, #9
 80031dc:	4610      	mov	r0, r2
 80031de:	4619      	mov	r1, r3
 80031e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031e2:	2200      	movs	r2, #0
 80031e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80031e6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80031e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80031ec:	f7fd fcdc 	bl	8000ba8 <__aeabi_uldivmod>
 80031f0:	4602      	mov	r2, r0
 80031f2:	460b      	mov	r3, r1
 80031f4:	4613      	mov	r3, r2
 80031f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031f8:	e058      	b.n	80032ac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031fa:	4b38      	ldr	r3, [pc, #224]	; (80032dc <HAL_RCC_GetSysClockFreq+0x200>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	099b      	lsrs	r3, r3, #6
 8003200:	2200      	movs	r2, #0
 8003202:	4618      	mov	r0, r3
 8003204:	4611      	mov	r1, r2
 8003206:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800320a:	623b      	str	r3, [r7, #32]
 800320c:	2300      	movs	r3, #0
 800320e:	627b      	str	r3, [r7, #36]	; 0x24
 8003210:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003214:	4642      	mov	r2, r8
 8003216:	464b      	mov	r3, r9
 8003218:	f04f 0000 	mov.w	r0, #0
 800321c:	f04f 0100 	mov.w	r1, #0
 8003220:	0159      	lsls	r1, r3, #5
 8003222:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003226:	0150      	lsls	r0, r2, #5
 8003228:	4602      	mov	r2, r0
 800322a:	460b      	mov	r3, r1
 800322c:	4641      	mov	r1, r8
 800322e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003232:	4649      	mov	r1, r9
 8003234:	eb63 0b01 	sbc.w	fp, r3, r1
 8003238:	f04f 0200 	mov.w	r2, #0
 800323c:	f04f 0300 	mov.w	r3, #0
 8003240:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003244:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003248:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800324c:	ebb2 040a 	subs.w	r4, r2, sl
 8003250:	eb63 050b 	sbc.w	r5, r3, fp
 8003254:	f04f 0200 	mov.w	r2, #0
 8003258:	f04f 0300 	mov.w	r3, #0
 800325c:	00eb      	lsls	r3, r5, #3
 800325e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003262:	00e2      	lsls	r2, r4, #3
 8003264:	4614      	mov	r4, r2
 8003266:	461d      	mov	r5, r3
 8003268:	4643      	mov	r3, r8
 800326a:	18e3      	adds	r3, r4, r3
 800326c:	603b      	str	r3, [r7, #0]
 800326e:	464b      	mov	r3, r9
 8003270:	eb45 0303 	adc.w	r3, r5, r3
 8003274:	607b      	str	r3, [r7, #4]
 8003276:	f04f 0200 	mov.w	r2, #0
 800327a:	f04f 0300 	mov.w	r3, #0
 800327e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003282:	4629      	mov	r1, r5
 8003284:	028b      	lsls	r3, r1, #10
 8003286:	4621      	mov	r1, r4
 8003288:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800328c:	4621      	mov	r1, r4
 800328e:	028a      	lsls	r2, r1, #10
 8003290:	4610      	mov	r0, r2
 8003292:	4619      	mov	r1, r3
 8003294:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003296:	2200      	movs	r2, #0
 8003298:	61bb      	str	r3, [r7, #24]
 800329a:	61fa      	str	r2, [r7, #28]
 800329c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032a0:	f7fd fc82 	bl	8000ba8 <__aeabi_uldivmod>
 80032a4:	4602      	mov	r2, r0
 80032a6:	460b      	mov	r3, r1
 80032a8:	4613      	mov	r3, r2
 80032aa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80032ac:	4b0b      	ldr	r3, [pc, #44]	; (80032dc <HAL_RCC_GetSysClockFreq+0x200>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	0c1b      	lsrs	r3, r3, #16
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	3301      	adds	r3, #1
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80032bc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80032be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80032c6:	e002      	b.n	80032ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032c8:	4b05      	ldr	r3, [pc, #20]	; (80032e0 <HAL_RCC_GetSysClockFreq+0x204>)
 80032ca:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80032cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3750      	adds	r7, #80	; 0x50
 80032d4:	46bd      	mov	sp, r7
 80032d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032da:	bf00      	nop
 80032dc:	40023800 	.word	0x40023800
 80032e0:	00f42400 	.word	0x00f42400
 80032e4:	007a1200 	.word	0x007a1200

080032e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e041      	b.n	800337e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003300:	b2db      	uxtb	r3, r3
 8003302:	2b00      	cmp	r3, #0
 8003304:	d106      	bne.n	8003314 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f7fe fdb6 	bl	8001e80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2202      	movs	r2, #2
 8003318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	3304      	adds	r3, #4
 8003324:	4619      	mov	r1, r3
 8003326:	4610      	mov	r0, r2
 8003328:	f000 fa10 	bl	800374c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3708      	adds	r7, #8
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d101      	bne.n	8003398 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e041      	b.n	800341c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d106      	bne.n	80033b2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f000 f839 	bl	8003424 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2202      	movs	r2, #2
 80033b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	3304      	adds	r3, #4
 80033c2:	4619      	mov	r1, r3
 80033c4:	4610      	mov	r0, r2
 80033c6:	f000 f9c1 	bl	800374c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2201      	movs	r2, #1
 80033ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2201      	movs	r2, #1
 80033d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2201      	movs	r2, #1
 8003406:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2201      	movs	r2, #1
 8003416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800341a:	2300      	movs	r3, #0
}
 800341c:	4618      	mov	r0, r3
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003444:	2300      	movs	r3, #0
 8003446:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800344e:	2b01      	cmp	r3, #1
 8003450:	d101      	bne.n	8003456 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003452:	2302      	movs	r3, #2
 8003454:	e0ae      	b.n	80035b4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2201      	movs	r2, #1
 800345a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2b0c      	cmp	r3, #12
 8003462:	f200 809f 	bhi.w	80035a4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003466:	a201      	add	r2, pc, #4	; (adr r2, 800346c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800346c:	080034a1 	.word	0x080034a1
 8003470:	080035a5 	.word	0x080035a5
 8003474:	080035a5 	.word	0x080035a5
 8003478:	080035a5 	.word	0x080035a5
 800347c:	080034e1 	.word	0x080034e1
 8003480:	080035a5 	.word	0x080035a5
 8003484:	080035a5 	.word	0x080035a5
 8003488:	080035a5 	.word	0x080035a5
 800348c:	08003523 	.word	0x08003523
 8003490:	080035a5 	.word	0x080035a5
 8003494:	080035a5 	.word	0x080035a5
 8003498:	080035a5 	.word	0x080035a5
 800349c:	08003563 	.word	0x08003563
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68b9      	ldr	r1, [r7, #8]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f000 f9f0 	bl	800388c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	699a      	ldr	r2, [r3, #24]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f042 0208 	orr.w	r2, r2, #8
 80034ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	699a      	ldr	r2, [r3, #24]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f022 0204 	bic.w	r2, r2, #4
 80034ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6999      	ldr	r1, [r3, #24]
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	691a      	ldr	r2, [r3, #16]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	619a      	str	r2, [r3, #24]
      break;
 80034de:	e064      	b.n	80035aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68b9      	ldr	r1, [r7, #8]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 fa40 	bl	800396c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699a      	ldr	r2, [r3, #24]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	699a      	ldr	r2, [r3, #24]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800350a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6999      	ldr	r1, [r3, #24]
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	021a      	lsls	r2, r3, #8
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	619a      	str	r2, [r3, #24]
      break;
 8003520:	e043      	b.n	80035aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	68b9      	ldr	r1, [r7, #8]
 8003528:	4618      	mov	r0, r3
 800352a:	f000 fa95 	bl	8003a58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	69da      	ldr	r2, [r3, #28]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f042 0208 	orr.w	r2, r2, #8
 800353c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	69da      	ldr	r2, [r3, #28]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0204 	bic.w	r2, r2, #4
 800354c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	69d9      	ldr	r1, [r3, #28]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	691a      	ldr	r2, [r3, #16]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	61da      	str	r2, [r3, #28]
      break;
 8003560:	e023      	b.n	80035aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68b9      	ldr	r1, [r7, #8]
 8003568:	4618      	mov	r0, r3
 800356a:	f000 fae9 	bl	8003b40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	69da      	ldr	r2, [r3, #28]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800357c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	69da      	ldr	r2, [r3, #28]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800358c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	69d9      	ldr	r1, [r3, #28]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	021a      	lsls	r2, r3, #8
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	61da      	str	r2, [r3, #28]
      break;
 80035a2:	e002      	b.n	80035aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	75fb      	strb	r3, [r7, #23]
      break;
 80035a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80035b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035c6:	2300      	movs	r3, #0
 80035c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d101      	bne.n	80035d8 <HAL_TIM_ConfigClockSource+0x1c>
 80035d4:	2302      	movs	r3, #2
 80035d6:	e0b4      	b.n	8003742 <HAL_TIM_ConfigClockSource+0x186>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2202      	movs	r2, #2
 80035e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003610:	d03e      	beq.n	8003690 <HAL_TIM_ConfigClockSource+0xd4>
 8003612:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003616:	f200 8087 	bhi.w	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 800361a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800361e:	f000 8086 	beq.w	800372e <HAL_TIM_ConfigClockSource+0x172>
 8003622:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003626:	d87f      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003628:	2b70      	cmp	r3, #112	; 0x70
 800362a:	d01a      	beq.n	8003662 <HAL_TIM_ConfigClockSource+0xa6>
 800362c:	2b70      	cmp	r3, #112	; 0x70
 800362e:	d87b      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003630:	2b60      	cmp	r3, #96	; 0x60
 8003632:	d050      	beq.n	80036d6 <HAL_TIM_ConfigClockSource+0x11a>
 8003634:	2b60      	cmp	r3, #96	; 0x60
 8003636:	d877      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003638:	2b50      	cmp	r3, #80	; 0x50
 800363a:	d03c      	beq.n	80036b6 <HAL_TIM_ConfigClockSource+0xfa>
 800363c:	2b50      	cmp	r3, #80	; 0x50
 800363e:	d873      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003640:	2b40      	cmp	r3, #64	; 0x40
 8003642:	d058      	beq.n	80036f6 <HAL_TIM_ConfigClockSource+0x13a>
 8003644:	2b40      	cmp	r3, #64	; 0x40
 8003646:	d86f      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003648:	2b30      	cmp	r3, #48	; 0x30
 800364a:	d064      	beq.n	8003716 <HAL_TIM_ConfigClockSource+0x15a>
 800364c:	2b30      	cmp	r3, #48	; 0x30
 800364e:	d86b      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003650:	2b20      	cmp	r3, #32
 8003652:	d060      	beq.n	8003716 <HAL_TIM_ConfigClockSource+0x15a>
 8003654:	2b20      	cmp	r3, #32
 8003656:	d867      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003658:	2b00      	cmp	r3, #0
 800365a:	d05c      	beq.n	8003716 <HAL_TIM_ConfigClockSource+0x15a>
 800365c:	2b10      	cmp	r3, #16
 800365e:	d05a      	beq.n	8003716 <HAL_TIM_ConfigClockSource+0x15a>
 8003660:	e062      	b.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6818      	ldr	r0, [r3, #0]
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	6899      	ldr	r1, [r3, #8]
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685a      	ldr	r2, [r3, #4]
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	f000 fb35 	bl	8003ce0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003684:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	609a      	str	r2, [r3, #8]
      break;
 800368e:	e04f      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6818      	ldr	r0, [r3, #0]
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	6899      	ldr	r1, [r3, #8]
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685a      	ldr	r2, [r3, #4]
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	f000 fb1e 	bl	8003ce0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689a      	ldr	r2, [r3, #8]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80036b2:	609a      	str	r2, [r3, #8]
      break;
 80036b4:	e03c      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6818      	ldr	r0, [r3, #0]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	6859      	ldr	r1, [r3, #4]
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	461a      	mov	r2, r3
 80036c4:	f000 fa92 	bl	8003bec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2150      	movs	r1, #80	; 0x50
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 faeb 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 80036d4:	e02c      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6818      	ldr	r0, [r3, #0]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	6859      	ldr	r1, [r3, #4]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	461a      	mov	r2, r3
 80036e4:	f000 fab1 	bl	8003c4a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2160      	movs	r1, #96	; 0x60
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 fadb 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 80036f4:	e01c      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6818      	ldr	r0, [r3, #0]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	6859      	ldr	r1, [r3, #4]
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	461a      	mov	r2, r3
 8003704:	f000 fa72 	bl	8003bec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2140      	movs	r1, #64	; 0x40
 800370e:	4618      	mov	r0, r3
 8003710:	f000 facb 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 8003714:	e00c      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4619      	mov	r1, r3
 8003720:	4610      	mov	r0, r2
 8003722:	f000 fac2 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 8003726:	e003      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	73fb      	strb	r3, [r7, #15]
      break;
 800372c:	e000      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800372e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003740:	7bfb      	ldrb	r3, [r7, #15]
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
	...

0800374c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800374c:	b480      	push	{r7}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a40      	ldr	r2, [pc, #256]	; (8003860 <TIM_Base_SetConfig+0x114>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d013      	beq.n	800378c <TIM_Base_SetConfig+0x40>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800376a:	d00f      	beq.n	800378c <TIM_Base_SetConfig+0x40>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a3d      	ldr	r2, [pc, #244]	; (8003864 <TIM_Base_SetConfig+0x118>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d00b      	beq.n	800378c <TIM_Base_SetConfig+0x40>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a3c      	ldr	r2, [pc, #240]	; (8003868 <TIM_Base_SetConfig+0x11c>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d007      	beq.n	800378c <TIM_Base_SetConfig+0x40>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a3b      	ldr	r2, [pc, #236]	; (800386c <TIM_Base_SetConfig+0x120>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d003      	beq.n	800378c <TIM_Base_SetConfig+0x40>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a3a      	ldr	r2, [pc, #232]	; (8003870 <TIM_Base_SetConfig+0x124>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d108      	bne.n	800379e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003792:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	4313      	orrs	r3, r2
 800379c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a2f      	ldr	r2, [pc, #188]	; (8003860 <TIM_Base_SetConfig+0x114>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d02b      	beq.n	80037fe <TIM_Base_SetConfig+0xb2>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ac:	d027      	beq.n	80037fe <TIM_Base_SetConfig+0xb2>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a2c      	ldr	r2, [pc, #176]	; (8003864 <TIM_Base_SetConfig+0x118>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d023      	beq.n	80037fe <TIM_Base_SetConfig+0xb2>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a2b      	ldr	r2, [pc, #172]	; (8003868 <TIM_Base_SetConfig+0x11c>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d01f      	beq.n	80037fe <TIM_Base_SetConfig+0xb2>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a2a      	ldr	r2, [pc, #168]	; (800386c <TIM_Base_SetConfig+0x120>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d01b      	beq.n	80037fe <TIM_Base_SetConfig+0xb2>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a29      	ldr	r2, [pc, #164]	; (8003870 <TIM_Base_SetConfig+0x124>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d017      	beq.n	80037fe <TIM_Base_SetConfig+0xb2>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a28      	ldr	r2, [pc, #160]	; (8003874 <TIM_Base_SetConfig+0x128>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d013      	beq.n	80037fe <TIM_Base_SetConfig+0xb2>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a27      	ldr	r2, [pc, #156]	; (8003878 <TIM_Base_SetConfig+0x12c>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d00f      	beq.n	80037fe <TIM_Base_SetConfig+0xb2>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a26      	ldr	r2, [pc, #152]	; (800387c <TIM_Base_SetConfig+0x130>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d00b      	beq.n	80037fe <TIM_Base_SetConfig+0xb2>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a25      	ldr	r2, [pc, #148]	; (8003880 <TIM_Base_SetConfig+0x134>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d007      	beq.n	80037fe <TIM_Base_SetConfig+0xb2>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a24      	ldr	r2, [pc, #144]	; (8003884 <TIM_Base_SetConfig+0x138>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d003      	beq.n	80037fe <TIM_Base_SetConfig+0xb2>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a23      	ldr	r2, [pc, #140]	; (8003888 <TIM_Base_SetConfig+0x13c>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d108      	bne.n	8003810 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003804:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	4313      	orrs	r3, r2
 800380e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	4313      	orrs	r3, r2
 800381c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	689a      	ldr	r2, [r3, #8]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a0a      	ldr	r2, [pc, #40]	; (8003860 <TIM_Base_SetConfig+0x114>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d003      	beq.n	8003844 <TIM_Base_SetConfig+0xf8>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a0c      	ldr	r2, [pc, #48]	; (8003870 <TIM_Base_SetConfig+0x124>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d103      	bne.n	800384c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	691a      	ldr	r2, [r3, #16]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	615a      	str	r2, [r3, #20]
}
 8003852:	bf00      	nop
 8003854:	3714      	adds	r7, #20
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	40010000 	.word	0x40010000
 8003864:	40000400 	.word	0x40000400
 8003868:	40000800 	.word	0x40000800
 800386c:	40000c00 	.word	0x40000c00
 8003870:	40010400 	.word	0x40010400
 8003874:	40014000 	.word	0x40014000
 8003878:	40014400 	.word	0x40014400
 800387c:	40014800 	.word	0x40014800
 8003880:	40001800 	.word	0x40001800
 8003884:	40001c00 	.word	0x40001c00
 8003888:	40002000 	.word	0x40002000

0800388c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800388c:	b480      	push	{r7}
 800388e:	b087      	sub	sp, #28
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a1b      	ldr	r3, [r3, #32]
 800389a:	f023 0201 	bic.w	r2, r3, #1
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f023 0303 	bic.w	r3, r3, #3
 80038c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68fa      	ldr	r2, [r7, #12]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	f023 0302 	bic.w	r3, r3, #2
 80038d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	697a      	ldr	r2, [r7, #20]
 80038dc:	4313      	orrs	r3, r2
 80038de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4a20      	ldr	r2, [pc, #128]	; (8003964 <TIM_OC1_SetConfig+0xd8>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d003      	beq.n	80038f0 <TIM_OC1_SetConfig+0x64>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a1f      	ldr	r2, [pc, #124]	; (8003968 <TIM_OC1_SetConfig+0xdc>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d10c      	bne.n	800390a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	f023 0308 	bic.w	r3, r3, #8
 80038f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	697a      	ldr	r2, [r7, #20]
 80038fe:	4313      	orrs	r3, r2
 8003900:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	f023 0304 	bic.w	r3, r3, #4
 8003908:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a15      	ldr	r2, [pc, #84]	; (8003964 <TIM_OC1_SetConfig+0xd8>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d003      	beq.n	800391a <TIM_OC1_SetConfig+0x8e>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a14      	ldr	r2, [pc, #80]	; (8003968 <TIM_OC1_SetConfig+0xdc>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d111      	bne.n	800393e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003920:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003928:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	695b      	ldr	r3, [r3, #20]
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	4313      	orrs	r3, r2
 8003932:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685a      	ldr	r2, [r3, #4]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	621a      	str	r2, [r3, #32]
}
 8003958:	bf00      	nop
 800395a:	371c      	adds	r7, #28
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr
 8003964:	40010000 	.word	0x40010000
 8003968:	40010400 	.word	0x40010400

0800396c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800396c:	b480      	push	{r7}
 800396e:	b087      	sub	sp, #28
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	f023 0210 	bic.w	r2, r3, #16
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800399a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	021b      	lsls	r3, r3, #8
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	f023 0320 	bic.w	r3, r3, #32
 80039b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	011b      	lsls	r3, r3, #4
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a22      	ldr	r2, [pc, #136]	; (8003a50 <TIM_OC2_SetConfig+0xe4>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d003      	beq.n	80039d4 <TIM_OC2_SetConfig+0x68>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a21      	ldr	r2, [pc, #132]	; (8003a54 <TIM_OC2_SetConfig+0xe8>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d10d      	bne.n	80039f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	011b      	lsls	r3, r3, #4
 80039e2:	697a      	ldr	r2, [r7, #20]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a17      	ldr	r2, [pc, #92]	; (8003a50 <TIM_OC2_SetConfig+0xe4>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d003      	beq.n	8003a00 <TIM_OC2_SetConfig+0x94>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4a16      	ldr	r2, [pc, #88]	; (8003a54 <TIM_OC2_SetConfig+0xe8>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d113      	bne.n	8003a28 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	695b      	ldr	r3, [r3, #20]
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	693a      	ldr	r2, [r7, #16]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	685a      	ldr	r2, [r3, #4]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	697a      	ldr	r2, [r7, #20]
 8003a40:	621a      	str	r2, [r3, #32]
}
 8003a42:	bf00      	nop
 8003a44:	371c      	adds	r7, #28
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	40010000 	.word	0x40010000
 8003a54:	40010400 	.word	0x40010400

08003a58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b087      	sub	sp, #28
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f023 0303 	bic.w	r3, r3, #3
 8003a8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	68fa      	ldr	r2, [r7, #12]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003aa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	021b      	lsls	r3, r3, #8
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a21      	ldr	r2, [pc, #132]	; (8003b38 <TIM_OC3_SetConfig+0xe0>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d003      	beq.n	8003abe <TIM_OC3_SetConfig+0x66>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a20      	ldr	r2, [pc, #128]	; (8003b3c <TIM_OC3_SetConfig+0xe4>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d10d      	bne.n	8003ada <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ac4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	021b      	lsls	r3, r3, #8
 8003acc:	697a      	ldr	r2, [r7, #20]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ad8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a16      	ldr	r2, [pc, #88]	; (8003b38 <TIM_OC3_SetConfig+0xe0>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d003      	beq.n	8003aea <TIM_OC3_SetConfig+0x92>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a15      	ldr	r2, [pc, #84]	; (8003b3c <TIM_OC3_SetConfig+0xe4>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d113      	bne.n	8003b12 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	621a      	str	r2, [r3, #32]
}
 8003b2c:	bf00      	nop
 8003b2e:	371c      	adds	r7, #28
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr
 8003b38:	40010000 	.word	0x40010000
 8003b3c:	40010400 	.word	0x40010400

08003b40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b087      	sub	sp, #28
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a1b      	ldr	r3, [r3, #32]
 8003b4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	021b      	lsls	r3, r3, #8
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	031b      	lsls	r3, r3, #12
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a12      	ldr	r2, [pc, #72]	; (8003be4 <TIM_OC4_SetConfig+0xa4>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d003      	beq.n	8003ba8 <TIM_OC4_SetConfig+0x68>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a11      	ldr	r2, [pc, #68]	; (8003be8 <TIM_OC4_SetConfig+0xa8>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d109      	bne.n	8003bbc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	019b      	lsls	r3, r3, #6
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	68fa      	ldr	r2, [r7, #12]
 8003bc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	685a      	ldr	r2, [r3, #4]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	621a      	str	r2, [r3, #32]
}
 8003bd6:	bf00      	nop
 8003bd8:	371c      	adds	r7, #28
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	40010000 	.word	0x40010000
 8003be8:	40010400 	.word	0x40010400

08003bec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b087      	sub	sp, #28
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6a1b      	ldr	r3, [r3, #32]
 8003bfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	f023 0201 	bic.w	r2, r3, #1
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	011b      	lsls	r3, r3, #4
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f023 030a 	bic.w	r3, r3, #10
 8003c28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	621a      	str	r2, [r3, #32]
}
 8003c3e:	bf00      	nop
 8003c40:	371c      	adds	r7, #28
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b087      	sub	sp, #28
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	60f8      	str	r0, [r7, #12]
 8003c52:	60b9      	str	r1, [r7, #8]
 8003c54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	f023 0210 	bic.w	r2, r3, #16
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	031b      	lsls	r3, r3, #12
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	011b      	lsls	r3, r3, #4
 8003c8c:	693a      	ldr	r2, [r7, #16]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	697a      	ldr	r2, [r7, #20]
 8003c96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	621a      	str	r2, [r3, #32]
}
 8003c9e:	bf00      	nop
 8003ca0:	371c      	adds	r7, #28
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr

08003caa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003caa:	b480      	push	{r7}
 8003cac:	b085      	sub	sp, #20
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
 8003cb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	f043 0307 	orr.w	r3, r3, #7
 8003ccc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68fa      	ldr	r2, [r7, #12]
 8003cd2:	609a      	str	r2, [r3, #8]
}
 8003cd4:	bf00      	nop
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b087      	sub	sp, #28
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
 8003cec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	021a      	lsls	r2, r3, #8
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	431a      	orrs	r2, r3
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	609a      	str	r2, [r3, #8]
}
 8003d14:	bf00      	nop
 8003d16:	371c      	adds	r7, #28
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d101      	bne.n	8003d38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d34:	2302      	movs	r3, #2
 8003d36:	e05a      	b.n	8003dee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2202      	movs	r2, #2
 8003d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a21      	ldr	r2, [pc, #132]	; (8003dfc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d022      	beq.n	8003dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d84:	d01d      	beq.n	8003dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a1d      	ldr	r2, [pc, #116]	; (8003e00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d018      	beq.n	8003dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a1b      	ldr	r2, [pc, #108]	; (8003e04 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d013      	beq.n	8003dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a1a      	ldr	r2, [pc, #104]	; (8003e08 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d00e      	beq.n	8003dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a18      	ldr	r2, [pc, #96]	; (8003e0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d009      	beq.n	8003dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a17      	ldr	r2, [pc, #92]	; (8003e10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d004      	beq.n	8003dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a15      	ldr	r2, [pc, #84]	; (8003e14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d10c      	bne.n	8003ddc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003dc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	68ba      	ldr	r2, [r7, #8]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68ba      	ldr	r2, [r7, #8]
 8003dda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3714      	adds	r7, #20
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	40010000 	.word	0x40010000
 8003e00:	40000400 	.word	0x40000400
 8003e04:	40000800 	.word	0x40000800
 8003e08:	40000c00 	.word	0x40000c00
 8003e0c:	40010400 	.word	0x40010400
 8003e10:	40014000 	.word	0x40014000
 8003e14:	40001800 	.word	0x40001800

08003e18 <LL_GPIO_SetPinMode>:
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b089      	sub	sp, #36	; 0x24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	fa93 f3a3 	rbit	r3, r3
 8003e32:	613b      	str	r3, [r7, #16]
  return result;
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	fab3 f383 	clz	r3, r3
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	2103      	movs	r1, #3
 8003e40:	fa01 f303 	lsl.w	r3, r1, r3
 8003e44:	43db      	mvns	r3, r3
 8003e46:	401a      	ands	r2, r3
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	fa93 f3a3 	rbit	r3, r3
 8003e52:	61bb      	str	r3, [r7, #24]
  return result;
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	fab3 f383 	clz	r3, r3
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	005b      	lsls	r3, r3, #1
 8003e5e:	6879      	ldr	r1, [r7, #4]
 8003e60:	fa01 f303 	lsl.w	r3, r1, r3
 8003e64:	431a      	orrs	r2, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	601a      	str	r2, [r3, #0]
}
 8003e6a:	bf00      	nop
 8003e6c:	3724      	adds	r7, #36	; 0x24
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <LL_GPIO_SetPinOutputType>:
{
 8003e76:	b480      	push	{r7}
 8003e78:	b085      	sub	sp, #20
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	60f8      	str	r0, [r7, #12]
 8003e7e:	60b9      	str	r1, [r7, #8]
 8003e80:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	43db      	mvns	r3, r3
 8003e8a:	401a      	ands	r2, r3
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	6879      	ldr	r1, [r7, #4]
 8003e90:	fb01 f303 	mul.w	r3, r1, r3
 8003e94:	431a      	orrs	r2, r3
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	605a      	str	r2, [r3, #4]
}
 8003e9a:	bf00      	nop
 8003e9c:	3714      	adds	r7, #20
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <LL_GPIO_SetPinSpeed>:
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b089      	sub	sp, #36	; 0x24
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	60f8      	str	r0, [r7, #12]
 8003eae:	60b9      	str	r1, [r7, #8]
 8003eb0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	689a      	ldr	r2, [r3, #8]
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	fa93 f3a3 	rbit	r3, r3
 8003ec0:	613b      	str	r3, [r7, #16]
  return result;
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	fab3 f383 	clz	r3, r3
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	2103      	movs	r1, #3
 8003ece:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed2:	43db      	mvns	r3, r3
 8003ed4:	401a      	ands	r2, r3
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	fa93 f3a3 	rbit	r3, r3
 8003ee0:	61bb      	str	r3, [r7, #24]
  return result;
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	fab3 f383 	clz	r3, r3
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	6879      	ldr	r1, [r7, #4]
 8003eee:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	609a      	str	r2, [r3, #8]
}
 8003ef8:	bf00      	nop
 8003efa:	3724      	adds	r7, #36	; 0x24
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <LL_GPIO_SetPinPull>:
{
 8003f04:	b480      	push	{r7}
 8003f06:	b089      	sub	sp, #36	; 0x24
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	60b9      	str	r1, [r7, #8]
 8003f0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	68da      	ldr	r2, [r3, #12]
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	fa93 f3a3 	rbit	r3, r3
 8003f1e:	613b      	str	r3, [r7, #16]
  return result;
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	fab3 f383 	clz	r3, r3
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	005b      	lsls	r3, r3, #1
 8003f2a:	2103      	movs	r1, #3
 8003f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f30:	43db      	mvns	r3, r3
 8003f32:	401a      	ands	r2, r3
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	fa93 f3a3 	rbit	r3, r3
 8003f3e:	61bb      	str	r3, [r7, #24]
  return result;
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	fab3 f383 	clz	r3, r3
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f50:	431a      	orrs	r2, r3
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	60da      	str	r2, [r3, #12]
}
 8003f56:	bf00      	nop
 8003f58:	3724      	adds	r7, #36	; 0x24
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr

08003f62 <LL_GPIO_SetAFPin_0_7>:
{
 8003f62:	b480      	push	{r7}
 8003f64:	b089      	sub	sp, #36	; 0x24
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	60f8      	str	r0, [r7, #12]
 8003f6a:	60b9      	str	r1, [r7, #8]
 8003f6c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6a1a      	ldr	r2, [r3, #32]
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	fa93 f3a3 	rbit	r3, r3
 8003f7c:	613b      	str	r3, [r7, #16]
  return result;
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	fab3 f383 	clz	r3, r3
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	210f      	movs	r1, #15
 8003f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f8e:	43db      	mvns	r3, r3
 8003f90:	401a      	ands	r2, r3
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	fa93 f3a3 	rbit	r3, r3
 8003f9c:	61bb      	str	r3, [r7, #24]
  return result;
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	fab3 f383 	clz	r3, r3
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	fa01 f303 	lsl.w	r3, r1, r3
 8003fae:	431a      	orrs	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	621a      	str	r2, [r3, #32]
}
 8003fb4:	bf00      	nop
 8003fb6:	3724      	adds	r7, #36	; 0x24
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <LL_GPIO_SetAFPin_8_15>:
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b089      	sub	sp, #36	; 0x24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	0a1b      	lsrs	r3, r3, #8
 8003fd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	fa93 f3a3 	rbit	r3, r3
 8003fdc:	613b      	str	r3, [r7, #16]
  return result;
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	fab3 f383 	clz	r3, r3
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	210f      	movs	r1, #15
 8003fea:	fa01 f303 	lsl.w	r3, r1, r3
 8003fee:	43db      	mvns	r3, r3
 8003ff0:	401a      	ands	r2, r3
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	0a1b      	lsrs	r3, r3, #8
 8003ff6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	fa93 f3a3 	rbit	r3, r3
 8003ffe:	61bb      	str	r3, [r7, #24]
  return result;
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	fab3 f383 	clz	r3, r3
 8004006:	b2db      	uxtb	r3, r3
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	6879      	ldr	r1, [r7, #4]
 800400c:	fa01 f303 	lsl.w	r3, r1, r3
 8004010:	431a      	orrs	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004016:	bf00      	nop
 8004018:	3724      	adds	r7, #36	; 0x24
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr

08004022 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b088      	sub	sp, #32
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
 800402a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800402c:	2300      	movs	r3, #0
 800402e:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8004030:	2300      	movs	r3, #0
 8004032:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	fa93 f3a3 	rbit	r3, r3
 8004040:	613b      	str	r3, [r7, #16]
  return result;
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	fab3 f383 	clz	r3, r3
 8004048:	b2db      	uxtb	r3, r3
 800404a:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800404c:	e050      	b.n	80040f0 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	2101      	movs	r1, #1
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	fa01 f303 	lsl.w	r3, r1, r3
 800405a:	4013      	ands	r3, r2
 800405c:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d042      	beq.n	80040ea <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d003      	beq.n	8004074 <LL_GPIO_Init+0x52>
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	2b02      	cmp	r3, #2
 8004072:	d10d      	bne.n	8004090 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	461a      	mov	r2, r3
 800407a:	69b9      	ldr	r1, [r7, #24]
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f7ff ff12 	bl	8003ea6 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	461a      	mov	r2, r3
 8004088:	69b9      	ldr	r1, [r7, #24]
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7ff fef3 	bl	8003e76 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	691b      	ldr	r3, [r3, #16]
 8004094:	461a      	mov	r2, r3
 8004096:	69b9      	ldr	r1, [r7, #24]
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f7ff ff33 	bl	8003f04 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d11a      	bne.n	80040dc <LL_GPIO_Init+0xba>
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	fa93 f3a3 	rbit	r3, r3
 80040b0:	60bb      	str	r3, [r7, #8]
  return result;
 80040b2:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80040b4:	fab3 f383 	clz	r3, r3
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b07      	cmp	r3, #7
 80040bc:	d807      	bhi.n	80040ce <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	461a      	mov	r2, r3
 80040c4:	69b9      	ldr	r1, [r7, #24]
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f7ff ff4b 	bl	8003f62 <LL_GPIO_SetAFPin_0_7>
 80040cc:	e006      	b.n	80040dc <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	461a      	mov	r2, r3
 80040d4:	69b9      	ldr	r1, [r7, #24]
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7ff ff72 	bl	8003fc0 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	461a      	mov	r2, r3
 80040e2:	69b9      	ldr	r1, [r7, #24]
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7ff fe97 	bl	8003e18 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	3301      	adds	r3, #1
 80040ee:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	fa22 f303 	lsr.w	r3, r2, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1a7      	bne.n	800404e <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3720      	adds	r7, #32
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004108:	b480      	push	{r7}
 800410a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800410c:	4b04      	ldr	r3, [pc, #16]	; (8004120 <LL_RCC_GetSysClkSource+0x18>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f003 030c 	and.w	r3, r3, #12
}
 8004114:	4618      	mov	r0, r3
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	40023800 	.word	0x40023800

08004124 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004128:	4b04      	ldr	r3, [pc, #16]	; (800413c <LL_RCC_GetAHBPrescaler+0x18>)
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004130:	4618      	mov	r0, r3
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	40023800 	.word	0x40023800

08004140 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004140:	b480      	push	{r7}
 8004142:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004144:	4b04      	ldr	r3, [pc, #16]	; (8004158 <LL_RCC_GetAPB1Prescaler+0x18>)
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 800414c:	4618      	mov	r0, r3
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	40023800 	.word	0x40023800

0800415c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800415c:	b480      	push	{r7}
 800415e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004160:	4b04      	ldr	r3, [pc, #16]	; (8004174 <LL_RCC_GetAPB2Prescaler+0x18>)
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8004168:	4618      	mov	r0, r3
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	40023800 	.word	0x40023800

08004178 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800417c:	4b04      	ldr	r3, [pc, #16]	; (8004190 <LL_RCC_PLL_GetMainSource+0x18>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8004184:	4618      	mov	r0, r3
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	40023800 	.word	0x40023800

08004194 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004198:	4b04      	ldr	r3, [pc, #16]	; (80041ac <LL_RCC_PLL_GetN+0x18>)
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	099b      	lsrs	r3, r3, #6
 800419e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	40023800 	.word	0x40023800

080041b0 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80041b4:	4b04      	ldr	r3, [pc, #16]	; (80041c8 <LL_RCC_PLL_GetP+0x18>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 80041bc:	4618      	mov	r0, r3
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	40023800 	.word	0x40023800

080041cc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80041cc:	b480      	push	{r7}
 80041ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80041d0:	4b04      	ldr	r3, [pc, #16]	; (80041e4 <LL_RCC_PLL_GetDivider+0x18>)
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 80041d8:	4618      	mov	r0, r3
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop
 80041e4:	40023800 	.word	0x40023800

080041e8 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80041f0:	f000 f820 	bl	8004234 <RCC_GetSystemClockFreq>
 80041f4:	4602      	mov	r2, r0
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4618      	mov	r0, r3
 8004200:	f000 f840 	bl	8004284 <RCC_GetHCLKClockFreq>
 8004204:	4602      	mov	r2, r0
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	4618      	mov	r0, r3
 8004210:	f000 f84e 	bl	80042b0 <RCC_GetPCLK1ClockFreq>
 8004214:	4602      	mov	r2, r0
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	4618      	mov	r0, r3
 8004220:	f000 f85a 	bl	80042d8 <RCC_GetPCLK2ClockFreq>
 8004224:	4602      	mov	r2, r0
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	60da      	str	r2, [r3, #12]
}
 800422a:	bf00      	nop
 800422c:	3708      	adds	r7, #8
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
	...

08004234 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800423e:	f7ff ff63 	bl	8004108 <LL_RCC_GetSysClkSource>
 8004242:	4603      	mov	r3, r0
 8004244:	2b08      	cmp	r3, #8
 8004246:	d00c      	beq.n	8004262 <RCC_GetSystemClockFreq+0x2e>
 8004248:	2b08      	cmp	r3, #8
 800424a:	d80f      	bhi.n	800426c <RCC_GetSystemClockFreq+0x38>
 800424c:	2b00      	cmp	r3, #0
 800424e:	d002      	beq.n	8004256 <RCC_GetSystemClockFreq+0x22>
 8004250:	2b04      	cmp	r3, #4
 8004252:	d003      	beq.n	800425c <RCC_GetSystemClockFreq+0x28>
 8004254:	e00a      	b.n	800426c <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8004256:	4b09      	ldr	r3, [pc, #36]	; (800427c <RCC_GetSystemClockFreq+0x48>)
 8004258:	607b      	str	r3, [r7, #4]
      break;
 800425a:	e00a      	b.n	8004272 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800425c:	4b08      	ldr	r3, [pc, #32]	; (8004280 <RCC_GetSystemClockFreq+0x4c>)
 800425e:	607b      	str	r3, [r7, #4]
      break;
 8004260:	e007      	b.n	8004272 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8004262:	2008      	movs	r0, #8
 8004264:	f000 f84c 	bl	8004300 <RCC_PLL_GetFreqDomain_SYS>
 8004268:	6078      	str	r0, [r7, #4]
      break;
 800426a:	e002      	b.n	8004272 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 800426c:	4b03      	ldr	r3, [pc, #12]	; (800427c <RCC_GetSystemClockFreq+0x48>)
 800426e:	607b      	str	r3, [r7, #4]
      break;
 8004270:	bf00      	nop
  }

  return frequency;
 8004272:	687b      	ldr	r3, [r7, #4]
}
 8004274:	4618      	mov	r0, r3
 8004276:	3708      	adds	r7, #8
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	00f42400 	.word	0x00f42400
 8004280:	007a1200 	.word	0x007a1200

08004284 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800428c:	f7ff ff4a 	bl	8004124 <LL_RCC_GetAHBPrescaler>
 8004290:	4603      	mov	r3, r0
 8004292:	091b      	lsrs	r3, r3, #4
 8004294:	f003 030f 	and.w	r3, r3, #15
 8004298:	4a04      	ldr	r2, [pc, #16]	; (80042ac <RCC_GetHCLKClockFreq+0x28>)
 800429a:	5cd3      	ldrb	r3, [r2, r3]
 800429c:	461a      	mov	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	40d3      	lsrs	r3, r2
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	08007a2c 	.word	0x08007a2c

080042b0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b082      	sub	sp, #8
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80042b8:	f7ff ff42 	bl	8004140 <LL_RCC_GetAPB1Prescaler>
 80042bc:	4603      	mov	r3, r0
 80042be:	0a9b      	lsrs	r3, r3, #10
 80042c0:	4a04      	ldr	r2, [pc, #16]	; (80042d4 <RCC_GetPCLK1ClockFreq+0x24>)
 80042c2:	5cd3      	ldrb	r3, [r2, r3]
 80042c4:	461a      	mov	r2, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	40d3      	lsrs	r3, r2
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	08007a3c 	.word	0x08007a3c

080042d8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80042e0:	f7ff ff3c 	bl	800415c <LL_RCC_GetAPB2Prescaler>
 80042e4:	4603      	mov	r3, r0
 80042e6:	0b5b      	lsrs	r3, r3, #13
 80042e8:	4a04      	ldr	r2, [pc, #16]	; (80042fc <RCC_GetPCLK2ClockFreq+0x24>)
 80042ea:	5cd3      	ldrb	r3, [r2, r3]
 80042ec:	461a      	mov	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	40d3      	lsrs	r3, r2
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3708      	adds	r7, #8
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	08007a3c 	.word	0x08007a3c

08004300 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8004300:	b590      	push	{r4, r7, lr}
 8004302:	b087      	sub	sp, #28
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8004308:	2300      	movs	r3, #0
 800430a:	617b      	str	r3, [r7, #20]
 800430c:	2300      	movs	r3, #0
 800430e:	60fb      	str	r3, [r7, #12]
 8004310:	2300      	movs	r3, #0
 8004312:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004314:	f7ff ff30 	bl	8004178 <LL_RCC_PLL_GetMainSource>
 8004318:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d004      	beq.n	800432a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004326:	d003      	beq.n	8004330 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8004328:	e005      	b.n	8004336 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800432a:	4b12      	ldr	r3, [pc, #72]	; (8004374 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800432c:	617b      	str	r3, [r7, #20]
      break;
 800432e:	e005      	b.n	800433c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8004330:	4b11      	ldr	r3, [pc, #68]	; (8004378 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8004332:	617b      	str	r3, [r7, #20]
      break;
 8004334:	e002      	b.n	800433c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8004336:	4b0f      	ldr	r3, [pc, #60]	; (8004374 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8004338:	617b      	str	r3, [r7, #20]
      break;
 800433a:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b08      	cmp	r3, #8
 8004340:	d113      	bne.n	800436a <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004342:	f7ff ff43 	bl	80041cc <LL_RCC_PLL_GetDivider>
 8004346:	4602      	mov	r2, r0
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	fbb3 f4f2 	udiv	r4, r3, r2
 800434e:	f7ff ff21 	bl	8004194 <LL_RCC_PLL_GetN>
 8004352:	4603      	mov	r3, r0
 8004354:	fb03 f404 	mul.w	r4, r3, r4
 8004358:	f7ff ff2a 	bl	80041b0 <LL_RCC_PLL_GetP>
 800435c:	4603      	mov	r3, r0
 800435e:	0c1b      	lsrs	r3, r3, #16
 8004360:	3301      	adds	r3, #1
 8004362:	005b      	lsls	r3, r3, #1
 8004364:	fbb4 f3f3 	udiv	r3, r4, r3
 8004368:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800436a:	693b      	ldr	r3, [r7, #16]
}
 800436c:	4618      	mov	r0, r3
 800436e:	371c      	adds	r7, #28
 8004370:	46bd      	mov	sp, r7
 8004372:	bd90      	pop	{r4, r7, pc}
 8004374:	00f42400 	.word	0x00f42400
 8004378:	007a1200 	.word	0x007a1200

0800437c <LL_TIM_SetPrescaler>:
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	683a      	ldr	r2, [r7, #0]
 800438a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800438c:	bf00      	nop
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <LL_TIM_SetAutoReload>:
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	683a      	ldr	r2, [r7, #0]
 80043a6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <LL_TIM_SetRepetitionCounter>:
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	683a      	ldr	r2, [r7, #0]
 80043c2:	631a      	str	r2, [r3, #48]	; 0x30
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <LL_TIM_OC_SetCompareCH1>:
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	683a      	ldr	r2, [r7, #0]
 80043de:	635a      	str	r2, [r3, #52]	; 0x34
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <LL_TIM_OC_SetCompareCH2>:
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	683a      	ldr	r2, [r7, #0]
 80043fa:	639a      	str	r2, [r3, #56]	; 0x38
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <LL_TIM_OC_SetCompareCH3>:
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	683a      	ldr	r2, [r7, #0]
 8004416:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <LL_TIM_OC_SetCompareCH4>:
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	683a      	ldr	r2, [r7, #0]
 8004432:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	f043 0201 	orr.w	r2, r3, #1
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	615a      	str	r2, [r3, #20]
}
 8004454:	bf00      	nop
 8004456:	370c      	adds	r7, #12
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a3d      	ldr	r2, [pc, #244]	; (8004568 <LL_TIM_Init+0x108>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d013      	beq.n	80044a0 <LL_TIM_Init+0x40>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800447e:	d00f      	beq.n	80044a0 <LL_TIM_Init+0x40>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a3a      	ldr	r2, [pc, #232]	; (800456c <LL_TIM_Init+0x10c>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d00b      	beq.n	80044a0 <LL_TIM_Init+0x40>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a39      	ldr	r2, [pc, #228]	; (8004570 <LL_TIM_Init+0x110>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d007      	beq.n	80044a0 <LL_TIM_Init+0x40>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a38      	ldr	r2, [pc, #224]	; (8004574 <LL_TIM_Init+0x114>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d003      	beq.n	80044a0 <LL_TIM_Init+0x40>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a37      	ldr	r2, [pc, #220]	; (8004578 <LL_TIM_Init+0x118>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d106      	bne.n	80044ae <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a2d      	ldr	r2, [pc, #180]	; (8004568 <LL_TIM_Init+0x108>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d02b      	beq.n	800450e <LL_TIM_Init+0xae>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044bc:	d027      	beq.n	800450e <LL_TIM_Init+0xae>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a2a      	ldr	r2, [pc, #168]	; (800456c <LL_TIM_Init+0x10c>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d023      	beq.n	800450e <LL_TIM_Init+0xae>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a29      	ldr	r2, [pc, #164]	; (8004570 <LL_TIM_Init+0x110>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d01f      	beq.n	800450e <LL_TIM_Init+0xae>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a28      	ldr	r2, [pc, #160]	; (8004574 <LL_TIM_Init+0x114>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d01b      	beq.n	800450e <LL_TIM_Init+0xae>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a27      	ldr	r2, [pc, #156]	; (8004578 <LL_TIM_Init+0x118>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d017      	beq.n	800450e <LL_TIM_Init+0xae>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a26      	ldr	r2, [pc, #152]	; (800457c <LL_TIM_Init+0x11c>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d013      	beq.n	800450e <LL_TIM_Init+0xae>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a25      	ldr	r2, [pc, #148]	; (8004580 <LL_TIM_Init+0x120>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d00f      	beq.n	800450e <LL_TIM_Init+0xae>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a24      	ldr	r2, [pc, #144]	; (8004584 <LL_TIM_Init+0x124>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d00b      	beq.n	800450e <LL_TIM_Init+0xae>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a23      	ldr	r2, [pc, #140]	; (8004588 <LL_TIM_Init+0x128>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d007      	beq.n	800450e <LL_TIM_Init+0xae>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a22      	ldr	r2, [pc, #136]	; (800458c <LL_TIM_Init+0x12c>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d003      	beq.n	800450e <LL_TIM_Init+0xae>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a21      	ldr	r2, [pc, #132]	; (8004590 <LL_TIM_Init+0x130>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d106      	bne.n	800451c <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	4313      	orrs	r3, r2
 800451a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68fa      	ldr	r2, [r7, #12]
 8004520:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	4619      	mov	r1, r3
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f7ff ff35 	bl	8004398 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	881b      	ldrh	r3, [r3, #0]
 8004532:	4619      	mov	r1, r3
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f7ff ff21 	bl	800437c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4a0a      	ldr	r2, [pc, #40]	; (8004568 <LL_TIM_Init+0x108>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d003      	beq.n	800454a <LL_TIM_Init+0xea>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a0c      	ldr	r2, [pc, #48]	; (8004578 <LL_TIM_Init+0x118>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d105      	bne.n	8004556 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	4619      	mov	r1, r3
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f7ff ff2f 	bl	80043b4 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f7ff ff72 	bl	8004440 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	40010000 	.word	0x40010000
 800456c:	40000400 	.word	0x40000400
 8004570:	40000800 	.word	0x40000800
 8004574:	40000c00 	.word	0x40000c00
 8004578:	40010400 	.word	0x40010400
 800457c:	40014000 	.word	0x40014000
 8004580:	40014400 	.word	0x40014400
 8004584:	40014800 	.word	0x40014800
 8004588:	40001800 	.word	0x40001800
 800458c:	40001c00 	.word	0x40001c00
 8004590:	40002000 	.word	0x40002000

08004594 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	60b9      	str	r1, [r7, #8]
 800459e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045aa:	d027      	beq.n	80045fc <LL_TIM_OC_Init+0x68>
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045b2:	d82a      	bhi.n	800460a <LL_TIM_OC_Init+0x76>
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045ba:	d018      	beq.n	80045ee <LL_TIM_OC_Init+0x5a>
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045c2:	d822      	bhi.n	800460a <LL_TIM_OC_Init+0x76>
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d003      	beq.n	80045d2 <LL_TIM_OC_Init+0x3e>
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	2b10      	cmp	r3, #16
 80045ce:	d007      	beq.n	80045e0 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80045d0:	e01b      	b.n	800460a <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80045d2:	6879      	ldr	r1, [r7, #4]
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f000 f81f 	bl	8004618 <OC1Config>
 80045da:	4603      	mov	r3, r0
 80045dc:	75fb      	strb	r3, [r7, #23]
      break;
 80045de:	e015      	b.n	800460c <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80045e0:	6879      	ldr	r1, [r7, #4]
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f000 f884 	bl	80046f0 <OC2Config>
 80045e8:	4603      	mov	r3, r0
 80045ea:	75fb      	strb	r3, [r7, #23]
      break;
 80045ec:	e00e      	b.n	800460c <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80045ee:	6879      	ldr	r1, [r7, #4]
 80045f0:	68f8      	ldr	r0, [r7, #12]
 80045f2:	f000 f8ed 	bl	80047d0 <OC3Config>
 80045f6:	4603      	mov	r3, r0
 80045f8:	75fb      	strb	r3, [r7, #23]
      break;
 80045fa:	e007      	b.n	800460c <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80045fc:	6879      	ldr	r1, [r7, #4]
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 f956 	bl	80048b0 <OC4Config>
 8004604:	4603      	mov	r3, r0
 8004606:	75fb      	strb	r3, [r7, #23]
      break;
 8004608:	e000      	b.n	800460c <LL_TIM_OC_Init+0x78>
      break;
 800460a:	bf00      	nop
  }

  return result;
 800460c:	7dfb      	ldrb	r3, [r7, #23]
}
 800460e:	4618      	mov	r0, r3
 8004610:	3718      	adds	r7, #24
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
	...

08004618 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a1b      	ldr	r3, [r3, #32]
 8004626:	f023 0201 	bic.w	r2, r3, #1
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a1b      	ldr	r3, [r3, #32]
 8004632:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f023 0303 	bic.w	r3, r3, #3
 8004646:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4313      	orrs	r3, r2
 8004654:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	f023 0202 	bic.w	r2, r3, #2
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	4313      	orrs	r3, r2
 8004662:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	f023 0201 	bic.w	r2, r3, #1
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	4313      	orrs	r3, r2
 8004670:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a1c      	ldr	r2, [pc, #112]	; (80046e8 <OC1Config+0xd0>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d003      	beq.n	8004682 <OC1Config+0x6a>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a1b      	ldr	r2, [pc, #108]	; (80046ec <OC1Config+0xd4>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d11e      	bne.n	80046c0 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	f023 0208 	bic.w	r2, r3, #8
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	695b      	ldr	r3, [r3, #20]
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	4313      	orrs	r3, r2
 8004690:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	f023 0204 	bic.w	r2, r3, #4
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	4313      	orrs	r3, r2
 80046a0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	699b      	ldr	r3, [r3, #24]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	69db      	ldr	r3, [r3, #28]
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	4313      	orrs	r3, r2
 80046be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68fa      	ldr	r2, [r7, #12]
 80046ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	4619      	mov	r1, r3
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f7ff fe7c 	bl	80043d0 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3718      	adds	r7, #24
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40010000 	.word	0x40010000
 80046ec:	40010400 	.word	0x40010400

080046f0 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a1b      	ldr	r3, [r3, #32]
 80046fe:	f023 0210 	bic.w	r2, r3, #16
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a1b      	ldr	r3, [r3, #32]
 800470a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800471e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	021b      	lsls	r3, r3, #8
 800472c:	4313      	orrs	r3, r2
 800472e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	f023 0220 	bic.w	r2, r3, #32
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	011b      	lsls	r3, r3, #4
 800473c:	4313      	orrs	r3, r2
 800473e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	f023 0210 	bic.w	r2, r3, #16
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	011b      	lsls	r3, r3, #4
 800474c:	4313      	orrs	r3, r2
 800474e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a1d      	ldr	r2, [pc, #116]	; (80047c8 <OC2Config+0xd8>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d003      	beq.n	8004760 <OC2Config+0x70>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a1c      	ldr	r2, [pc, #112]	; (80047cc <OC2Config+0xdc>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d11f      	bne.n	80047a0 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	019b      	lsls	r3, r3, #6
 800476c:	4313      	orrs	r3, r2
 800476e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	019b      	lsls	r3, r3, #6
 800477c:	4313      	orrs	r3, r2
 800477e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	4313      	orrs	r3, r2
 800478e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	69db      	ldr	r3, [r3, #28]
 800479a:	00db      	lsls	r3, r3, #3
 800479c:	4313      	orrs	r3, r2
 800479e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68fa      	ldr	r2, [r7, #12]
 80047aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	4619      	mov	r1, r3
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f7ff fe1a 	bl	80043ec <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	697a      	ldr	r2, [r7, #20]
 80047bc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3718      	adds	r7, #24
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	40010000 	.word	0x40010000
 80047cc:	40010400 	.word	0x40010400

080047d0 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b086      	sub	sp, #24
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a1b      	ldr	r3, [r3, #32]
 80047de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a1b      	ldr	r3, [r3, #32]
 80047ea:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f023 0303 	bic.w	r3, r3, #3
 80047fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4313      	orrs	r3, r2
 800480c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	691b      	ldr	r3, [r3, #16]
 8004818:	021b      	lsls	r3, r3, #8
 800481a:	4313      	orrs	r3, r2
 800481c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	021b      	lsls	r3, r3, #8
 800482a:	4313      	orrs	r3, r2
 800482c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a1d      	ldr	r2, [pc, #116]	; (80048a8 <OC3Config+0xd8>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d003      	beq.n	800483e <OC3Config+0x6e>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a1c      	ldr	r2, [pc, #112]	; (80048ac <OC3Config+0xdc>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d11f      	bne.n	800487e <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	029b      	lsls	r3, r3, #10
 800484a:	4313      	orrs	r3, r2
 800484c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	029b      	lsls	r3, r3, #10
 800485a:	4313      	orrs	r3, r2
 800485c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	011b      	lsls	r3, r3, #4
 800486a:	4313      	orrs	r3, r2
 800486c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	69db      	ldr	r3, [r3, #28]
 8004878:	015b      	lsls	r3, r3, #5
 800487a:	4313      	orrs	r3, r2
 800487c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	4619      	mov	r1, r3
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f7ff fdb9 	bl	8004408 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3718      	adds	r7, #24
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	40010000 	.word	0x40010000
 80048ac:	40010400 	.word	0x40010400

080048b0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	69db      	ldr	r3, [r3, #28]
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	021b      	lsls	r3, r3, #8
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	031b      	lsls	r3, r3, #12
 80048fc:	4313      	orrs	r3, r2
 80048fe:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	031b      	lsls	r3, r3, #12
 800490c:	4313      	orrs	r3, r2
 800490e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	4a11      	ldr	r2, [pc, #68]	; (8004958 <OC4Config+0xa8>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d003      	beq.n	8004920 <OC4Config+0x70>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a10      	ldr	r2, [pc, #64]	; (800495c <OC4Config+0xac>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d107      	bne.n	8004930 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	699b      	ldr	r3, [r3, #24]
 800492a:	019b      	lsls	r3, r3, #6
 800492c:	4313      	orrs	r3, r2
 800492e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	4619      	mov	r1, r3
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f7ff fd6e 	bl	8004424 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	40010000 	.word	0x40010000
 800495c:	40010400 	.word	0x40010400

08004960 <LL_USART_IsEnabled>:
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004970:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004974:	bf0c      	ite	eq
 8004976:	2301      	moveq	r3, #1
 8004978:	2300      	movne	r3, #0
 800497a:	b2db      	uxtb	r3, r3
}
 800497c:	4618      	mov	r0, r3
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <LL_USART_SetStopBitsLength>:
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	431a      	orrs	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	611a      	str	r2, [r3, #16]
}
 80049a2:	bf00      	nop
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <LL_USART_SetHWFlowCtrl>:
{
 80049ae:	b480      	push	{r7}
 80049b0:	b083      	sub	sp, #12
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
 80049b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	431a      	orrs	r2, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	615a      	str	r2, [r3, #20]
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <LL_USART_SetBaudRate>:
{
 80049d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049d8:	b0c0      	sub	sp, #256	; 0x100
 80049da:	af00      	add	r7, sp, #0
 80049dc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80049e0:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 80049e4:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80049e8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80049ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049f4:	f040 810c 	bne.w	8004c10 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80049f8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80049fc:	2200      	movs	r2, #0
 80049fe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004a02:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004a06:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004a0a:	4622      	mov	r2, r4
 8004a0c:	462b      	mov	r3, r5
 8004a0e:	1891      	adds	r1, r2, r2
 8004a10:	6639      	str	r1, [r7, #96]	; 0x60
 8004a12:	415b      	adcs	r3, r3
 8004a14:	667b      	str	r3, [r7, #100]	; 0x64
 8004a16:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004a1a:	4621      	mov	r1, r4
 8004a1c:	eb12 0801 	adds.w	r8, r2, r1
 8004a20:	4629      	mov	r1, r5
 8004a22:	eb43 0901 	adc.w	r9, r3, r1
 8004a26:	f04f 0200 	mov.w	r2, #0
 8004a2a:	f04f 0300 	mov.w	r3, #0
 8004a2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a3a:	4690      	mov	r8, r2
 8004a3c:	4699      	mov	r9, r3
 8004a3e:	4623      	mov	r3, r4
 8004a40:	eb18 0303 	adds.w	r3, r8, r3
 8004a44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004a48:	462b      	mov	r3, r5
 8004a4a:	eb49 0303 	adc.w	r3, r9, r3
 8004a4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004a52:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004a56:	2200      	movs	r2, #0
 8004a58:	469a      	mov	sl, r3
 8004a5a:	4693      	mov	fp, r2
 8004a5c:	eb1a 030a 	adds.w	r3, sl, sl
 8004a60:	65bb      	str	r3, [r7, #88]	; 0x58
 8004a62:	eb4b 030b 	adc.w	r3, fp, fp
 8004a66:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a68:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004a6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004a70:	f7fc f89a 	bl	8000ba8 <__aeabi_uldivmod>
 8004a74:	4602      	mov	r2, r0
 8004a76:	460b      	mov	r3, r1
 8004a78:	4b64      	ldr	r3, [pc, #400]	; (8004c0c <LL_USART_SetBaudRate+0x238>)
 8004a7a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a7e:	095b      	lsrs	r3, r3, #5
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	011b      	lsls	r3, r3, #4
 8004a84:	b29c      	uxth	r4, r3
 8004a86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004a90:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004a94:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8004a98:	4642      	mov	r2, r8
 8004a9a:	464b      	mov	r3, r9
 8004a9c:	1891      	adds	r1, r2, r2
 8004a9e:	6539      	str	r1, [r7, #80]	; 0x50
 8004aa0:	415b      	adcs	r3, r3
 8004aa2:	657b      	str	r3, [r7, #84]	; 0x54
 8004aa4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004aa8:	4641      	mov	r1, r8
 8004aaa:	1851      	adds	r1, r2, r1
 8004aac:	64b9      	str	r1, [r7, #72]	; 0x48
 8004aae:	4649      	mov	r1, r9
 8004ab0:	414b      	adcs	r3, r1
 8004ab2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ab4:	f04f 0200 	mov.w	r2, #0
 8004ab8:	f04f 0300 	mov.w	r3, #0
 8004abc:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8004ac0:	4659      	mov	r1, fp
 8004ac2:	00cb      	lsls	r3, r1, #3
 8004ac4:	4651      	mov	r1, sl
 8004ac6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004aca:	4651      	mov	r1, sl
 8004acc:	00ca      	lsls	r2, r1, #3
 8004ace:	4610      	mov	r0, r2
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	4642      	mov	r2, r8
 8004ad6:	189b      	adds	r3, r3, r2
 8004ad8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004adc:	464b      	mov	r3, r9
 8004ade:	460a      	mov	r2, r1
 8004ae0:	eb42 0303 	adc.w	r3, r2, r3
 8004ae4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004ae8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004aec:	2200      	movs	r2, #0
 8004aee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004af2:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8004af6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004afa:	460b      	mov	r3, r1
 8004afc:	18db      	adds	r3, r3, r3
 8004afe:	643b      	str	r3, [r7, #64]	; 0x40
 8004b00:	4613      	mov	r3, r2
 8004b02:	eb42 0303 	adc.w	r3, r2, r3
 8004b06:	647b      	str	r3, [r7, #68]	; 0x44
 8004b08:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004b0c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8004b10:	f7fc f84a 	bl	8000ba8 <__aeabi_uldivmod>
 8004b14:	4602      	mov	r2, r0
 8004b16:	460b      	mov	r3, r1
 8004b18:	4611      	mov	r1, r2
 8004b1a:	4b3c      	ldr	r3, [pc, #240]	; (8004c0c <LL_USART_SetBaudRate+0x238>)
 8004b1c:	fba3 2301 	umull	r2, r3, r3, r1
 8004b20:	095b      	lsrs	r3, r3, #5
 8004b22:	2264      	movs	r2, #100	; 0x64
 8004b24:	fb02 f303 	mul.w	r3, r2, r3
 8004b28:	1acb      	subs	r3, r1, r3
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004b30:	4b36      	ldr	r3, [pc, #216]	; (8004c0c <LL_USART_SetBaudRate+0x238>)
 8004b32:	fba3 2302 	umull	r2, r3, r3, r2
 8004b36:	095b      	lsrs	r3, r3, #5
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	4423      	add	r3, r4
 8004b46:	b29c      	uxth	r4, r3
 8004b48:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004b52:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004b56:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8004b5a:	4642      	mov	r2, r8
 8004b5c:	464b      	mov	r3, r9
 8004b5e:	1891      	adds	r1, r2, r2
 8004b60:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b62:	415b      	adcs	r3, r3
 8004b64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b66:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b6a:	4641      	mov	r1, r8
 8004b6c:	1851      	adds	r1, r2, r1
 8004b6e:	6339      	str	r1, [r7, #48]	; 0x30
 8004b70:	4649      	mov	r1, r9
 8004b72:	414b      	adcs	r3, r1
 8004b74:	637b      	str	r3, [r7, #52]	; 0x34
 8004b76:	f04f 0200 	mov.w	r2, #0
 8004b7a:	f04f 0300 	mov.w	r3, #0
 8004b7e:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004b82:	4659      	mov	r1, fp
 8004b84:	00cb      	lsls	r3, r1, #3
 8004b86:	4651      	mov	r1, sl
 8004b88:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b8c:	4651      	mov	r1, sl
 8004b8e:	00ca      	lsls	r2, r1, #3
 8004b90:	4610      	mov	r0, r2
 8004b92:	4619      	mov	r1, r3
 8004b94:	4603      	mov	r3, r0
 8004b96:	4642      	mov	r2, r8
 8004b98:	189b      	adds	r3, r3, r2
 8004b9a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b9e:	464b      	mov	r3, r9
 8004ba0:	460a      	mov	r2, r1
 8004ba2:	eb42 0303 	adc.w	r3, r2, r3
 8004ba6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004baa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004bb4:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8004bb8:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	18db      	adds	r3, r3, r3
 8004bc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	eb42 0303 	adc.w	r3, r2, r3
 8004bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004bce:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8004bd2:	f7fb ffe9 	bl	8000ba8 <__aeabi_uldivmod>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	460b      	mov	r3, r1
 8004bda:	4b0c      	ldr	r3, [pc, #48]	; (8004c0c <LL_USART_SetBaudRate+0x238>)
 8004bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8004be0:	095b      	lsrs	r3, r3, #5
 8004be2:	2164      	movs	r1, #100	; 0x64
 8004be4:	fb01 f303 	mul.w	r3, r1, r3
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	00db      	lsls	r3, r3, #3
 8004bec:	3332      	adds	r3, #50	; 0x32
 8004bee:	4a07      	ldr	r2, [pc, #28]	; (8004c0c <LL_USART_SetBaudRate+0x238>)
 8004bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf4:	095b      	lsrs	r3, r3, #5
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	f003 0307 	and.w	r3, r3, #7
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	4423      	add	r3, r4
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	461a      	mov	r2, r3
 8004c04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c08:	609a      	str	r2, [r3, #8]
}
 8004c0a:	e107      	b.n	8004e1c <LL_USART_SetBaudRate+0x448>
 8004c0c:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004c10:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004c14:	2200      	movs	r2, #0
 8004c16:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004c1a:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004c1e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8004c22:	4642      	mov	r2, r8
 8004c24:	464b      	mov	r3, r9
 8004c26:	1891      	adds	r1, r2, r2
 8004c28:	6239      	str	r1, [r7, #32]
 8004c2a:	415b      	adcs	r3, r3
 8004c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004c2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c32:	4641      	mov	r1, r8
 8004c34:	1854      	adds	r4, r2, r1
 8004c36:	4649      	mov	r1, r9
 8004c38:	eb43 0501 	adc.w	r5, r3, r1
 8004c3c:	f04f 0200 	mov.w	r2, #0
 8004c40:	f04f 0300 	mov.w	r3, #0
 8004c44:	00eb      	lsls	r3, r5, #3
 8004c46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c4a:	00e2      	lsls	r2, r4, #3
 8004c4c:	4614      	mov	r4, r2
 8004c4e:	461d      	mov	r5, r3
 8004c50:	4643      	mov	r3, r8
 8004c52:	18e3      	adds	r3, r4, r3
 8004c54:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004c58:	464b      	mov	r3, r9
 8004c5a:	eb45 0303 	adc.w	r3, r5, r3
 8004c5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004c62:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004c66:	2200      	movs	r2, #0
 8004c68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004c6c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004c70:	f04f 0200 	mov.w	r2, #0
 8004c74:	f04f 0300 	mov.w	r3, #0
 8004c78:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8004c7c:	4629      	mov	r1, r5
 8004c7e:	008b      	lsls	r3, r1, #2
 8004c80:	4621      	mov	r1, r4
 8004c82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c86:	4621      	mov	r1, r4
 8004c88:	008a      	lsls	r2, r1, #2
 8004c8a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8004c8e:	f7fb ff8b 	bl	8000ba8 <__aeabi_uldivmod>
 8004c92:	4602      	mov	r2, r0
 8004c94:	460b      	mov	r3, r1
 8004c96:	4b64      	ldr	r3, [pc, #400]	; (8004e28 <LL_USART_SetBaudRate+0x454>)
 8004c98:	fba3 2302 	umull	r2, r3, r3, r2
 8004c9c:	095b      	lsrs	r3, r3, #5
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	011b      	lsls	r3, r3, #4
 8004ca2:	b29c      	uxth	r4, r3
 8004ca4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004cae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004cb2:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8004cb6:	4642      	mov	r2, r8
 8004cb8:	464b      	mov	r3, r9
 8004cba:	1891      	adds	r1, r2, r2
 8004cbc:	61b9      	str	r1, [r7, #24]
 8004cbe:	415b      	adcs	r3, r3
 8004cc0:	61fb      	str	r3, [r7, #28]
 8004cc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cc6:	4641      	mov	r1, r8
 8004cc8:	1851      	adds	r1, r2, r1
 8004cca:	6139      	str	r1, [r7, #16]
 8004ccc:	4649      	mov	r1, r9
 8004cce:	414b      	adcs	r3, r1
 8004cd0:	617b      	str	r3, [r7, #20]
 8004cd2:	f04f 0200 	mov.w	r2, #0
 8004cd6:	f04f 0300 	mov.w	r3, #0
 8004cda:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004cde:	4659      	mov	r1, fp
 8004ce0:	00cb      	lsls	r3, r1, #3
 8004ce2:	4651      	mov	r1, sl
 8004ce4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ce8:	4651      	mov	r1, sl
 8004cea:	00ca      	lsls	r2, r1, #3
 8004cec:	4610      	mov	r0, r2
 8004cee:	4619      	mov	r1, r3
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	4642      	mov	r2, r8
 8004cf4:	189b      	adds	r3, r3, r2
 8004cf6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004cfa:	464b      	mov	r3, r9
 8004cfc:	460a      	mov	r2, r1
 8004cfe:	eb42 0303 	adc.w	r3, r2, r3
 8004d02:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004d06:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004d10:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004d14:	f04f 0200 	mov.w	r2, #0
 8004d18:	f04f 0300 	mov.w	r3, #0
 8004d1c:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8004d20:	4649      	mov	r1, r9
 8004d22:	008b      	lsls	r3, r1, #2
 8004d24:	4641      	mov	r1, r8
 8004d26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d2a:	4641      	mov	r1, r8
 8004d2c:	008a      	lsls	r2, r1, #2
 8004d2e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8004d32:	f7fb ff39 	bl	8000ba8 <__aeabi_uldivmod>
 8004d36:	4602      	mov	r2, r0
 8004d38:	460b      	mov	r3, r1
 8004d3a:	4b3b      	ldr	r3, [pc, #236]	; (8004e28 <LL_USART_SetBaudRate+0x454>)
 8004d3c:	fba3 1302 	umull	r1, r3, r3, r2
 8004d40:	095b      	lsrs	r3, r3, #5
 8004d42:	2164      	movs	r1, #100	; 0x64
 8004d44:	fb01 f303 	mul.w	r3, r1, r3
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	011b      	lsls	r3, r3, #4
 8004d4c:	3332      	adds	r3, #50	; 0x32
 8004d4e:	4a36      	ldr	r2, [pc, #216]	; (8004e28 <LL_USART_SetBaudRate+0x454>)
 8004d50:	fba2 2303 	umull	r2, r3, r2, r3
 8004d54:	095b      	lsrs	r3, r3, #5
 8004d56:	b29b      	uxth	r3, r3
 8004d58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	4423      	add	r3, r4
 8004d60:	b29c      	uxth	r4, r3
 8004d62:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d66:	2200      	movs	r2, #0
 8004d68:	67bb      	str	r3, [r7, #120]	; 0x78
 8004d6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004d6c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004d70:	4642      	mov	r2, r8
 8004d72:	464b      	mov	r3, r9
 8004d74:	1891      	adds	r1, r2, r2
 8004d76:	60b9      	str	r1, [r7, #8]
 8004d78:	415b      	adcs	r3, r3
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d80:	4641      	mov	r1, r8
 8004d82:	1851      	adds	r1, r2, r1
 8004d84:	6039      	str	r1, [r7, #0]
 8004d86:	4649      	mov	r1, r9
 8004d88:	414b      	adcs	r3, r1
 8004d8a:	607b      	str	r3, [r7, #4]
 8004d8c:	f04f 0200 	mov.w	r2, #0
 8004d90:	f04f 0300 	mov.w	r3, #0
 8004d94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d98:	4659      	mov	r1, fp
 8004d9a:	00cb      	lsls	r3, r1, #3
 8004d9c:	4651      	mov	r1, sl
 8004d9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004da2:	4651      	mov	r1, sl
 8004da4:	00ca      	lsls	r2, r1, #3
 8004da6:	4610      	mov	r0, r2
 8004da8:	4619      	mov	r1, r3
 8004daa:	4603      	mov	r3, r0
 8004dac:	4642      	mov	r2, r8
 8004dae:	189b      	adds	r3, r3, r2
 8004db0:	673b      	str	r3, [r7, #112]	; 0x70
 8004db2:	464b      	mov	r3, r9
 8004db4:	460a      	mov	r2, r1
 8004db6:	eb42 0303 	adc.w	r3, r2, r3
 8004dba:	677b      	str	r3, [r7, #116]	; 0x74
 8004dbc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	66bb      	str	r3, [r7, #104]	; 0x68
 8004dc4:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004dc6:	f04f 0200 	mov.w	r2, #0
 8004dca:	f04f 0300 	mov.w	r3, #0
 8004dce:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8004dd2:	4649      	mov	r1, r9
 8004dd4:	008b      	lsls	r3, r1, #2
 8004dd6:	4641      	mov	r1, r8
 8004dd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ddc:	4641      	mov	r1, r8
 8004dde:	008a      	lsls	r2, r1, #2
 8004de0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8004de4:	f7fb fee0 	bl	8000ba8 <__aeabi_uldivmod>
 8004de8:	4602      	mov	r2, r0
 8004dea:	460b      	mov	r3, r1
 8004dec:	4b0e      	ldr	r3, [pc, #56]	; (8004e28 <LL_USART_SetBaudRate+0x454>)
 8004dee:	fba3 1302 	umull	r1, r3, r3, r2
 8004df2:	095b      	lsrs	r3, r3, #5
 8004df4:	2164      	movs	r1, #100	; 0x64
 8004df6:	fb01 f303 	mul.w	r3, r1, r3
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	011b      	lsls	r3, r3, #4
 8004dfe:	3332      	adds	r3, #50	; 0x32
 8004e00:	4a09      	ldr	r2, [pc, #36]	; (8004e28 <LL_USART_SetBaudRate+0x454>)
 8004e02:	fba2 2303 	umull	r2, r3, r2, r3
 8004e06:	095b      	lsrs	r3, r3, #5
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	f003 030f 	and.w	r3, r3, #15
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	4423      	add	r3, r4
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	461a      	mov	r2, r3
 8004e16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e1a:	609a      	str	r2, [r3, #8]
}
 8004e1c:	bf00      	nop
 8004e1e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004e22:	46bd      	mov	sp, r7
 8004e24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e28:	51eb851f 	.word	0x51eb851f

08004e2c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b088      	sub	sp, #32
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7ff fd8e 	bl	8004960 <LL_USART_IsEnabled>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d15e      	bne.n	8004f08 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004e52:	f023 030c 	bic.w	r3, r3, #12
 8004e56:	683a      	ldr	r2, [r7, #0]
 8004e58:	6851      	ldr	r1, [r2, #4]
 8004e5a:	683a      	ldr	r2, [r7, #0]
 8004e5c:	68d2      	ldr	r2, [r2, #12]
 8004e5e:	4311      	orrs	r1, r2
 8004e60:	683a      	ldr	r2, [r7, #0]
 8004e62:	6912      	ldr	r2, [r2, #16]
 8004e64:	4311      	orrs	r1, r2
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	6992      	ldr	r2, [r2, #24]
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	431a      	orrs	r2, r3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	4619      	mov	r1, r3
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f7ff fd85 	bl	8004988 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	4619      	mov	r1, r3
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f7ff fd92 	bl	80049ae <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8004e8a:	f107 0308 	add.w	r3, r7, #8
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f7ff f9aa 	bl	80041e8 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	4a1f      	ldr	r2, [pc, #124]	; (8004f14 <LL_USART_Init+0xe8>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d102      	bne.n	8004ea2 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	61bb      	str	r3, [r7, #24]
 8004ea0:	e021      	b.n	8004ee6 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a1c      	ldr	r2, [pc, #112]	; (8004f18 <LL_USART_Init+0xec>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d102      	bne.n	8004eb0 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	61bb      	str	r3, [r7, #24]
 8004eae:	e01a      	b.n	8004ee6 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a1a      	ldr	r2, [pc, #104]	; (8004f1c <LL_USART_Init+0xf0>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d102      	bne.n	8004ebe <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	61bb      	str	r3, [r7, #24]
 8004ebc:	e013      	b.n	8004ee6 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a17      	ldr	r2, [pc, #92]	; (8004f20 <LL_USART_Init+0xf4>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d102      	bne.n	8004ecc <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	61bb      	str	r3, [r7, #24]
 8004eca:	e00c      	b.n	8004ee6 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a15      	ldr	r2, [pc, #84]	; (8004f24 <LL_USART_Init+0xf8>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d102      	bne.n	8004eda <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	61bb      	str	r3, [r7, #24]
 8004ed8:	e005      	b.n	8004ee6 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a12      	ldr	r2, [pc, #72]	; (8004f28 <LL_USART_Init+0xfc>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d101      	bne.n	8004ee6 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00d      	beq.n	8004f08 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d009      	beq.n	8004f08 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	699a      	ldr	r2, [r3, #24]
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	69b9      	ldr	r1, [r7, #24]
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f7ff fd66 	bl	80049d4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8004f08:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3720      	adds	r7, #32
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	40011000 	.word	0x40011000
 8004f18:	40004400 	.word	0x40004400
 8004f1c:	40004800 	.word	0x40004800
 8004f20:	40011400 	.word	0x40011400
 8004f24:	40004c00 	.word	0x40004c00
 8004f28:	40005000 	.word	0x40005000

08004f2c <__errno>:
 8004f2c:	4b01      	ldr	r3, [pc, #4]	; (8004f34 <__errno+0x8>)
 8004f2e:	6818      	ldr	r0, [r3, #0]
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	2000000c 	.word	0x2000000c

08004f38 <__libc_init_array>:
 8004f38:	b570      	push	{r4, r5, r6, lr}
 8004f3a:	4d0d      	ldr	r5, [pc, #52]	; (8004f70 <__libc_init_array+0x38>)
 8004f3c:	4c0d      	ldr	r4, [pc, #52]	; (8004f74 <__libc_init_array+0x3c>)
 8004f3e:	1b64      	subs	r4, r4, r5
 8004f40:	10a4      	asrs	r4, r4, #2
 8004f42:	2600      	movs	r6, #0
 8004f44:	42a6      	cmp	r6, r4
 8004f46:	d109      	bne.n	8004f5c <__libc_init_array+0x24>
 8004f48:	4d0b      	ldr	r5, [pc, #44]	; (8004f78 <__libc_init_array+0x40>)
 8004f4a:	4c0c      	ldr	r4, [pc, #48]	; (8004f7c <__libc_init_array+0x44>)
 8004f4c:	f002 fd38 	bl	80079c0 <_init>
 8004f50:	1b64      	subs	r4, r4, r5
 8004f52:	10a4      	asrs	r4, r4, #2
 8004f54:	2600      	movs	r6, #0
 8004f56:	42a6      	cmp	r6, r4
 8004f58:	d105      	bne.n	8004f66 <__libc_init_array+0x2e>
 8004f5a:	bd70      	pop	{r4, r5, r6, pc}
 8004f5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f60:	4798      	blx	r3
 8004f62:	3601      	adds	r6, #1
 8004f64:	e7ee      	b.n	8004f44 <__libc_init_array+0xc>
 8004f66:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f6a:	4798      	blx	r3
 8004f6c:	3601      	adds	r6, #1
 8004f6e:	e7f2      	b.n	8004f56 <__libc_init_array+0x1e>
 8004f70:	08007e34 	.word	0x08007e34
 8004f74:	08007e34 	.word	0x08007e34
 8004f78:	08007e34 	.word	0x08007e34
 8004f7c:	08007e38 	.word	0x08007e38

08004f80 <memset>:
 8004f80:	4402      	add	r2, r0
 8004f82:	4603      	mov	r3, r0
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d100      	bne.n	8004f8a <memset+0xa>
 8004f88:	4770      	bx	lr
 8004f8a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f8e:	e7f9      	b.n	8004f84 <memset+0x4>

08004f90 <__cvt>:
 8004f90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f94:	ec55 4b10 	vmov	r4, r5, d0
 8004f98:	2d00      	cmp	r5, #0
 8004f9a:	460e      	mov	r6, r1
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	462b      	mov	r3, r5
 8004fa0:	bfbb      	ittet	lt
 8004fa2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004fa6:	461d      	movlt	r5, r3
 8004fa8:	2300      	movge	r3, #0
 8004faa:	232d      	movlt	r3, #45	; 0x2d
 8004fac:	700b      	strb	r3, [r1, #0]
 8004fae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004fb0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004fb4:	4691      	mov	r9, r2
 8004fb6:	f023 0820 	bic.w	r8, r3, #32
 8004fba:	bfbc      	itt	lt
 8004fbc:	4622      	movlt	r2, r4
 8004fbe:	4614      	movlt	r4, r2
 8004fc0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004fc4:	d005      	beq.n	8004fd2 <__cvt+0x42>
 8004fc6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004fca:	d100      	bne.n	8004fce <__cvt+0x3e>
 8004fcc:	3601      	adds	r6, #1
 8004fce:	2102      	movs	r1, #2
 8004fd0:	e000      	b.n	8004fd4 <__cvt+0x44>
 8004fd2:	2103      	movs	r1, #3
 8004fd4:	ab03      	add	r3, sp, #12
 8004fd6:	9301      	str	r3, [sp, #4]
 8004fd8:	ab02      	add	r3, sp, #8
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	ec45 4b10 	vmov	d0, r4, r5
 8004fe0:	4653      	mov	r3, sl
 8004fe2:	4632      	mov	r2, r6
 8004fe4:	f000 fccc 	bl	8005980 <_dtoa_r>
 8004fe8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004fec:	4607      	mov	r7, r0
 8004fee:	d102      	bne.n	8004ff6 <__cvt+0x66>
 8004ff0:	f019 0f01 	tst.w	r9, #1
 8004ff4:	d022      	beq.n	800503c <__cvt+0xac>
 8004ff6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ffa:	eb07 0906 	add.w	r9, r7, r6
 8004ffe:	d110      	bne.n	8005022 <__cvt+0x92>
 8005000:	783b      	ldrb	r3, [r7, #0]
 8005002:	2b30      	cmp	r3, #48	; 0x30
 8005004:	d10a      	bne.n	800501c <__cvt+0x8c>
 8005006:	2200      	movs	r2, #0
 8005008:	2300      	movs	r3, #0
 800500a:	4620      	mov	r0, r4
 800500c:	4629      	mov	r1, r5
 800500e:	f7fb fd5b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005012:	b918      	cbnz	r0, 800501c <__cvt+0x8c>
 8005014:	f1c6 0601 	rsb	r6, r6, #1
 8005018:	f8ca 6000 	str.w	r6, [sl]
 800501c:	f8da 3000 	ldr.w	r3, [sl]
 8005020:	4499      	add	r9, r3
 8005022:	2200      	movs	r2, #0
 8005024:	2300      	movs	r3, #0
 8005026:	4620      	mov	r0, r4
 8005028:	4629      	mov	r1, r5
 800502a:	f7fb fd4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800502e:	b108      	cbz	r0, 8005034 <__cvt+0xa4>
 8005030:	f8cd 900c 	str.w	r9, [sp, #12]
 8005034:	2230      	movs	r2, #48	; 0x30
 8005036:	9b03      	ldr	r3, [sp, #12]
 8005038:	454b      	cmp	r3, r9
 800503a:	d307      	bcc.n	800504c <__cvt+0xbc>
 800503c:	9b03      	ldr	r3, [sp, #12]
 800503e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005040:	1bdb      	subs	r3, r3, r7
 8005042:	4638      	mov	r0, r7
 8005044:	6013      	str	r3, [r2, #0]
 8005046:	b004      	add	sp, #16
 8005048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800504c:	1c59      	adds	r1, r3, #1
 800504e:	9103      	str	r1, [sp, #12]
 8005050:	701a      	strb	r2, [r3, #0]
 8005052:	e7f0      	b.n	8005036 <__cvt+0xa6>

08005054 <__exponent>:
 8005054:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005056:	4603      	mov	r3, r0
 8005058:	2900      	cmp	r1, #0
 800505a:	bfb8      	it	lt
 800505c:	4249      	neglt	r1, r1
 800505e:	f803 2b02 	strb.w	r2, [r3], #2
 8005062:	bfb4      	ite	lt
 8005064:	222d      	movlt	r2, #45	; 0x2d
 8005066:	222b      	movge	r2, #43	; 0x2b
 8005068:	2909      	cmp	r1, #9
 800506a:	7042      	strb	r2, [r0, #1]
 800506c:	dd2a      	ble.n	80050c4 <__exponent+0x70>
 800506e:	f10d 0407 	add.w	r4, sp, #7
 8005072:	46a4      	mov	ip, r4
 8005074:	270a      	movs	r7, #10
 8005076:	46a6      	mov	lr, r4
 8005078:	460a      	mov	r2, r1
 800507a:	fb91 f6f7 	sdiv	r6, r1, r7
 800507e:	fb07 1516 	mls	r5, r7, r6, r1
 8005082:	3530      	adds	r5, #48	; 0x30
 8005084:	2a63      	cmp	r2, #99	; 0x63
 8005086:	f104 34ff 	add.w	r4, r4, #4294967295
 800508a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800508e:	4631      	mov	r1, r6
 8005090:	dcf1      	bgt.n	8005076 <__exponent+0x22>
 8005092:	3130      	adds	r1, #48	; 0x30
 8005094:	f1ae 0502 	sub.w	r5, lr, #2
 8005098:	f804 1c01 	strb.w	r1, [r4, #-1]
 800509c:	1c44      	adds	r4, r0, #1
 800509e:	4629      	mov	r1, r5
 80050a0:	4561      	cmp	r1, ip
 80050a2:	d30a      	bcc.n	80050ba <__exponent+0x66>
 80050a4:	f10d 0209 	add.w	r2, sp, #9
 80050a8:	eba2 020e 	sub.w	r2, r2, lr
 80050ac:	4565      	cmp	r5, ip
 80050ae:	bf88      	it	hi
 80050b0:	2200      	movhi	r2, #0
 80050b2:	4413      	add	r3, r2
 80050b4:	1a18      	subs	r0, r3, r0
 80050b6:	b003      	add	sp, #12
 80050b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80050be:	f804 2f01 	strb.w	r2, [r4, #1]!
 80050c2:	e7ed      	b.n	80050a0 <__exponent+0x4c>
 80050c4:	2330      	movs	r3, #48	; 0x30
 80050c6:	3130      	adds	r1, #48	; 0x30
 80050c8:	7083      	strb	r3, [r0, #2]
 80050ca:	70c1      	strb	r1, [r0, #3]
 80050cc:	1d03      	adds	r3, r0, #4
 80050ce:	e7f1      	b.n	80050b4 <__exponent+0x60>

080050d0 <_printf_float>:
 80050d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d4:	ed2d 8b02 	vpush	{d8}
 80050d8:	b08d      	sub	sp, #52	; 0x34
 80050da:	460c      	mov	r4, r1
 80050dc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80050e0:	4616      	mov	r6, r2
 80050e2:	461f      	mov	r7, r3
 80050e4:	4605      	mov	r5, r0
 80050e6:	f001 fa39 	bl	800655c <_localeconv_r>
 80050ea:	f8d0 a000 	ldr.w	sl, [r0]
 80050ee:	4650      	mov	r0, sl
 80050f0:	f7fb f86e 	bl	80001d0 <strlen>
 80050f4:	2300      	movs	r3, #0
 80050f6:	930a      	str	r3, [sp, #40]	; 0x28
 80050f8:	6823      	ldr	r3, [r4, #0]
 80050fa:	9305      	str	r3, [sp, #20]
 80050fc:	f8d8 3000 	ldr.w	r3, [r8]
 8005100:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005104:	3307      	adds	r3, #7
 8005106:	f023 0307 	bic.w	r3, r3, #7
 800510a:	f103 0208 	add.w	r2, r3, #8
 800510e:	f8c8 2000 	str.w	r2, [r8]
 8005112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005116:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800511a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800511e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005122:	9307      	str	r3, [sp, #28]
 8005124:	f8cd 8018 	str.w	r8, [sp, #24]
 8005128:	ee08 0a10 	vmov	s16, r0
 800512c:	4b9f      	ldr	r3, [pc, #636]	; (80053ac <_printf_float+0x2dc>)
 800512e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005132:	f04f 32ff 	mov.w	r2, #4294967295
 8005136:	f7fb fcf9 	bl	8000b2c <__aeabi_dcmpun>
 800513a:	bb88      	cbnz	r0, 80051a0 <_printf_float+0xd0>
 800513c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005140:	4b9a      	ldr	r3, [pc, #616]	; (80053ac <_printf_float+0x2dc>)
 8005142:	f04f 32ff 	mov.w	r2, #4294967295
 8005146:	f7fb fcd3 	bl	8000af0 <__aeabi_dcmple>
 800514a:	bb48      	cbnz	r0, 80051a0 <_printf_float+0xd0>
 800514c:	2200      	movs	r2, #0
 800514e:	2300      	movs	r3, #0
 8005150:	4640      	mov	r0, r8
 8005152:	4649      	mov	r1, r9
 8005154:	f7fb fcc2 	bl	8000adc <__aeabi_dcmplt>
 8005158:	b110      	cbz	r0, 8005160 <_printf_float+0x90>
 800515a:	232d      	movs	r3, #45	; 0x2d
 800515c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005160:	4b93      	ldr	r3, [pc, #588]	; (80053b0 <_printf_float+0x2e0>)
 8005162:	4894      	ldr	r0, [pc, #592]	; (80053b4 <_printf_float+0x2e4>)
 8005164:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005168:	bf94      	ite	ls
 800516a:	4698      	movls	r8, r3
 800516c:	4680      	movhi	r8, r0
 800516e:	2303      	movs	r3, #3
 8005170:	6123      	str	r3, [r4, #16]
 8005172:	9b05      	ldr	r3, [sp, #20]
 8005174:	f023 0204 	bic.w	r2, r3, #4
 8005178:	6022      	str	r2, [r4, #0]
 800517a:	f04f 0900 	mov.w	r9, #0
 800517e:	9700      	str	r7, [sp, #0]
 8005180:	4633      	mov	r3, r6
 8005182:	aa0b      	add	r2, sp, #44	; 0x2c
 8005184:	4621      	mov	r1, r4
 8005186:	4628      	mov	r0, r5
 8005188:	f000 f9d8 	bl	800553c <_printf_common>
 800518c:	3001      	adds	r0, #1
 800518e:	f040 8090 	bne.w	80052b2 <_printf_float+0x1e2>
 8005192:	f04f 30ff 	mov.w	r0, #4294967295
 8005196:	b00d      	add	sp, #52	; 0x34
 8005198:	ecbd 8b02 	vpop	{d8}
 800519c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051a0:	4642      	mov	r2, r8
 80051a2:	464b      	mov	r3, r9
 80051a4:	4640      	mov	r0, r8
 80051a6:	4649      	mov	r1, r9
 80051a8:	f7fb fcc0 	bl	8000b2c <__aeabi_dcmpun>
 80051ac:	b140      	cbz	r0, 80051c0 <_printf_float+0xf0>
 80051ae:	464b      	mov	r3, r9
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	bfbc      	itt	lt
 80051b4:	232d      	movlt	r3, #45	; 0x2d
 80051b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80051ba:	487f      	ldr	r0, [pc, #508]	; (80053b8 <_printf_float+0x2e8>)
 80051bc:	4b7f      	ldr	r3, [pc, #508]	; (80053bc <_printf_float+0x2ec>)
 80051be:	e7d1      	b.n	8005164 <_printf_float+0x94>
 80051c0:	6863      	ldr	r3, [r4, #4]
 80051c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80051c6:	9206      	str	r2, [sp, #24]
 80051c8:	1c5a      	adds	r2, r3, #1
 80051ca:	d13f      	bne.n	800524c <_printf_float+0x17c>
 80051cc:	2306      	movs	r3, #6
 80051ce:	6063      	str	r3, [r4, #4]
 80051d0:	9b05      	ldr	r3, [sp, #20]
 80051d2:	6861      	ldr	r1, [r4, #4]
 80051d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80051d8:	2300      	movs	r3, #0
 80051da:	9303      	str	r3, [sp, #12]
 80051dc:	ab0a      	add	r3, sp, #40	; 0x28
 80051de:	e9cd b301 	strd	fp, r3, [sp, #4]
 80051e2:	ab09      	add	r3, sp, #36	; 0x24
 80051e4:	ec49 8b10 	vmov	d0, r8, r9
 80051e8:	9300      	str	r3, [sp, #0]
 80051ea:	6022      	str	r2, [r4, #0]
 80051ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80051f0:	4628      	mov	r0, r5
 80051f2:	f7ff fecd 	bl	8004f90 <__cvt>
 80051f6:	9b06      	ldr	r3, [sp, #24]
 80051f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80051fa:	2b47      	cmp	r3, #71	; 0x47
 80051fc:	4680      	mov	r8, r0
 80051fe:	d108      	bne.n	8005212 <_printf_float+0x142>
 8005200:	1cc8      	adds	r0, r1, #3
 8005202:	db02      	blt.n	800520a <_printf_float+0x13a>
 8005204:	6863      	ldr	r3, [r4, #4]
 8005206:	4299      	cmp	r1, r3
 8005208:	dd41      	ble.n	800528e <_printf_float+0x1be>
 800520a:	f1ab 0b02 	sub.w	fp, fp, #2
 800520e:	fa5f fb8b 	uxtb.w	fp, fp
 8005212:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005216:	d820      	bhi.n	800525a <_printf_float+0x18a>
 8005218:	3901      	subs	r1, #1
 800521a:	465a      	mov	r2, fp
 800521c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005220:	9109      	str	r1, [sp, #36]	; 0x24
 8005222:	f7ff ff17 	bl	8005054 <__exponent>
 8005226:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005228:	1813      	adds	r3, r2, r0
 800522a:	2a01      	cmp	r2, #1
 800522c:	4681      	mov	r9, r0
 800522e:	6123      	str	r3, [r4, #16]
 8005230:	dc02      	bgt.n	8005238 <_printf_float+0x168>
 8005232:	6822      	ldr	r2, [r4, #0]
 8005234:	07d2      	lsls	r2, r2, #31
 8005236:	d501      	bpl.n	800523c <_printf_float+0x16c>
 8005238:	3301      	adds	r3, #1
 800523a:	6123      	str	r3, [r4, #16]
 800523c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005240:	2b00      	cmp	r3, #0
 8005242:	d09c      	beq.n	800517e <_printf_float+0xae>
 8005244:	232d      	movs	r3, #45	; 0x2d
 8005246:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800524a:	e798      	b.n	800517e <_printf_float+0xae>
 800524c:	9a06      	ldr	r2, [sp, #24]
 800524e:	2a47      	cmp	r2, #71	; 0x47
 8005250:	d1be      	bne.n	80051d0 <_printf_float+0x100>
 8005252:	2b00      	cmp	r3, #0
 8005254:	d1bc      	bne.n	80051d0 <_printf_float+0x100>
 8005256:	2301      	movs	r3, #1
 8005258:	e7b9      	b.n	80051ce <_printf_float+0xfe>
 800525a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800525e:	d118      	bne.n	8005292 <_printf_float+0x1c2>
 8005260:	2900      	cmp	r1, #0
 8005262:	6863      	ldr	r3, [r4, #4]
 8005264:	dd0b      	ble.n	800527e <_printf_float+0x1ae>
 8005266:	6121      	str	r1, [r4, #16]
 8005268:	b913      	cbnz	r3, 8005270 <_printf_float+0x1a0>
 800526a:	6822      	ldr	r2, [r4, #0]
 800526c:	07d0      	lsls	r0, r2, #31
 800526e:	d502      	bpl.n	8005276 <_printf_float+0x1a6>
 8005270:	3301      	adds	r3, #1
 8005272:	440b      	add	r3, r1
 8005274:	6123      	str	r3, [r4, #16]
 8005276:	65a1      	str	r1, [r4, #88]	; 0x58
 8005278:	f04f 0900 	mov.w	r9, #0
 800527c:	e7de      	b.n	800523c <_printf_float+0x16c>
 800527e:	b913      	cbnz	r3, 8005286 <_printf_float+0x1b6>
 8005280:	6822      	ldr	r2, [r4, #0]
 8005282:	07d2      	lsls	r2, r2, #31
 8005284:	d501      	bpl.n	800528a <_printf_float+0x1ba>
 8005286:	3302      	adds	r3, #2
 8005288:	e7f4      	b.n	8005274 <_printf_float+0x1a4>
 800528a:	2301      	movs	r3, #1
 800528c:	e7f2      	b.n	8005274 <_printf_float+0x1a4>
 800528e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005292:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005294:	4299      	cmp	r1, r3
 8005296:	db05      	blt.n	80052a4 <_printf_float+0x1d4>
 8005298:	6823      	ldr	r3, [r4, #0]
 800529a:	6121      	str	r1, [r4, #16]
 800529c:	07d8      	lsls	r0, r3, #31
 800529e:	d5ea      	bpl.n	8005276 <_printf_float+0x1a6>
 80052a0:	1c4b      	adds	r3, r1, #1
 80052a2:	e7e7      	b.n	8005274 <_printf_float+0x1a4>
 80052a4:	2900      	cmp	r1, #0
 80052a6:	bfd4      	ite	le
 80052a8:	f1c1 0202 	rsble	r2, r1, #2
 80052ac:	2201      	movgt	r2, #1
 80052ae:	4413      	add	r3, r2
 80052b0:	e7e0      	b.n	8005274 <_printf_float+0x1a4>
 80052b2:	6823      	ldr	r3, [r4, #0]
 80052b4:	055a      	lsls	r2, r3, #21
 80052b6:	d407      	bmi.n	80052c8 <_printf_float+0x1f8>
 80052b8:	6923      	ldr	r3, [r4, #16]
 80052ba:	4642      	mov	r2, r8
 80052bc:	4631      	mov	r1, r6
 80052be:	4628      	mov	r0, r5
 80052c0:	47b8      	blx	r7
 80052c2:	3001      	adds	r0, #1
 80052c4:	d12c      	bne.n	8005320 <_printf_float+0x250>
 80052c6:	e764      	b.n	8005192 <_printf_float+0xc2>
 80052c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80052cc:	f240 80e0 	bls.w	8005490 <_printf_float+0x3c0>
 80052d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80052d4:	2200      	movs	r2, #0
 80052d6:	2300      	movs	r3, #0
 80052d8:	f7fb fbf6 	bl	8000ac8 <__aeabi_dcmpeq>
 80052dc:	2800      	cmp	r0, #0
 80052de:	d034      	beq.n	800534a <_printf_float+0x27a>
 80052e0:	4a37      	ldr	r2, [pc, #220]	; (80053c0 <_printf_float+0x2f0>)
 80052e2:	2301      	movs	r3, #1
 80052e4:	4631      	mov	r1, r6
 80052e6:	4628      	mov	r0, r5
 80052e8:	47b8      	blx	r7
 80052ea:	3001      	adds	r0, #1
 80052ec:	f43f af51 	beq.w	8005192 <_printf_float+0xc2>
 80052f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052f4:	429a      	cmp	r2, r3
 80052f6:	db02      	blt.n	80052fe <_printf_float+0x22e>
 80052f8:	6823      	ldr	r3, [r4, #0]
 80052fa:	07d8      	lsls	r0, r3, #31
 80052fc:	d510      	bpl.n	8005320 <_printf_float+0x250>
 80052fe:	ee18 3a10 	vmov	r3, s16
 8005302:	4652      	mov	r2, sl
 8005304:	4631      	mov	r1, r6
 8005306:	4628      	mov	r0, r5
 8005308:	47b8      	blx	r7
 800530a:	3001      	adds	r0, #1
 800530c:	f43f af41 	beq.w	8005192 <_printf_float+0xc2>
 8005310:	f04f 0800 	mov.w	r8, #0
 8005314:	f104 091a 	add.w	r9, r4, #26
 8005318:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800531a:	3b01      	subs	r3, #1
 800531c:	4543      	cmp	r3, r8
 800531e:	dc09      	bgt.n	8005334 <_printf_float+0x264>
 8005320:	6823      	ldr	r3, [r4, #0]
 8005322:	079b      	lsls	r3, r3, #30
 8005324:	f100 8105 	bmi.w	8005532 <_printf_float+0x462>
 8005328:	68e0      	ldr	r0, [r4, #12]
 800532a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800532c:	4298      	cmp	r0, r3
 800532e:	bfb8      	it	lt
 8005330:	4618      	movlt	r0, r3
 8005332:	e730      	b.n	8005196 <_printf_float+0xc6>
 8005334:	2301      	movs	r3, #1
 8005336:	464a      	mov	r2, r9
 8005338:	4631      	mov	r1, r6
 800533a:	4628      	mov	r0, r5
 800533c:	47b8      	blx	r7
 800533e:	3001      	adds	r0, #1
 8005340:	f43f af27 	beq.w	8005192 <_printf_float+0xc2>
 8005344:	f108 0801 	add.w	r8, r8, #1
 8005348:	e7e6      	b.n	8005318 <_printf_float+0x248>
 800534a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800534c:	2b00      	cmp	r3, #0
 800534e:	dc39      	bgt.n	80053c4 <_printf_float+0x2f4>
 8005350:	4a1b      	ldr	r2, [pc, #108]	; (80053c0 <_printf_float+0x2f0>)
 8005352:	2301      	movs	r3, #1
 8005354:	4631      	mov	r1, r6
 8005356:	4628      	mov	r0, r5
 8005358:	47b8      	blx	r7
 800535a:	3001      	adds	r0, #1
 800535c:	f43f af19 	beq.w	8005192 <_printf_float+0xc2>
 8005360:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005364:	4313      	orrs	r3, r2
 8005366:	d102      	bne.n	800536e <_printf_float+0x29e>
 8005368:	6823      	ldr	r3, [r4, #0]
 800536a:	07d9      	lsls	r1, r3, #31
 800536c:	d5d8      	bpl.n	8005320 <_printf_float+0x250>
 800536e:	ee18 3a10 	vmov	r3, s16
 8005372:	4652      	mov	r2, sl
 8005374:	4631      	mov	r1, r6
 8005376:	4628      	mov	r0, r5
 8005378:	47b8      	blx	r7
 800537a:	3001      	adds	r0, #1
 800537c:	f43f af09 	beq.w	8005192 <_printf_float+0xc2>
 8005380:	f04f 0900 	mov.w	r9, #0
 8005384:	f104 0a1a 	add.w	sl, r4, #26
 8005388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800538a:	425b      	negs	r3, r3
 800538c:	454b      	cmp	r3, r9
 800538e:	dc01      	bgt.n	8005394 <_printf_float+0x2c4>
 8005390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005392:	e792      	b.n	80052ba <_printf_float+0x1ea>
 8005394:	2301      	movs	r3, #1
 8005396:	4652      	mov	r2, sl
 8005398:	4631      	mov	r1, r6
 800539a:	4628      	mov	r0, r5
 800539c:	47b8      	blx	r7
 800539e:	3001      	adds	r0, #1
 80053a0:	f43f aef7 	beq.w	8005192 <_printf_float+0xc2>
 80053a4:	f109 0901 	add.w	r9, r9, #1
 80053a8:	e7ee      	b.n	8005388 <_printf_float+0x2b8>
 80053aa:	bf00      	nop
 80053ac:	7fefffff 	.word	0x7fefffff
 80053b0:	08007a58 	.word	0x08007a58
 80053b4:	08007a5c 	.word	0x08007a5c
 80053b8:	08007a64 	.word	0x08007a64
 80053bc:	08007a60 	.word	0x08007a60
 80053c0:	08007a68 	.word	0x08007a68
 80053c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80053c8:	429a      	cmp	r2, r3
 80053ca:	bfa8      	it	ge
 80053cc:	461a      	movge	r2, r3
 80053ce:	2a00      	cmp	r2, #0
 80053d0:	4691      	mov	r9, r2
 80053d2:	dc37      	bgt.n	8005444 <_printf_float+0x374>
 80053d4:	f04f 0b00 	mov.w	fp, #0
 80053d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053dc:	f104 021a 	add.w	r2, r4, #26
 80053e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80053e2:	9305      	str	r3, [sp, #20]
 80053e4:	eba3 0309 	sub.w	r3, r3, r9
 80053e8:	455b      	cmp	r3, fp
 80053ea:	dc33      	bgt.n	8005454 <_printf_float+0x384>
 80053ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80053f0:	429a      	cmp	r2, r3
 80053f2:	db3b      	blt.n	800546c <_printf_float+0x39c>
 80053f4:	6823      	ldr	r3, [r4, #0]
 80053f6:	07da      	lsls	r2, r3, #31
 80053f8:	d438      	bmi.n	800546c <_printf_float+0x39c>
 80053fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053fc:	9a05      	ldr	r2, [sp, #20]
 80053fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005400:	1a9a      	subs	r2, r3, r2
 8005402:	eba3 0901 	sub.w	r9, r3, r1
 8005406:	4591      	cmp	r9, r2
 8005408:	bfa8      	it	ge
 800540a:	4691      	movge	r9, r2
 800540c:	f1b9 0f00 	cmp.w	r9, #0
 8005410:	dc35      	bgt.n	800547e <_printf_float+0x3ae>
 8005412:	f04f 0800 	mov.w	r8, #0
 8005416:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800541a:	f104 0a1a 	add.w	sl, r4, #26
 800541e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005422:	1a9b      	subs	r3, r3, r2
 8005424:	eba3 0309 	sub.w	r3, r3, r9
 8005428:	4543      	cmp	r3, r8
 800542a:	f77f af79 	ble.w	8005320 <_printf_float+0x250>
 800542e:	2301      	movs	r3, #1
 8005430:	4652      	mov	r2, sl
 8005432:	4631      	mov	r1, r6
 8005434:	4628      	mov	r0, r5
 8005436:	47b8      	blx	r7
 8005438:	3001      	adds	r0, #1
 800543a:	f43f aeaa 	beq.w	8005192 <_printf_float+0xc2>
 800543e:	f108 0801 	add.w	r8, r8, #1
 8005442:	e7ec      	b.n	800541e <_printf_float+0x34e>
 8005444:	4613      	mov	r3, r2
 8005446:	4631      	mov	r1, r6
 8005448:	4642      	mov	r2, r8
 800544a:	4628      	mov	r0, r5
 800544c:	47b8      	blx	r7
 800544e:	3001      	adds	r0, #1
 8005450:	d1c0      	bne.n	80053d4 <_printf_float+0x304>
 8005452:	e69e      	b.n	8005192 <_printf_float+0xc2>
 8005454:	2301      	movs	r3, #1
 8005456:	4631      	mov	r1, r6
 8005458:	4628      	mov	r0, r5
 800545a:	9205      	str	r2, [sp, #20]
 800545c:	47b8      	blx	r7
 800545e:	3001      	adds	r0, #1
 8005460:	f43f ae97 	beq.w	8005192 <_printf_float+0xc2>
 8005464:	9a05      	ldr	r2, [sp, #20]
 8005466:	f10b 0b01 	add.w	fp, fp, #1
 800546a:	e7b9      	b.n	80053e0 <_printf_float+0x310>
 800546c:	ee18 3a10 	vmov	r3, s16
 8005470:	4652      	mov	r2, sl
 8005472:	4631      	mov	r1, r6
 8005474:	4628      	mov	r0, r5
 8005476:	47b8      	blx	r7
 8005478:	3001      	adds	r0, #1
 800547a:	d1be      	bne.n	80053fa <_printf_float+0x32a>
 800547c:	e689      	b.n	8005192 <_printf_float+0xc2>
 800547e:	9a05      	ldr	r2, [sp, #20]
 8005480:	464b      	mov	r3, r9
 8005482:	4442      	add	r2, r8
 8005484:	4631      	mov	r1, r6
 8005486:	4628      	mov	r0, r5
 8005488:	47b8      	blx	r7
 800548a:	3001      	adds	r0, #1
 800548c:	d1c1      	bne.n	8005412 <_printf_float+0x342>
 800548e:	e680      	b.n	8005192 <_printf_float+0xc2>
 8005490:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005492:	2a01      	cmp	r2, #1
 8005494:	dc01      	bgt.n	800549a <_printf_float+0x3ca>
 8005496:	07db      	lsls	r3, r3, #31
 8005498:	d538      	bpl.n	800550c <_printf_float+0x43c>
 800549a:	2301      	movs	r3, #1
 800549c:	4642      	mov	r2, r8
 800549e:	4631      	mov	r1, r6
 80054a0:	4628      	mov	r0, r5
 80054a2:	47b8      	blx	r7
 80054a4:	3001      	adds	r0, #1
 80054a6:	f43f ae74 	beq.w	8005192 <_printf_float+0xc2>
 80054aa:	ee18 3a10 	vmov	r3, s16
 80054ae:	4652      	mov	r2, sl
 80054b0:	4631      	mov	r1, r6
 80054b2:	4628      	mov	r0, r5
 80054b4:	47b8      	blx	r7
 80054b6:	3001      	adds	r0, #1
 80054b8:	f43f ae6b 	beq.w	8005192 <_printf_float+0xc2>
 80054bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054c0:	2200      	movs	r2, #0
 80054c2:	2300      	movs	r3, #0
 80054c4:	f7fb fb00 	bl	8000ac8 <__aeabi_dcmpeq>
 80054c8:	b9d8      	cbnz	r0, 8005502 <_printf_float+0x432>
 80054ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054cc:	f108 0201 	add.w	r2, r8, #1
 80054d0:	3b01      	subs	r3, #1
 80054d2:	4631      	mov	r1, r6
 80054d4:	4628      	mov	r0, r5
 80054d6:	47b8      	blx	r7
 80054d8:	3001      	adds	r0, #1
 80054da:	d10e      	bne.n	80054fa <_printf_float+0x42a>
 80054dc:	e659      	b.n	8005192 <_printf_float+0xc2>
 80054de:	2301      	movs	r3, #1
 80054e0:	4652      	mov	r2, sl
 80054e2:	4631      	mov	r1, r6
 80054e4:	4628      	mov	r0, r5
 80054e6:	47b8      	blx	r7
 80054e8:	3001      	adds	r0, #1
 80054ea:	f43f ae52 	beq.w	8005192 <_printf_float+0xc2>
 80054ee:	f108 0801 	add.w	r8, r8, #1
 80054f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054f4:	3b01      	subs	r3, #1
 80054f6:	4543      	cmp	r3, r8
 80054f8:	dcf1      	bgt.n	80054de <_printf_float+0x40e>
 80054fa:	464b      	mov	r3, r9
 80054fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005500:	e6dc      	b.n	80052bc <_printf_float+0x1ec>
 8005502:	f04f 0800 	mov.w	r8, #0
 8005506:	f104 0a1a 	add.w	sl, r4, #26
 800550a:	e7f2      	b.n	80054f2 <_printf_float+0x422>
 800550c:	2301      	movs	r3, #1
 800550e:	4642      	mov	r2, r8
 8005510:	e7df      	b.n	80054d2 <_printf_float+0x402>
 8005512:	2301      	movs	r3, #1
 8005514:	464a      	mov	r2, r9
 8005516:	4631      	mov	r1, r6
 8005518:	4628      	mov	r0, r5
 800551a:	47b8      	blx	r7
 800551c:	3001      	adds	r0, #1
 800551e:	f43f ae38 	beq.w	8005192 <_printf_float+0xc2>
 8005522:	f108 0801 	add.w	r8, r8, #1
 8005526:	68e3      	ldr	r3, [r4, #12]
 8005528:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800552a:	1a5b      	subs	r3, r3, r1
 800552c:	4543      	cmp	r3, r8
 800552e:	dcf0      	bgt.n	8005512 <_printf_float+0x442>
 8005530:	e6fa      	b.n	8005328 <_printf_float+0x258>
 8005532:	f04f 0800 	mov.w	r8, #0
 8005536:	f104 0919 	add.w	r9, r4, #25
 800553a:	e7f4      	b.n	8005526 <_printf_float+0x456>

0800553c <_printf_common>:
 800553c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005540:	4616      	mov	r6, r2
 8005542:	4699      	mov	r9, r3
 8005544:	688a      	ldr	r2, [r1, #8]
 8005546:	690b      	ldr	r3, [r1, #16]
 8005548:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800554c:	4293      	cmp	r3, r2
 800554e:	bfb8      	it	lt
 8005550:	4613      	movlt	r3, r2
 8005552:	6033      	str	r3, [r6, #0]
 8005554:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005558:	4607      	mov	r7, r0
 800555a:	460c      	mov	r4, r1
 800555c:	b10a      	cbz	r2, 8005562 <_printf_common+0x26>
 800555e:	3301      	adds	r3, #1
 8005560:	6033      	str	r3, [r6, #0]
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	0699      	lsls	r1, r3, #26
 8005566:	bf42      	ittt	mi
 8005568:	6833      	ldrmi	r3, [r6, #0]
 800556a:	3302      	addmi	r3, #2
 800556c:	6033      	strmi	r3, [r6, #0]
 800556e:	6825      	ldr	r5, [r4, #0]
 8005570:	f015 0506 	ands.w	r5, r5, #6
 8005574:	d106      	bne.n	8005584 <_printf_common+0x48>
 8005576:	f104 0a19 	add.w	sl, r4, #25
 800557a:	68e3      	ldr	r3, [r4, #12]
 800557c:	6832      	ldr	r2, [r6, #0]
 800557e:	1a9b      	subs	r3, r3, r2
 8005580:	42ab      	cmp	r3, r5
 8005582:	dc26      	bgt.n	80055d2 <_printf_common+0x96>
 8005584:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005588:	1e13      	subs	r3, r2, #0
 800558a:	6822      	ldr	r2, [r4, #0]
 800558c:	bf18      	it	ne
 800558e:	2301      	movne	r3, #1
 8005590:	0692      	lsls	r2, r2, #26
 8005592:	d42b      	bmi.n	80055ec <_printf_common+0xb0>
 8005594:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005598:	4649      	mov	r1, r9
 800559a:	4638      	mov	r0, r7
 800559c:	47c0      	blx	r8
 800559e:	3001      	adds	r0, #1
 80055a0:	d01e      	beq.n	80055e0 <_printf_common+0xa4>
 80055a2:	6823      	ldr	r3, [r4, #0]
 80055a4:	68e5      	ldr	r5, [r4, #12]
 80055a6:	6832      	ldr	r2, [r6, #0]
 80055a8:	f003 0306 	and.w	r3, r3, #6
 80055ac:	2b04      	cmp	r3, #4
 80055ae:	bf08      	it	eq
 80055b0:	1aad      	subeq	r5, r5, r2
 80055b2:	68a3      	ldr	r3, [r4, #8]
 80055b4:	6922      	ldr	r2, [r4, #16]
 80055b6:	bf0c      	ite	eq
 80055b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055bc:	2500      	movne	r5, #0
 80055be:	4293      	cmp	r3, r2
 80055c0:	bfc4      	itt	gt
 80055c2:	1a9b      	subgt	r3, r3, r2
 80055c4:	18ed      	addgt	r5, r5, r3
 80055c6:	2600      	movs	r6, #0
 80055c8:	341a      	adds	r4, #26
 80055ca:	42b5      	cmp	r5, r6
 80055cc:	d11a      	bne.n	8005604 <_printf_common+0xc8>
 80055ce:	2000      	movs	r0, #0
 80055d0:	e008      	b.n	80055e4 <_printf_common+0xa8>
 80055d2:	2301      	movs	r3, #1
 80055d4:	4652      	mov	r2, sl
 80055d6:	4649      	mov	r1, r9
 80055d8:	4638      	mov	r0, r7
 80055da:	47c0      	blx	r8
 80055dc:	3001      	adds	r0, #1
 80055de:	d103      	bne.n	80055e8 <_printf_common+0xac>
 80055e0:	f04f 30ff 	mov.w	r0, #4294967295
 80055e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055e8:	3501      	adds	r5, #1
 80055ea:	e7c6      	b.n	800557a <_printf_common+0x3e>
 80055ec:	18e1      	adds	r1, r4, r3
 80055ee:	1c5a      	adds	r2, r3, #1
 80055f0:	2030      	movs	r0, #48	; 0x30
 80055f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80055f6:	4422      	add	r2, r4
 80055f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80055fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005600:	3302      	adds	r3, #2
 8005602:	e7c7      	b.n	8005594 <_printf_common+0x58>
 8005604:	2301      	movs	r3, #1
 8005606:	4622      	mov	r2, r4
 8005608:	4649      	mov	r1, r9
 800560a:	4638      	mov	r0, r7
 800560c:	47c0      	blx	r8
 800560e:	3001      	adds	r0, #1
 8005610:	d0e6      	beq.n	80055e0 <_printf_common+0xa4>
 8005612:	3601      	adds	r6, #1
 8005614:	e7d9      	b.n	80055ca <_printf_common+0x8e>
	...

08005618 <_printf_i>:
 8005618:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800561c:	7e0f      	ldrb	r7, [r1, #24]
 800561e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005620:	2f78      	cmp	r7, #120	; 0x78
 8005622:	4691      	mov	r9, r2
 8005624:	4680      	mov	r8, r0
 8005626:	460c      	mov	r4, r1
 8005628:	469a      	mov	sl, r3
 800562a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800562e:	d807      	bhi.n	8005640 <_printf_i+0x28>
 8005630:	2f62      	cmp	r7, #98	; 0x62
 8005632:	d80a      	bhi.n	800564a <_printf_i+0x32>
 8005634:	2f00      	cmp	r7, #0
 8005636:	f000 80d8 	beq.w	80057ea <_printf_i+0x1d2>
 800563a:	2f58      	cmp	r7, #88	; 0x58
 800563c:	f000 80a3 	beq.w	8005786 <_printf_i+0x16e>
 8005640:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005644:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005648:	e03a      	b.n	80056c0 <_printf_i+0xa8>
 800564a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800564e:	2b15      	cmp	r3, #21
 8005650:	d8f6      	bhi.n	8005640 <_printf_i+0x28>
 8005652:	a101      	add	r1, pc, #4	; (adr r1, 8005658 <_printf_i+0x40>)
 8005654:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005658:	080056b1 	.word	0x080056b1
 800565c:	080056c5 	.word	0x080056c5
 8005660:	08005641 	.word	0x08005641
 8005664:	08005641 	.word	0x08005641
 8005668:	08005641 	.word	0x08005641
 800566c:	08005641 	.word	0x08005641
 8005670:	080056c5 	.word	0x080056c5
 8005674:	08005641 	.word	0x08005641
 8005678:	08005641 	.word	0x08005641
 800567c:	08005641 	.word	0x08005641
 8005680:	08005641 	.word	0x08005641
 8005684:	080057d1 	.word	0x080057d1
 8005688:	080056f5 	.word	0x080056f5
 800568c:	080057b3 	.word	0x080057b3
 8005690:	08005641 	.word	0x08005641
 8005694:	08005641 	.word	0x08005641
 8005698:	080057f3 	.word	0x080057f3
 800569c:	08005641 	.word	0x08005641
 80056a0:	080056f5 	.word	0x080056f5
 80056a4:	08005641 	.word	0x08005641
 80056a8:	08005641 	.word	0x08005641
 80056ac:	080057bb 	.word	0x080057bb
 80056b0:	682b      	ldr	r3, [r5, #0]
 80056b2:	1d1a      	adds	r2, r3, #4
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	602a      	str	r2, [r5, #0]
 80056b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056c0:	2301      	movs	r3, #1
 80056c2:	e0a3      	b.n	800580c <_printf_i+0x1f4>
 80056c4:	6820      	ldr	r0, [r4, #0]
 80056c6:	6829      	ldr	r1, [r5, #0]
 80056c8:	0606      	lsls	r6, r0, #24
 80056ca:	f101 0304 	add.w	r3, r1, #4
 80056ce:	d50a      	bpl.n	80056e6 <_printf_i+0xce>
 80056d0:	680e      	ldr	r6, [r1, #0]
 80056d2:	602b      	str	r3, [r5, #0]
 80056d4:	2e00      	cmp	r6, #0
 80056d6:	da03      	bge.n	80056e0 <_printf_i+0xc8>
 80056d8:	232d      	movs	r3, #45	; 0x2d
 80056da:	4276      	negs	r6, r6
 80056dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056e0:	485e      	ldr	r0, [pc, #376]	; (800585c <_printf_i+0x244>)
 80056e2:	230a      	movs	r3, #10
 80056e4:	e019      	b.n	800571a <_printf_i+0x102>
 80056e6:	680e      	ldr	r6, [r1, #0]
 80056e8:	602b      	str	r3, [r5, #0]
 80056ea:	f010 0f40 	tst.w	r0, #64	; 0x40
 80056ee:	bf18      	it	ne
 80056f0:	b236      	sxthne	r6, r6
 80056f2:	e7ef      	b.n	80056d4 <_printf_i+0xbc>
 80056f4:	682b      	ldr	r3, [r5, #0]
 80056f6:	6820      	ldr	r0, [r4, #0]
 80056f8:	1d19      	adds	r1, r3, #4
 80056fa:	6029      	str	r1, [r5, #0]
 80056fc:	0601      	lsls	r1, r0, #24
 80056fe:	d501      	bpl.n	8005704 <_printf_i+0xec>
 8005700:	681e      	ldr	r6, [r3, #0]
 8005702:	e002      	b.n	800570a <_printf_i+0xf2>
 8005704:	0646      	lsls	r6, r0, #25
 8005706:	d5fb      	bpl.n	8005700 <_printf_i+0xe8>
 8005708:	881e      	ldrh	r6, [r3, #0]
 800570a:	4854      	ldr	r0, [pc, #336]	; (800585c <_printf_i+0x244>)
 800570c:	2f6f      	cmp	r7, #111	; 0x6f
 800570e:	bf0c      	ite	eq
 8005710:	2308      	moveq	r3, #8
 8005712:	230a      	movne	r3, #10
 8005714:	2100      	movs	r1, #0
 8005716:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800571a:	6865      	ldr	r5, [r4, #4]
 800571c:	60a5      	str	r5, [r4, #8]
 800571e:	2d00      	cmp	r5, #0
 8005720:	bfa2      	ittt	ge
 8005722:	6821      	ldrge	r1, [r4, #0]
 8005724:	f021 0104 	bicge.w	r1, r1, #4
 8005728:	6021      	strge	r1, [r4, #0]
 800572a:	b90e      	cbnz	r6, 8005730 <_printf_i+0x118>
 800572c:	2d00      	cmp	r5, #0
 800572e:	d04d      	beq.n	80057cc <_printf_i+0x1b4>
 8005730:	4615      	mov	r5, r2
 8005732:	fbb6 f1f3 	udiv	r1, r6, r3
 8005736:	fb03 6711 	mls	r7, r3, r1, r6
 800573a:	5dc7      	ldrb	r7, [r0, r7]
 800573c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005740:	4637      	mov	r7, r6
 8005742:	42bb      	cmp	r3, r7
 8005744:	460e      	mov	r6, r1
 8005746:	d9f4      	bls.n	8005732 <_printf_i+0x11a>
 8005748:	2b08      	cmp	r3, #8
 800574a:	d10b      	bne.n	8005764 <_printf_i+0x14c>
 800574c:	6823      	ldr	r3, [r4, #0]
 800574e:	07de      	lsls	r6, r3, #31
 8005750:	d508      	bpl.n	8005764 <_printf_i+0x14c>
 8005752:	6923      	ldr	r3, [r4, #16]
 8005754:	6861      	ldr	r1, [r4, #4]
 8005756:	4299      	cmp	r1, r3
 8005758:	bfde      	ittt	le
 800575a:	2330      	movle	r3, #48	; 0x30
 800575c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005760:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005764:	1b52      	subs	r2, r2, r5
 8005766:	6122      	str	r2, [r4, #16]
 8005768:	f8cd a000 	str.w	sl, [sp]
 800576c:	464b      	mov	r3, r9
 800576e:	aa03      	add	r2, sp, #12
 8005770:	4621      	mov	r1, r4
 8005772:	4640      	mov	r0, r8
 8005774:	f7ff fee2 	bl	800553c <_printf_common>
 8005778:	3001      	adds	r0, #1
 800577a:	d14c      	bne.n	8005816 <_printf_i+0x1fe>
 800577c:	f04f 30ff 	mov.w	r0, #4294967295
 8005780:	b004      	add	sp, #16
 8005782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005786:	4835      	ldr	r0, [pc, #212]	; (800585c <_printf_i+0x244>)
 8005788:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800578c:	6829      	ldr	r1, [r5, #0]
 800578e:	6823      	ldr	r3, [r4, #0]
 8005790:	f851 6b04 	ldr.w	r6, [r1], #4
 8005794:	6029      	str	r1, [r5, #0]
 8005796:	061d      	lsls	r5, r3, #24
 8005798:	d514      	bpl.n	80057c4 <_printf_i+0x1ac>
 800579a:	07df      	lsls	r7, r3, #31
 800579c:	bf44      	itt	mi
 800579e:	f043 0320 	orrmi.w	r3, r3, #32
 80057a2:	6023      	strmi	r3, [r4, #0]
 80057a4:	b91e      	cbnz	r6, 80057ae <_printf_i+0x196>
 80057a6:	6823      	ldr	r3, [r4, #0]
 80057a8:	f023 0320 	bic.w	r3, r3, #32
 80057ac:	6023      	str	r3, [r4, #0]
 80057ae:	2310      	movs	r3, #16
 80057b0:	e7b0      	b.n	8005714 <_printf_i+0xfc>
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	f043 0320 	orr.w	r3, r3, #32
 80057b8:	6023      	str	r3, [r4, #0]
 80057ba:	2378      	movs	r3, #120	; 0x78
 80057bc:	4828      	ldr	r0, [pc, #160]	; (8005860 <_printf_i+0x248>)
 80057be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80057c2:	e7e3      	b.n	800578c <_printf_i+0x174>
 80057c4:	0659      	lsls	r1, r3, #25
 80057c6:	bf48      	it	mi
 80057c8:	b2b6      	uxthmi	r6, r6
 80057ca:	e7e6      	b.n	800579a <_printf_i+0x182>
 80057cc:	4615      	mov	r5, r2
 80057ce:	e7bb      	b.n	8005748 <_printf_i+0x130>
 80057d0:	682b      	ldr	r3, [r5, #0]
 80057d2:	6826      	ldr	r6, [r4, #0]
 80057d4:	6961      	ldr	r1, [r4, #20]
 80057d6:	1d18      	adds	r0, r3, #4
 80057d8:	6028      	str	r0, [r5, #0]
 80057da:	0635      	lsls	r5, r6, #24
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	d501      	bpl.n	80057e4 <_printf_i+0x1cc>
 80057e0:	6019      	str	r1, [r3, #0]
 80057e2:	e002      	b.n	80057ea <_printf_i+0x1d2>
 80057e4:	0670      	lsls	r0, r6, #25
 80057e6:	d5fb      	bpl.n	80057e0 <_printf_i+0x1c8>
 80057e8:	8019      	strh	r1, [r3, #0]
 80057ea:	2300      	movs	r3, #0
 80057ec:	6123      	str	r3, [r4, #16]
 80057ee:	4615      	mov	r5, r2
 80057f0:	e7ba      	b.n	8005768 <_printf_i+0x150>
 80057f2:	682b      	ldr	r3, [r5, #0]
 80057f4:	1d1a      	adds	r2, r3, #4
 80057f6:	602a      	str	r2, [r5, #0]
 80057f8:	681d      	ldr	r5, [r3, #0]
 80057fa:	6862      	ldr	r2, [r4, #4]
 80057fc:	2100      	movs	r1, #0
 80057fe:	4628      	mov	r0, r5
 8005800:	f7fa fcee 	bl	80001e0 <memchr>
 8005804:	b108      	cbz	r0, 800580a <_printf_i+0x1f2>
 8005806:	1b40      	subs	r0, r0, r5
 8005808:	6060      	str	r0, [r4, #4]
 800580a:	6863      	ldr	r3, [r4, #4]
 800580c:	6123      	str	r3, [r4, #16]
 800580e:	2300      	movs	r3, #0
 8005810:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005814:	e7a8      	b.n	8005768 <_printf_i+0x150>
 8005816:	6923      	ldr	r3, [r4, #16]
 8005818:	462a      	mov	r2, r5
 800581a:	4649      	mov	r1, r9
 800581c:	4640      	mov	r0, r8
 800581e:	47d0      	blx	sl
 8005820:	3001      	adds	r0, #1
 8005822:	d0ab      	beq.n	800577c <_printf_i+0x164>
 8005824:	6823      	ldr	r3, [r4, #0]
 8005826:	079b      	lsls	r3, r3, #30
 8005828:	d413      	bmi.n	8005852 <_printf_i+0x23a>
 800582a:	68e0      	ldr	r0, [r4, #12]
 800582c:	9b03      	ldr	r3, [sp, #12]
 800582e:	4298      	cmp	r0, r3
 8005830:	bfb8      	it	lt
 8005832:	4618      	movlt	r0, r3
 8005834:	e7a4      	b.n	8005780 <_printf_i+0x168>
 8005836:	2301      	movs	r3, #1
 8005838:	4632      	mov	r2, r6
 800583a:	4649      	mov	r1, r9
 800583c:	4640      	mov	r0, r8
 800583e:	47d0      	blx	sl
 8005840:	3001      	adds	r0, #1
 8005842:	d09b      	beq.n	800577c <_printf_i+0x164>
 8005844:	3501      	adds	r5, #1
 8005846:	68e3      	ldr	r3, [r4, #12]
 8005848:	9903      	ldr	r1, [sp, #12]
 800584a:	1a5b      	subs	r3, r3, r1
 800584c:	42ab      	cmp	r3, r5
 800584e:	dcf2      	bgt.n	8005836 <_printf_i+0x21e>
 8005850:	e7eb      	b.n	800582a <_printf_i+0x212>
 8005852:	2500      	movs	r5, #0
 8005854:	f104 0619 	add.w	r6, r4, #25
 8005858:	e7f5      	b.n	8005846 <_printf_i+0x22e>
 800585a:	bf00      	nop
 800585c:	08007a6a 	.word	0x08007a6a
 8005860:	08007a7b 	.word	0x08007a7b

08005864 <quorem>:
 8005864:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005868:	6903      	ldr	r3, [r0, #16]
 800586a:	690c      	ldr	r4, [r1, #16]
 800586c:	42a3      	cmp	r3, r4
 800586e:	4607      	mov	r7, r0
 8005870:	f2c0 8081 	blt.w	8005976 <quorem+0x112>
 8005874:	3c01      	subs	r4, #1
 8005876:	f101 0814 	add.w	r8, r1, #20
 800587a:	f100 0514 	add.w	r5, r0, #20
 800587e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005882:	9301      	str	r3, [sp, #4]
 8005884:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005888:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800588c:	3301      	adds	r3, #1
 800588e:	429a      	cmp	r2, r3
 8005890:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005894:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005898:	fbb2 f6f3 	udiv	r6, r2, r3
 800589c:	d331      	bcc.n	8005902 <quorem+0x9e>
 800589e:	f04f 0e00 	mov.w	lr, #0
 80058a2:	4640      	mov	r0, r8
 80058a4:	46ac      	mov	ip, r5
 80058a6:	46f2      	mov	sl, lr
 80058a8:	f850 2b04 	ldr.w	r2, [r0], #4
 80058ac:	b293      	uxth	r3, r2
 80058ae:	fb06 e303 	mla	r3, r6, r3, lr
 80058b2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	ebaa 0303 	sub.w	r3, sl, r3
 80058bc:	f8dc a000 	ldr.w	sl, [ip]
 80058c0:	0c12      	lsrs	r2, r2, #16
 80058c2:	fa13 f38a 	uxtah	r3, r3, sl
 80058c6:	fb06 e202 	mla	r2, r6, r2, lr
 80058ca:	9300      	str	r3, [sp, #0]
 80058cc:	9b00      	ldr	r3, [sp, #0]
 80058ce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80058d2:	b292      	uxth	r2, r2
 80058d4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80058d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058dc:	f8bd 3000 	ldrh.w	r3, [sp]
 80058e0:	4581      	cmp	r9, r0
 80058e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058e6:	f84c 3b04 	str.w	r3, [ip], #4
 80058ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80058ee:	d2db      	bcs.n	80058a8 <quorem+0x44>
 80058f0:	f855 300b 	ldr.w	r3, [r5, fp]
 80058f4:	b92b      	cbnz	r3, 8005902 <quorem+0x9e>
 80058f6:	9b01      	ldr	r3, [sp, #4]
 80058f8:	3b04      	subs	r3, #4
 80058fa:	429d      	cmp	r5, r3
 80058fc:	461a      	mov	r2, r3
 80058fe:	d32e      	bcc.n	800595e <quorem+0xfa>
 8005900:	613c      	str	r4, [r7, #16]
 8005902:	4638      	mov	r0, r7
 8005904:	f001 f8c6 	bl	8006a94 <__mcmp>
 8005908:	2800      	cmp	r0, #0
 800590a:	db24      	blt.n	8005956 <quorem+0xf2>
 800590c:	3601      	adds	r6, #1
 800590e:	4628      	mov	r0, r5
 8005910:	f04f 0c00 	mov.w	ip, #0
 8005914:	f858 2b04 	ldr.w	r2, [r8], #4
 8005918:	f8d0 e000 	ldr.w	lr, [r0]
 800591c:	b293      	uxth	r3, r2
 800591e:	ebac 0303 	sub.w	r3, ip, r3
 8005922:	0c12      	lsrs	r2, r2, #16
 8005924:	fa13 f38e 	uxtah	r3, r3, lr
 8005928:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800592c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005930:	b29b      	uxth	r3, r3
 8005932:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005936:	45c1      	cmp	r9, r8
 8005938:	f840 3b04 	str.w	r3, [r0], #4
 800593c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005940:	d2e8      	bcs.n	8005914 <quorem+0xb0>
 8005942:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005946:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800594a:	b922      	cbnz	r2, 8005956 <quorem+0xf2>
 800594c:	3b04      	subs	r3, #4
 800594e:	429d      	cmp	r5, r3
 8005950:	461a      	mov	r2, r3
 8005952:	d30a      	bcc.n	800596a <quorem+0x106>
 8005954:	613c      	str	r4, [r7, #16]
 8005956:	4630      	mov	r0, r6
 8005958:	b003      	add	sp, #12
 800595a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800595e:	6812      	ldr	r2, [r2, #0]
 8005960:	3b04      	subs	r3, #4
 8005962:	2a00      	cmp	r2, #0
 8005964:	d1cc      	bne.n	8005900 <quorem+0x9c>
 8005966:	3c01      	subs	r4, #1
 8005968:	e7c7      	b.n	80058fa <quorem+0x96>
 800596a:	6812      	ldr	r2, [r2, #0]
 800596c:	3b04      	subs	r3, #4
 800596e:	2a00      	cmp	r2, #0
 8005970:	d1f0      	bne.n	8005954 <quorem+0xf0>
 8005972:	3c01      	subs	r4, #1
 8005974:	e7eb      	b.n	800594e <quorem+0xea>
 8005976:	2000      	movs	r0, #0
 8005978:	e7ee      	b.n	8005958 <quorem+0xf4>
 800597a:	0000      	movs	r0, r0
 800597c:	0000      	movs	r0, r0
	...

08005980 <_dtoa_r>:
 8005980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005984:	ed2d 8b04 	vpush	{d8-d9}
 8005988:	ec57 6b10 	vmov	r6, r7, d0
 800598c:	b093      	sub	sp, #76	; 0x4c
 800598e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005990:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005994:	9106      	str	r1, [sp, #24]
 8005996:	ee10 aa10 	vmov	sl, s0
 800599a:	4604      	mov	r4, r0
 800599c:	9209      	str	r2, [sp, #36]	; 0x24
 800599e:	930c      	str	r3, [sp, #48]	; 0x30
 80059a0:	46bb      	mov	fp, r7
 80059a2:	b975      	cbnz	r5, 80059c2 <_dtoa_r+0x42>
 80059a4:	2010      	movs	r0, #16
 80059a6:	f000 fddd 	bl	8006564 <malloc>
 80059aa:	4602      	mov	r2, r0
 80059ac:	6260      	str	r0, [r4, #36]	; 0x24
 80059ae:	b920      	cbnz	r0, 80059ba <_dtoa_r+0x3a>
 80059b0:	4ba7      	ldr	r3, [pc, #668]	; (8005c50 <_dtoa_r+0x2d0>)
 80059b2:	21ea      	movs	r1, #234	; 0xea
 80059b4:	48a7      	ldr	r0, [pc, #668]	; (8005c54 <_dtoa_r+0x2d4>)
 80059b6:	f001 fa75 	bl	8006ea4 <__assert_func>
 80059ba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80059be:	6005      	str	r5, [r0, #0]
 80059c0:	60c5      	str	r5, [r0, #12]
 80059c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059c4:	6819      	ldr	r1, [r3, #0]
 80059c6:	b151      	cbz	r1, 80059de <_dtoa_r+0x5e>
 80059c8:	685a      	ldr	r2, [r3, #4]
 80059ca:	604a      	str	r2, [r1, #4]
 80059cc:	2301      	movs	r3, #1
 80059ce:	4093      	lsls	r3, r2
 80059d0:	608b      	str	r3, [r1, #8]
 80059d2:	4620      	mov	r0, r4
 80059d4:	f000 fe1c 	bl	8006610 <_Bfree>
 80059d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059da:	2200      	movs	r2, #0
 80059dc:	601a      	str	r2, [r3, #0]
 80059de:	1e3b      	subs	r3, r7, #0
 80059e0:	bfaa      	itet	ge
 80059e2:	2300      	movge	r3, #0
 80059e4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80059e8:	f8c8 3000 	strge.w	r3, [r8]
 80059ec:	4b9a      	ldr	r3, [pc, #616]	; (8005c58 <_dtoa_r+0x2d8>)
 80059ee:	bfbc      	itt	lt
 80059f0:	2201      	movlt	r2, #1
 80059f2:	f8c8 2000 	strlt.w	r2, [r8]
 80059f6:	ea33 030b 	bics.w	r3, r3, fp
 80059fa:	d11b      	bne.n	8005a34 <_dtoa_r+0xb4>
 80059fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059fe:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a02:	6013      	str	r3, [r2, #0]
 8005a04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005a08:	4333      	orrs	r3, r6
 8005a0a:	f000 8592 	beq.w	8006532 <_dtoa_r+0xbb2>
 8005a0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a10:	b963      	cbnz	r3, 8005a2c <_dtoa_r+0xac>
 8005a12:	4b92      	ldr	r3, [pc, #584]	; (8005c5c <_dtoa_r+0x2dc>)
 8005a14:	e022      	b.n	8005a5c <_dtoa_r+0xdc>
 8005a16:	4b92      	ldr	r3, [pc, #584]	; (8005c60 <_dtoa_r+0x2e0>)
 8005a18:	9301      	str	r3, [sp, #4]
 8005a1a:	3308      	adds	r3, #8
 8005a1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a1e:	6013      	str	r3, [r2, #0]
 8005a20:	9801      	ldr	r0, [sp, #4]
 8005a22:	b013      	add	sp, #76	; 0x4c
 8005a24:	ecbd 8b04 	vpop	{d8-d9}
 8005a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a2c:	4b8b      	ldr	r3, [pc, #556]	; (8005c5c <_dtoa_r+0x2dc>)
 8005a2e:	9301      	str	r3, [sp, #4]
 8005a30:	3303      	adds	r3, #3
 8005a32:	e7f3      	b.n	8005a1c <_dtoa_r+0x9c>
 8005a34:	2200      	movs	r2, #0
 8005a36:	2300      	movs	r3, #0
 8005a38:	4650      	mov	r0, sl
 8005a3a:	4659      	mov	r1, fp
 8005a3c:	f7fb f844 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a40:	ec4b ab19 	vmov	d9, sl, fp
 8005a44:	4680      	mov	r8, r0
 8005a46:	b158      	cbz	r0, 8005a60 <_dtoa_r+0xe0>
 8005a48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	6013      	str	r3, [r2, #0]
 8005a4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f000 856b 	beq.w	800652c <_dtoa_r+0xbac>
 8005a56:	4883      	ldr	r0, [pc, #524]	; (8005c64 <_dtoa_r+0x2e4>)
 8005a58:	6018      	str	r0, [r3, #0]
 8005a5a:	1e43      	subs	r3, r0, #1
 8005a5c:	9301      	str	r3, [sp, #4]
 8005a5e:	e7df      	b.n	8005a20 <_dtoa_r+0xa0>
 8005a60:	ec4b ab10 	vmov	d0, sl, fp
 8005a64:	aa10      	add	r2, sp, #64	; 0x40
 8005a66:	a911      	add	r1, sp, #68	; 0x44
 8005a68:	4620      	mov	r0, r4
 8005a6a:	f001 f8b9 	bl	8006be0 <__d2b>
 8005a6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005a72:	ee08 0a10 	vmov	s16, r0
 8005a76:	2d00      	cmp	r5, #0
 8005a78:	f000 8084 	beq.w	8005b84 <_dtoa_r+0x204>
 8005a7c:	ee19 3a90 	vmov	r3, s19
 8005a80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005a88:	4656      	mov	r6, sl
 8005a8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005a8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005a92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005a96:	4b74      	ldr	r3, [pc, #464]	; (8005c68 <_dtoa_r+0x2e8>)
 8005a98:	2200      	movs	r2, #0
 8005a9a:	4630      	mov	r0, r6
 8005a9c:	4639      	mov	r1, r7
 8005a9e:	f7fa fbf3 	bl	8000288 <__aeabi_dsub>
 8005aa2:	a365      	add	r3, pc, #404	; (adr r3, 8005c38 <_dtoa_r+0x2b8>)
 8005aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa8:	f7fa fda6 	bl	80005f8 <__aeabi_dmul>
 8005aac:	a364      	add	r3, pc, #400	; (adr r3, 8005c40 <_dtoa_r+0x2c0>)
 8005aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab2:	f7fa fbeb 	bl	800028c <__adddf3>
 8005ab6:	4606      	mov	r6, r0
 8005ab8:	4628      	mov	r0, r5
 8005aba:	460f      	mov	r7, r1
 8005abc:	f7fa fd32 	bl	8000524 <__aeabi_i2d>
 8005ac0:	a361      	add	r3, pc, #388	; (adr r3, 8005c48 <_dtoa_r+0x2c8>)
 8005ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac6:	f7fa fd97 	bl	80005f8 <__aeabi_dmul>
 8005aca:	4602      	mov	r2, r0
 8005acc:	460b      	mov	r3, r1
 8005ace:	4630      	mov	r0, r6
 8005ad0:	4639      	mov	r1, r7
 8005ad2:	f7fa fbdb 	bl	800028c <__adddf3>
 8005ad6:	4606      	mov	r6, r0
 8005ad8:	460f      	mov	r7, r1
 8005ada:	f7fb f83d 	bl	8000b58 <__aeabi_d2iz>
 8005ade:	2200      	movs	r2, #0
 8005ae0:	9000      	str	r0, [sp, #0]
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	4630      	mov	r0, r6
 8005ae6:	4639      	mov	r1, r7
 8005ae8:	f7fa fff8 	bl	8000adc <__aeabi_dcmplt>
 8005aec:	b150      	cbz	r0, 8005b04 <_dtoa_r+0x184>
 8005aee:	9800      	ldr	r0, [sp, #0]
 8005af0:	f7fa fd18 	bl	8000524 <__aeabi_i2d>
 8005af4:	4632      	mov	r2, r6
 8005af6:	463b      	mov	r3, r7
 8005af8:	f7fa ffe6 	bl	8000ac8 <__aeabi_dcmpeq>
 8005afc:	b910      	cbnz	r0, 8005b04 <_dtoa_r+0x184>
 8005afe:	9b00      	ldr	r3, [sp, #0]
 8005b00:	3b01      	subs	r3, #1
 8005b02:	9300      	str	r3, [sp, #0]
 8005b04:	9b00      	ldr	r3, [sp, #0]
 8005b06:	2b16      	cmp	r3, #22
 8005b08:	d85a      	bhi.n	8005bc0 <_dtoa_r+0x240>
 8005b0a:	9a00      	ldr	r2, [sp, #0]
 8005b0c:	4b57      	ldr	r3, [pc, #348]	; (8005c6c <_dtoa_r+0x2ec>)
 8005b0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b16:	ec51 0b19 	vmov	r0, r1, d9
 8005b1a:	f7fa ffdf 	bl	8000adc <__aeabi_dcmplt>
 8005b1e:	2800      	cmp	r0, #0
 8005b20:	d050      	beq.n	8005bc4 <_dtoa_r+0x244>
 8005b22:	9b00      	ldr	r3, [sp, #0]
 8005b24:	3b01      	subs	r3, #1
 8005b26:	9300      	str	r3, [sp, #0]
 8005b28:	2300      	movs	r3, #0
 8005b2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005b2e:	1b5d      	subs	r5, r3, r5
 8005b30:	1e6b      	subs	r3, r5, #1
 8005b32:	9305      	str	r3, [sp, #20]
 8005b34:	bf45      	ittet	mi
 8005b36:	f1c5 0301 	rsbmi	r3, r5, #1
 8005b3a:	9304      	strmi	r3, [sp, #16]
 8005b3c:	2300      	movpl	r3, #0
 8005b3e:	2300      	movmi	r3, #0
 8005b40:	bf4c      	ite	mi
 8005b42:	9305      	strmi	r3, [sp, #20]
 8005b44:	9304      	strpl	r3, [sp, #16]
 8005b46:	9b00      	ldr	r3, [sp, #0]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	db3d      	blt.n	8005bc8 <_dtoa_r+0x248>
 8005b4c:	9b05      	ldr	r3, [sp, #20]
 8005b4e:	9a00      	ldr	r2, [sp, #0]
 8005b50:	920a      	str	r2, [sp, #40]	; 0x28
 8005b52:	4413      	add	r3, r2
 8005b54:	9305      	str	r3, [sp, #20]
 8005b56:	2300      	movs	r3, #0
 8005b58:	9307      	str	r3, [sp, #28]
 8005b5a:	9b06      	ldr	r3, [sp, #24]
 8005b5c:	2b09      	cmp	r3, #9
 8005b5e:	f200 8089 	bhi.w	8005c74 <_dtoa_r+0x2f4>
 8005b62:	2b05      	cmp	r3, #5
 8005b64:	bfc4      	itt	gt
 8005b66:	3b04      	subgt	r3, #4
 8005b68:	9306      	strgt	r3, [sp, #24]
 8005b6a:	9b06      	ldr	r3, [sp, #24]
 8005b6c:	f1a3 0302 	sub.w	r3, r3, #2
 8005b70:	bfcc      	ite	gt
 8005b72:	2500      	movgt	r5, #0
 8005b74:	2501      	movle	r5, #1
 8005b76:	2b03      	cmp	r3, #3
 8005b78:	f200 8087 	bhi.w	8005c8a <_dtoa_r+0x30a>
 8005b7c:	e8df f003 	tbb	[pc, r3]
 8005b80:	59383a2d 	.word	0x59383a2d
 8005b84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005b88:	441d      	add	r5, r3
 8005b8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005b8e:	2b20      	cmp	r3, #32
 8005b90:	bfc1      	itttt	gt
 8005b92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005b96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005b9a:	fa0b f303 	lslgt.w	r3, fp, r3
 8005b9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005ba2:	bfda      	itte	le
 8005ba4:	f1c3 0320 	rsble	r3, r3, #32
 8005ba8:	fa06 f003 	lslle.w	r0, r6, r3
 8005bac:	4318      	orrgt	r0, r3
 8005bae:	f7fa fca9 	bl	8000504 <__aeabi_ui2d>
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	4606      	mov	r6, r0
 8005bb6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005bba:	3d01      	subs	r5, #1
 8005bbc:	930e      	str	r3, [sp, #56]	; 0x38
 8005bbe:	e76a      	b.n	8005a96 <_dtoa_r+0x116>
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e7b2      	b.n	8005b2a <_dtoa_r+0x1aa>
 8005bc4:	900b      	str	r0, [sp, #44]	; 0x2c
 8005bc6:	e7b1      	b.n	8005b2c <_dtoa_r+0x1ac>
 8005bc8:	9b04      	ldr	r3, [sp, #16]
 8005bca:	9a00      	ldr	r2, [sp, #0]
 8005bcc:	1a9b      	subs	r3, r3, r2
 8005bce:	9304      	str	r3, [sp, #16]
 8005bd0:	4253      	negs	r3, r2
 8005bd2:	9307      	str	r3, [sp, #28]
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	930a      	str	r3, [sp, #40]	; 0x28
 8005bd8:	e7bf      	b.n	8005b5a <_dtoa_r+0x1da>
 8005bda:	2300      	movs	r3, #0
 8005bdc:	9308      	str	r3, [sp, #32]
 8005bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	dc55      	bgt.n	8005c90 <_dtoa_r+0x310>
 8005be4:	2301      	movs	r3, #1
 8005be6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005bea:	461a      	mov	r2, r3
 8005bec:	9209      	str	r2, [sp, #36]	; 0x24
 8005bee:	e00c      	b.n	8005c0a <_dtoa_r+0x28a>
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e7f3      	b.n	8005bdc <_dtoa_r+0x25c>
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bf8:	9308      	str	r3, [sp, #32]
 8005bfa:	9b00      	ldr	r3, [sp, #0]
 8005bfc:	4413      	add	r3, r2
 8005bfe:	9302      	str	r3, [sp, #8]
 8005c00:	3301      	adds	r3, #1
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	9303      	str	r3, [sp, #12]
 8005c06:	bfb8      	it	lt
 8005c08:	2301      	movlt	r3, #1
 8005c0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	6042      	str	r2, [r0, #4]
 8005c10:	2204      	movs	r2, #4
 8005c12:	f102 0614 	add.w	r6, r2, #20
 8005c16:	429e      	cmp	r6, r3
 8005c18:	6841      	ldr	r1, [r0, #4]
 8005c1a:	d93d      	bls.n	8005c98 <_dtoa_r+0x318>
 8005c1c:	4620      	mov	r0, r4
 8005c1e:	f000 fcb7 	bl	8006590 <_Balloc>
 8005c22:	9001      	str	r0, [sp, #4]
 8005c24:	2800      	cmp	r0, #0
 8005c26:	d13b      	bne.n	8005ca0 <_dtoa_r+0x320>
 8005c28:	4b11      	ldr	r3, [pc, #68]	; (8005c70 <_dtoa_r+0x2f0>)
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005c30:	e6c0      	b.n	80059b4 <_dtoa_r+0x34>
 8005c32:	2301      	movs	r3, #1
 8005c34:	e7df      	b.n	8005bf6 <_dtoa_r+0x276>
 8005c36:	bf00      	nop
 8005c38:	636f4361 	.word	0x636f4361
 8005c3c:	3fd287a7 	.word	0x3fd287a7
 8005c40:	8b60c8b3 	.word	0x8b60c8b3
 8005c44:	3fc68a28 	.word	0x3fc68a28
 8005c48:	509f79fb 	.word	0x509f79fb
 8005c4c:	3fd34413 	.word	0x3fd34413
 8005c50:	08007a99 	.word	0x08007a99
 8005c54:	08007ab0 	.word	0x08007ab0
 8005c58:	7ff00000 	.word	0x7ff00000
 8005c5c:	08007a95 	.word	0x08007a95
 8005c60:	08007a8c 	.word	0x08007a8c
 8005c64:	08007a69 	.word	0x08007a69
 8005c68:	3ff80000 	.word	0x3ff80000
 8005c6c:	08007ba0 	.word	0x08007ba0
 8005c70:	08007b0b 	.word	0x08007b0b
 8005c74:	2501      	movs	r5, #1
 8005c76:	2300      	movs	r3, #0
 8005c78:	9306      	str	r3, [sp, #24]
 8005c7a:	9508      	str	r5, [sp, #32]
 8005c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8005c80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005c84:	2200      	movs	r2, #0
 8005c86:	2312      	movs	r3, #18
 8005c88:	e7b0      	b.n	8005bec <_dtoa_r+0x26c>
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	9308      	str	r3, [sp, #32]
 8005c8e:	e7f5      	b.n	8005c7c <_dtoa_r+0x2fc>
 8005c90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005c96:	e7b8      	b.n	8005c0a <_dtoa_r+0x28a>
 8005c98:	3101      	adds	r1, #1
 8005c9a:	6041      	str	r1, [r0, #4]
 8005c9c:	0052      	lsls	r2, r2, #1
 8005c9e:	e7b8      	b.n	8005c12 <_dtoa_r+0x292>
 8005ca0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ca2:	9a01      	ldr	r2, [sp, #4]
 8005ca4:	601a      	str	r2, [r3, #0]
 8005ca6:	9b03      	ldr	r3, [sp, #12]
 8005ca8:	2b0e      	cmp	r3, #14
 8005caa:	f200 809d 	bhi.w	8005de8 <_dtoa_r+0x468>
 8005cae:	2d00      	cmp	r5, #0
 8005cb0:	f000 809a 	beq.w	8005de8 <_dtoa_r+0x468>
 8005cb4:	9b00      	ldr	r3, [sp, #0]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	dd32      	ble.n	8005d20 <_dtoa_r+0x3a0>
 8005cba:	4ab7      	ldr	r2, [pc, #732]	; (8005f98 <_dtoa_r+0x618>)
 8005cbc:	f003 030f 	and.w	r3, r3, #15
 8005cc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005cc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005cc8:	9b00      	ldr	r3, [sp, #0]
 8005cca:	05d8      	lsls	r0, r3, #23
 8005ccc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005cd0:	d516      	bpl.n	8005d00 <_dtoa_r+0x380>
 8005cd2:	4bb2      	ldr	r3, [pc, #712]	; (8005f9c <_dtoa_r+0x61c>)
 8005cd4:	ec51 0b19 	vmov	r0, r1, d9
 8005cd8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005cdc:	f7fa fdb6 	bl	800084c <__aeabi_ddiv>
 8005ce0:	f007 070f 	and.w	r7, r7, #15
 8005ce4:	4682      	mov	sl, r0
 8005ce6:	468b      	mov	fp, r1
 8005ce8:	2503      	movs	r5, #3
 8005cea:	4eac      	ldr	r6, [pc, #688]	; (8005f9c <_dtoa_r+0x61c>)
 8005cec:	b957      	cbnz	r7, 8005d04 <_dtoa_r+0x384>
 8005cee:	4642      	mov	r2, r8
 8005cf0:	464b      	mov	r3, r9
 8005cf2:	4650      	mov	r0, sl
 8005cf4:	4659      	mov	r1, fp
 8005cf6:	f7fa fda9 	bl	800084c <__aeabi_ddiv>
 8005cfa:	4682      	mov	sl, r0
 8005cfc:	468b      	mov	fp, r1
 8005cfe:	e028      	b.n	8005d52 <_dtoa_r+0x3d2>
 8005d00:	2502      	movs	r5, #2
 8005d02:	e7f2      	b.n	8005cea <_dtoa_r+0x36a>
 8005d04:	07f9      	lsls	r1, r7, #31
 8005d06:	d508      	bpl.n	8005d1a <_dtoa_r+0x39a>
 8005d08:	4640      	mov	r0, r8
 8005d0a:	4649      	mov	r1, r9
 8005d0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005d10:	f7fa fc72 	bl	80005f8 <__aeabi_dmul>
 8005d14:	3501      	adds	r5, #1
 8005d16:	4680      	mov	r8, r0
 8005d18:	4689      	mov	r9, r1
 8005d1a:	107f      	asrs	r7, r7, #1
 8005d1c:	3608      	adds	r6, #8
 8005d1e:	e7e5      	b.n	8005cec <_dtoa_r+0x36c>
 8005d20:	f000 809b 	beq.w	8005e5a <_dtoa_r+0x4da>
 8005d24:	9b00      	ldr	r3, [sp, #0]
 8005d26:	4f9d      	ldr	r7, [pc, #628]	; (8005f9c <_dtoa_r+0x61c>)
 8005d28:	425e      	negs	r6, r3
 8005d2a:	4b9b      	ldr	r3, [pc, #620]	; (8005f98 <_dtoa_r+0x618>)
 8005d2c:	f006 020f 	and.w	r2, r6, #15
 8005d30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d38:	ec51 0b19 	vmov	r0, r1, d9
 8005d3c:	f7fa fc5c 	bl	80005f8 <__aeabi_dmul>
 8005d40:	1136      	asrs	r6, r6, #4
 8005d42:	4682      	mov	sl, r0
 8005d44:	468b      	mov	fp, r1
 8005d46:	2300      	movs	r3, #0
 8005d48:	2502      	movs	r5, #2
 8005d4a:	2e00      	cmp	r6, #0
 8005d4c:	d17a      	bne.n	8005e44 <_dtoa_r+0x4c4>
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1d3      	bne.n	8005cfa <_dtoa_r+0x37a>
 8005d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	f000 8082 	beq.w	8005e5e <_dtoa_r+0x4de>
 8005d5a:	4b91      	ldr	r3, [pc, #580]	; (8005fa0 <_dtoa_r+0x620>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	4650      	mov	r0, sl
 8005d60:	4659      	mov	r1, fp
 8005d62:	f7fa febb 	bl	8000adc <__aeabi_dcmplt>
 8005d66:	2800      	cmp	r0, #0
 8005d68:	d079      	beq.n	8005e5e <_dtoa_r+0x4de>
 8005d6a:	9b03      	ldr	r3, [sp, #12]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d076      	beq.n	8005e5e <_dtoa_r+0x4de>
 8005d70:	9b02      	ldr	r3, [sp, #8]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	dd36      	ble.n	8005de4 <_dtoa_r+0x464>
 8005d76:	9b00      	ldr	r3, [sp, #0]
 8005d78:	4650      	mov	r0, sl
 8005d7a:	4659      	mov	r1, fp
 8005d7c:	1e5f      	subs	r7, r3, #1
 8005d7e:	2200      	movs	r2, #0
 8005d80:	4b88      	ldr	r3, [pc, #544]	; (8005fa4 <_dtoa_r+0x624>)
 8005d82:	f7fa fc39 	bl	80005f8 <__aeabi_dmul>
 8005d86:	9e02      	ldr	r6, [sp, #8]
 8005d88:	4682      	mov	sl, r0
 8005d8a:	468b      	mov	fp, r1
 8005d8c:	3501      	adds	r5, #1
 8005d8e:	4628      	mov	r0, r5
 8005d90:	f7fa fbc8 	bl	8000524 <__aeabi_i2d>
 8005d94:	4652      	mov	r2, sl
 8005d96:	465b      	mov	r3, fp
 8005d98:	f7fa fc2e 	bl	80005f8 <__aeabi_dmul>
 8005d9c:	4b82      	ldr	r3, [pc, #520]	; (8005fa8 <_dtoa_r+0x628>)
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f7fa fa74 	bl	800028c <__adddf3>
 8005da4:	46d0      	mov	r8, sl
 8005da6:	46d9      	mov	r9, fp
 8005da8:	4682      	mov	sl, r0
 8005daa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005dae:	2e00      	cmp	r6, #0
 8005db0:	d158      	bne.n	8005e64 <_dtoa_r+0x4e4>
 8005db2:	4b7e      	ldr	r3, [pc, #504]	; (8005fac <_dtoa_r+0x62c>)
 8005db4:	2200      	movs	r2, #0
 8005db6:	4640      	mov	r0, r8
 8005db8:	4649      	mov	r1, r9
 8005dba:	f7fa fa65 	bl	8000288 <__aeabi_dsub>
 8005dbe:	4652      	mov	r2, sl
 8005dc0:	465b      	mov	r3, fp
 8005dc2:	4680      	mov	r8, r0
 8005dc4:	4689      	mov	r9, r1
 8005dc6:	f7fa fea7 	bl	8000b18 <__aeabi_dcmpgt>
 8005dca:	2800      	cmp	r0, #0
 8005dcc:	f040 8295 	bne.w	80062fa <_dtoa_r+0x97a>
 8005dd0:	4652      	mov	r2, sl
 8005dd2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005dd6:	4640      	mov	r0, r8
 8005dd8:	4649      	mov	r1, r9
 8005dda:	f7fa fe7f 	bl	8000adc <__aeabi_dcmplt>
 8005dde:	2800      	cmp	r0, #0
 8005de0:	f040 8289 	bne.w	80062f6 <_dtoa_r+0x976>
 8005de4:	ec5b ab19 	vmov	sl, fp, d9
 8005de8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	f2c0 8148 	blt.w	8006080 <_dtoa_r+0x700>
 8005df0:	9a00      	ldr	r2, [sp, #0]
 8005df2:	2a0e      	cmp	r2, #14
 8005df4:	f300 8144 	bgt.w	8006080 <_dtoa_r+0x700>
 8005df8:	4b67      	ldr	r3, [pc, #412]	; (8005f98 <_dtoa_r+0x618>)
 8005dfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005dfe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f280 80d5 	bge.w	8005fb4 <_dtoa_r+0x634>
 8005e0a:	9b03      	ldr	r3, [sp, #12]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f300 80d1 	bgt.w	8005fb4 <_dtoa_r+0x634>
 8005e12:	f040 826f 	bne.w	80062f4 <_dtoa_r+0x974>
 8005e16:	4b65      	ldr	r3, [pc, #404]	; (8005fac <_dtoa_r+0x62c>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	4640      	mov	r0, r8
 8005e1c:	4649      	mov	r1, r9
 8005e1e:	f7fa fbeb 	bl	80005f8 <__aeabi_dmul>
 8005e22:	4652      	mov	r2, sl
 8005e24:	465b      	mov	r3, fp
 8005e26:	f7fa fe6d 	bl	8000b04 <__aeabi_dcmpge>
 8005e2a:	9e03      	ldr	r6, [sp, #12]
 8005e2c:	4637      	mov	r7, r6
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	f040 8245 	bne.w	80062be <_dtoa_r+0x93e>
 8005e34:	9d01      	ldr	r5, [sp, #4]
 8005e36:	2331      	movs	r3, #49	; 0x31
 8005e38:	f805 3b01 	strb.w	r3, [r5], #1
 8005e3c:	9b00      	ldr	r3, [sp, #0]
 8005e3e:	3301      	adds	r3, #1
 8005e40:	9300      	str	r3, [sp, #0]
 8005e42:	e240      	b.n	80062c6 <_dtoa_r+0x946>
 8005e44:	07f2      	lsls	r2, r6, #31
 8005e46:	d505      	bpl.n	8005e54 <_dtoa_r+0x4d4>
 8005e48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e4c:	f7fa fbd4 	bl	80005f8 <__aeabi_dmul>
 8005e50:	3501      	adds	r5, #1
 8005e52:	2301      	movs	r3, #1
 8005e54:	1076      	asrs	r6, r6, #1
 8005e56:	3708      	adds	r7, #8
 8005e58:	e777      	b.n	8005d4a <_dtoa_r+0x3ca>
 8005e5a:	2502      	movs	r5, #2
 8005e5c:	e779      	b.n	8005d52 <_dtoa_r+0x3d2>
 8005e5e:	9f00      	ldr	r7, [sp, #0]
 8005e60:	9e03      	ldr	r6, [sp, #12]
 8005e62:	e794      	b.n	8005d8e <_dtoa_r+0x40e>
 8005e64:	9901      	ldr	r1, [sp, #4]
 8005e66:	4b4c      	ldr	r3, [pc, #304]	; (8005f98 <_dtoa_r+0x618>)
 8005e68:	4431      	add	r1, r6
 8005e6a:	910d      	str	r1, [sp, #52]	; 0x34
 8005e6c:	9908      	ldr	r1, [sp, #32]
 8005e6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005e72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e76:	2900      	cmp	r1, #0
 8005e78:	d043      	beq.n	8005f02 <_dtoa_r+0x582>
 8005e7a:	494d      	ldr	r1, [pc, #308]	; (8005fb0 <_dtoa_r+0x630>)
 8005e7c:	2000      	movs	r0, #0
 8005e7e:	f7fa fce5 	bl	800084c <__aeabi_ddiv>
 8005e82:	4652      	mov	r2, sl
 8005e84:	465b      	mov	r3, fp
 8005e86:	f7fa f9ff 	bl	8000288 <__aeabi_dsub>
 8005e8a:	9d01      	ldr	r5, [sp, #4]
 8005e8c:	4682      	mov	sl, r0
 8005e8e:	468b      	mov	fp, r1
 8005e90:	4649      	mov	r1, r9
 8005e92:	4640      	mov	r0, r8
 8005e94:	f7fa fe60 	bl	8000b58 <__aeabi_d2iz>
 8005e98:	4606      	mov	r6, r0
 8005e9a:	f7fa fb43 	bl	8000524 <__aeabi_i2d>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	4640      	mov	r0, r8
 8005ea4:	4649      	mov	r1, r9
 8005ea6:	f7fa f9ef 	bl	8000288 <__aeabi_dsub>
 8005eaa:	3630      	adds	r6, #48	; 0x30
 8005eac:	f805 6b01 	strb.w	r6, [r5], #1
 8005eb0:	4652      	mov	r2, sl
 8005eb2:	465b      	mov	r3, fp
 8005eb4:	4680      	mov	r8, r0
 8005eb6:	4689      	mov	r9, r1
 8005eb8:	f7fa fe10 	bl	8000adc <__aeabi_dcmplt>
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	d163      	bne.n	8005f88 <_dtoa_r+0x608>
 8005ec0:	4642      	mov	r2, r8
 8005ec2:	464b      	mov	r3, r9
 8005ec4:	4936      	ldr	r1, [pc, #216]	; (8005fa0 <_dtoa_r+0x620>)
 8005ec6:	2000      	movs	r0, #0
 8005ec8:	f7fa f9de 	bl	8000288 <__aeabi_dsub>
 8005ecc:	4652      	mov	r2, sl
 8005ece:	465b      	mov	r3, fp
 8005ed0:	f7fa fe04 	bl	8000adc <__aeabi_dcmplt>
 8005ed4:	2800      	cmp	r0, #0
 8005ed6:	f040 80b5 	bne.w	8006044 <_dtoa_r+0x6c4>
 8005eda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005edc:	429d      	cmp	r5, r3
 8005ede:	d081      	beq.n	8005de4 <_dtoa_r+0x464>
 8005ee0:	4b30      	ldr	r3, [pc, #192]	; (8005fa4 <_dtoa_r+0x624>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	4650      	mov	r0, sl
 8005ee6:	4659      	mov	r1, fp
 8005ee8:	f7fa fb86 	bl	80005f8 <__aeabi_dmul>
 8005eec:	4b2d      	ldr	r3, [pc, #180]	; (8005fa4 <_dtoa_r+0x624>)
 8005eee:	4682      	mov	sl, r0
 8005ef0:	468b      	mov	fp, r1
 8005ef2:	4640      	mov	r0, r8
 8005ef4:	4649      	mov	r1, r9
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	f7fa fb7e 	bl	80005f8 <__aeabi_dmul>
 8005efc:	4680      	mov	r8, r0
 8005efe:	4689      	mov	r9, r1
 8005f00:	e7c6      	b.n	8005e90 <_dtoa_r+0x510>
 8005f02:	4650      	mov	r0, sl
 8005f04:	4659      	mov	r1, fp
 8005f06:	f7fa fb77 	bl	80005f8 <__aeabi_dmul>
 8005f0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f0c:	9d01      	ldr	r5, [sp, #4]
 8005f0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f10:	4682      	mov	sl, r0
 8005f12:	468b      	mov	fp, r1
 8005f14:	4649      	mov	r1, r9
 8005f16:	4640      	mov	r0, r8
 8005f18:	f7fa fe1e 	bl	8000b58 <__aeabi_d2iz>
 8005f1c:	4606      	mov	r6, r0
 8005f1e:	f7fa fb01 	bl	8000524 <__aeabi_i2d>
 8005f22:	3630      	adds	r6, #48	; 0x30
 8005f24:	4602      	mov	r2, r0
 8005f26:	460b      	mov	r3, r1
 8005f28:	4640      	mov	r0, r8
 8005f2a:	4649      	mov	r1, r9
 8005f2c:	f7fa f9ac 	bl	8000288 <__aeabi_dsub>
 8005f30:	f805 6b01 	strb.w	r6, [r5], #1
 8005f34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f36:	429d      	cmp	r5, r3
 8005f38:	4680      	mov	r8, r0
 8005f3a:	4689      	mov	r9, r1
 8005f3c:	f04f 0200 	mov.w	r2, #0
 8005f40:	d124      	bne.n	8005f8c <_dtoa_r+0x60c>
 8005f42:	4b1b      	ldr	r3, [pc, #108]	; (8005fb0 <_dtoa_r+0x630>)
 8005f44:	4650      	mov	r0, sl
 8005f46:	4659      	mov	r1, fp
 8005f48:	f7fa f9a0 	bl	800028c <__adddf3>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	460b      	mov	r3, r1
 8005f50:	4640      	mov	r0, r8
 8005f52:	4649      	mov	r1, r9
 8005f54:	f7fa fde0 	bl	8000b18 <__aeabi_dcmpgt>
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	d173      	bne.n	8006044 <_dtoa_r+0x6c4>
 8005f5c:	4652      	mov	r2, sl
 8005f5e:	465b      	mov	r3, fp
 8005f60:	4913      	ldr	r1, [pc, #76]	; (8005fb0 <_dtoa_r+0x630>)
 8005f62:	2000      	movs	r0, #0
 8005f64:	f7fa f990 	bl	8000288 <__aeabi_dsub>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	460b      	mov	r3, r1
 8005f6c:	4640      	mov	r0, r8
 8005f6e:	4649      	mov	r1, r9
 8005f70:	f7fa fdb4 	bl	8000adc <__aeabi_dcmplt>
 8005f74:	2800      	cmp	r0, #0
 8005f76:	f43f af35 	beq.w	8005de4 <_dtoa_r+0x464>
 8005f7a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005f7c:	1e6b      	subs	r3, r5, #1
 8005f7e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f80:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005f84:	2b30      	cmp	r3, #48	; 0x30
 8005f86:	d0f8      	beq.n	8005f7a <_dtoa_r+0x5fa>
 8005f88:	9700      	str	r7, [sp, #0]
 8005f8a:	e049      	b.n	8006020 <_dtoa_r+0x6a0>
 8005f8c:	4b05      	ldr	r3, [pc, #20]	; (8005fa4 <_dtoa_r+0x624>)
 8005f8e:	f7fa fb33 	bl	80005f8 <__aeabi_dmul>
 8005f92:	4680      	mov	r8, r0
 8005f94:	4689      	mov	r9, r1
 8005f96:	e7bd      	b.n	8005f14 <_dtoa_r+0x594>
 8005f98:	08007ba0 	.word	0x08007ba0
 8005f9c:	08007b78 	.word	0x08007b78
 8005fa0:	3ff00000 	.word	0x3ff00000
 8005fa4:	40240000 	.word	0x40240000
 8005fa8:	401c0000 	.word	0x401c0000
 8005fac:	40140000 	.word	0x40140000
 8005fb0:	3fe00000 	.word	0x3fe00000
 8005fb4:	9d01      	ldr	r5, [sp, #4]
 8005fb6:	4656      	mov	r6, sl
 8005fb8:	465f      	mov	r7, fp
 8005fba:	4642      	mov	r2, r8
 8005fbc:	464b      	mov	r3, r9
 8005fbe:	4630      	mov	r0, r6
 8005fc0:	4639      	mov	r1, r7
 8005fc2:	f7fa fc43 	bl	800084c <__aeabi_ddiv>
 8005fc6:	f7fa fdc7 	bl	8000b58 <__aeabi_d2iz>
 8005fca:	4682      	mov	sl, r0
 8005fcc:	f7fa faaa 	bl	8000524 <__aeabi_i2d>
 8005fd0:	4642      	mov	r2, r8
 8005fd2:	464b      	mov	r3, r9
 8005fd4:	f7fa fb10 	bl	80005f8 <__aeabi_dmul>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	460b      	mov	r3, r1
 8005fdc:	4630      	mov	r0, r6
 8005fde:	4639      	mov	r1, r7
 8005fe0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005fe4:	f7fa f950 	bl	8000288 <__aeabi_dsub>
 8005fe8:	f805 6b01 	strb.w	r6, [r5], #1
 8005fec:	9e01      	ldr	r6, [sp, #4]
 8005fee:	9f03      	ldr	r7, [sp, #12]
 8005ff0:	1bae      	subs	r6, r5, r6
 8005ff2:	42b7      	cmp	r7, r6
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	d135      	bne.n	8006066 <_dtoa_r+0x6e6>
 8005ffa:	f7fa f947 	bl	800028c <__adddf3>
 8005ffe:	4642      	mov	r2, r8
 8006000:	464b      	mov	r3, r9
 8006002:	4606      	mov	r6, r0
 8006004:	460f      	mov	r7, r1
 8006006:	f7fa fd87 	bl	8000b18 <__aeabi_dcmpgt>
 800600a:	b9d0      	cbnz	r0, 8006042 <_dtoa_r+0x6c2>
 800600c:	4642      	mov	r2, r8
 800600e:	464b      	mov	r3, r9
 8006010:	4630      	mov	r0, r6
 8006012:	4639      	mov	r1, r7
 8006014:	f7fa fd58 	bl	8000ac8 <__aeabi_dcmpeq>
 8006018:	b110      	cbz	r0, 8006020 <_dtoa_r+0x6a0>
 800601a:	f01a 0f01 	tst.w	sl, #1
 800601e:	d110      	bne.n	8006042 <_dtoa_r+0x6c2>
 8006020:	4620      	mov	r0, r4
 8006022:	ee18 1a10 	vmov	r1, s16
 8006026:	f000 faf3 	bl	8006610 <_Bfree>
 800602a:	2300      	movs	r3, #0
 800602c:	9800      	ldr	r0, [sp, #0]
 800602e:	702b      	strb	r3, [r5, #0]
 8006030:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006032:	3001      	adds	r0, #1
 8006034:	6018      	str	r0, [r3, #0]
 8006036:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006038:	2b00      	cmp	r3, #0
 800603a:	f43f acf1 	beq.w	8005a20 <_dtoa_r+0xa0>
 800603e:	601d      	str	r5, [r3, #0]
 8006040:	e4ee      	b.n	8005a20 <_dtoa_r+0xa0>
 8006042:	9f00      	ldr	r7, [sp, #0]
 8006044:	462b      	mov	r3, r5
 8006046:	461d      	mov	r5, r3
 8006048:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800604c:	2a39      	cmp	r2, #57	; 0x39
 800604e:	d106      	bne.n	800605e <_dtoa_r+0x6de>
 8006050:	9a01      	ldr	r2, [sp, #4]
 8006052:	429a      	cmp	r2, r3
 8006054:	d1f7      	bne.n	8006046 <_dtoa_r+0x6c6>
 8006056:	9901      	ldr	r1, [sp, #4]
 8006058:	2230      	movs	r2, #48	; 0x30
 800605a:	3701      	adds	r7, #1
 800605c:	700a      	strb	r2, [r1, #0]
 800605e:	781a      	ldrb	r2, [r3, #0]
 8006060:	3201      	adds	r2, #1
 8006062:	701a      	strb	r2, [r3, #0]
 8006064:	e790      	b.n	8005f88 <_dtoa_r+0x608>
 8006066:	4ba6      	ldr	r3, [pc, #664]	; (8006300 <_dtoa_r+0x980>)
 8006068:	2200      	movs	r2, #0
 800606a:	f7fa fac5 	bl	80005f8 <__aeabi_dmul>
 800606e:	2200      	movs	r2, #0
 8006070:	2300      	movs	r3, #0
 8006072:	4606      	mov	r6, r0
 8006074:	460f      	mov	r7, r1
 8006076:	f7fa fd27 	bl	8000ac8 <__aeabi_dcmpeq>
 800607a:	2800      	cmp	r0, #0
 800607c:	d09d      	beq.n	8005fba <_dtoa_r+0x63a>
 800607e:	e7cf      	b.n	8006020 <_dtoa_r+0x6a0>
 8006080:	9a08      	ldr	r2, [sp, #32]
 8006082:	2a00      	cmp	r2, #0
 8006084:	f000 80d7 	beq.w	8006236 <_dtoa_r+0x8b6>
 8006088:	9a06      	ldr	r2, [sp, #24]
 800608a:	2a01      	cmp	r2, #1
 800608c:	f300 80ba 	bgt.w	8006204 <_dtoa_r+0x884>
 8006090:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006092:	2a00      	cmp	r2, #0
 8006094:	f000 80b2 	beq.w	80061fc <_dtoa_r+0x87c>
 8006098:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800609c:	9e07      	ldr	r6, [sp, #28]
 800609e:	9d04      	ldr	r5, [sp, #16]
 80060a0:	9a04      	ldr	r2, [sp, #16]
 80060a2:	441a      	add	r2, r3
 80060a4:	9204      	str	r2, [sp, #16]
 80060a6:	9a05      	ldr	r2, [sp, #20]
 80060a8:	2101      	movs	r1, #1
 80060aa:	441a      	add	r2, r3
 80060ac:	4620      	mov	r0, r4
 80060ae:	9205      	str	r2, [sp, #20]
 80060b0:	f000 fb66 	bl	8006780 <__i2b>
 80060b4:	4607      	mov	r7, r0
 80060b6:	2d00      	cmp	r5, #0
 80060b8:	dd0c      	ble.n	80060d4 <_dtoa_r+0x754>
 80060ba:	9b05      	ldr	r3, [sp, #20]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	dd09      	ble.n	80060d4 <_dtoa_r+0x754>
 80060c0:	42ab      	cmp	r3, r5
 80060c2:	9a04      	ldr	r2, [sp, #16]
 80060c4:	bfa8      	it	ge
 80060c6:	462b      	movge	r3, r5
 80060c8:	1ad2      	subs	r2, r2, r3
 80060ca:	9204      	str	r2, [sp, #16]
 80060cc:	9a05      	ldr	r2, [sp, #20]
 80060ce:	1aed      	subs	r5, r5, r3
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	9305      	str	r3, [sp, #20]
 80060d4:	9b07      	ldr	r3, [sp, #28]
 80060d6:	b31b      	cbz	r3, 8006120 <_dtoa_r+0x7a0>
 80060d8:	9b08      	ldr	r3, [sp, #32]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f000 80af 	beq.w	800623e <_dtoa_r+0x8be>
 80060e0:	2e00      	cmp	r6, #0
 80060e2:	dd13      	ble.n	800610c <_dtoa_r+0x78c>
 80060e4:	4639      	mov	r1, r7
 80060e6:	4632      	mov	r2, r6
 80060e8:	4620      	mov	r0, r4
 80060ea:	f000 fc09 	bl	8006900 <__pow5mult>
 80060ee:	ee18 2a10 	vmov	r2, s16
 80060f2:	4601      	mov	r1, r0
 80060f4:	4607      	mov	r7, r0
 80060f6:	4620      	mov	r0, r4
 80060f8:	f000 fb58 	bl	80067ac <__multiply>
 80060fc:	ee18 1a10 	vmov	r1, s16
 8006100:	4680      	mov	r8, r0
 8006102:	4620      	mov	r0, r4
 8006104:	f000 fa84 	bl	8006610 <_Bfree>
 8006108:	ee08 8a10 	vmov	s16, r8
 800610c:	9b07      	ldr	r3, [sp, #28]
 800610e:	1b9a      	subs	r2, r3, r6
 8006110:	d006      	beq.n	8006120 <_dtoa_r+0x7a0>
 8006112:	ee18 1a10 	vmov	r1, s16
 8006116:	4620      	mov	r0, r4
 8006118:	f000 fbf2 	bl	8006900 <__pow5mult>
 800611c:	ee08 0a10 	vmov	s16, r0
 8006120:	2101      	movs	r1, #1
 8006122:	4620      	mov	r0, r4
 8006124:	f000 fb2c 	bl	8006780 <__i2b>
 8006128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800612a:	2b00      	cmp	r3, #0
 800612c:	4606      	mov	r6, r0
 800612e:	f340 8088 	ble.w	8006242 <_dtoa_r+0x8c2>
 8006132:	461a      	mov	r2, r3
 8006134:	4601      	mov	r1, r0
 8006136:	4620      	mov	r0, r4
 8006138:	f000 fbe2 	bl	8006900 <__pow5mult>
 800613c:	9b06      	ldr	r3, [sp, #24]
 800613e:	2b01      	cmp	r3, #1
 8006140:	4606      	mov	r6, r0
 8006142:	f340 8081 	ble.w	8006248 <_dtoa_r+0x8c8>
 8006146:	f04f 0800 	mov.w	r8, #0
 800614a:	6933      	ldr	r3, [r6, #16]
 800614c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006150:	6918      	ldr	r0, [r3, #16]
 8006152:	f000 fac5 	bl	80066e0 <__hi0bits>
 8006156:	f1c0 0020 	rsb	r0, r0, #32
 800615a:	9b05      	ldr	r3, [sp, #20]
 800615c:	4418      	add	r0, r3
 800615e:	f010 001f 	ands.w	r0, r0, #31
 8006162:	f000 8092 	beq.w	800628a <_dtoa_r+0x90a>
 8006166:	f1c0 0320 	rsb	r3, r0, #32
 800616a:	2b04      	cmp	r3, #4
 800616c:	f340 808a 	ble.w	8006284 <_dtoa_r+0x904>
 8006170:	f1c0 001c 	rsb	r0, r0, #28
 8006174:	9b04      	ldr	r3, [sp, #16]
 8006176:	4403      	add	r3, r0
 8006178:	9304      	str	r3, [sp, #16]
 800617a:	9b05      	ldr	r3, [sp, #20]
 800617c:	4403      	add	r3, r0
 800617e:	4405      	add	r5, r0
 8006180:	9305      	str	r3, [sp, #20]
 8006182:	9b04      	ldr	r3, [sp, #16]
 8006184:	2b00      	cmp	r3, #0
 8006186:	dd07      	ble.n	8006198 <_dtoa_r+0x818>
 8006188:	ee18 1a10 	vmov	r1, s16
 800618c:	461a      	mov	r2, r3
 800618e:	4620      	mov	r0, r4
 8006190:	f000 fc10 	bl	80069b4 <__lshift>
 8006194:	ee08 0a10 	vmov	s16, r0
 8006198:	9b05      	ldr	r3, [sp, #20]
 800619a:	2b00      	cmp	r3, #0
 800619c:	dd05      	ble.n	80061aa <_dtoa_r+0x82a>
 800619e:	4631      	mov	r1, r6
 80061a0:	461a      	mov	r2, r3
 80061a2:	4620      	mov	r0, r4
 80061a4:	f000 fc06 	bl	80069b4 <__lshift>
 80061a8:	4606      	mov	r6, r0
 80061aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d06e      	beq.n	800628e <_dtoa_r+0x90e>
 80061b0:	ee18 0a10 	vmov	r0, s16
 80061b4:	4631      	mov	r1, r6
 80061b6:	f000 fc6d 	bl	8006a94 <__mcmp>
 80061ba:	2800      	cmp	r0, #0
 80061bc:	da67      	bge.n	800628e <_dtoa_r+0x90e>
 80061be:	9b00      	ldr	r3, [sp, #0]
 80061c0:	3b01      	subs	r3, #1
 80061c2:	ee18 1a10 	vmov	r1, s16
 80061c6:	9300      	str	r3, [sp, #0]
 80061c8:	220a      	movs	r2, #10
 80061ca:	2300      	movs	r3, #0
 80061cc:	4620      	mov	r0, r4
 80061ce:	f000 fa41 	bl	8006654 <__multadd>
 80061d2:	9b08      	ldr	r3, [sp, #32]
 80061d4:	ee08 0a10 	vmov	s16, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	f000 81b1 	beq.w	8006540 <_dtoa_r+0xbc0>
 80061de:	2300      	movs	r3, #0
 80061e0:	4639      	mov	r1, r7
 80061e2:	220a      	movs	r2, #10
 80061e4:	4620      	mov	r0, r4
 80061e6:	f000 fa35 	bl	8006654 <__multadd>
 80061ea:	9b02      	ldr	r3, [sp, #8]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	4607      	mov	r7, r0
 80061f0:	f300 808e 	bgt.w	8006310 <_dtoa_r+0x990>
 80061f4:	9b06      	ldr	r3, [sp, #24]
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	dc51      	bgt.n	800629e <_dtoa_r+0x91e>
 80061fa:	e089      	b.n	8006310 <_dtoa_r+0x990>
 80061fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80061fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006202:	e74b      	b.n	800609c <_dtoa_r+0x71c>
 8006204:	9b03      	ldr	r3, [sp, #12]
 8006206:	1e5e      	subs	r6, r3, #1
 8006208:	9b07      	ldr	r3, [sp, #28]
 800620a:	42b3      	cmp	r3, r6
 800620c:	bfbf      	itttt	lt
 800620e:	9b07      	ldrlt	r3, [sp, #28]
 8006210:	9607      	strlt	r6, [sp, #28]
 8006212:	1af2      	sublt	r2, r6, r3
 8006214:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006216:	bfb6      	itet	lt
 8006218:	189b      	addlt	r3, r3, r2
 800621a:	1b9e      	subge	r6, r3, r6
 800621c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800621e:	9b03      	ldr	r3, [sp, #12]
 8006220:	bfb8      	it	lt
 8006222:	2600      	movlt	r6, #0
 8006224:	2b00      	cmp	r3, #0
 8006226:	bfb7      	itett	lt
 8006228:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800622c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006230:	1a9d      	sublt	r5, r3, r2
 8006232:	2300      	movlt	r3, #0
 8006234:	e734      	b.n	80060a0 <_dtoa_r+0x720>
 8006236:	9e07      	ldr	r6, [sp, #28]
 8006238:	9d04      	ldr	r5, [sp, #16]
 800623a:	9f08      	ldr	r7, [sp, #32]
 800623c:	e73b      	b.n	80060b6 <_dtoa_r+0x736>
 800623e:	9a07      	ldr	r2, [sp, #28]
 8006240:	e767      	b.n	8006112 <_dtoa_r+0x792>
 8006242:	9b06      	ldr	r3, [sp, #24]
 8006244:	2b01      	cmp	r3, #1
 8006246:	dc18      	bgt.n	800627a <_dtoa_r+0x8fa>
 8006248:	f1ba 0f00 	cmp.w	sl, #0
 800624c:	d115      	bne.n	800627a <_dtoa_r+0x8fa>
 800624e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006252:	b993      	cbnz	r3, 800627a <_dtoa_r+0x8fa>
 8006254:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006258:	0d1b      	lsrs	r3, r3, #20
 800625a:	051b      	lsls	r3, r3, #20
 800625c:	b183      	cbz	r3, 8006280 <_dtoa_r+0x900>
 800625e:	9b04      	ldr	r3, [sp, #16]
 8006260:	3301      	adds	r3, #1
 8006262:	9304      	str	r3, [sp, #16]
 8006264:	9b05      	ldr	r3, [sp, #20]
 8006266:	3301      	adds	r3, #1
 8006268:	9305      	str	r3, [sp, #20]
 800626a:	f04f 0801 	mov.w	r8, #1
 800626e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006270:	2b00      	cmp	r3, #0
 8006272:	f47f af6a 	bne.w	800614a <_dtoa_r+0x7ca>
 8006276:	2001      	movs	r0, #1
 8006278:	e76f      	b.n	800615a <_dtoa_r+0x7da>
 800627a:	f04f 0800 	mov.w	r8, #0
 800627e:	e7f6      	b.n	800626e <_dtoa_r+0x8ee>
 8006280:	4698      	mov	r8, r3
 8006282:	e7f4      	b.n	800626e <_dtoa_r+0x8ee>
 8006284:	f43f af7d 	beq.w	8006182 <_dtoa_r+0x802>
 8006288:	4618      	mov	r0, r3
 800628a:	301c      	adds	r0, #28
 800628c:	e772      	b.n	8006174 <_dtoa_r+0x7f4>
 800628e:	9b03      	ldr	r3, [sp, #12]
 8006290:	2b00      	cmp	r3, #0
 8006292:	dc37      	bgt.n	8006304 <_dtoa_r+0x984>
 8006294:	9b06      	ldr	r3, [sp, #24]
 8006296:	2b02      	cmp	r3, #2
 8006298:	dd34      	ble.n	8006304 <_dtoa_r+0x984>
 800629a:	9b03      	ldr	r3, [sp, #12]
 800629c:	9302      	str	r3, [sp, #8]
 800629e:	9b02      	ldr	r3, [sp, #8]
 80062a0:	b96b      	cbnz	r3, 80062be <_dtoa_r+0x93e>
 80062a2:	4631      	mov	r1, r6
 80062a4:	2205      	movs	r2, #5
 80062a6:	4620      	mov	r0, r4
 80062a8:	f000 f9d4 	bl	8006654 <__multadd>
 80062ac:	4601      	mov	r1, r0
 80062ae:	4606      	mov	r6, r0
 80062b0:	ee18 0a10 	vmov	r0, s16
 80062b4:	f000 fbee 	bl	8006a94 <__mcmp>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	f73f adbb 	bgt.w	8005e34 <_dtoa_r+0x4b4>
 80062be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062c0:	9d01      	ldr	r5, [sp, #4]
 80062c2:	43db      	mvns	r3, r3
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	f04f 0800 	mov.w	r8, #0
 80062ca:	4631      	mov	r1, r6
 80062cc:	4620      	mov	r0, r4
 80062ce:	f000 f99f 	bl	8006610 <_Bfree>
 80062d2:	2f00      	cmp	r7, #0
 80062d4:	f43f aea4 	beq.w	8006020 <_dtoa_r+0x6a0>
 80062d8:	f1b8 0f00 	cmp.w	r8, #0
 80062dc:	d005      	beq.n	80062ea <_dtoa_r+0x96a>
 80062de:	45b8      	cmp	r8, r7
 80062e0:	d003      	beq.n	80062ea <_dtoa_r+0x96a>
 80062e2:	4641      	mov	r1, r8
 80062e4:	4620      	mov	r0, r4
 80062e6:	f000 f993 	bl	8006610 <_Bfree>
 80062ea:	4639      	mov	r1, r7
 80062ec:	4620      	mov	r0, r4
 80062ee:	f000 f98f 	bl	8006610 <_Bfree>
 80062f2:	e695      	b.n	8006020 <_dtoa_r+0x6a0>
 80062f4:	2600      	movs	r6, #0
 80062f6:	4637      	mov	r7, r6
 80062f8:	e7e1      	b.n	80062be <_dtoa_r+0x93e>
 80062fa:	9700      	str	r7, [sp, #0]
 80062fc:	4637      	mov	r7, r6
 80062fe:	e599      	b.n	8005e34 <_dtoa_r+0x4b4>
 8006300:	40240000 	.word	0x40240000
 8006304:	9b08      	ldr	r3, [sp, #32]
 8006306:	2b00      	cmp	r3, #0
 8006308:	f000 80ca 	beq.w	80064a0 <_dtoa_r+0xb20>
 800630c:	9b03      	ldr	r3, [sp, #12]
 800630e:	9302      	str	r3, [sp, #8]
 8006310:	2d00      	cmp	r5, #0
 8006312:	dd05      	ble.n	8006320 <_dtoa_r+0x9a0>
 8006314:	4639      	mov	r1, r7
 8006316:	462a      	mov	r2, r5
 8006318:	4620      	mov	r0, r4
 800631a:	f000 fb4b 	bl	80069b4 <__lshift>
 800631e:	4607      	mov	r7, r0
 8006320:	f1b8 0f00 	cmp.w	r8, #0
 8006324:	d05b      	beq.n	80063de <_dtoa_r+0xa5e>
 8006326:	6879      	ldr	r1, [r7, #4]
 8006328:	4620      	mov	r0, r4
 800632a:	f000 f931 	bl	8006590 <_Balloc>
 800632e:	4605      	mov	r5, r0
 8006330:	b928      	cbnz	r0, 800633e <_dtoa_r+0x9be>
 8006332:	4b87      	ldr	r3, [pc, #540]	; (8006550 <_dtoa_r+0xbd0>)
 8006334:	4602      	mov	r2, r0
 8006336:	f240 21ea 	movw	r1, #746	; 0x2ea
 800633a:	f7ff bb3b 	b.w	80059b4 <_dtoa_r+0x34>
 800633e:	693a      	ldr	r2, [r7, #16]
 8006340:	3202      	adds	r2, #2
 8006342:	0092      	lsls	r2, r2, #2
 8006344:	f107 010c 	add.w	r1, r7, #12
 8006348:	300c      	adds	r0, #12
 800634a:	f000 f913 	bl	8006574 <memcpy>
 800634e:	2201      	movs	r2, #1
 8006350:	4629      	mov	r1, r5
 8006352:	4620      	mov	r0, r4
 8006354:	f000 fb2e 	bl	80069b4 <__lshift>
 8006358:	9b01      	ldr	r3, [sp, #4]
 800635a:	f103 0901 	add.w	r9, r3, #1
 800635e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006362:	4413      	add	r3, r2
 8006364:	9305      	str	r3, [sp, #20]
 8006366:	f00a 0301 	and.w	r3, sl, #1
 800636a:	46b8      	mov	r8, r7
 800636c:	9304      	str	r3, [sp, #16]
 800636e:	4607      	mov	r7, r0
 8006370:	4631      	mov	r1, r6
 8006372:	ee18 0a10 	vmov	r0, s16
 8006376:	f7ff fa75 	bl	8005864 <quorem>
 800637a:	4641      	mov	r1, r8
 800637c:	9002      	str	r0, [sp, #8]
 800637e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006382:	ee18 0a10 	vmov	r0, s16
 8006386:	f000 fb85 	bl	8006a94 <__mcmp>
 800638a:	463a      	mov	r2, r7
 800638c:	9003      	str	r0, [sp, #12]
 800638e:	4631      	mov	r1, r6
 8006390:	4620      	mov	r0, r4
 8006392:	f000 fb9b 	bl	8006acc <__mdiff>
 8006396:	68c2      	ldr	r2, [r0, #12]
 8006398:	f109 3bff 	add.w	fp, r9, #4294967295
 800639c:	4605      	mov	r5, r0
 800639e:	bb02      	cbnz	r2, 80063e2 <_dtoa_r+0xa62>
 80063a0:	4601      	mov	r1, r0
 80063a2:	ee18 0a10 	vmov	r0, s16
 80063a6:	f000 fb75 	bl	8006a94 <__mcmp>
 80063aa:	4602      	mov	r2, r0
 80063ac:	4629      	mov	r1, r5
 80063ae:	4620      	mov	r0, r4
 80063b0:	9207      	str	r2, [sp, #28]
 80063b2:	f000 f92d 	bl	8006610 <_Bfree>
 80063b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80063ba:	ea43 0102 	orr.w	r1, r3, r2
 80063be:	9b04      	ldr	r3, [sp, #16]
 80063c0:	430b      	orrs	r3, r1
 80063c2:	464d      	mov	r5, r9
 80063c4:	d10f      	bne.n	80063e6 <_dtoa_r+0xa66>
 80063c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80063ca:	d02a      	beq.n	8006422 <_dtoa_r+0xaa2>
 80063cc:	9b03      	ldr	r3, [sp, #12]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	dd02      	ble.n	80063d8 <_dtoa_r+0xa58>
 80063d2:	9b02      	ldr	r3, [sp, #8]
 80063d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80063d8:	f88b a000 	strb.w	sl, [fp]
 80063dc:	e775      	b.n	80062ca <_dtoa_r+0x94a>
 80063de:	4638      	mov	r0, r7
 80063e0:	e7ba      	b.n	8006358 <_dtoa_r+0x9d8>
 80063e2:	2201      	movs	r2, #1
 80063e4:	e7e2      	b.n	80063ac <_dtoa_r+0xa2c>
 80063e6:	9b03      	ldr	r3, [sp, #12]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	db04      	blt.n	80063f6 <_dtoa_r+0xa76>
 80063ec:	9906      	ldr	r1, [sp, #24]
 80063ee:	430b      	orrs	r3, r1
 80063f0:	9904      	ldr	r1, [sp, #16]
 80063f2:	430b      	orrs	r3, r1
 80063f4:	d122      	bne.n	800643c <_dtoa_r+0xabc>
 80063f6:	2a00      	cmp	r2, #0
 80063f8:	ddee      	ble.n	80063d8 <_dtoa_r+0xa58>
 80063fa:	ee18 1a10 	vmov	r1, s16
 80063fe:	2201      	movs	r2, #1
 8006400:	4620      	mov	r0, r4
 8006402:	f000 fad7 	bl	80069b4 <__lshift>
 8006406:	4631      	mov	r1, r6
 8006408:	ee08 0a10 	vmov	s16, r0
 800640c:	f000 fb42 	bl	8006a94 <__mcmp>
 8006410:	2800      	cmp	r0, #0
 8006412:	dc03      	bgt.n	800641c <_dtoa_r+0xa9c>
 8006414:	d1e0      	bne.n	80063d8 <_dtoa_r+0xa58>
 8006416:	f01a 0f01 	tst.w	sl, #1
 800641a:	d0dd      	beq.n	80063d8 <_dtoa_r+0xa58>
 800641c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006420:	d1d7      	bne.n	80063d2 <_dtoa_r+0xa52>
 8006422:	2339      	movs	r3, #57	; 0x39
 8006424:	f88b 3000 	strb.w	r3, [fp]
 8006428:	462b      	mov	r3, r5
 800642a:	461d      	mov	r5, r3
 800642c:	3b01      	subs	r3, #1
 800642e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006432:	2a39      	cmp	r2, #57	; 0x39
 8006434:	d071      	beq.n	800651a <_dtoa_r+0xb9a>
 8006436:	3201      	adds	r2, #1
 8006438:	701a      	strb	r2, [r3, #0]
 800643a:	e746      	b.n	80062ca <_dtoa_r+0x94a>
 800643c:	2a00      	cmp	r2, #0
 800643e:	dd07      	ble.n	8006450 <_dtoa_r+0xad0>
 8006440:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006444:	d0ed      	beq.n	8006422 <_dtoa_r+0xaa2>
 8006446:	f10a 0301 	add.w	r3, sl, #1
 800644a:	f88b 3000 	strb.w	r3, [fp]
 800644e:	e73c      	b.n	80062ca <_dtoa_r+0x94a>
 8006450:	9b05      	ldr	r3, [sp, #20]
 8006452:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006456:	4599      	cmp	r9, r3
 8006458:	d047      	beq.n	80064ea <_dtoa_r+0xb6a>
 800645a:	ee18 1a10 	vmov	r1, s16
 800645e:	2300      	movs	r3, #0
 8006460:	220a      	movs	r2, #10
 8006462:	4620      	mov	r0, r4
 8006464:	f000 f8f6 	bl	8006654 <__multadd>
 8006468:	45b8      	cmp	r8, r7
 800646a:	ee08 0a10 	vmov	s16, r0
 800646e:	f04f 0300 	mov.w	r3, #0
 8006472:	f04f 020a 	mov.w	r2, #10
 8006476:	4641      	mov	r1, r8
 8006478:	4620      	mov	r0, r4
 800647a:	d106      	bne.n	800648a <_dtoa_r+0xb0a>
 800647c:	f000 f8ea 	bl	8006654 <__multadd>
 8006480:	4680      	mov	r8, r0
 8006482:	4607      	mov	r7, r0
 8006484:	f109 0901 	add.w	r9, r9, #1
 8006488:	e772      	b.n	8006370 <_dtoa_r+0x9f0>
 800648a:	f000 f8e3 	bl	8006654 <__multadd>
 800648e:	4639      	mov	r1, r7
 8006490:	4680      	mov	r8, r0
 8006492:	2300      	movs	r3, #0
 8006494:	220a      	movs	r2, #10
 8006496:	4620      	mov	r0, r4
 8006498:	f000 f8dc 	bl	8006654 <__multadd>
 800649c:	4607      	mov	r7, r0
 800649e:	e7f1      	b.n	8006484 <_dtoa_r+0xb04>
 80064a0:	9b03      	ldr	r3, [sp, #12]
 80064a2:	9302      	str	r3, [sp, #8]
 80064a4:	9d01      	ldr	r5, [sp, #4]
 80064a6:	ee18 0a10 	vmov	r0, s16
 80064aa:	4631      	mov	r1, r6
 80064ac:	f7ff f9da 	bl	8005864 <quorem>
 80064b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80064b4:	9b01      	ldr	r3, [sp, #4]
 80064b6:	f805 ab01 	strb.w	sl, [r5], #1
 80064ba:	1aea      	subs	r2, r5, r3
 80064bc:	9b02      	ldr	r3, [sp, #8]
 80064be:	4293      	cmp	r3, r2
 80064c0:	dd09      	ble.n	80064d6 <_dtoa_r+0xb56>
 80064c2:	ee18 1a10 	vmov	r1, s16
 80064c6:	2300      	movs	r3, #0
 80064c8:	220a      	movs	r2, #10
 80064ca:	4620      	mov	r0, r4
 80064cc:	f000 f8c2 	bl	8006654 <__multadd>
 80064d0:	ee08 0a10 	vmov	s16, r0
 80064d4:	e7e7      	b.n	80064a6 <_dtoa_r+0xb26>
 80064d6:	9b02      	ldr	r3, [sp, #8]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	bfc8      	it	gt
 80064dc:	461d      	movgt	r5, r3
 80064de:	9b01      	ldr	r3, [sp, #4]
 80064e0:	bfd8      	it	le
 80064e2:	2501      	movle	r5, #1
 80064e4:	441d      	add	r5, r3
 80064e6:	f04f 0800 	mov.w	r8, #0
 80064ea:	ee18 1a10 	vmov	r1, s16
 80064ee:	2201      	movs	r2, #1
 80064f0:	4620      	mov	r0, r4
 80064f2:	f000 fa5f 	bl	80069b4 <__lshift>
 80064f6:	4631      	mov	r1, r6
 80064f8:	ee08 0a10 	vmov	s16, r0
 80064fc:	f000 faca 	bl	8006a94 <__mcmp>
 8006500:	2800      	cmp	r0, #0
 8006502:	dc91      	bgt.n	8006428 <_dtoa_r+0xaa8>
 8006504:	d102      	bne.n	800650c <_dtoa_r+0xb8c>
 8006506:	f01a 0f01 	tst.w	sl, #1
 800650a:	d18d      	bne.n	8006428 <_dtoa_r+0xaa8>
 800650c:	462b      	mov	r3, r5
 800650e:	461d      	mov	r5, r3
 8006510:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006514:	2a30      	cmp	r2, #48	; 0x30
 8006516:	d0fa      	beq.n	800650e <_dtoa_r+0xb8e>
 8006518:	e6d7      	b.n	80062ca <_dtoa_r+0x94a>
 800651a:	9a01      	ldr	r2, [sp, #4]
 800651c:	429a      	cmp	r2, r3
 800651e:	d184      	bne.n	800642a <_dtoa_r+0xaaa>
 8006520:	9b00      	ldr	r3, [sp, #0]
 8006522:	3301      	adds	r3, #1
 8006524:	9300      	str	r3, [sp, #0]
 8006526:	2331      	movs	r3, #49	; 0x31
 8006528:	7013      	strb	r3, [r2, #0]
 800652a:	e6ce      	b.n	80062ca <_dtoa_r+0x94a>
 800652c:	4b09      	ldr	r3, [pc, #36]	; (8006554 <_dtoa_r+0xbd4>)
 800652e:	f7ff ba95 	b.w	8005a5c <_dtoa_r+0xdc>
 8006532:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006534:	2b00      	cmp	r3, #0
 8006536:	f47f aa6e 	bne.w	8005a16 <_dtoa_r+0x96>
 800653a:	4b07      	ldr	r3, [pc, #28]	; (8006558 <_dtoa_r+0xbd8>)
 800653c:	f7ff ba8e 	b.w	8005a5c <_dtoa_r+0xdc>
 8006540:	9b02      	ldr	r3, [sp, #8]
 8006542:	2b00      	cmp	r3, #0
 8006544:	dcae      	bgt.n	80064a4 <_dtoa_r+0xb24>
 8006546:	9b06      	ldr	r3, [sp, #24]
 8006548:	2b02      	cmp	r3, #2
 800654a:	f73f aea8 	bgt.w	800629e <_dtoa_r+0x91e>
 800654e:	e7a9      	b.n	80064a4 <_dtoa_r+0xb24>
 8006550:	08007b0b 	.word	0x08007b0b
 8006554:	08007a68 	.word	0x08007a68
 8006558:	08007a8c 	.word	0x08007a8c

0800655c <_localeconv_r>:
 800655c:	4800      	ldr	r0, [pc, #0]	; (8006560 <_localeconv_r+0x4>)
 800655e:	4770      	bx	lr
 8006560:	20000160 	.word	0x20000160

08006564 <malloc>:
 8006564:	4b02      	ldr	r3, [pc, #8]	; (8006570 <malloc+0xc>)
 8006566:	4601      	mov	r1, r0
 8006568:	6818      	ldr	r0, [r3, #0]
 800656a:	f000 bc17 	b.w	8006d9c <_malloc_r>
 800656e:	bf00      	nop
 8006570:	2000000c 	.word	0x2000000c

08006574 <memcpy>:
 8006574:	440a      	add	r2, r1
 8006576:	4291      	cmp	r1, r2
 8006578:	f100 33ff 	add.w	r3, r0, #4294967295
 800657c:	d100      	bne.n	8006580 <memcpy+0xc>
 800657e:	4770      	bx	lr
 8006580:	b510      	push	{r4, lr}
 8006582:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006586:	f803 4f01 	strb.w	r4, [r3, #1]!
 800658a:	4291      	cmp	r1, r2
 800658c:	d1f9      	bne.n	8006582 <memcpy+0xe>
 800658e:	bd10      	pop	{r4, pc}

08006590 <_Balloc>:
 8006590:	b570      	push	{r4, r5, r6, lr}
 8006592:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006594:	4604      	mov	r4, r0
 8006596:	460d      	mov	r5, r1
 8006598:	b976      	cbnz	r6, 80065b8 <_Balloc+0x28>
 800659a:	2010      	movs	r0, #16
 800659c:	f7ff ffe2 	bl	8006564 <malloc>
 80065a0:	4602      	mov	r2, r0
 80065a2:	6260      	str	r0, [r4, #36]	; 0x24
 80065a4:	b920      	cbnz	r0, 80065b0 <_Balloc+0x20>
 80065a6:	4b18      	ldr	r3, [pc, #96]	; (8006608 <_Balloc+0x78>)
 80065a8:	4818      	ldr	r0, [pc, #96]	; (800660c <_Balloc+0x7c>)
 80065aa:	2166      	movs	r1, #102	; 0x66
 80065ac:	f000 fc7a 	bl	8006ea4 <__assert_func>
 80065b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065b4:	6006      	str	r6, [r0, #0]
 80065b6:	60c6      	str	r6, [r0, #12]
 80065b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80065ba:	68f3      	ldr	r3, [r6, #12]
 80065bc:	b183      	cbz	r3, 80065e0 <_Balloc+0x50>
 80065be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80065c6:	b9b8      	cbnz	r0, 80065f8 <_Balloc+0x68>
 80065c8:	2101      	movs	r1, #1
 80065ca:	fa01 f605 	lsl.w	r6, r1, r5
 80065ce:	1d72      	adds	r2, r6, #5
 80065d0:	0092      	lsls	r2, r2, #2
 80065d2:	4620      	mov	r0, r4
 80065d4:	f000 fb60 	bl	8006c98 <_calloc_r>
 80065d8:	b160      	cbz	r0, 80065f4 <_Balloc+0x64>
 80065da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80065de:	e00e      	b.n	80065fe <_Balloc+0x6e>
 80065e0:	2221      	movs	r2, #33	; 0x21
 80065e2:	2104      	movs	r1, #4
 80065e4:	4620      	mov	r0, r4
 80065e6:	f000 fb57 	bl	8006c98 <_calloc_r>
 80065ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065ec:	60f0      	str	r0, [r6, #12]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d1e4      	bne.n	80065be <_Balloc+0x2e>
 80065f4:	2000      	movs	r0, #0
 80065f6:	bd70      	pop	{r4, r5, r6, pc}
 80065f8:	6802      	ldr	r2, [r0, #0]
 80065fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80065fe:	2300      	movs	r3, #0
 8006600:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006604:	e7f7      	b.n	80065f6 <_Balloc+0x66>
 8006606:	bf00      	nop
 8006608:	08007a99 	.word	0x08007a99
 800660c:	08007b1c 	.word	0x08007b1c

08006610 <_Bfree>:
 8006610:	b570      	push	{r4, r5, r6, lr}
 8006612:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006614:	4605      	mov	r5, r0
 8006616:	460c      	mov	r4, r1
 8006618:	b976      	cbnz	r6, 8006638 <_Bfree+0x28>
 800661a:	2010      	movs	r0, #16
 800661c:	f7ff ffa2 	bl	8006564 <malloc>
 8006620:	4602      	mov	r2, r0
 8006622:	6268      	str	r0, [r5, #36]	; 0x24
 8006624:	b920      	cbnz	r0, 8006630 <_Bfree+0x20>
 8006626:	4b09      	ldr	r3, [pc, #36]	; (800664c <_Bfree+0x3c>)
 8006628:	4809      	ldr	r0, [pc, #36]	; (8006650 <_Bfree+0x40>)
 800662a:	218a      	movs	r1, #138	; 0x8a
 800662c:	f000 fc3a 	bl	8006ea4 <__assert_func>
 8006630:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006634:	6006      	str	r6, [r0, #0]
 8006636:	60c6      	str	r6, [r0, #12]
 8006638:	b13c      	cbz	r4, 800664a <_Bfree+0x3a>
 800663a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800663c:	6862      	ldr	r2, [r4, #4]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006644:	6021      	str	r1, [r4, #0]
 8006646:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800664a:	bd70      	pop	{r4, r5, r6, pc}
 800664c:	08007a99 	.word	0x08007a99
 8006650:	08007b1c 	.word	0x08007b1c

08006654 <__multadd>:
 8006654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006658:	690d      	ldr	r5, [r1, #16]
 800665a:	4607      	mov	r7, r0
 800665c:	460c      	mov	r4, r1
 800665e:	461e      	mov	r6, r3
 8006660:	f101 0c14 	add.w	ip, r1, #20
 8006664:	2000      	movs	r0, #0
 8006666:	f8dc 3000 	ldr.w	r3, [ip]
 800666a:	b299      	uxth	r1, r3
 800666c:	fb02 6101 	mla	r1, r2, r1, r6
 8006670:	0c1e      	lsrs	r6, r3, #16
 8006672:	0c0b      	lsrs	r3, r1, #16
 8006674:	fb02 3306 	mla	r3, r2, r6, r3
 8006678:	b289      	uxth	r1, r1
 800667a:	3001      	adds	r0, #1
 800667c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006680:	4285      	cmp	r5, r0
 8006682:	f84c 1b04 	str.w	r1, [ip], #4
 8006686:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800668a:	dcec      	bgt.n	8006666 <__multadd+0x12>
 800668c:	b30e      	cbz	r6, 80066d2 <__multadd+0x7e>
 800668e:	68a3      	ldr	r3, [r4, #8]
 8006690:	42ab      	cmp	r3, r5
 8006692:	dc19      	bgt.n	80066c8 <__multadd+0x74>
 8006694:	6861      	ldr	r1, [r4, #4]
 8006696:	4638      	mov	r0, r7
 8006698:	3101      	adds	r1, #1
 800669a:	f7ff ff79 	bl	8006590 <_Balloc>
 800669e:	4680      	mov	r8, r0
 80066a0:	b928      	cbnz	r0, 80066ae <__multadd+0x5a>
 80066a2:	4602      	mov	r2, r0
 80066a4:	4b0c      	ldr	r3, [pc, #48]	; (80066d8 <__multadd+0x84>)
 80066a6:	480d      	ldr	r0, [pc, #52]	; (80066dc <__multadd+0x88>)
 80066a8:	21b5      	movs	r1, #181	; 0xb5
 80066aa:	f000 fbfb 	bl	8006ea4 <__assert_func>
 80066ae:	6922      	ldr	r2, [r4, #16]
 80066b0:	3202      	adds	r2, #2
 80066b2:	f104 010c 	add.w	r1, r4, #12
 80066b6:	0092      	lsls	r2, r2, #2
 80066b8:	300c      	adds	r0, #12
 80066ba:	f7ff ff5b 	bl	8006574 <memcpy>
 80066be:	4621      	mov	r1, r4
 80066c0:	4638      	mov	r0, r7
 80066c2:	f7ff ffa5 	bl	8006610 <_Bfree>
 80066c6:	4644      	mov	r4, r8
 80066c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80066cc:	3501      	adds	r5, #1
 80066ce:	615e      	str	r6, [r3, #20]
 80066d0:	6125      	str	r5, [r4, #16]
 80066d2:	4620      	mov	r0, r4
 80066d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066d8:	08007b0b 	.word	0x08007b0b
 80066dc:	08007b1c 	.word	0x08007b1c

080066e0 <__hi0bits>:
 80066e0:	0c03      	lsrs	r3, r0, #16
 80066e2:	041b      	lsls	r3, r3, #16
 80066e4:	b9d3      	cbnz	r3, 800671c <__hi0bits+0x3c>
 80066e6:	0400      	lsls	r0, r0, #16
 80066e8:	2310      	movs	r3, #16
 80066ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80066ee:	bf04      	itt	eq
 80066f0:	0200      	lsleq	r0, r0, #8
 80066f2:	3308      	addeq	r3, #8
 80066f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80066f8:	bf04      	itt	eq
 80066fa:	0100      	lsleq	r0, r0, #4
 80066fc:	3304      	addeq	r3, #4
 80066fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006702:	bf04      	itt	eq
 8006704:	0080      	lsleq	r0, r0, #2
 8006706:	3302      	addeq	r3, #2
 8006708:	2800      	cmp	r0, #0
 800670a:	db05      	blt.n	8006718 <__hi0bits+0x38>
 800670c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006710:	f103 0301 	add.w	r3, r3, #1
 8006714:	bf08      	it	eq
 8006716:	2320      	moveq	r3, #32
 8006718:	4618      	mov	r0, r3
 800671a:	4770      	bx	lr
 800671c:	2300      	movs	r3, #0
 800671e:	e7e4      	b.n	80066ea <__hi0bits+0xa>

08006720 <__lo0bits>:
 8006720:	6803      	ldr	r3, [r0, #0]
 8006722:	f013 0207 	ands.w	r2, r3, #7
 8006726:	4601      	mov	r1, r0
 8006728:	d00b      	beq.n	8006742 <__lo0bits+0x22>
 800672a:	07da      	lsls	r2, r3, #31
 800672c:	d423      	bmi.n	8006776 <__lo0bits+0x56>
 800672e:	0798      	lsls	r0, r3, #30
 8006730:	bf49      	itett	mi
 8006732:	085b      	lsrmi	r3, r3, #1
 8006734:	089b      	lsrpl	r3, r3, #2
 8006736:	2001      	movmi	r0, #1
 8006738:	600b      	strmi	r3, [r1, #0]
 800673a:	bf5c      	itt	pl
 800673c:	600b      	strpl	r3, [r1, #0]
 800673e:	2002      	movpl	r0, #2
 8006740:	4770      	bx	lr
 8006742:	b298      	uxth	r0, r3
 8006744:	b9a8      	cbnz	r0, 8006772 <__lo0bits+0x52>
 8006746:	0c1b      	lsrs	r3, r3, #16
 8006748:	2010      	movs	r0, #16
 800674a:	b2da      	uxtb	r2, r3
 800674c:	b90a      	cbnz	r2, 8006752 <__lo0bits+0x32>
 800674e:	3008      	adds	r0, #8
 8006750:	0a1b      	lsrs	r3, r3, #8
 8006752:	071a      	lsls	r2, r3, #28
 8006754:	bf04      	itt	eq
 8006756:	091b      	lsreq	r3, r3, #4
 8006758:	3004      	addeq	r0, #4
 800675a:	079a      	lsls	r2, r3, #30
 800675c:	bf04      	itt	eq
 800675e:	089b      	lsreq	r3, r3, #2
 8006760:	3002      	addeq	r0, #2
 8006762:	07da      	lsls	r2, r3, #31
 8006764:	d403      	bmi.n	800676e <__lo0bits+0x4e>
 8006766:	085b      	lsrs	r3, r3, #1
 8006768:	f100 0001 	add.w	r0, r0, #1
 800676c:	d005      	beq.n	800677a <__lo0bits+0x5a>
 800676e:	600b      	str	r3, [r1, #0]
 8006770:	4770      	bx	lr
 8006772:	4610      	mov	r0, r2
 8006774:	e7e9      	b.n	800674a <__lo0bits+0x2a>
 8006776:	2000      	movs	r0, #0
 8006778:	4770      	bx	lr
 800677a:	2020      	movs	r0, #32
 800677c:	4770      	bx	lr
	...

08006780 <__i2b>:
 8006780:	b510      	push	{r4, lr}
 8006782:	460c      	mov	r4, r1
 8006784:	2101      	movs	r1, #1
 8006786:	f7ff ff03 	bl	8006590 <_Balloc>
 800678a:	4602      	mov	r2, r0
 800678c:	b928      	cbnz	r0, 800679a <__i2b+0x1a>
 800678e:	4b05      	ldr	r3, [pc, #20]	; (80067a4 <__i2b+0x24>)
 8006790:	4805      	ldr	r0, [pc, #20]	; (80067a8 <__i2b+0x28>)
 8006792:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006796:	f000 fb85 	bl	8006ea4 <__assert_func>
 800679a:	2301      	movs	r3, #1
 800679c:	6144      	str	r4, [r0, #20]
 800679e:	6103      	str	r3, [r0, #16]
 80067a0:	bd10      	pop	{r4, pc}
 80067a2:	bf00      	nop
 80067a4:	08007b0b 	.word	0x08007b0b
 80067a8:	08007b1c 	.word	0x08007b1c

080067ac <__multiply>:
 80067ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067b0:	4691      	mov	r9, r2
 80067b2:	690a      	ldr	r2, [r1, #16]
 80067b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	bfb8      	it	lt
 80067bc:	460b      	movlt	r3, r1
 80067be:	460c      	mov	r4, r1
 80067c0:	bfbc      	itt	lt
 80067c2:	464c      	movlt	r4, r9
 80067c4:	4699      	movlt	r9, r3
 80067c6:	6927      	ldr	r7, [r4, #16]
 80067c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80067cc:	68a3      	ldr	r3, [r4, #8]
 80067ce:	6861      	ldr	r1, [r4, #4]
 80067d0:	eb07 060a 	add.w	r6, r7, sl
 80067d4:	42b3      	cmp	r3, r6
 80067d6:	b085      	sub	sp, #20
 80067d8:	bfb8      	it	lt
 80067da:	3101      	addlt	r1, #1
 80067dc:	f7ff fed8 	bl	8006590 <_Balloc>
 80067e0:	b930      	cbnz	r0, 80067f0 <__multiply+0x44>
 80067e2:	4602      	mov	r2, r0
 80067e4:	4b44      	ldr	r3, [pc, #272]	; (80068f8 <__multiply+0x14c>)
 80067e6:	4845      	ldr	r0, [pc, #276]	; (80068fc <__multiply+0x150>)
 80067e8:	f240 115d 	movw	r1, #349	; 0x15d
 80067ec:	f000 fb5a 	bl	8006ea4 <__assert_func>
 80067f0:	f100 0514 	add.w	r5, r0, #20
 80067f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80067f8:	462b      	mov	r3, r5
 80067fa:	2200      	movs	r2, #0
 80067fc:	4543      	cmp	r3, r8
 80067fe:	d321      	bcc.n	8006844 <__multiply+0x98>
 8006800:	f104 0314 	add.w	r3, r4, #20
 8006804:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006808:	f109 0314 	add.w	r3, r9, #20
 800680c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006810:	9202      	str	r2, [sp, #8]
 8006812:	1b3a      	subs	r2, r7, r4
 8006814:	3a15      	subs	r2, #21
 8006816:	f022 0203 	bic.w	r2, r2, #3
 800681a:	3204      	adds	r2, #4
 800681c:	f104 0115 	add.w	r1, r4, #21
 8006820:	428f      	cmp	r7, r1
 8006822:	bf38      	it	cc
 8006824:	2204      	movcc	r2, #4
 8006826:	9201      	str	r2, [sp, #4]
 8006828:	9a02      	ldr	r2, [sp, #8]
 800682a:	9303      	str	r3, [sp, #12]
 800682c:	429a      	cmp	r2, r3
 800682e:	d80c      	bhi.n	800684a <__multiply+0x9e>
 8006830:	2e00      	cmp	r6, #0
 8006832:	dd03      	ble.n	800683c <__multiply+0x90>
 8006834:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006838:	2b00      	cmp	r3, #0
 800683a:	d05a      	beq.n	80068f2 <__multiply+0x146>
 800683c:	6106      	str	r6, [r0, #16]
 800683e:	b005      	add	sp, #20
 8006840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006844:	f843 2b04 	str.w	r2, [r3], #4
 8006848:	e7d8      	b.n	80067fc <__multiply+0x50>
 800684a:	f8b3 a000 	ldrh.w	sl, [r3]
 800684e:	f1ba 0f00 	cmp.w	sl, #0
 8006852:	d024      	beq.n	800689e <__multiply+0xf2>
 8006854:	f104 0e14 	add.w	lr, r4, #20
 8006858:	46a9      	mov	r9, r5
 800685a:	f04f 0c00 	mov.w	ip, #0
 800685e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006862:	f8d9 1000 	ldr.w	r1, [r9]
 8006866:	fa1f fb82 	uxth.w	fp, r2
 800686a:	b289      	uxth	r1, r1
 800686c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006870:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006874:	f8d9 2000 	ldr.w	r2, [r9]
 8006878:	4461      	add	r1, ip
 800687a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800687e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006882:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006886:	b289      	uxth	r1, r1
 8006888:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800688c:	4577      	cmp	r7, lr
 800688e:	f849 1b04 	str.w	r1, [r9], #4
 8006892:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006896:	d8e2      	bhi.n	800685e <__multiply+0xb2>
 8006898:	9a01      	ldr	r2, [sp, #4]
 800689a:	f845 c002 	str.w	ip, [r5, r2]
 800689e:	9a03      	ldr	r2, [sp, #12]
 80068a0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80068a4:	3304      	adds	r3, #4
 80068a6:	f1b9 0f00 	cmp.w	r9, #0
 80068aa:	d020      	beq.n	80068ee <__multiply+0x142>
 80068ac:	6829      	ldr	r1, [r5, #0]
 80068ae:	f104 0c14 	add.w	ip, r4, #20
 80068b2:	46ae      	mov	lr, r5
 80068b4:	f04f 0a00 	mov.w	sl, #0
 80068b8:	f8bc b000 	ldrh.w	fp, [ip]
 80068bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80068c0:	fb09 220b 	mla	r2, r9, fp, r2
 80068c4:	4492      	add	sl, r2
 80068c6:	b289      	uxth	r1, r1
 80068c8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80068cc:	f84e 1b04 	str.w	r1, [lr], #4
 80068d0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80068d4:	f8be 1000 	ldrh.w	r1, [lr]
 80068d8:	0c12      	lsrs	r2, r2, #16
 80068da:	fb09 1102 	mla	r1, r9, r2, r1
 80068de:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80068e2:	4567      	cmp	r7, ip
 80068e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80068e8:	d8e6      	bhi.n	80068b8 <__multiply+0x10c>
 80068ea:	9a01      	ldr	r2, [sp, #4]
 80068ec:	50a9      	str	r1, [r5, r2]
 80068ee:	3504      	adds	r5, #4
 80068f0:	e79a      	b.n	8006828 <__multiply+0x7c>
 80068f2:	3e01      	subs	r6, #1
 80068f4:	e79c      	b.n	8006830 <__multiply+0x84>
 80068f6:	bf00      	nop
 80068f8:	08007b0b 	.word	0x08007b0b
 80068fc:	08007b1c 	.word	0x08007b1c

08006900 <__pow5mult>:
 8006900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006904:	4615      	mov	r5, r2
 8006906:	f012 0203 	ands.w	r2, r2, #3
 800690a:	4606      	mov	r6, r0
 800690c:	460f      	mov	r7, r1
 800690e:	d007      	beq.n	8006920 <__pow5mult+0x20>
 8006910:	4c25      	ldr	r4, [pc, #148]	; (80069a8 <__pow5mult+0xa8>)
 8006912:	3a01      	subs	r2, #1
 8006914:	2300      	movs	r3, #0
 8006916:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800691a:	f7ff fe9b 	bl	8006654 <__multadd>
 800691e:	4607      	mov	r7, r0
 8006920:	10ad      	asrs	r5, r5, #2
 8006922:	d03d      	beq.n	80069a0 <__pow5mult+0xa0>
 8006924:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006926:	b97c      	cbnz	r4, 8006948 <__pow5mult+0x48>
 8006928:	2010      	movs	r0, #16
 800692a:	f7ff fe1b 	bl	8006564 <malloc>
 800692e:	4602      	mov	r2, r0
 8006930:	6270      	str	r0, [r6, #36]	; 0x24
 8006932:	b928      	cbnz	r0, 8006940 <__pow5mult+0x40>
 8006934:	4b1d      	ldr	r3, [pc, #116]	; (80069ac <__pow5mult+0xac>)
 8006936:	481e      	ldr	r0, [pc, #120]	; (80069b0 <__pow5mult+0xb0>)
 8006938:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800693c:	f000 fab2 	bl	8006ea4 <__assert_func>
 8006940:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006944:	6004      	str	r4, [r0, #0]
 8006946:	60c4      	str	r4, [r0, #12]
 8006948:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800694c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006950:	b94c      	cbnz	r4, 8006966 <__pow5mult+0x66>
 8006952:	f240 2171 	movw	r1, #625	; 0x271
 8006956:	4630      	mov	r0, r6
 8006958:	f7ff ff12 	bl	8006780 <__i2b>
 800695c:	2300      	movs	r3, #0
 800695e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006962:	4604      	mov	r4, r0
 8006964:	6003      	str	r3, [r0, #0]
 8006966:	f04f 0900 	mov.w	r9, #0
 800696a:	07eb      	lsls	r3, r5, #31
 800696c:	d50a      	bpl.n	8006984 <__pow5mult+0x84>
 800696e:	4639      	mov	r1, r7
 8006970:	4622      	mov	r2, r4
 8006972:	4630      	mov	r0, r6
 8006974:	f7ff ff1a 	bl	80067ac <__multiply>
 8006978:	4639      	mov	r1, r7
 800697a:	4680      	mov	r8, r0
 800697c:	4630      	mov	r0, r6
 800697e:	f7ff fe47 	bl	8006610 <_Bfree>
 8006982:	4647      	mov	r7, r8
 8006984:	106d      	asrs	r5, r5, #1
 8006986:	d00b      	beq.n	80069a0 <__pow5mult+0xa0>
 8006988:	6820      	ldr	r0, [r4, #0]
 800698a:	b938      	cbnz	r0, 800699c <__pow5mult+0x9c>
 800698c:	4622      	mov	r2, r4
 800698e:	4621      	mov	r1, r4
 8006990:	4630      	mov	r0, r6
 8006992:	f7ff ff0b 	bl	80067ac <__multiply>
 8006996:	6020      	str	r0, [r4, #0]
 8006998:	f8c0 9000 	str.w	r9, [r0]
 800699c:	4604      	mov	r4, r0
 800699e:	e7e4      	b.n	800696a <__pow5mult+0x6a>
 80069a0:	4638      	mov	r0, r7
 80069a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069a6:	bf00      	nop
 80069a8:	08007c68 	.word	0x08007c68
 80069ac:	08007a99 	.word	0x08007a99
 80069b0:	08007b1c 	.word	0x08007b1c

080069b4 <__lshift>:
 80069b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069b8:	460c      	mov	r4, r1
 80069ba:	6849      	ldr	r1, [r1, #4]
 80069bc:	6923      	ldr	r3, [r4, #16]
 80069be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80069c2:	68a3      	ldr	r3, [r4, #8]
 80069c4:	4607      	mov	r7, r0
 80069c6:	4691      	mov	r9, r2
 80069c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80069cc:	f108 0601 	add.w	r6, r8, #1
 80069d0:	42b3      	cmp	r3, r6
 80069d2:	db0b      	blt.n	80069ec <__lshift+0x38>
 80069d4:	4638      	mov	r0, r7
 80069d6:	f7ff fddb 	bl	8006590 <_Balloc>
 80069da:	4605      	mov	r5, r0
 80069dc:	b948      	cbnz	r0, 80069f2 <__lshift+0x3e>
 80069de:	4602      	mov	r2, r0
 80069e0:	4b2a      	ldr	r3, [pc, #168]	; (8006a8c <__lshift+0xd8>)
 80069e2:	482b      	ldr	r0, [pc, #172]	; (8006a90 <__lshift+0xdc>)
 80069e4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80069e8:	f000 fa5c 	bl	8006ea4 <__assert_func>
 80069ec:	3101      	adds	r1, #1
 80069ee:	005b      	lsls	r3, r3, #1
 80069f0:	e7ee      	b.n	80069d0 <__lshift+0x1c>
 80069f2:	2300      	movs	r3, #0
 80069f4:	f100 0114 	add.w	r1, r0, #20
 80069f8:	f100 0210 	add.w	r2, r0, #16
 80069fc:	4618      	mov	r0, r3
 80069fe:	4553      	cmp	r3, sl
 8006a00:	db37      	blt.n	8006a72 <__lshift+0xbe>
 8006a02:	6920      	ldr	r0, [r4, #16]
 8006a04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a08:	f104 0314 	add.w	r3, r4, #20
 8006a0c:	f019 091f 	ands.w	r9, r9, #31
 8006a10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a14:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006a18:	d02f      	beq.n	8006a7a <__lshift+0xc6>
 8006a1a:	f1c9 0e20 	rsb	lr, r9, #32
 8006a1e:	468a      	mov	sl, r1
 8006a20:	f04f 0c00 	mov.w	ip, #0
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	fa02 f209 	lsl.w	r2, r2, r9
 8006a2a:	ea42 020c 	orr.w	r2, r2, ip
 8006a2e:	f84a 2b04 	str.w	r2, [sl], #4
 8006a32:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a36:	4298      	cmp	r0, r3
 8006a38:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006a3c:	d8f2      	bhi.n	8006a24 <__lshift+0x70>
 8006a3e:	1b03      	subs	r3, r0, r4
 8006a40:	3b15      	subs	r3, #21
 8006a42:	f023 0303 	bic.w	r3, r3, #3
 8006a46:	3304      	adds	r3, #4
 8006a48:	f104 0215 	add.w	r2, r4, #21
 8006a4c:	4290      	cmp	r0, r2
 8006a4e:	bf38      	it	cc
 8006a50:	2304      	movcc	r3, #4
 8006a52:	f841 c003 	str.w	ip, [r1, r3]
 8006a56:	f1bc 0f00 	cmp.w	ip, #0
 8006a5a:	d001      	beq.n	8006a60 <__lshift+0xac>
 8006a5c:	f108 0602 	add.w	r6, r8, #2
 8006a60:	3e01      	subs	r6, #1
 8006a62:	4638      	mov	r0, r7
 8006a64:	612e      	str	r6, [r5, #16]
 8006a66:	4621      	mov	r1, r4
 8006a68:	f7ff fdd2 	bl	8006610 <_Bfree>
 8006a6c:	4628      	mov	r0, r5
 8006a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a72:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a76:	3301      	adds	r3, #1
 8006a78:	e7c1      	b.n	80069fe <__lshift+0x4a>
 8006a7a:	3904      	subs	r1, #4
 8006a7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a80:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a84:	4298      	cmp	r0, r3
 8006a86:	d8f9      	bhi.n	8006a7c <__lshift+0xc8>
 8006a88:	e7ea      	b.n	8006a60 <__lshift+0xac>
 8006a8a:	bf00      	nop
 8006a8c:	08007b0b 	.word	0x08007b0b
 8006a90:	08007b1c 	.word	0x08007b1c

08006a94 <__mcmp>:
 8006a94:	b530      	push	{r4, r5, lr}
 8006a96:	6902      	ldr	r2, [r0, #16]
 8006a98:	690c      	ldr	r4, [r1, #16]
 8006a9a:	1b12      	subs	r2, r2, r4
 8006a9c:	d10e      	bne.n	8006abc <__mcmp+0x28>
 8006a9e:	f100 0314 	add.w	r3, r0, #20
 8006aa2:	3114      	adds	r1, #20
 8006aa4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006aa8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006aac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006ab0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006ab4:	42a5      	cmp	r5, r4
 8006ab6:	d003      	beq.n	8006ac0 <__mcmp+0x2c>
 8006ab8:	d305      	bcc.n	8006ac6 <__mcmp+0x32>
 8006aba:	2201      	movs	r2, #1
 8006abc:	4610      	mov	r0, r2
 8006abe:	bd30      	pop	{r4, r5, pc}
 8006ac0:	4283      	cmp	r3, r0
 8006ac2:	d3f3      	bcc.n	8006aac <__mcmp+0x18>
 8006ac4:	e7fa      	b.n	8006abc <__mcmp+0x28>
 8006ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8006aca:	e7f7      	b.n	8006abc <__mcmp+0x28>

08006acc <__mdiff>:
 8006acc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad0:	460c      	mov	r4, r1
 8006ad2:	4606      	mov	r6, r0
 8006ad4:	4611      	mov	r1, r2
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	4690      	mov	r8, r2
 8006ada:	f7ff ffdb 	bl	8006a94 <__mcmp>
 8006ade:	1e05      	subs	r5, r0, #0
 8006ae0:	d110      	bne.n	8006b04 <__mdiff+0x38>
 8006ae2:	4629      	mov	r1, r5
 8006ae4:	4630      	mov	r0, r6
 8006ae6:	f7ff fd53 	bl	8006590 <_Balloc>
 8006aea:	b930      	cbnz	r0, 8006afa <__mdiff+0x2e>
 8006aec:	4b3a      	ldr	r3, [pc, #232]	; (8006bd8 <__mdiff+0x10c>)
 8006aee:	4602      	mov	r2, r0
 8006af0:	f240 2132 	movw	r1, #562	; 0x232
 8006af4:	4839      	ldr	r0, [pc, #228]	; (8006bdc <__mdiff+0x110>)
 8006af6:	f000 f9d5 	bl	8006ea4 <__assert_func>
 8006afa:	2301      	movs	r3, #1
 8006afc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b04:	bfa4      	itt	ge
 8006b06:	4643      	movge	r3, r8
 8006b08:	46a0      	movge	r8, r4
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006b10:	bfa6      	itte	ge
 8006b12:	461c      	movge	r4, r3
 8006b14:	2500      	movge	r5, #0
 8006b16:	2501      	movlt	r5, #1
 8006b18:	f7ff fd3a 	bl	8006590 <_Balloc>
 8006b1c:	b920      	cbnz	r0, 8006b28 <__mdiff+0x5c>
 8006b1e:	4b2e      	ldr	r3, [pc, #184]	; (8006bd8 <__mdiff+0x10c>)
 8006b20:	4602      	mov	r2, r0
 8006b22:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006b26:	e7e5      	b.n	8006af4 <__mdiff+0x28>
 8006b28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006b2c:	6926      	ldr	r6, [r4, #16]
 8006b2e:	60c5      	str	r5, [r0, #12]
 8006b30:	f104 0914 	add.w	r9, r4, #20
 8006b34:	f108 0514 	add.w	r5, r8, #20
 8006b38:	f100 0e14 	add.w	lr, r0, #20
 8006b3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006b40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006b44:	f108 0210 	add.w	r2, r8, #16
 8006b48:	46f2      	mov	sl, lr
 8006b4a:	2100      	movs	r1, #0
 8006b4c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006b50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006b54:	fa1f f883 	uxth.w	r8, r3
 8006b58:	fa11 f18b 	uxtah	r1, r1, fp
 8006b5c:	0c1b      	lsrs	r3, r3, #16
 8006b5e:	eba1 0808 	sub.w	r8, r1, r8
 8006b62:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006b66:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006b6a:	fa1f f888 	uxth.w	r8, r8
 8006b6e:	1419      	asrs	r1, r3, #16
 8006b70:	454e      	cmp	r6, r9
 8006b72:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006b76:	f84a 3b04 	str.w	r3, [sl], #4
 8006b7a:	d8e7      	bhi.n	8006b4c <__mdiff+0x80>
 8006b7c:	1b33      	subs	r3, r6, r4
 8006b7e:	3b15      	subs	r3, #21
 8006b80:	f023 0303 	bic.w	r3, r3, #3
 8006b84:	3304      	adds	r3, #4
 8006b86:	3415      	adds	r4, #21
 8006b88:	42a6      	cmp	r6, r4
 8006b8a:	bf38      	it	cc
 8006b8c:	2304      	movcc	r3, #4
 8006b8e:	441d      	add	r5, r3
 8006b90:	4473      	add	r3, lr
 8006b92:	469e      	mov	lr, r3
 8006b94:	462e      	mov	r6, r5
 8006b96:	4566      	cmp	r6, ip
 8006b98:	d30e      	bcc.n	8006bb8 <__mdiff+0xec>
 8006b9a:	f10c 0203 	add.w	r2, ip, #3
 8006b9e:	1b52      	subs	r2, r2, r5
 8006ba0:	f022 0203 	bic.w	r2, r2, #3
 8006ba4:	3d03      	subs	r5, #3
 8006ba6:	45ac      	cmp	ip, r5
 8006ba8:	bf38      	it	cc
 8006baa:	2200      	movcc	r2, #0
 8006bac:	441a      	add	r2, r3
 8006bae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006bb2:	b17b      	cbz	r3, 8006bd4 <__mdiff+0x108>
 8006bb4:	6107      	str	r7, [r0, #16]
 8006bb6:	e7a3      	b.n	8006b00 <__mdiff+0x34>
 8006bb8:	f856 8b04 	ldr.w	r8, [r6], #4
 8006bbc:	fa11 f288 	uxtah	r2, r1, r8
 8006bc0:	1414      	asrs	r4, r2, #16
 8006bc2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006bc6:	b292      	uxth	r2, r2
 8006bc8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006bcc:	f84e 2b04 	str.w	r2, [lr], #4
 8006bd0:	1421      	asrs	r1, r4, #16
 8006bd2:	e7e0      	b.n	8006b96 <__mdiff+0xca>
 8006bd4:	3f01      	subs	r7, #1
 8006bd6:	e7ea      	b.n	8006bae <__mdiff+0xe2>
 8006bd8:	08007b0b 	.word	0x08007b0b
 8006bdc:	08007b1c 	.word	0x08007b1c

08006be0 <__d2b>:
 8006be0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006be4:	4689      	mov	r9, r1
 8006be6:	2101      	movs	r1, #1
 8006be8:	ec57 6b10 	vmov	r6, r7, d0
 8006bec:	4690      	mov	r8, r2
 8006bee:	f7ff fccf 	bl	8006590 <_Balloc>
 8006bf2:	4604      	mov	r4, r0
 8006bf4:	b930      	cbnz	r0, 8006c04 <__d2b+0x24>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	4b25      	ldr	r3, [pc, #148]	; (8006c90 <__d2b+0xb0>)
 8006bfa:	4826      	ldr	r0, [pc, #152]	; (8006c94 <__d2b+0xb4>)
 8006bfc:	f240 310a 	movw	r1, #778	; 0x30a
 8006c00:	f000 f950 	bl	8006ea4 <__assert_func>
 8006c04:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006c08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006c0c:	bb35      	cbnz	r5, 8006c5c <__d2b+0x7c>
 8006c0e:	2e00      	cmp	r6, #0
 8006c10:	9301      	str	r3, [sp, #4]
 8006c12:	d028      	beq.n	8006c66 <__d2b+0x86>
 8006c14:	4668      	mov	r0, sp
 8006c16:	9600      	str	r6, [sp, #0]
 8006c18:	f7ff fd82 	bl	8006720 <__lo0bits>
 8006c1c:	9900      	ldr	r1, [sp, #0]
 8006c1e:	b300      	cbz	r0, 8006c62 <__d2b+0x82>
 8006c20:	9a01      	ldr	r2, [sp, #4]
 8006c22:	f1c0 0320 	rsb	r3, r0, #32
 8006c26:	fa02 f303 	lsl.w	r3, r2, r3
 8006c2a:	430b      	orrs	r3, r1
 8006c2c:	40c2      	lsrs	r2, r0
 8006c2e:	6163      	str	r3, [r4, #20]
 8006c30:	9201      	str	r2, [sp, #4]
 8006c32:	9b01      	ldr	r3, [sp, #4]
 8006c34:	61a3      	str	r3, [r4, #24]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	bf14      	ite	ne
 8006c3a:	2202      	movne	r2, #2
 8006c3c:	2201      	moveq	r2, #1
 8006c3e:	6122      	str	r2, [r4, #16]
 8006c40:	b1d5      	cbz	r5, 8006c78 <__d2b+0x98>
 8006c42:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006c46:	4405      	add	r5, r0
 8006c48:	f8c9 5000 	str.w	r5, [r9]
 8006c4c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006c50:	f8c8 0000 	str.w	r0, [r8]
 8006c54:	4620      	mov	r0, r4
 8006c56:	b003      	add	sp, #12
 8006c58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006c60:	e7d5      	b.n	8006c0e <__d2b+0x2e>
 8006c62:	6161      	str	r1, [r4, #20]
 8006c64:	e7e5      	b.n	8006c32 <__d2b+0x52>
 8006c66:	a801      	add	r0, sp, #4
 8006c68:	f7ff fd5a 	bl	8006720 <__lo0bits>
 8006c6c:	9b01      	ldr	r3, [sp, #4]
 8006c6e:	6163      	str	r3, [r4, #20]
 8006c70:	2201      	movs	r2, #1
 8006c72:	6122      	str	r2, [r4, #16]
 8006c74:	3020      	adds	r0, #32
 8006c76:	e7e3      	b.n	8006c40 <__d2b+0x60>
 8006c78:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006c7c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006c80:	f8c9 0000 	str.w	r0, [r9]
 8006c84:	6918      	ldr	r0, [r3, #16]
 8006c86:	f7ff fd2b 	bl	80066e0 <__hi0bits>
 8006c8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006c8e:	e7df      	b.n	8006c50 <__d2b+0x70>
 8006c90:	08007b0b 	.word	0x08007b0b
 8006c94:	08007b1c 	.word	0x08007b1c

08006c98 <_calloc_r>:
 8006c98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006c9a:	fba1 2402 	umull	r2, r4, r1, r2
 8006c9e:	b94c      	cbnz	r4, 8006cb4 <_calloc_r+0x1c>
 8006ca0:	4611      	mov	r1, r2
 8006ca2:	9201      	str	r2, [sp, #4]
 8006ca4:	f000 f87a 	bl	8006d9c <_malloc_r>
 8006ca8:	9a01      	ldr	r2, [sp, #4]
 8006caa:	4605      	mov	r5, r0
 8006cac:	b930      	cbnz	r0, 8006cbc <_calloc_r+0x24>
 8006cae:	4628      	mov	r0, r5
 8006cb0:	b003      	add	sp, #12
 8006cb2:	bd30      	pop	{r4, r5, pc}
 8006cb4:	220c      	movs	r2, #12
 8006cb6:	6002      	str	r2, [r0, #0]
 8006cb8:	2500      	movs	r5, #0
 8006cba:	e7f8      	b.n	8006cae <_calloc_r+0x16>
 8006cbc:	4621      	mov	r1, r4
 8006cbe:	f7fe f95f 	bl	8004f80 <memset>
 8006cc2:	e7f4      	b.n	8006cae <_calloc_r+0x16>

08006cc4 <_free_r>:
 8006cc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006cc6:	2900      	cmp	r1, #0
 8006cc8:	d044      	beq.n	8006d54 <_free_r+0x90>
 8006cca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cce:	9001      	str	r0, [sp, #4]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	f1a1 0404 	sub.w	r4, r1, #4
 8006cd6:	bfb8      	it	lt
 8006cd8:	18e4      	addlt	r4, r4, r3
 8006cda:	f000 f925 	bl	8006f28 <__malloc_lock>
 8006cde:	4a1e      	ldr	r2, [pc, #120]	; (8006d58 <_free_r+0x94>)
 8006ce0:	9801      	ldr	r0, [sp, #4]
 8006ce2:	6813      	ldr	r3, [r2, #0]
 8006ce4:	b933      	cbnz	r3, 8006cf4 <_free_r+0x30>
 8006ce6:	6063      	str	r3, [r4, #4]
 8006ce8:	6014      	str	r4, [r2, #0]
 8006cea:	b003      	add	sp, #12
 8006cec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006cf0:	f000 b920 	b.w	8006f34 <__malloc_unlock>
 8006cf4:	42a3      	cmp	r3, r4
 8006cf6:	d908      	bls.n	8006d0a <_free_r+0x46>
 8006cf8:	6825      	ldr	r5, [r4, #0]
 8006cfa:	1961      	adds	r1, r4, r5
 8006cfc:	428b      	cmp	r3, r1
 8006cfe:	bf01      	itttt	eq
 8006d00:	6819      	ldreq	r1, [r3, #0]
 8006d02:	685b      	ldreq	r3, [r3, #4]
 8006d04:	1949      	addeq	r1, r1, r5
 8006d06:	6021      	streq	r1, [r4, #0]
 8006d08:	e7ed      	b.n	8006ce6 <_free_r+0x22>
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	b10b      	cbz	r3, 8006d14 <_free_r+0x50>
 8006d10:	42a3      	cmp	r3, r4
 8006d12:	d9fa      	bls.n	8006d0a <_free_r+0x46>
 8006d14:	6811      	ldr	r1, [r2, #0]
 8006d16:	1855      	adds	r5, r2, r1
 8006d18:	42a5      	cmp	r5, r4
 8006d1a:	d10b      	bne.n	8006d34 <_free_r+0x70>
 8006d1c:	6824      	ldr	r4, [r4, #0]
 8006d1e:	4421      	add	r1, r4
 8006d20:	1854      	adds	r4, r2, r1
 8006d22:	42a3      	cmp	r3, r4
 8006d24:	6011      	str	r1, [r2, #0]
 8006d26:	d1e0      	bne.n	8006cea <_free_r+0x26>
 8006d28:	681c      	ldr	r4, [r3, #0]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	6053      	str	r3, [r2, #4]
 8006d2e:	4421      	add	r1, r4
 8006d30:	6011      	str	r1, [r2, #0]
 8006d32:	e7da      	b.n	8006cea <_free_r+0x26>
 8006d34:	d902      	bls.n	8006d3c <_free_r+0x78>
 8006d36:	230c      	movs	r3, #12
 8006d38:	6003      	str	r3, [r0, #0]
 8006d3a:	e7d6      	b.n	8006cea <_free_r+0x26>
 8006d3c:	6825      	ldr	r5, [r4, #0]
 8006d3e:	1961      	adds	r1, r4, r5
 8006d40:	428b      	cmp	r3, r1
 8006d42:	bf04      	itt	eq
 8006d44:	6819      	ldreq	r1, [r3, #0]
 8006d46:	685b      	ldreq	r3, [r3, #4]
 8006d48:	6063      	str	r3, [r4, #4]
 8006d4a:	bf04      	itt	eq
 8006d4c:	1949      	addeq	r1, r1, r5
 8006d4e:	6021      	streq	r1, [r4, #0]
 8006d50:	6054      	str	r4, [r2, #4]
 8006d52:	e7ca      	b.n	8006cea <_free_r+0x26>
 8006d54:	b003      	add	sp, #12
 8006d56:	bd30      	pop	{r4, r5, pc}
 8006d58:	2000029c 	.word	0x2000029c

08006d5c <sbrk_aligned>:
 8006d5c:	b570      	push	{r4, r5, r6, lr}
 8006d5e:	4e0e      	ldr	r6, [pc, #56]	; (8006d98 <sbrk_aligned+0x3c>)
 8006d60:	460c      	mov	r4, r1
 8006d62:	6831      	ldr	r1, [r6, #0]
 8006d64:	4605      	mov	r5, r0
 8006d66:	b911      	cbnz	r1, 8006d6e <sbrk_aligned+0x12>
 8006d68:	f000 f88c 	bl	8006e84 <_sbrk_r>
 8006d6c:	6030      	str	r0, [r6, #0]
 8006d6e:	4621      	mov	r1, r4
 8006d70:	4628      	mov	r0, r5
 8006d72:	f000 f887 	bl	8006e84 <_sbrk_r>
 8006d76:	1c43      	adds	r3, r0, #1
 8006d78:	d00a      	beq.n	8006d90 <sbrk_aligned+0x34>
 8006d7a:	1cc4      	adds	r4, r0, #3
 8006d7c:	f024 0403 	bic.w	r4, r4, #3
 8006d80:	42a0      	cmp	r0, r4
 8006d82:	d007      	beq.n	8006d94 <sbrk_aligned+0x38>
 8006d84:	1a21      	subs	r1, r4, r0
 8006d86:	4628      	mov	r0, r5
 8006d88:	f000 f87c 	bl	8006e84 <_sbrk_r>
 8006d8c:	3001      	adds	r0, #1
 8006d8e:	d101      	bne.n	8006d94 <sbrk_aligned+0x38>
 8006d90:	f04f 34ff 	mov.w	r4, #4294967295
 8006d94:	4620      	mov	r0, r4
 8006d96:	bd70      	pop	{r4, r5, r6, pc}
 8006d98:	200002a0 	.word	0x200002a0

08006d9c <_malloc_r>:
 8006d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006da0:	1ccd      	adds	r5, r1, #3
 8006da2:	f025 0503 	bic.w	r5, r5, #3
 8006da6:	3508      	adds	r5, #8
 8006da8:	2d0c      	cmp	r5, #12
 8006daa:	bf38      	it	cc
 8006dac:	250c      	movcc	r5, #12
 8006dae:	2d00      	cmp	r5, #0
 8006db0:	4607      	mov	r7, r0
 8006db2:	db01      	blt.n	8006db8 <_malloc_r+0x1c>
 8006db4:	42a9      	cmp	r1, r5
 8006db6:	d905      	bls.n	8006dc4 <_malloc_r+0x28>
 8006db8:	230c      	movs	r3, #12
 8006dba:	603b      	str	r3, [r7, #0]
 8006dbc:	2600      	movs	r6, #0
 8006dbe:	4630      	mov	r0, r6
 8006dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dc4:	4e2e      	ldr	r6, [pc, #184]	; (8006e80 <_malloc_r+0xe4>)
 8006dc6:	f000 f8af 	bl	8006f28 <__malloc_lock>
 8006dca:	6833      	ldr	r3, [r6, #0]
 8006dcc:	461c      	mov	r4, r3
 8006dce:	bb34      	cbnz	r4, 8006e1e <_malloc_r+0x82>
 8006dd0:	4629      	mov	r1, r5
 8006dd2:	4638      	mov	r0, r7
 8006dd4:	f7ff ffc2 	bl	8006d5c <sbrk_aligned>
 8006dd8:	1c43      	adds	r3, r0, #1
 8006dda:	4604      	mov	r4, r0
 8006ddc:	d14d      	bne.n	8006e7a <_malloc_r+0xde>
 8006dde:	6834      	ldr	r4, [r6, #0]
 8006de0:	4626      	mov	r6, r4
 8006de2:	2e00      	cmp	r6, #0
 8006de4:	d140      	bne.n	8006e68 <_malloc_r+0xcc>
 8006de6:	6823      	ldr	r3, [r4, #0]
 8006de8:	4631      	mov	r1, r6
 8006dea:	4638      	mov	r0, r7
 8006dec:	eb04 0803 	add.w	r8, r4, r3
 8006df0:	f000 f848 	bl	8006e84 <_sbrk_r>
 8006df4:	4580      	cmp	r8, r0
 8006df6:	d13a      	bne.n	8006e6e <_malloc_r+0xd2>
 8006df8:	6821      	ldr	r1, [r4, #0]
 8006dfa:	3503      	adds	r5, #3
 8006dfc:	1a6d      	subs	r5, r5, r1
 8006dfe:	f025 0503 	bic.w	r5, r5, #3
 8006e02:	3508      	adds	r5, #8
 8006e04:	2d0c      	cmp	r5, #12
 8006e06:	bf38      	it	cc
 8006e08:	250c      	movcc	r5, #12
 8006e0a:	4629      	mov	r1, r5
 8006e0c:	4638      	mov	r0, r7
 8006e0e:	f7ff ffa5 	bl	8006d5c <sbrk_aligned>
 8006e12:	3001      	adds	r0, #1
 8006e14:	d02b      	beq.n	8006e6e <_malloc_r+0xd2>
 8006e16:	6823      	ldr	r3, [r4, #0]
 8006e18:	442b      	add	r3, r5
 8006e1a:	6023      	str	r3, [r4, #0]
 8006e1c:	e00e      	b.n	8006e3c <_malloc_r+0xa0>
 8006e1e:	6822      	ldr	r2, [r4, #0]
 8006e20:	1b52      	subs	r2, r2, r5
 8006e22:	d41e      	bmi.n	8006e62 <_malloc_r+0xc6>
 8006e24:	2a0b      	cmp	r2, #11
 8006e26:	d916      	bls.n	8006e56 <_malloc_r+0xba>
 8006e28:	1961      	adds	r1, r4, r5
 8006e2a:	42a3      	cmp	r3, r4
 8006e2c:	6025      	str	r5, [r4, #0]
 8006e2e:	bf18      	it	ne
 8006e30:	6059      	strne	r1, [r3, #4]
 8006e32:	6863      	ldr	r3, [r4, #4]
 8006e34:	bf08      	it	eq
 8006e36:	6031      	streq	r1, [r6, #0]
 8006e38:	5162      	str	r2, [r4, r5]
 8006e3a:	604b      	str	r3, [r1, #4]
 8006e3c:	4638      	mov	r0, r7
 8006e3e:	f104 060b 	add.w	r6, r4, #11
 8006e42:	f000 f877 	bl	8006f34 <__malloc_unlock>
 8006e46:	f026 0607 	bic.w	r6, r6, #7
 8006e4a:	1d23      	adds	r3, r4, #4
 8006e4c:	1af2      	subs	r2, r6, r3
 8006e4e:	d0b6      	beq.n	8006dbe <_malloc_r+0x22>
 8006e50:	1b9b      	subs	r3, r3, r6
 8006e52:	50a3      	str	r3, [r4, r2]
 8006e54:	e7b3      	b.n	8006dbe <_malloc_r+0x22>
 8006e56:	6862      	ldr	r2, [r4, #4]
 8006e58:	42a3      	cmp	r3, r4
 8006e5a:	bf0c      	ite	eq
 8006e5c:	6032      	streq	r2, [r6, #0]
 8006e5e:	605a      	strne	r2, [r3, #4]
 8006e60:	e7ec      	b.n	8006e3c <_malloc_r+0xa0>
 8006e62:	4623      	mov	r3, r4
 8006e64:	6864      	ldr	r4, [r4, #4]
 8006e66:	e7b2      	b.n	8006dce <_malloc_r+0x32>
 8006e68:	4634      	mov	r4, r6
 8006e6a:	6876      	ldr	r6, [r6, #4]
 8006e6c:	e7b9      	b.n	8006de2 <_malloc_r+0x46>
 8006e6e:	230c      	movs	r3, #12
 8006e70:	603b      	str	r3, [r7, #0]
 8006e72:	4638      	mov	r0, r7
 8006e74:	f000 f85e 	bl	8006f34 <__malloc_unlock>
 8006e78:	e7a1      	b.n	8006dbe <_malloc_r+0x22>
 8006e7a:	6025      	str	r5, [r4, #0]
 8006e7c:	e7de      	b.n	8006e3c <_malloc_r+0xa0>
 8006e7e:	bf00      	nop
 8006e80:	2000029c 	.word	0x2000029c

08006e84 <_sbrk_r>:
 8006e84:	b538      	push	{r3, r4, r5, lr}
 8006e86:	4d06      	ldr	r5, [pc, #24]	; (8006ea0 <_sbrk_r+0x1c>)
 8006e88:	2300      	movs	r3, #0
 8006e8a:	4604      	mov	r4, r0
 8006e8c:	4608      	mov	r0, r1
 8006e8e:	602b      	str	r3, [r5, #0]
 8006e90:	f7fa fd9c 	bl	80019cc <_sbrk>
 8006e94:	1c43      	adds	r3, r0, #1
 8006e96:	d102      	bne.n	8006e9e <_sbrk_r+0x1a>
 8006e98:	682b      	ldr	r3, [r5, #0]
 8006e9a:	b103      	cbz	r3, 8006e9e <_sbrk_r+0x1a>
 8006e9c:	6023      	str	r3, [r4, #0]
 8006e9e:	bd38      	pop	{r3, r4, r5, pc}
 8006ea0:	200002a4 	.word	0x200002a4

08006ea4 <__assert_func>:
 8006ea4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ea6:	4614      	mov	r4, r2
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	4b09      	ldr	r3, [pc, #36]	; (8006ed0 <__assert_func+0x2c>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4605      	mov	r5, r0
 8006eb0:	68d8      	ldr	r0, [r3, #12]
 8006eb2:	b14c      	cbz	r4, 8006ec8 <__assert_func+0x24>
 8006eb4:	4b07      	ldr	r3, [pc, #28]	; (8006ed4 <__assert_func+0x30>)
 8006eb6:	9100      	str	r1, [sp, #0]
 8006eb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ebc:	4906      	ldr	r1, [pc, #24]	; (8006ed8 <__assert_func+0x34>)
 8006ebe:	462b      	mov	r3, r5
 8006ec0:	f000 f80e 	bl	8006ee0 <fiprintf>
 8006ec4:	f000 fa64 	bl	8007390 <abort>
 8006ec8:	4b04      	ldr	r3, [pc, #16]	; (8006edc <__assert_func+0x38>)
 8006eca:	461c      	mov	r4, r3
 8006ecc:	e7f3      	b.n	8006eb6 <__assert_func+0x12>
 8006ece:	bf00      	nop
 8006ed0:	2000000c 	.word	0x2000000c
 8006ed4:	08007c74 	.word	0x08007c74
 8006ed8:	08007c81 	.word	0x08007c81
 8006edc:	08007caf 	.word	0x08007caf

08006ee0 <fiprintf>:
 8006ee0:	b40e      	push	{r1, r2, r3}
 8006ee2:	b503      	push	{r0, r1, lr}
 8006ee4:	4601      	mov	r1, r0
 8006ee6:	ab03      	add	r3, sp, #12
 8006ee8:	4805      	ldr	r0, [pc, #20]	; (8006f00 <fiprintf+0x20>)
 8006eea:	f853 2b04 	ldr.w	r2, [r3], #4
 8006eee:	6800      	ldr	r0, [r0, #0]
 8006ef0:	9301      	str	r3, [sp, #4]
 8006ef2:	f000 f84f 	bl	8006f94 <_vfiprintf_r>
 8006ef6:	b002      	add	sp, #8
 8006ef8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006efc:	b003      	add	sp, #12
 8006efe:	4770      	bx	lr
 8006f00:	2000000c 	.word	0x2000000c

08006f04 <__ascii_mbtowc>:
 8006f04:	b082      	sub	sp, #8
 8006f06:	b901      	cbnz	r1, 8006f0a <__ascii_mbtowc+0x6>
 8006f08:	a901      	add	r1, sp, #4
 8006f0a:	b142      	cbz	r2, 8006f1e <__ascii_mbtowc+0x1a>
 8006f0c:	b14b      	cbz	r3, 8006f22 <__ascii_mbtowc+0x1e>
 8006f0e:	7813      	ldrb	r3, [r2, #0]
 8006f10:	600b      	str	r3, [r1, #0]
 8006f12:	7812      	ldrb	r2, [r2, #0]
 8006f14:	1e10      	subs	r0, r2, #0
 8006f16:	bf18      	it	ne
 8006f18:	2001      	movne	r0, #1
 8006f1a:	b002      	add	sp, #8
 8006f1c:	4770      	bx	lr
 8006f1e:	4610      	mov	r0, r2
 8006f20:	e7fb      	b.n	8006f1a <__ascii_mbtowc+0x16>
 8006f22:	f06f 0001 	mvn.w	r0, #1
 8006f26:	e7f8      	b.n	8006f1a <__ascii_mbtowc+0x16>

08006f28 <__malloc_lock>:
 8006f28:	4801      	ldr	r0, [pc, #4]	; (8006f30 <__malloc_lock+0x8>)
 8006f2a:	f000 bbf1 	b.w	8007710 <__retarget_lock_acquire_recursive>
 8006f2e:	bf00      	nop
 8006f30:	200002a8 	.word	0x200002a8

08006f34 <__malloc_unlock>:
 8006f34:	4801      	ldr	r0, [pc, #4]	; (8006f3c <__malloc_unlock+0x8>)
 8006f36:	f000 bbec 	b.w	8007712 <__retarget_lock_release_recursive>
 8006f3a:	bf00      	nop
 8006f3c:	200002a8 	.word	0x200002a8

08006f40 <__sfputc_r>:
 8006f40:	6893      	ldr	r3, [r2, #8]
 8006f42:	3b01      	subs	r3, #1
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	b410      	push	{r4}
 8006f48:	6093      	str	r3, [r2, #8]
 8006f4a:	da08      	bge.n	8006f5e <__sfputc_r+0x1e>
 8006f4c:	6994      	ldr	r4, [r2, #24]
 8006f4e:	42a3      	cmp	r3, r4
 8006f50:	db01      	blt.n	8006f56 <__sfputc_r+0x16>
 8006f52:	290a      	cmp	r1, #10
 8006f54:	d103      	bne.n	8006f5e <__sfputc_r+0x1e>
 8006f56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f5a:	f000 b94b 	b.w	80071f4 <__swbuf_r>
 8006f5e:	6813      	ldr	r3, [r2, #0]
 8006f60:	1c58      	adds	r0, r3, #1
 8006f62:	6010      	str	r0, [r2, #0]
 8006f64:	7019      	strb	r1, [r3, #0]
 8006f66:	4608      	mov	r0, r1
 8006f68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f6c:	4770      	bx	lr

08006f6e <__sfputs_r>:
 8006f6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f70:	4606      	mov	r6, r0
 8006f72:	460f      	mov	r7, r1
 8006f74:	4614      	mov	r4, r2
 8006f76:	18d5      	adds	r5, r2, r3
 8006f78:	42ac      	cmp	r4, r5
 8006f7a:	d101      	bne.n	8006f80 <__sfputs_r+0x12>
 8006f7c:	2000      	movs	r0, #0
 8006f7e:	e007      	b.n	8006f90 <__sfputs_r+0x22>
 8006f80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f84:	463a      	mov	r2, r7
 8006f86:	4630      	mov	r0, r6
 8006f88:	f7ff ffda 	bl	8006f40 <__sfputc_r>
 8006f8c:	1c43      	adds	r3, r0, #1
 8006f8e:	d1f3      	bne.n	8006f78 <__sfputs_r+0xa>
 8006f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006f94 <_vfiprintf_r>:
 8006f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f98:	460d      	mov	r5, r1
 8006f9a:	b09d      	sub	sp, #116	; 0x74
 8006f9c:	4614      	mov	r4, r2
 8006f9e:	4698      	mov	r8, r3
 8006fa0:	4606      	mov	r6, r0
 8006fa2:	b118      	cbz	r0, 8006fac <_vfiprintf_r+0x18>
 8006fa4:	6983      	ldr	r3, [r0, #24]
 8006fa6:	b90b      	cbnz	r3, 8006fac <_vfiprintf_r+0x18>
 8006fa8:	f000 fb14 	bl	80075d4 <__sinit>
 8006fac:	4b89      	ldr	r3, [pc, #548]	; (80071d4 <_vfiprintf_r+0x240>)
 8006fae:	429d      	cmp	r5, r3
 8006fb0:	d11b      	bne.n	8006fea <_vfiprintf_r+0x56>
 8006fb2:	6875      	ldr	r5, [r6, #4]
 8006fb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006fb6:	07d9      	lsls	r1, r3, #31
 8006fb8:	d405      	bmi.n	8006fc6 <_vfiprintf_r+0x32>
 8006fba:	89ab      	ldrh	r3, [r5, #12]
 8006fbc:	059a      	lsls	r2, r3, #22
 8006fbe:	d402      	bmi.n	8006fc6 <_vfiprintf_r+0x32>
 8006fc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006fc2:	f000 fba5 	bl	8007710 <__retarget_lock_acquire_recursive>
 8006fc6:	89ab      	ldrh	r3, [r5, #12]
 8006fc8:	071b      	lsls	r3, r3, #28
 8006fca:	d501      	bpl.n	8006fd0 <_vfiprintf_r+0x3c>
 8006fcc:	692b      	ldr	r3, [r5, #16]
 8006fce:	b9eb      	cbnz	r3, 800700c <_vfiprintf_r+0x78>
 8006fd0:	4629      	mov	r1, r5
 8006fd2:	4630      	mov	r0, r6
 8006fd4:	f000 f96e 	bl	80072b4 <__swsetup_r>
 8006fd8:	b1c0      	cbz	r0, 800700c <_vfiprintf_r+0x78>
 8006fda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006fdc:	07dc      	lsls	r4, r3, #31
 8006fde:	d50e      	bpl.n	8006ffe <_vfiprintf_r+0x6a>
 8006fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe4:	b01d      	add	sp, #116	; 0x74
 8006fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fea:	4b7b      	ldr	r3, [pc, #492]	; (80071d8 <_vfiprintf_r+0x244>)
 8006fec:	429d      	cmp	r5, r3
 8006fee:	d101      	bne.n	8006ff4 <_vfiprintf_r+0x60>
 8006ff0:	68b5      	ldr	r5, [r6, #8]
 8006ff2:	e7df      	b.n	8006fb4 <_vfiprintf_r+0x20>
 8006ff4:	4b79      	ldr	r3, [pc, #484]	; (80071dc <_vfiprintf_r+0x248>)
 8006ff6:	429d      	cmp	r5, r3
 8006ff8:	bf08      	it	eq
 8006ffa:	68f5      	ldreq	r5, [r6, #12]
 8006ffc:	e7da      	b.n	8006fb4 <_vfiprintf_r+0x20>
 8006ffe:	89ab      	ldrh	r3, [r5, #12]
 8007000:	0598      	lsls	r0, r3, #22
 8007002:	d4ed      	bmi.n	8006fe0 <_vfiprintf_r+0x4c>
 8007004:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007006:	f000 fb84 	bl	8007712 <__retarget_lock_release_recursive>
 800700a:	e7e9      	b.n	8006fe0 <_vfiprintf_r+0x4c>
 800700c:	2300      	movs	r3, #0
 800700e:	9309      	str	r3, [sp, #36]	; 0x24
 8007010:	2320      	movs	r3, #32
 8007012:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007016:	f8cd 800c 	str.w	r8, [sp, #12]
 800701a:	2330      	movs	r3, #48	; 0x30
 800701c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80071e0 <_vfiprintf_r+0x24c>
 8007020:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007024:	f04f 0901 	mov.w	r9, #1
 8007028:	4623      	mov	r3, r4
 800702a:	469a      	mov	sl, r3
 800702c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007030:	b10a      	cbz	r2, 8007036 <_vfiprintf_r+0xa2>
 8007032:	2a25      	cmp	r2, #37	; 0x25
 8007034:	d1f9      	bne.n	800702a <_vfiprintf_r+0x96>
 8007036:	ebba 0b04 	subs.w	fp, sl, r4
 800703a:	d00b      	beq.n	8007054 <_vfiprintf_r+0xc0>
 800703c:	465b      	mov	r3, fp
 800703e:	4622      	mov	r2, r4
 8007040:	4629      	mov	r1, r5
 8007042:	4630      	mov	r0, r6
 8007044:	f7ff ff93 	bl	8006f6e <__sfputs_r>
 8007048:	3001      	adds	r0, #1
 800704a:	f000 80aa 	beq.w	80071a2 <_vfiprintf_r+0x20e>
 800704e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007050:	445a      	add	r2, fp
 8007052:	9209      	str	r2, [sp, #36]	; 0x24
 8007054:	f89a 3000 	ldrb.w	r3, [sl]
 8007058:	2b00      	cmp	r3, #0
 800705a:	f000 80a2 	beq.w	80071a2 <_vfiprintf_r+0x20e>
 800705e:	2300      	movs	r3, #0
 8007060:	f04f 32ff 	mov.w	r2, #4294967295
 8007064:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007068:	f10a 0a01 	add.w	sl, sl, #1
 800706c:	9304      	str	r3, [sp, #16]
 800706e:	9307      	str	r3, [sp, #28]
 8007070:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007074:	931a      	str	r3, [sp, #104]	; 0x68
 8007076:	4654      	mov	r4, sl
 8007078:	2205      	movs	r2, #5
 800707a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800707e:	4858      	ldr	r0, [pc, #352]	; (80071e0 <_vfiprintf_r+0x24c>)
 8007080:	f7f9 f8ae 	bl	80001e0 <memchr>
 8007084:	9a04      	ldr	r2, [sp, #16]
 8007086:	b9d8      	cbnz	r0, 80070c0 <_vfiprintf_r+0x12c>
 8007088:	06d1      	lsls	r1, r2, #27
 800708a:	bf44      	itt	mi
 800708c:	2320      	movmi	r3, #32
 800708e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007092:	0713      	lsls	r3, r2, #28
 8007094:	bf44      	itt	mi
 8007096:	232b      	movmi	r3, #43	; 0x2b
 8007098:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800709c:	f89a 3000 	ldrb.w	r3, [sl]
 80070a0:	2b2a      	cmp	r3, #42	; 0x2a
 80070a2:	d015      	beq.n	80070d0 <_vfiprintf_r+0x13c>
 80070a4:	9a07      	ldr	r2, [sp, #28]
 80070a6:	4654      	mov	r4, sl
 80070a8:	2000      	movs	r0, #0
 80070aa:	f04f 0c0a 	mov.w	ip, #10
 80070ae:	4621      	mov	r1, r4
 80070b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070b4:	3b30      	subs	r3, #48	; 0x30
 80070b6:	2b09      	cmp	r3, #9
 80070b8:	d94e      	bls.n	8007158 <_vfiprintf_r+0x1c4>
 80070ba:	b1b0      	cbz	r0, 80070ea <_vfiprintf_r+0x156>
 80070bc:	9207      	str	r2, [sp, #28]
 80070be:	e014      	b.n	80070ea <_vfiprintf_r+0x156>
 80070c0:	eba0 0308 	sub.w	r3, r0, r8
 80070c4:	fa09 f303 	lsl.w	r3, r9, r3
 80070c8:	4313      	orrs	r3, r2
 80070ca:	9304      	str	r3, [sp, #16]
 80070cc:	46a2      	mov	sl, r4
 80070ce:	e7d2      	b.n	8007076 <_vfiprintf_r+0xe2>
 80070d0:	9b03      	ldr	r3, [sp, #12]
 80070d2:	1d19      	adds	r1, r3, #4
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	9103      	str	r1, [sp, #12]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	bfbb      	ittet	lt
 80070dc:	425b      	neglt	r3, r3
 80070de:	f042 0202 	orrlt.w	r2, r2, #2
 80070e2:	9307      	strge	r3, [sp, #28]
 80070e4:	9307      	strlt	r3, [sp, #28]
 80070e6:	bfb8      	it	lt
 80070e8:	9204      	strlt	r2, [sp, #16]
 80070ea:	7823      	ldrb	r3, [r4, #0]
 80070ec:	2b2e      	cmp	r3, #46	; 0x2e
 80070ee:	d10c      	bne.n	800710a <_vfiprintf_r+0x176>
 80070f0:	7863      	ldrb	r3, [r4, #1]
 80070f2:	2b2a      	cmp	r3, #42	; 0x2a
 80070f4:	d135      	bne.n	8007162 <_vfiprintf_r+0x1ce>
 80070f6:	9b03      	ldr	r3, [sp, #12]
 80070f8:	1d1a      	adds	r2, r3, #4
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	9203      	str	r2, [sp, #12]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	bfb8      	it	lt
 8007102:	f04f 33ff 	movlt.w	r3, #4294967295
 8007106:	3402      	adds	r4, #2
 8007108:	9305      	str	r3, [sp, #20]
 800710a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80071f0 <_vfiprintf_r+0x25c>
 800710e:	7821      	ldrb	r1, [r4, #0]
 8007110:	2203      	movs	r2, #3
 8007112:	4650      	mov	r0, sl
 8007114:	f7f9 f864 	bl	80001e0 <memchr>
 8007118:	b140      	cbz	r0, 800712c <_vfiprintf_r+0x198>
 800711a:	2340      	movs	r3, #64	; 0x40
 800711c:	eba0 000a 	sub.w	r0, r0, sl
 8007120:	fa03 f000 	lsl.w	r0, r3, r0
 8007124:	9b04      	ldr	r3, [sp, #16]
 8007126:	4303      	orrs	r3, r0
 8007128:	3401      	adds	r4, #1
 800712a:	9304      	str	r3, [sp, #16]
 800712c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007130:	482c      	ldr	r0, [pc, #176]	; (80071e4 <_vfiprintf_r+0x250>)
 8007132:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007136:	2206      	movs	r2, #6
 8007138:	f7f9 f852 	bl	80001e0 <memchr>
 800713c:	2800      	cmp	r0, #0
 800713e:	d03f      	beq.n	80071c0 <_vfiprintf_r+0x22c>
 8007140:	4b29      	ldr	r3, [pc, #164]	; (80071e8 <_vfiprintf_r+0x254>)
 8007142:	bb1b      	cbnz	r3, 800718c <_vfiprintf_r+0x1f8>
 8007144:	9b03      	ldr	r3, [sp, #12]
 8007146:	3307      	adds	r3, #7
 8007148:	f023 0307 	bic.w	r3, r3, #7
 800714c:	3308      	adds	r3, #8
 800714e:	9303      	str	r3, [sp, #12]
 8007150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007152:	443b      	add	r3, r7
 8007154:	9309      	str	r3, [sp, #36]	; 0x24
 8007156:	e767      	b.n	8007028 <_vfiprintf_r+0x94>
 8007158:	fb0c 3202 	mla	r2, ip, r2, r3
 800715c:	460c      	mov	r4, r1
 800715e:	2001      	movs	r0, #1
 8007160:	e7a5      	b.n	80070ae <_vfiprintf_r+0x11a>
 8007162:	2300      	movs	r3, #0
 8007164:	3401      	adds	r4, #1
 8007166:	9305      	str	r3, [sp, #20]
 8007168:	4619      	mov	r1, r3
 800716a:	f04f 0c0a 	mov.w	ip, #10
 800716e:	4620      	mov	r0, r4
 8007170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007174:	3a30      	subs	r2, #48	; 0x30
 8007176:	2a09      	cmp	r2, #9
 8007178:	d903      	bls.n	8007182 <_vfiprintf_r+0x1ee>
 800717a:	2b00      	cmp	r3, #0
 800717c:	d0c5      	beq.n	800710a <_vfiprintf_r+0x176>
 800717e:	9105      	str	r1, [sp, #20]
 8007180:	e7c3      	b.n	800710a <_vfiprintf_r+0x176>
 8007182:	fb0c 2101 	mla	r1, ip, r1, r2
 8007186:	4604      	mov	r4, r0
 8007188:	2301      	movs	r3, #1
 800718a:	e7f0      	b.n	800716e <_vfiprintf_r+0x1da>
 800718c:	ab03      	add	r3, sp, #12
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	462a      	mov	r2, r5
 8007192:	4b16      	ldr	r3, [pc, #88]	; (80071ec <_vfiprintf_r+0x258>)
 8007194:	a904      	add	r1, sp, #16
 8007196:	4630      	mov	r0, r6
 8007198:	f7fd ff9a 	bl	80050d0 <_printf_float>
 800719c:	4607      	mov	r7, r0
 800719e:	1c78      	adds	r0, r7, #1
 80071a0:	d1d6      	bne.n	8007150 <_vfiprintf_r+0x1bc>
 80071a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071a4:	07d9      	lsls	r1, r3, #31
 80071a6:	d405      	bmi.n	80071b4 <_vfiprintf_r+0x220>
 80071a8:	89ab      	ldrh	r3, [r5, #12]
 80071aa:	059a      	lsls	r2, r3, #22
 80071ac:	d402      	bmi.n	80071b4 <_vfiprintf_r+0x220>
 80071ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80071b0:	f000 faaf 	bl	8007712 <__retarget_lock_release_recursive>
 80071b4:	89ab      	ldrh	r3, [r5, #12]
 80071b6:	065b      	lsls	r3, r3, #25
 80071b8:	f53f af12 	bmi.w	8006fe0 <_vfiprintf_r+0x4c>
 80071bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071be:	e711      	b.n	8006fe4 <_vfiprintf_r+0x50>
 80071c0:	ab03      	add	r3, sp, #12
 80071c2:	9300      	str	r3, [sp, #0]
 80071c4:	462a      	mov	r2, r5
 80071c6:	4b09      	ldr	r3, [pc, #36]	; (80071ec <_vfiprintf_r+0x258>)
 80071c8:	a904      	add	r1, sp, #16
 80071ca:	4630      	mov	r0, r6
 80071cc:	f7fe fa24 	bl	8005618 <_printf_i>
 80071d0:	e7e4      	b.n	800719c <_vfiprintf_r+0x208>
 80071d2:	bf00      	nop
 80071d4:	08007dec 	.word	0x08007dec
 80071d8:	08007e0c 	.word	0x08007e0c
 80071dc:	08007dcc 	.word	0x08007dcc
 80071e0:	08007cba 	.word	0x08007cba
 80071e4:	08007cc4 	.word	0x08007cc4
 80071e8:	080050d1 	.word	0x080050d1
 80071ec:	08006f6f 	.word	0x08006f6f
 80071f0:	08007cc0 	.word	0x08007cc0

080071f4 <__swbuf_r>:
 80071f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f6:	460e      	mov	r6, r1
 80071f8:	4614      	mov	r4, r2
 80071fa:	4605      	mov	r5, r0
 80071fc:	b118      	cbz	r0, 8007206 <__swbuf_r+0x12>
 80071fe:	6983      	ldr	r3, [r0, #24]
 8007200:	b90b      	cbnz	r3, 8007206 <__swbuf_r+0x12>
 8007202:	f000 f9e7 	bl	80075d4 <__sinit>
 8007206:	4b21      	ldr	r3, [pc, #132]	; (800728c <__swbuf_r+0x98>)
 8007208:	429c      	cmp	r4, r3
 800720a:	d12b      	bne.n	8007264 <__swbuf_r+0x70>
 800720c:	686c      	ldr	r4, [r5, #4]
 800720e:	69a3      	ldr	r3, [r4, #24]
 8007210:	60a3      	str	r3, [r4, #8]
 8007212:	89a3      	ldrh	r3, [r4, #12]
 8007214:	071a      	lsls	r2, r3, #28
 8007216:	d52f      	bpl.n	8007278 <__swbuf_r+0x84>
 8007218:	6923      	ldr	r3, [r4, #16]
 800721a:	b36b      	cbz	r3, 8007278 <__swbuf_r+0x84>
 800721c:	6923      	ldr	r3, [r4, #16]
 800721e:	6820      	ldr	r0, [r4, #0]
 8007220:	1ac0      	subs	r0, r0, r3
 8007222:	6963      	ldr	r3, [r4, #20]
 8007224:	b2f6      	uxtb	r6, r6
 8007226:	4283      	cmp	r3, r0
 8007228:	4637      	mov	r7, r6
 800722a:	dc04      	bgt.n	8007236 <__swbuf_r+0x42>
 800722c:	4621      	mov	r1, r4
 800722e:	4628      	mov	r0, r5
 8007230:	f000 f93c 	bl	80074ac <_fflush_r>
 8007234:	bb30      	cbnz	r0, 8007284 <__swbuf_r+0x90>
 8007236:	68a3      	ldr	r3, [r4, #8]
 8007238:	3b01      	subs	r3, #1
 800723a:	60a3      	str	r3, [r4, #8]
 800723c:	6823      	ldr	r3, [r4, #0]
 800723e:	1c5a      	adds	r2, r3, #1
 8007240:	6022      	str	r2, [r4, #0]
 8007242:	701e      	strb	r6, [r3, #0]
 8007244:	6963      	ldr	r3, [r4, #20]
 8007246:	3001      	adds	r0, #1
 8007248:	4283      	cmp	r3, r0
 800724a:	d004      	beq.n	8007256 <__swbuf_r+0x62>
 800724c:	89a3      	ldrh	r3, [r4, #12]
 800724e:	07db      	lsls	r3, r3, #31
 8007250:	d506      	bpl.n	8007260 <__swbuf_r+0x6c>
 8007252:	2e0a      	cmp	r6, #10
 8007254:	d104      	bne.n	8007260 <__swbuf_r+0x6c>
 8007256:	4621      	mov	r1, r4
 8007258:	4628      	mov	r0, r5
 800725a:	f000 f927 	bl	80074ac <_fflush_r>
 800725e:	b988      	cbnz	r0, 8007284 <__swbuf_r+0x90>
 8007260:	4638      	mov	r0, r7
 8007262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007264:	4b0a      	ldr	r3, [pc, #40]	; (8007290 <__swbuf_r+0x9c>)
 8007266:	429c      	cmp	r4, r3
 8007268:	d101      	bne.n	800726e <__swbuf_r+0x7a>
 800726a:	68ac      	ldr	r4, [r5, #8]
 800726c:	e7cf      	b.n	800720e <__swbuf_r+0x1a>
 800726e:	4b09      	ldr	r3, [pc, #36]	; (8007294 <__swbuf_r+0xa0>)
 8007270:	429c      	cmp	r4, r3
 8007272:	bf08      	it	eq
 8007274:	68ec      	ldreq	r4, [r5, #12]
 8007276:	e7ca      	b.n	800720e <__swbuf_r+0x1a>
 8007278:	4621      	mov	r1, r4
 800727a:	4628      	mov	r0, r5
 800727c:	f000 f81a 	bl	80072b4 <__swsetup_r>
 8007280:	2800      	cmp	r0, #0
 8007282:	d0cb      	beq.n	800721c <__swbuf_r+0x28>
 8007284:	f04f 37ff 	mov.w	r7, #4294967295
 8007288:	e7ea      	b.n	8007260 <__swbuf_r+0x6c>
 800728a:	bf00      	nop
 800728c:	08007dec 	.word	0x08007dec
 8007290:	08007e0c 	.word	0x08007e0c
 8007294:	08007dcc 	.word	0x08007dcc

08007298 <__ascii_wctomb>:
 8007298:	b149      	cbz	r1, 80072ae <__ascii_wctomb+0x16>
 800729a:	2aff      	cmp	r2, #255	; 0xff
 800729c:	bf85      	ittet	hi
 800729e:	238a      	movhi	r3, #138	; 0x8a
 80072a0:	6003      	strhi	r3, [r0, #0]
 80072a2:	700a      	strbls	r2, [r1, #0]
 80072a4:	f04f 30ff 	movhi.w	r0, #4294967295
 80072a8:	bf98      	it	ls
 80072aa:	2001      	movls	r0, #1
 80072ac:	4770      	bx	lr
 80072ae:	4608      	mov	r0, r1
 80072b0:	4770      	bx	lr
	...

080072b4 <__swsetup_r>:
 80072b4:	4b32      	ldr	r3, [pc, #200]	; (8007380 <__swsetup_r+0xcc>)
 80072b6:	b570      	push	{r4, r5, r6, lr}
 80072b8:	681d      	ldr	r5, [r3, #0]
 80072ba:	4606      	mov	r6, r0
 80072bc:	460c      	mov	r4, r1
 80072be:	b125      	cbz	r5, 80072ca <__swsetup_r+0x16>
 80072c0:	69ab      	ldr	r3, [r5, #24]
 80072c2:	b913      	cbnz	r3, 80072ca <__swsetup_r+0x16>
 80072c4:	4628      	mov	r0, r5
 80072c6:	f000 f985 	bl	80075d4 <__sinit>
 80072ca:	4b2e      	ldr	r3, [pc, #184]	; (8007384 <__swsetup_r+0xd0>)
 80072cc:	429c      	cmp	r4, r3
 80072ce:	d10f      	bne.n	80072f0 <__swsetup_r+0x3c>
 80072d0:	686c      	ldr	r4, [r5, #4]
 80072d2:	89a3      	ldrh	r3, [r4, #12]
 80072d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80072d8:	0719      	lsls	r1, r3, #28
 80072da:	d42c      	bmi.n	8007336 <__swsetup_r+0x82>
 80072dc:	06dd      	lsls	r5, r3, #27
 80072de:	d411      	bmi.n	8007304 <__swsetup_r+0x50>
 80072e0:	2309      	movs	r3, #9
 80072e2:	6033      	str	r3, [r6, #0]
 80072e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80072e8:	81a3      	strh	r3, [r4, #12]
 80072ea:	f04f 30ff 	mov.w	r0, #4294967295
 80072ee:	e03e      	b.n	800736e <__swsetup_r+0xba>
 80072f0:	4b25      	ldr	r3, [pc, #148]	; (8007388 <__swsetup_r+0xd4>)
 80072f2:	429c      	cmp	r4, r3
 80072f4:	d101      	bne.n	80072fa <__swsetup_r+0x46>
 80072f6:	68ac      	ldr	r4, [r5, #8]
 80072f8:	e7eb      	b.n	80072d2 <__swsetup_r+0x1e>
 80072fa:	4b24      	ldr	r3, [pc, #144]	; (800738c <__swsetup_r+0xd8>)
 80072fc:	429c      	cmp	r4, r3
 80072fe:	bf08      	it	eq
 8007300:	68ec      	ldreq	r4, [r5, #12]
 8007302:	e7e6      	b.n	80072d2 <__swsetup_r+0x1e>
 8007304:	0758      	lsls	r0, r3, #29
 8007306:	d512      	bpl.n	800732e <__swsetup_r+0x7a>
 8007308:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800730a:	b141      	cbz	r1, 800731e <__swsetup_r+0x6a>
 800730c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007310:	4299      	cmp	r1, r3
 8007312:	d002      	beq.n	800731a <__swsetup_r+0x66>
 8007314:	4630      	mov	r0, r6
 8007316:	f7ff fcd5 	bl	8006cc4 <_free_r>
 800731a:	2300      	movs	r3, #0
 800731c:	6363      	str	r3, [r4, #52]	; 0x34
 800731e:	89a3      	ldrh	r3, [r4, #12]
 8007320:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007324:	81a3      	strh	r3, [r4, #12]
 8007326:	2300      	movs	r3, #0
 8007328:	6063      	str	r3, [r4, #4]
 800732a:	6923      	ldr	r3, [r4, #16]
 800732c:	6023      	str	r3, [r4, #0]
 800732e:	89a3      	ldrh	r3, [r4, #12]
 8007330:	f043 0308 	orr.w	r3, r3, #8
 8007334:	81a3      	strh	r3, [r4, #12]
 8007336:	6923      	ldr	r3, [r4, #16]
 8007338:	b94b      	cbnz	r3, 800734e <__swsetup_r+0x9a>
 800733a:	89a3      	ldrh	r3, [r4, #12]
 800733c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007340:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007344:	d003      	beq.n	800734e <__swsetup_r+0x9a>
 8007346:	4621      	mov	r1, r4
 8007348:	4630      	mov	r0, r6
 800734a:	f000 fa09 	bl	8007760 <__smakebuf_r>
 800734e:	89a0      	ldrh	r0, [r4, #12]
 8007350:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007354:	f010 0301 	ands.w	r3, r0, #1
 8007358:	d00a      	beq.n	8007370 <__swsetup_r+0xbc>
 800735a:	2300      	movs	r3, #0
 800735c:	60a3      	str	r3, [r4, #8]
 800735e:	6963      	ldr	r3, [r4, #20]
 8007360:	425b      	negs	r3, r3
 8007362:	61a3      	str	r3, [r4, #24]
 8007364:	6923      	ldr	r3, [r4, #16]
 8007366:	b943      	cbnz	r3, 800737a <__swsetup_r+0xc6>
 8007368:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800736c:	d1ba      	bne.n	80072e4 <__swsetup_r+0x30>
 800736e:	bd70      	pop	{r4, r5, r6, pc}
 8007370:	0781      	lsls	r1, r0, #30
 8007372:	bf58      	it	pl
 8007374:	6963      	ldrpl	r3, [r4, #20]
 8007376:	60a3      	str	r3, [r4, #8]
 8007378:	e7f4      	b.n	8007364 <__swsetup_r+0xb0>
 800737a:	2000      	movs	r0, #0
 800737c:	e7f7      	b.n	800736e <__swsetup_r+0xba>
 800737e:	bf00      	nop
 8007380:	2000000c 	.word	0x2000000c
 8007384:	08007dec 	.word	0x08007dec
 8007388:	08007e0c 	.word	0x08007e0c
 800738c:	08007dcc 	.word	0x08007dcc

08007390 <abort>:
 8007390:	b508      	push	{r3, lr}
 8007392:	2006      	movs	r0, #6
 8007394:	f000 fa4c 	bl	8007830 <raise>
 8007398:	2001      	movs	r0, #1
 800739a:	f7fa fabb 	bl	8001914 <_exit>
	...

080073a0 <__sflush_r>:
 80073a0:	898a      	ldrh	r2, [r1, #12]
 80073a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073a6:	4605      	mov	r5, r0
 80073a8:	0710      	lsls	r0, r2, #28
 80073aa:	460c      	mov	r4, r1
 80073ac:	d458      	bmi.n	8007460 <__sflush_r+0xc0>
 80073ae:	684b      	ldr	r3, [r1, #4]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	dc05      	bgt.n	80073c0 <__sflush_r+0x20>
 80073b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	dc02      	bgt.n	80073c0 <__sflush_r+0x20>
 80073ba:	2000      	movs	r0, #0
 80073bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073c2:	2e00      	cmp	r6, #0
 80073c4:	d0f9      	beq.n	80073ba <__sflush_r+0x1a>
 80073c6:	2300      	movs	r3, #0
 80073c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80073cc:	682f      	ldr	r7, [r5, #0]
 80073ce:	602b      	str	r3, [r5, #0]
 80073d0:	d032      	beq.n	8007438 <__sflush_r+0x98>
 80073d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80073d4:	89a3      	ldrh	r3, [r4, #12]
 80073d6:	075a      	lsls	r2, r3, #29
 80073d8:	d505      	bpl.n	80073e6 <__sflush_r+0x46>
 80073da:	6863      	ldr	r3, [r4, #4]
 80073dc:	1ac0      	subs	r0, r0, r3
 80073de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80073e0:	b10b      	cbz	r3, 80073e6 <__sflush_r+0x46>
 80073e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80073e4:	1ac0      	subs	r0, r0, r3
 80073e6:	2300      	movs	r3, #0
 80073e8:	4602      	mov	r2, r0
 80073ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073ec:	6a21      	ldr	r1, [r4, #32]
 80073ee:	4628      	mov	r0, r5
 80073f0:	47b0      	blx	r6
 80073f2:	1c43      	adds	r3, r0, #1
 80073f4:	89a3      	ldrh	r3, [r4, #12]
 80073f6:	d106      	bne.n	8007406 <__sflush_r+0x66>
 80073f8:	6829      	ldr	r1, [r5, #0]
 80073fa:	291d      	cmp	r1, #29
 80073fc:	d82c      	bhi.n	8007458 <__sflush_r+0xb8>
 80073fe:	4a2a      	ldr	r2, [pc, #168]	; (80074a8 <__sflush_r+0x108>)
 8007400:	40ca      	lsrs	r2, r1
 8007402:	07d6      	lsls	r6, r2, #31
 8007404:	d528      	bpl.n	8007458 <__sflush_r+0xb8>
 8007406:	2200      	movs	r2, #0
 8007408:	6062      	str	r2, [r4, #4]
 800740a:	04d9      	lsls	r1, r3, #19
 800740c:	6922      	ldr	r2, [r4, #16]
 800740e:	6022      	str	r2, [r4, #0]
 8007410:	d504      	bpl.n	800741c <__sflush_r+0x7c>
 8007412:	1c42      	adds	r2, r0, #1
 8007414:	d101      	bne.n	800741a <__sflush_r+0x7a>
 8007416:	682b      	ldr	r3, [r5, #0]
 8007418:	b903      	cbnz	r3, 800741c <__sflush_r+0x7c>
 800741a:	6560      	str	r0, [r4, #84]	; 0x54
 800741c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800741e:	602f      	str	r7, [r5, #0]
 8007420:	2900      	cmp	r1, #0
 8007422:	d0ca      	beq.n	80073ba <__sflush_r+0x1a>
 8007424:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007428:	4299      	cmp	r1, r3
 800742a:	d002      	beq.n	8007432 <__sflush_r+0x92>
 800742c:	4628      	mov	r0, r5
 800742e:	f7ff fc49 	bl	8006cc4 <_free_r>
 8007432:	2000      	movs	r0, #0
 8007434:	6360      	str	r0, [r4, #52]	; 0x34
 8007436:	e7c1      	b.n	80073bc <__sflush_r+0x1c>
 8007438:	6a21      	ldr	r1, [r4, #32]
 800743a:	2301      	movs	r3, #1
 800743c:	4628      	mov	r0, r5
 800743e:	47b0      	blx	r6
 8007440:	1c41      	adds	r1, r0, #1
 8007442:	d1c7      	bne.n	80073d4 <__sflush_r+0x34>
 8007444:	682b      	ldr	r3, [r5, #0]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d0c4      	beq.n	80073d4 <__sflush_r+0x34>
 800744a:	2b1d      	cmp	r3, #29
 800744c:	d001      	beq.n	8007452 <__sflush_r+0xb2>
 800744e:	2b16      	cmp	r3, #22
 8007450:	d101      	bne.n	8007456 <__sflush_r+0xb6>
 8007452:	602f      	str	r7, [r5, #0]
 8007454:	e7b1      	b.n	80073ba <__sflush_r+0x1a>
 8007456:	89a3      	ldrh	r3, [r4, #12]
 8007458:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800745c:	81a3      	strh	r3, [r4, #12]
 800745e:	e7ad      	b.n	80073bc <__sflush_r+0x1c>
 8007460:	690f      	ldr	r7, [r1, #16]
 8007462:	2f00      	cmp	r7, #0
 8007464:	d0a9      	beq.n	80073ba <__sflush_r+0x1a>
 8007466:	0793      	lsls	r3, r2, #30
 8007468:	680e      	ldr	r6, [r1, #0]
 800746a:	bf08      	it	eq
 800746c:	694b      	ldreq	r3, [r1, #20]
 800746e:	600f      	str	r7, [r1, #0]
 8007470:	bf18      	it	ne
 8007472:	2300      	movne	r3, #0
 8007474:	eba6 0807 	sub.w	r8, r6, r7
 8007478:	608b      	str	r3, [r1, #8]
 800747a:	f1b8 0f00 	cmp.w	r8, #0
 800747e:	dd9c      	ble.n	80073ba <__sflush_r+0x1a>
 8007480:	6a21      	ldr	r1, [r4, #32]
 8007482:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007484:	4643      	mov	r3, r8
 8007486:	463a      	mov	r2, r7
 8007488:	4628      	mov	r0, r5
 800748a:	47b0      	blx	r6
 800748c:	2800      	cmp	r0, #0
 800748e:	dc06      	bgt.n	800749e <__sflush_r+0xfe>
 8007490:	89a3      	ldrh	r3, [r4, #12]
 8007492:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007496:	81a3      	strh	r3, [r4, #12]
 8007498:	f04f 30ff 	mov.w	r0, #4294967295
 800749c:	e78e      	b.n	80073bc <__sflush_r+0x1c>
 800749e:	4407      	add	r7, r0
 80074a0:	eba8 0800 	sub.w	r8, r8, r0
 80074a4:	e7e9      	b.n	800747a <__sflush_r+0xda>
 80074a6:	bf00      	nop
 80074a8:	20400001 	.word	0x20400001

080074ac <_fflush_r>:
 80074ac:	b538      	push	{r3, r4, r5, lr}
 80074ae:	690b      	ldr	r3, [r1, #16]
 80074b0:	4605      	mov	r5, r0
 80074b2:	460c      	mov	r4, r1
 80074b4:	b913      	cbnz	r3, 80074bc <_fflush_r+0x10>
 80074b6:	2500      	movs	r5, #0
 80074b8:	4628      	mov	r0, r5
 80074ba:	bd38      	pop	{r3, r4, r5, pc}
 80074bc:	b118      	cbz	r0, 80074c6 <_fflush_r+0x1a>
 80074be:	6983      	ldr	r3, [r0, #24]
 80074c0:	b90b      	cbnz	r3, 80074c6 <_fflush_r+0x1a>
 80074c2:	f000 f887 	bl	80075d4 <__sinit>
 80074c6:	4b14      	ldr	r3, [pc, #80]	; (8007518 <_fflush_r+0x6c>)
 80074c8:	429c      	cmp	r4, r3
 80074ca:	d11b      	bne.n	8007504 <_fflush_r+0x58>
 80074cc:	686c      	ldr	r4, [r5, #4]
 80074ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d0ef      	beq.n	80074b6 <_fflush_r+0xa>
 80074d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80074d8:	07d0      	lsls	r0, r2, #31
 80074da:	d404      	bmi.n	80074e6 <_fflush_r+0x3a>
 80074dc:	0599      	lsls	r1, r3, #22
 80074de:	d402      	bmi.n	80074e6 <_fflush_r+0x3a>
 80074e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074e2:	f000 f915 	bl	8007710 <__retarget_lock_acquire_recursive>
 80074e6:	4628      	mov	r0, r5
 80074e8:	4621      	mov	r1, r4
 80074ea:	f7ff ff59 	bl	80073a0 <__sflush_r>
 80074ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80074f0:	07da      	lsls	r2, r3, #31
 80074f2:	4605      	mov	r5, r0
 80074f4:	d4e0      	bmi.n	80074b8 <_fflush_r+0xc>
 80074f6:	89a3      	ldrh	r3, [r4, #12]
 80074f8:	059b      	lsls	r3, r3, #22
 80074fa:	d4dd      	bmi.n	80074b8 <_fflush_r+0xc>
 80074fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074fe:	f000 f908 	bl	8007712 <__retarget_lock_release_recursive>
 8007502:	e7d9      	b.n	80074b8 <_fflush_r+0xc>
 8007504:	4b05      	ldr	r3, [pc, #20]	; (800751c <_fflush_r+0x70>)
 8007506:	429c      	cmp	r4, r3
 8007508:	d101      	bne.n	800750e <_fflush_r+0x62>
 800750a:	68ac      	ldr	r4, [r5, #8]
 800750c:	e7df      	b.n	80074ce <_fflush_r+0x22>
 800750e:	4b04      	ldr	r3, [pc, #16]	; (8007520 <_fflush_r+0x74>)
 8007510:	429c      	cmp	r4, r3
 8007512:	bf08      	it	eq
 8007514:	68ec      	ldreq	r4, [r5, #12]
 8007516:	e7da      	b.n	80074ce <_fflush_r+0x22>
 8007518:	08007dec 	.word	0x08007dec
 800751c:	08007e0c 	.word	0x08007e0c
 8007520:	08007dcc 	.word	0x08007dcc

08007524 <std>:
 8007524:	2300      	movs	r3, #0
 8007526:	b510      	push	{r4, lr}
 8007528:	4604      	mov	r4, r0
 800752a:	e9c0 3300 	strd	r3, r3, [r0]
 800752e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007532:	6083      	str	r3, [r0, #8]
 8007534:	8181      	strh	r1, [r0, #12]
 8007536:	6643      	str	r3, [r0, #100]	; 0x64
 8007538:	81c2      	strh	r2, [r0, #14]
 800753a:	6183      	str	r3, [r0, #24]
 800753c:	4619      	mov	r1, r3
 800753e:	2208      	movs	r2, #8
 8007540:	305c      	adds	r0, #92	; 0x5c
 8007542:	f7fd fd1d 	bl	8004f80 <memset>
 8007546:	4b05      	ldr	r3, [pc, #20]	; (800755c <std+0x38>)
 8007548:	6263      	str	r3, [r4, #36]	; 0x24
 800754a:	4b05      	ldr	r3, [pc, #20]	; (8007560 <std+0x3c>)
 800754c:	62a3      	str	r3, [r4, #40]	; 0x28
 800754e:	4b05      	ldr	r3, [pc, #20]	; (8007564 <std+0x40>)
 8007550:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007552:	4b05      	ldr	r3, [pc, #20]	; (8007568 <std+0x44>)
 8007554:	6224      	str	r4, [r4, #32]
 8007556:	6323      	str	r3, [r4, #48]	; 0x30
 8007558:	bd10      	pop	{r4, pc}
 800755a:	bf00      	nop
 800755c:	08007869 	.word	0x08007869
 8007560:	0800788b 	.word	0x0800788b
 8007564:	080078c3 	.word	0x080078c3
 8007568:	080078e7 	.word	0x080078e7

0800756c <_cleanup_r>:
 800756c:	4901      	ldr	r1, [pc, #4]	; (8007574 <_cleanup_r+0x8>)
 800756e:	f000 b8af 	b.w	80076d0 <_fwalk_reent>
 8007572:	bf00      	nop
 8007574:	080074ad 	.word	0x080074ad

08007578 <__sfmoreglue>:
 8007578:	b570      	push	{r4, r5, r6, lr}
 800757a:	2268      	movs	r2, #104	; 0x68
 800757c:	1e4d      	subs	r5, r1, #1
 800757e:	4355      	muls	r5, r2
 8007580:	460e      	mov	r6, r1
 8007582:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007586:	f7ff fc09 	bl	8006d9c <_malloc_r>
 800758a:	4604      	mov	r4, r0
 800758c:	b140      	cbz	r0, 80075a0 <__sfmoreglue+0x28>
 800758e:	2100      	movs	r1, #0
 8007590:	e9c0 1600 	strd	r1, r6, [r0]
 8007594:	300c      	adds	r0, #12
 8007596:	60a0      	str	r0, [r4, #8]
 8007598:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800759c:	f7fd fcf0 	bl	8004f80 <memset>
 80075a0:	4620      	mov	r0, r4
 80075a2:	bd70      	pop	{r4, r5, r6, pc}

080075a4 <__sfp_lock_acquire>:
 80075a4:	4801      	ldr	r0, [pc, #4]	; (80075ac <__sfp_lock_acquire+0x8>)
 80075a6:	f000 b8b3 	b.w	8007710 <__retarget_lock_acquire_recursive>
 80075aa:	bf00      	nop
 80075ac:	200002a9 	.word	0x200002a9

080075b0 <__sfp_lock_release>:
 80075b0:	4801      	ldr	r0, [pc, #4]	; (80075b8 <__sfp_lock_release+0x8>)
 80075b2:	f000 b8ae 	b.w	8007712 <__retarget_lock_release_recursive>
 80075b6:	bf00      	nop
 80075b8:	200002a9 	.word	0x200002a9

080075bc <__sinit_lock_acquire>:
 80075bc:	4801      	ldr	r0, [pc, #4]	; (80075c4 <__sinit_lock_acquire+0x8>)
 80075be:	f000 b8a7 	b.w	8007710 <__retarget_lock_acquire_recursive>
 80075c2:	bf00      	nop
 80075c4:	200002aa 	.word	0x200002aa

080075c8 <__sinit_lock_release>:
 80075c8:	4801      	ldr	r0, [pc, #4]	; (80075d0 <__sinit_lock_release+0x8>)
 80075ca:	f000 b8a2 	b.w	8007712 <__retarget_lock_release_recursive>
 80075ce:	bf00      	nop
 80075d0:	200002aa 	.word	0x200002aa

080075d4 <__sinit>:
 80075d4:	b510      	push	{r4, lr}
 80075d6:	4604      	mov	r4, r0
 80075d8:	f7ff fff0 	bl	80075bc <__sinit_lock_acquire>
 80075dc:	69a3      	ldr	r3, [r4, #24]
 80075de:	b11b      	cbz	r3, 80075e8 <__sinit+0x14>
 80075e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075e4:	f7ff bff0 	b.w	80075c8 <__sinit_lock_release>
 80075e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80075ec:	6523      	str	r3, [r4, #80]	; 0x50
 80075ee:	4b13      	ldr	r3, [pc, #76]	; (800763c <__sinit+0x68>)
 80075f0:	4a13      	ldr	r2, [pc, #76]	; (8007640 <__sinit+0x6c>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80075f6:	42a3      	cmp	r3, r4
 80075f8:	bf04      	itt	eq
 80075fa:	2301      	moveq	r3, #1
 80075fc:	61a3      	streq	r3, [r4, #24]
 80075fe:	4620      	mov	r0, r4
 8007600:	f000 f820 	bl	8007644 <__sfp>
 8007604:	6060      	str	r0, [r4, #4]
 8007606:	4620      	mov	r0, r4
 8007608:	f000 f81c 	bl	8007644 <__sfp>
 800760c:	60a0      	str	r0, [r4, #8]
 800760e:	4620      	mov	r0, r4
 8007610:	f000 f818 	bl	8007644 <__sfp>
 8007614:	2200      	movs	r2, #0
 8007616:	60e0      	str	r0, [r4, #12]
 8007618:	2104      	movs	r1, #4
 800761a:	6860      	ldr	r0, [r4, #4]
 800761c:	f7ff ff82 	bl	8007524 <std>
 8007620:	68a0      	ldr	r0, [r4, #8]
 8007622:	2201      	movs	r2, #1
 8007624:	2109      	movs	r1, #9
 8007626:	f7ff ff7d 	bl	8007524 <std>
 800762a:	68e0      	ldr	r0, [r4, #12]
 800762c:	2202      	movs	r2, #2
 800762e:	2112      	movs	r1, #18
 8007630:	f7ff ff78 	bl	8007524 <std>
 8007634:	2301      	movs	r3, #1
 8007636:	61a3      	str	r3, [r4, #24]
 8007638:	e7d2      	b.n	80075e0 <__sinit+0xc>
 800763a:	bf00      	nop
 800763c:	08007a54 	.word	0x08007a54
 8007640:	0800756d 	.word	0x0800756d

08007644 <__sfp>:
 8007644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007646:	4607      	mov	r7, r0
 8007648:	f7ff ffac 	bl	80075a4 <__sfp_lock_acquire>
 800764c:	4b1e      	ldr	r3, [pc, #120]	; (80076c8 <__sfp+0x84>)
 800764e:	681e      	ldr	r6, [r3, #0]
 8007650:	69b3      	ldr	r3, [r6, #24]
 8007652:	b913      	cbnz	r3, 800765a <__sfp+0x16>
 8007654:	4630      	mov	r0, r6
 8007656:	f7ff ffbd 	bl	80075d4 <__sinit>
 800765a:	3648      	adds	r6, #72	; 0x48
 800765c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007660:	3b01      	subs	r3, #1
 8007662:	d503      	bpl.n	800766c <__sfp+0x28>
 8007664:	6833      	ldr	r3, [r6, #0]
 8007666:	b30b      	cbz	r3, 80076ac <__sfp+0x68>
 8007668:	6836      	ldr	r6, [r6, #0]
 800766a:	e7f7      	b.n	800765c <__sfp+0x18>
 800766c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007670:	b9d5      	cbnz	r5, 80076a8 <__sfp+0x64>
 8007672:	4b16      	ldr	r3, [pc, #88]	; (80076cc <__sfp+0x88>)
 8007674:	60e3      	str	r3, [r4, #12]
 8007676:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800767a:	6665      	str	r5, [r4, #100]	; 0x64
 800767c:	f000 f847 	bl	800770e <__retarget_lock_init_recursive>
 8007680:	f7ff ff96 	bl	80075b0 <__sfp_lock_release>
 8007684:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007688:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800768c:	6025      	str	r5, [r4, #0]
 800768e:	61a5      	str	r5, [r4, #24]
 8007690:	2208      	movs	r2, #8
 8007692:	4629      	mov	r1, r5
 8007694:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007698:	f7fd fc72 	bl	8004f80 <memset>
 800769c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80076a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80076a4:	4620      	mov	r0, r4
 80076a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076a8:	3468      	adds	r4, #104	; 0x68
 80076aa:	e7d9      	b.n	8007660 <__sfp+0x1c>
 80076ac:	2104      	movs	r1, #4
 80076ae:	4638      	mov	r0, r7
 80076b0:	f7ff ff62 	bl	8007578 <__sfmoreglue>
 80076b4:	4604      	mov	r4, r0
 80076b6:	6030      	str	r0, [r6, #0]
 80076b8:	2800      	cmp	r0, #0
 80076ba:	d1d5      	bne.n	8007668 <__sfp+0x24>
 80076bc:	f7ff ff78 	bl	80075b0 <__sfp_lock_release>
 80076c0:	230c      	movs	r3, #12
 80076c2:	603b      	str	r3, [r7, #0]
 80076c4:	e7ee      	b.n	80076a4 <__sfp+0x60>
 80076c6:	bf00      	nop
 80076c8:	08007a54 	.word	0x08007a54
 80076cc:	ffff0001 	.word	0xffff0001

080076d0 <_fwalk_reent>:
 80076d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076d4:	4606      	mov	r6, r0
 80076d6:	4688      	mov	r8, r1
 80076d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80076dc:	2700      	movs	r7, #0
 80076de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80076e2:	f1b9 0901 	subs.w	r9, r9, #1
 80076e6:	d505      	bpl.n	80076f4 <_fwalk_reent+0x24>
 80076e8:	6824      	ldr	r4, [r4, #0]
 80076ea:	2c00      	cmp	r4, #0
 80076ec:	d1f7      	bne.n	80076de <_fwalk_reent+0xe>
 80076ee:	4638      	mov	r0, r7
 80076f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076f4:	89ab      	ldrh	r3, [r5, #12]
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	d907      	bls.n	800770a <_fwalk_reent+0x3a>
 80076fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076fe:	3301      	adds	r3, #1
 8007700:	d003      	beq.n	800770a <_fwalk_reent+0x3a>
 8007702:	4629      	mov	r1, r5
 8007704:	4630      	mov	r0, r6
 8007706:	47c0      	blx	r8
 8007708:	4307      	orrs	r7, r0
 800770a:	3568      	adds	r5, #104	; 0x68
 800770c:	e7e9      	b.n	80076e2 <_fwalk_reent+0x12>

0800770e <__retarget_lock_init_recursive>:
 800770e:	4770      	bx	lr

08007710 <__retarget_lock_acquire_recursive>:
 8007710:	4770      	bx	lr

08007712 <__retarget_lock_release_recursive>:
 8007712:	4770      	bx	lr

08007714 <__swhatbuf_r>:
 8007714:	b570      	push	{r4, r5, r6, lr}
 8007716:	460e      	mov	r6, r1
 8007718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800771c:	2900      	cmp	r1, #0
 800771e:	b096      	sub	sp, #88	; 0x58
 8007720:	4614      	mov	r4, r2
 8007722:	461d      	mov	r5, r3
 8007724:	da08      	bge.n	8007738 <__swhatbuf_r+0x24>
 8007726:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800772a:	2200      	movs	r2, #0
 800772c:	602a      	str	r2, [r5, #0]
 800772e:	061a      	lsls	r2, r3, #24
 8007730:	d410      	bmi.n	8007754 <__swhatbuf_r+0x40>
 8007732:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007736:	e00e      	b.n	8007756 <__swhatbuf_r+0x42>
 8007738:	466a      	mov	r2, sp
 800773a:	f000 f8fb 	bl	8007934 <_fstat_r>
 800773e:	2800      	cmp	r0, #0
 8007740:	dbf1      	blt.n	8007726 <__swhatbuf_r+0x12>
 8007742:	9a01      	ldr	r2, [sp, #4]
 8007744:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007748:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800774c:	425a      	negs	r2, r3
 800774e:	415a      	adcs	r2, r3
 8007750:	602a      	str	r2, [r5, #0]
 8007752:	e7ee      	b.n	8007732 <__swhatbuf_r+0x1e>
 8007754:	2340      	movs	r3, #64	; 0x40
 8007756:	2000      	movs	r0, #0
 8007758:	6023      	str	r3, [r4, #0]
 800775a:	b016      	add	sp, #88	; 0x58
 800775c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007760 <__smakebuf_r>:
 8007760:	898b      	ldrh	r3, [r1, #12]
 8007762:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007764:	079d      	lsls	r5, r3, #30
 8007766:	4606      	mov	r6, r0
 8007768:	460c      	mov	r4, r1
 800776a:	d507      	bpl.n	800777c <__smakebuf_r+0x1c>
 800776c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007770:	6023      	str	r3, [r4, #0]
 8007772:	6123      	str	r3, [r4, #16]
 8007774:	2301      	movs	r3, #1
 8007776:	6163      	str	r3, [r4, #20]
 8007778:	b002      	add	sp, #8
 800777a:	bd70      	pop	{r4, r5, r6, pc}
 800777c:	ab01      	add	r3, sp, #4
 800777e:	466a      	mov	r2, sp
 8007780:	f7ff ffc8 	bl	8007714 <__swhatbuf_r>
 8007784:	9900      	ldr	r1, [sp, #0]
 8007786:	4605      	mov	r5, r0
 8007788:	4630      	mov	r0, r6
 800778a:	f7ff fb07 	bl	8006d9c <_malloc_r>
 800778e:	b948      	cbnz	r0, 80077a4 <__smakebuf_r+0x44>
 8007790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007794:	059a      	lsls	r2, r3, #22
 8007796:	d4ef      	bmi.n	8007778 <__smakebuf_r+0x18>
 8007798:	f023 0303 	bic.w	r3, r3, #3
 800779c:	f043 0302 	orr.w	r3, r3, #2
 80077a0:	81a3      	strh	r3, [r4, #12]
 80077a2:	e7e3      	b.n	800776c <__smakebuf_r+0xc>
 80077a4:	4b0d      	ldr	r3, [pc, #52]	; (80077dc <__smakebuf_r+0x7c>)
 80077a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80077a8:	89a3      	ldrh	r3, [r4, #12]
 80077aa:	6020      	str	r0, [r4, #0]
 80077ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077b0:	81a3      	strh	r3, [r4, #12]
 80077b2:	9b00      	ldr	r3, [sp, #0]
 80077b4:	6163      	str	r3, [r4, #20]
 80077b6:	9b01      	ldr	r3, [sp, #4]
 80077b8:	6120      	str	r0, [r4, #16]
 80077ba:	b15b      	cbz	r3, 80077d4 <__smakebuf_r+0x74>
 80077bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077c0:	4630      	mov	r0, r6
 80077c2:	f000 f8c9 	bl	8007958 <_isatty_r>
 80077c6:	b128      	cbz	r0, 80077d4 <__smakebuf_r+0x74>
 80077c8:	89a3      	ldrh	r3, [r4, #12]
 80077ca:	f023 0303 	bic.w	r3, r3, #3
 80077ce:	f043 0301 	orr.w	r3, r3, #1
 80077d2:	81a3      	strh	r3, [r4, #12]
 80077d4:	89a0      	ldrh	r0, [r4, #12]
 80077d6:	4305      	orrs	r5, r0
 80077d8:	81a5      	strh	r5, [r4, #12]
 80077da:	e7cd      	b.n	8007778 <__smakebuf_r+0x18>
 80077dc:	0800756d 	.word	0x0800756d

080077e0 <_raise_r>:
 80077e0:	291f      	cmp	r1, #31
 80077e2:	b538      	push	{r3, r4, r5, lr}
 80077e4:	4604      	mov	r4, r0
 80077e6:	460d      	mov	r5, r1
 80077e8:	d904      	bls.n	80077f4 <_raise_r+0x14>
 80077ea:	2316      	movs	r3, #22
 80077ec:	6003      	str	r3, [r0, #0]
 80077ee:	f04f 30ff 	mov.w	r0, #4294967295
 80077f2:	bd38      	pop	{r3, r4, r5, pc}
 80077f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80077f6:	b112      	cbz	r2, 80077fe <_raise_r+0x1e>
 80077f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80077fc:	b94b      	cbnz	r3, 8007812 <_raise_r+0x32>
 80077fe:	4620      	mov	r0, r4
 8007800:	f000 f830 	bl	8007864 <_getpid_r>
 8007804:	462a      	mov	r2, r5
 8007806:	4601      	mov	r1, r0
 8007808:	4620      	mov	r0, r4
 800780a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800780e:	f000 b817 	b.w	8007840 <_kill_r>
 8007812:	2b01      	cmp	r3, #1
 8007814:	d00a      	beq.n	800782c <_raise_r+0x4c>
 8007816:	1c59      	adds	r1, r3, #1
 8007818:	d103      	bne.n	8007822 <_raise_r+0x42>
 800781a:	2316      	movs	r3, #22
 800781c:	6003      	str	r3, [r0, #0]
 800781e:	2001      	movs	r0, #1
 8007820:	e7e7      	b.n	80077f2 <_raise_r+0x12>
 8007822:	2400      	movs	r4, #0
 8007824:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007828:	4628      	mov	r0, r5
 800782a:	4798      	blx	r3
 800782c:	2000      	movs	r0, #0
 800782e:	e7e0      	b.n	80077f2 <_raise_r+0x12>

08007830 <raise>:
 8007830:	4b02      	ldr	r3, [pc, #8]	; (800783c <raise+0xc>)
 8007832:	4601      	mov	r1, r0
 8007834:	6818      	ldr	r0, [r3, #0]
 8007836:	f7ff bfd3 	b.w	80077e0 <_raise_r>
 800783a:	bf00      	nop
 800783c:	2000000c 	.word	0x2000000c

08007840 <_kill_r>:
 8007840:	b538      	push	{r3, r4, r5, lr}
 8007842:	4d07      	ldr	r5, [pc, #28]	; (8007860 <_kill_r+0x20>)
 8007844:	2300      	movs	r3, #0
 8007846:	4604      	mov	r4, r0
 8007848:	4608      	mov	r0, r1
 800784a:	4611      	mov	r1, r2
 800784c:	602b      	str	r3, [r5, #0]
 800784e:	f7fa f851 	bl	80018f4 <_kill>
 8007852:	1c43      	adds	r3, r0, #1
 8007854:	d102      	bne.n	800785c <_kill_r+0x1c>
 8007856:	682b      	ldr	r3, [r5, #0]
 8007858:	b103      	cbz	r3, 800785c <_kill_r+0x1c>
 800785a:	6023      	str	r3, [r4, #0]
 800785c:	bd38      	pop	{r3, r4, r5, pc}
 800785e:	bf00      	nop
 8007860:	200002a4 	.word	0x200002a4

08007864 <_getpid_r>:
 8007864:	f7fa b83e 	b.w	80018e4 <_getpid>

08007868 <__sread>:
 8007868:	b510      	push	{r4, lr}
 800786a:	460c      	mov	r4, r1
 800786c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007870:	f000 f894 	bl	800799c <_read_r>
 8007874:	2800      	cmp	r0, #0
 8007876:	bfab      	itete	ge
 8007878:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800787a:	89a3      	ldrhlt	r3, [r4, #12]
 800787c:	181b      	addge	r3, r3, r0
 800787e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007882:	bfac      	ite	ge
 8007884:	6563      	strge	r3, [r4, #84]	; 0x54
 8007886:	81a3      	strhlt	r3, [r4, #12]
 8007888:	bd10      	pop	{r4, pc}

0800788a <__swrite>:
 800788a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800788e:	461f      	mov	r7, r3
 8007890:	898b      	ldrh	r3, [r1, #12]
 8007892:	05db      	lsls	r3, r3, #23
 8007894:	4605      	mov	r5, r0
 8007896:	460c      	mov	r4, r1
 8007898:	4616      	mov	r6, r2
 800789a:	d505      	bpl.n	80078a8 <__swrite+0x1e>
 800789c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078a0:	2302      	movs	r3, #2
 80078a2:	2200      	movs	r2, #0
 80078a4:	f000 f868 	bl	8007978 <_lseek_r>
 80078a8:	89a3      	ldrh	r3, [r4, #12]
 80078aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078b2:	81a3      	strh	r3, [r4, #12]
 80078b4:	4632      	mov	r2, r6
 80078b6:	463b      	mov	r3, r7
 80078b8:	4628      	mov	r0, r5
 80078ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078be:	f000 b817 	b.w	80078f0 <_write_r>

080078c2 <__sseek>:
 80078c2:	b510      	push	{r4, lr}
 80078c4:	460c      	mov	r4, r1
 80078c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078ca:	f000 f855 	bl	8007978 <_lseek_r>
 80078ce:	1c43      	adds	r3, r0, #1
 80078d0:	89a3      	ldrh	r3, [r4, #12]
 80078d2:	bf15      	itete	ne
 80078d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80078d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80078da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80078de:	81a3      	strheq	r3, [r4, #12]
 80078e0:	bf18      	it	ne
 80078e2:	81a3      	strhne	r3, [r4, #12]
 80078e4:	bd10      	pop	{r4, pc}

080078e6 <__sclose>:
 80078e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078ea:	f000 b813 	b.w	8007914 <_close_r>
	...

080078f0 <_write_r>:
 80078f0:	b538      	push	{r3, r4, r5, lr}
 80078f2:	4d07      	ldr	r5, [pc, #28]	; (8007910 <_write_r+0x20>)
 80078f4:	4604      	mov	r4, r0
 80078f6:	4608      	mov	r0, r1
 80078f8:	4611      	mov	r1, r2
 80078fa:	2200      	movs	r2, #0
 80078fc:	602a      	str	r2, [r5, #0]
 80078fe:	461a      	mov	r2, r3
 8007900:	f7f9 fd5c 	bl	80013bc <_write>
 8007904:	1c43      	adds	r3, r0, #1
 8007906:	d102      	bne.n	800790e <_write_r+0x1e>
 8007908:	682b      	ldr	r3, [r5, #0]
 800790a:	b103      	cbz	r3, 800790e <_write_r+0x1e>
 800790c:	6023      	str	r3, [r4, #0]
 800790e:	bd38      	pop	{r3, r4, r5, pc}
 8007910:	200002a4 	.word	0x200002a4

08007914 <_close_r>:
 8007914:	b538      	push	{r3, r4, r5, lr}
 8007916:	4d06      	ldr	r5, [pc, #24]	; (8007930 <_close_r+0x1c>)
 8007918:	2300      	movs	r3, #0
 800791a:	4604      	mov	r4, r0
 800791c:	4608      	mov	r0, r1
 800791e:	602b      	str	r3, [r5, #0]
 8007920:	f7fa f81f 	bl	8001962 <_close>
 8007924:	1c43      	adds	r3, r0, #1
 8007926:	d102      	bne.n	800792e <_close_r+0x1a>
 8007928:	682b      	ldr	r3, [r5, #0]
 800792a:	b103      	cbz	r3, 800792e <_close_r+0x1a>
 800792c:	6023      	str	r3, [r4, #0]
 800792e:	bd38      	pop	{r3, r4, r5, pc}
 8007930:	200002a4 	.word	0x200002a4

08007934 <_fstat_r>:
 8007934:	b538      	push	{r3, r4, r5, lr}
 8007936:	4d07      	ldr	r5, [pc, #28]	; (8007954 <_fstat_r+0x20>)
 8007938:	2300      	movs	r3, #0
 800793a:	4604      	mov	r4, r0
 800793c:	4608      	mov	r0, r1
 800793e:	4611      	mov	r1, r2
 8007940:	602b      	str	r3, [r5, #0]
 8007942:	f7fa f81a 	bl	800197a <_fstat>
 8007946:	1c43      	adds	r3, r0, #1
 8007948:	d102      	bne.n	8007950 <_fstat_r+0x1c>
 800794a:	682b      	ldr	r3, [r5, #0]
 800794c:	b103      	cbz	r3, 8007950 <_fstat_r+0x1c>
 800794e:	6023      	str	r3, [r4, #0]
 8007950:	bd38      	pop	{r3, r4, r5, pc}
 8007952:	bf00      	nop
 8007954:	200002a4 	.word	0x200002a4

08007958 <_isatty_r>:
 8007958:	b538      	push	{r3, r4, r5, lr}
 800795a:	4d06      	ldr	r5, [pc, #24]	; (8007974 <_isatty_r+0x1c>)
 800795c:	2300      	movs	r3, #0
 800795e:	4604      	mov	r4, r0
 8007960:	4608      	mov	r0, r1
 8007962:	602b      	str	r3, [r5, #0]
 8007964:	f7fa f819 	bl	800199a <_isatty>
 8007968:	1c43      	adds	r3, r0, #1
 800796a:	d102      	bne.n	8007972 <_isatty_r+0x1a>
 800796c:	682b      	ldr	r3, [r5, #0]
 800796e:	b103      	cbz	r3, 8007972 <_isatty_r+0x1a>
 8007970:	6023      	str	r3, [r4, #0]
 8007972:	bd38      	pop	{r3, r4, r5, pc}
 8007974:	200002a4 	.word	0x200002a4

08007978 <_lseek_r>:
 8007978:	b538      	push	{r3, r4, r5, lr}
 800797a:	4d07      	ldr	r5, [pc, #28]	; (8007998 <_lseek_r+0x20>)
 800797c:	4604      	mov	r4, r0
 800797e:	4608      	mov	r0, r1
 8007980:	4611      	mov	r1, r2
 8007982:	2200      	movs	r2, #0
 8007984:	602a      	str	r2, [r5, #0]
 8007986:	461a      	mov	r2, r3
 8007988:	f7fa f812 	bl	80019b0 <_lseek>
 800798c:	1c43      	adds	r3, r0, #1
 800798e:	d102      	bne.n	8007996 <_lseek_r+0x1e>
 8007990:	682b      	ldr	r3, [r5, #0]
 8007992:	b103      	cbz	r3, 8007996 <_lseek_r+0x1e>
 8007994:	6023      	str	r3, [r4, #0]
 8007996:	bd38      	pop	{r3, r4, r5, pc}
 8007998:	200002a4 	.word	0x200002a4

0800799c <_read_r>:
 800799c:	b538      	push	{r3, r4, r5, lr}
 800799e:	4d07      	ldr	r5, [pc, #28]	; (80079bc <_read_r+0x20>)
 80079a0:	4604      	mov	r4, r0
 80079a2:	4608      	mov	r0, r1
 80079a4:	4611      	mov	r1, r2
 80079a6:	2200      	movs	r2, #0
 80079a8:	602a      	str	r2, [r5, #0]
 80079aa:	461a      	mov	r2, r3
 80079ac:	f7f9 ffbc 	bl	8001928 <_read>
 80079b0:	1c43      	adds	r3, r0, #1
 80079b2:	d102      	bne.n	80079ba <_read_r+0x1e>
 80079b4:	682b      	ldr	r3, [r5, #0]
 80079b6:	b103      	cbz	r3, 80079ba <_read_r+0x1e>
 80079b8:	6023      	str	r3, [r4, #0]
 80079ba:	bd38      	pop	{r3, r4, r5, pc}
 80079bc:	200002a4 	.word	0x200002a4

080079c0 <_init>:
 80079c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079c2:	bf00      	nop
 80079c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079c6:	bc08      	pop	{r3}
 80079c8:	469e      	mov	lr, r3
 80079ca:	4770      	bx	lr

080079cc <_fini>:
 80079cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ce:	bf00      	nop
 80079d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079d2:	bc08      	pop	{r3}
 80079d4:	469e      	mov	lr, r3
 80079d6:	4770      	bx	lr
