// Seed: 327378820
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
  assign module_1.id_1 = 0;
  assign id_1 = id_1;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wand  id_0,
    input  tri0  id_1,
    output logic id_2,
    input  tri0  id_3,
    input  logic id_4,
    input  logic id_5,
    input  tri0  id_6,
    output logic id_7
);
  always @(posedge 1)
    if (id_5) id_2 <= 1 < id_3;
    else begin : LABEL_0
      begin : LABEL_0
        id_7 <= id_4;
        id_2 = 1;
        id_2 = id_5;
      end
    end
  module_0 modCall_1 ();
  assign id_7 = 1;
  wire id_9;
  assign id_9 = id_6;
endmodule
