
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chown_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401790 <.init>:
  401790:	stp	x29, x30, [sp, #-16]!
  401794:	mov	x29, sp
  401798:	bl	401c90 <__fxstatat@plt+0x60>
  40179c:	ldp	x29, x30, [sp], #16
  4017a0:	ret

Disassembly of section .plt:

00000000004017b0 <mbrtowc@plt-0x20>:
  4017b0:	stp	x16, x30, [sp, #-16]!
  4017b4:	adrp	x16, 421000 <__fxstatat@plt+0x1f3d0>
  4017b8:	ldr	x17, [x16, #4088]
  4017bc:	add	x16, x16, #0xff8
  4017c0:	br	x17
  4017c4:	nop
  4017c8:	nop
  4017cc:	nop

00000000004017d0 <mbrtowc@plt>:
  4017d0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4017d4:	ldr	x17, [x16]
  4017d8:	add	x16, x16, #0x0
  4017dc:	br	x17

00000000004017e0 <memcpy@plt>:
  4017e0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4017e4:	ldr	x17, [x16, #8]
  4017e8:	add	x16, x16, #0x8
  4017ec:	br	x17

00000000004017f0 <memmove@plt>:
  4017f0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4017f4:	ldr	x17, [x16, #16]
  4017f8:	add	x16, x16, #0x10
  4017fc:	br	x17

0000000000401800 <_exit@plt>:
  401800:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401804:	ldr	x17, [x16, #24]
  401808:	add	x16, x16, #0x18
  40180c:	br	x17

0000000000401810 <strtoul@plt>:
  401810:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401814:	ldr	x17, [x16, #32]
  401818:	add	x16, x16, #0x20
  40181c:	br	x17

0000000000401820 <strlen@plt>:
  401820:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401824:	ldr	x17, [x16, #40]
  401828:	add	x16, x16, #0x28
  40182c:	br	x17

0000000000401830 <exit@plt>:
  401830:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401834:	ldr	x17, [x16, #48]
  401838:	add	x16, x16, #0x30
  40183c:	br	x17

0000000000401840 <error@plt>:
  401840:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401844:	ldr	x17, [x16, #56]
  401848:	add	x16, x16, #0x38
  40184c:	br	x17

0000000000401850 <fchdir@plt>:
  401850:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401854:	ldr	x17, [x16, #64]
  401858:	add	x16, x16, #0x40
  40185c:	br	x17

0000000000401860 <getgrnam@plt>:
  401860:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401864:	ldr	x17, [x16, #72]
  401868:	add	x16, x16, #0x48
  40186c:	br	x17

0000000000401870 <ferror_unlocked@plt>:
  401870:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401874:	ldr	x17, [x16, #80]
  401878:	add	x16, x16, #0x50
  40187c:	br	x17

0000000000401880 <__cxa_atexit@plt>:
  401880:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401884:	ldr	x17, [x16, #88]
  401888:	add	x16, x16, #0x58
  40188c:	br	x17

0000000000401890 <qsort@plt>:
  401890:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401894:	ldr	x17, [x16, #96]
  401898:	add	x16, x16, #0x60
  40189c:	br	x17

00000000004018a0 <endgrent@plt>:
  4018a0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4018a4:	ldr	x17, [x16, #104]
  4018a8:	add	x16, x16, #0x68
  4018ac:	br	x17

00000000004018b0 <lseek@plt>:
  4018b0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4018b4:	ldr	x17, [x16, #112]
  4018b8:	add	x16, x16, #0x70
  4018bc:	br	x17

00000000004018c0 <__fpending@plt>:
  4018c0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4018c4:	ldr	x17, [x16, #120]
  4018c8:	add	x16, x16, #0x78
  4018cc:	br	x17

00000000004018d0 <stpcpy@plt>:
  4018d0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4018d4:	ldr	x17, [x16, #128]
  4018d8:	add	x16, x16, #0x80
  4018dc:	br	x17

00000000004018e0 <fileno@plt>:
  4018e0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4018e4:	ldr	x17, [x16, #136]
  4018e8:	add	x16, x16, #0x88
  4018ec:	br	x17

00000000004018f0 <fclose@plt>:
  4018f0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4018f4:	ldr	x17, [x16, #144]
  4018f8:	add	x16, x16, #0x90
  4018fc:	br	x17

0000000000401900 <nl_langinfo@plt>:
  401900:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401904:	ldr	x17, [x16, #152]
  401908:	add	x16, x16, #0x98
  40190c:	br	x17

0000000000401910 <malloc@plt>:
  401910:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401914:	ldr	x17, [x16, #160]
  401918:	add	x16, x16, #0xa0
  40191c:	br	x17

0000000000401920 <open@plt>:
  401920:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401924:	ldr	x17, [x16, #168]
  401928:	add	x16, x16, #0xa8
  40192c:	br	x17

0000000000401930 <strncmp@plt>:
  401930:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401934:	ldr	x17, [x16, #176]
  401938:	add	x16, x16, #0xb0
  40193c:	br	x17

0000000000401940 <bindtextdomain@plt>:
  401940:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401944:	ldr	x17, [x16, #184]
  401948:	add	x16, x16, #0xb8
  40194c:	br	x17

0000000000401950 <__libc_start_main@plt>:
  401950:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401954:	ldr	x17, [x16, #192]
  401958:	add	x16, x16, #0xc0
  40195c:	br	x17

0000000000401960 <fstatfs@plt>:
  401960:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401964:	ldr	x17, [x16, #200]
  401968:	add	x16, x16, #0xc8
  40196c:	br	x17

0000000000401970 <memset@plt>:
  401970:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401974:	ldr	x17, [x16, #208]
  401978:	add	x16, x16, #0xd0
  40197c:	br	x17

0000000000401980 <getpwnam@plt>:
  401980:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401984:	ldr	x17, [x16, #216]
  401988:	add	x16, x16, #0xd8
  40198c:	br	x17

0000000000401990 <calloc@plt>:
  401990:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401994:	ldr	x17, [x16, #224]
  401998:	add	x16, x16, #0xe0
  40199c:	br	x17

00000000004019a0 <readdir@plt>:
  4019a0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4019a4:	ldr	x17, [x16, #232]
  4019a8:	add	x16, x16, #0xe8
  4019ac:	br	x17

00000000004019b0 <realloc@plt>:
  4019b0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4019b4:	ldr	x17, [x16, #240]
  4019b8:	add	x16, x16, #0xf0
  4019bc:	br	x17

00000000004019c0 <closedir@plt>:
  4019c0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4019c4:	ldr	x17, [x16, #248]
  4019c8:	add	x16, x16, #0xf8
  4019cc:	br	x17

00000000004019d0 <close@plt>:
  4019d0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4019d4:	ldr	x17, [x16, #256]
  4019d8:	add	x16, x16, #0x100
  4019dc:	br	x17

00000000004019e0 <strrchr@plt>:
  4019e0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4019e4:	ldr	x17, [x16, #264]
  4019e8:	add	x16, x16, #0x108
  4019ec:	br	x17

00000000004019f0 <__gmon_start__@plt>:
  4019f0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  4019f4:	ldr	x17, [x16, #272]
  4019f8:	add	x16, x16, #0x110
  4019fc:	br	x17

0000000000401a00 <fdopendir@plt>:
  401a00:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401a04:	ldr	x17, [x16, #280]
  401a08:	add	x16, x16, #0x118
  401a0c:	br	x17

0000000000401a10 <abort@plt>:
  401a10:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401a14:	ldr	x17, [x16, #288]
  401a18:	add	x16, x16, #0x120
  401a1c:	br	x17

0000000000401a20 <mbsinit@plt>:
  401a20:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401a24:	ldr	x17, [x16, #296]
  401a28:	add	x16, x16, #0x128
  401a2c:	br	x17

0000000000401a30 <memcmp@plt>:
  401a30:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401a34:	ldr	x17, [x16, #304]
  401a38:	add	x16, x16, #0x130
  401a3c:	br	x17

0000000000401a40 <textdomain@plt>:
  401a40:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401a44:	ldr	x17, [x16, #312]
  401a48:	add	x16, x16, #0x138
  401a4c:	br	x17

0000000000401a50 <getopt_long@plt>:
  401a50:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401a54:	ldr	x17, [x16, #320]
  401a58:	add	x16, x16, #0x140
  401a5c:	br	x17

0000000000401a60 <strcmp@plt>:
  401a60:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401a64:	ldr	x17, [x16, #328]
  401a68:	add	x16, x16, #0x148
  401a6c:	br	x17

0000000000401a70 <getpwuid@plt>:
  401a70:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401a74:	ldr	x17, [x16, #336]
  401a78:	add	x16, x16, #0x150
  401a7c:	br	x17

0000000000401a80 <__ctype_b_loc@plt>:
  401a80:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401a84:	ldr	x17, [x16, #344]
  401a88:	add	x16, x16, #0x158
  401a8c:	br	x17

0000000000401a90 <fseeko@plt>:
  401a90:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401a94:	ldr	x17, [x16, #352]
  401a98:	add	x16, x16, #0x160
  401a9c:	br	x17

0000000000401aa0 <free@plt>:
  401aa0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401aa4:	ldr	x17, [x16, #360]
  401aa8:	add	x16, x16, #0x168
  401aac:	br	x17

0000000000401ab0 <__ctype_get_mb_cur_max@plt>:
  401ab0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401ab4:	ldr	x17, [x16, #368]
  401ab8:	add	x16, x16, #0x170
  401abc:	br	x17

0000000000401ac0 <fchownat@plt>:
  401ac0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401ac4:	ldr	x17, [x16, #376]
  401ac8:	add	x16, x16, #0x178
  401acc:	br	x17

0000000000401ad0 <strchr@plt>:
  401ad0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401ad4:	ldr	x17, [x16, #384]
  401ad8:	add	x16, x16, #0x180
  401adc:	br	x17

0000000000401ae0 <fwrite@plt>:
  401ae0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401ae4:	ldr	x17, [x16, #392]
  401ae8:	add	x16, x16, #0x188
  401aec:	br	x17

0000000000401af0 <fcntl@plt>:
  401af0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401af4:	ldr	x17, [x16, #400]
  401af8:	add	x16, x16, #0x190
  401afc:	br	x17

0000000000401b00 <fflush@plt>:
  401b00:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401b04:	ldr	x17, [x16, #408]
  401b08:	add	x16, x16, #0x198
  401b0c:	br	x17

0000000000401b10 <strcpy@plt>:
  401b10:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401b14:	ldr	x17, [x16, #416]
  401b18:	add	x16, x16, #0x1a0
  401b1c:	br	x17

0000000000401b20 <dirfd@plt>:
  401b20:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401b24:	ldr	x17, [x16, #424]
  401b28:	add	x16, x16, #0x1a8
  401b2c:	br	x17

0000000000401b30 <endpwent@plt>:
  401b30:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401b34:	ldr	x17, [x16, #432]
  401b38:	add	x16, x16, #0x1b0
  401b3c:	br	x17

0000000000401b40 <__lxstat@plt>:
  401b40:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401b44:	ldr	x17, [x16, #440]
  401b48:	add	x16, x16, #0x1b8
  401b4c:	br	x17

0000000000401b50 <__fxstat@plt>:
  401b50:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401b54:	ldr	x17, [x16, #448]
  401b58:	add	x16, x16, #0x1c0
  401b5c:	br	x17

0000000000401b60 <fputs_unlocked@plt>:
  401b60:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401b64:	ldr	x17, [x16, #456]
  401b68:	add	x16, x16, #0x1c8
  401b6c:	br	x17

0000000000401b70 <__freading@plt>:
  401b70:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401b74:	ldr	x17, [x16, #464]
  401b78:	add	x16, x16, #0x1d0
  401b7c:	br	x17

0000000000401b80 <iswprint@plt>:
  401b80:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401b84:	ldr	x17, [x16, #472]
  401b88:	add	x16, x16, #0x1d8
  401b8c:	br	x17

0000000000401b90 <openat@plt>:
  401b90:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401b94:	ldr	x17, [x16, #480]
  401b98:	add	x16, x16, #0x1e0
  401b9c:	br	x17

0000000000401ba0 <printf@plt>:
  401ba0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401ba4:	ldr	x17, [x16, #488]
  401ba8:	add	x16, x16, #0x1e8
  401bac:	br	x17

0000000000401bb0 <__assert_fail@plt>:
  401bb0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401bb4:	ldr	x17, [x16, #496]
  401bb8:	add	x16, x16, #0x1f0
  401bbc:	br	x17

0000000000401bc0 <__errno_location@plt>:
  401bc0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401bc4:	ldr	x17, [x16, #504]
  401bc8:	add	x16, x16, #0x1f8
  401bcc:	br	x17

0000000000401bd0 <__xstat@plt>:
  401bd0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401bd4:	ldr	x17, [x16, #512]
  401bd8:	add	x16, x16, #0x200
  401bdc:	br	x17

0000000000401be0 <getgrgid@plt>:
  401be0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401be4:	ldr	x17, [x16, #520]
  401be8:	add	x16, x16, #0x208
  401bec:	br	x17

0000000000401bf0 <gettext@plt>:
  401bf0:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401bf4:	ldr	x17, [x16, #528]
  401bf8:	add	x16, x16, #0x210
  401bfc:	br	x17

0000000000401c00 <fchown@plt>:
  401c00:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401c04:	ldr	x17, [x16, #536]
  401c08:	add	x16, x16, #0x218
  401c0c:	br	x17

0000000000401c10 <fprintf@plt>:
  401c10:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401c14:	ldr	x17, [x16, #544]
  401c18:	add	x16, x16, #0x220
  401c1c:	br	x17

0000000000401c20 <setlocale@plt>:
  401c20:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401c24:	ldr	x17, [x16, #552]
  401c28:	add	x16, x16, #0x228
  401c2c:	br	x17

0000000000401c30 <__fxstatat@plt>:
  401c30:	adrp	x16, 422000 <__fxstatat@plt+0x203d0>
  401c34:	ldr	x17, [x16, #560]
  401c38:	add	x16, x16, #0x230
  401c3c:	br	x17

Disassembly of section .text:

0000000000401c40 <.text>:
  401c40:	mov	x29, #0x0                   	// #0
  401c44:	mov	x30, #0x0                   	// #0
  401c48:	mov	x5, x0
  401c4c:	ldr	x1, [sp]
  401c50:	add	x2, sp, #0x8
  401c54:	mov	x6, sp
  401c58:	movz	x0, #0x0, lsl #48
  401c5c:	movk	x0, #0x0, lsl #32
  401c60:	movk	x0, #0x40, lsl #16
  401c64:	movk	x0, #0x2278
  401c68:	movz	x3, #0x0, lsl #48
  401c6c:	movk	x3, #0x0, lsl #32
  401c70:	movk	x3, #0x40, lsl #16
  401c74:	movk	x3, #0xd8d0
  401c78:	movz	x4, #0x0, lsl #48
  401c7c:	movk	x4, #0x0, lsl #32
  401c80:	movk	x4, #0x40, lsl #16
  401c84:	movk	x4, #0xd950
  401c88:	bl	401950 <__libc_start_main@plt>
  401c8c:	bl	401a10 <abort@plt>
  401c90:	adrp	x0, 421000 <__fxstatat@plt+0x1f3d0>
  401c94:	ldr	x0, [x0, #4064]
  401c98:	cbz	x0, 401ca0 <__fxstatat@plt+0x70>
  401c9c:	b	4019f0 <__gmon_start__@plt>
  401ca0:	ret
  401ca4:	stp	x29, x30, [sp, #-32]!
  401ca8:	mov	x29, sp
  401cac:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  401cb0:	add	x0, x0, #0x2c8
  401cb4:	str	x0, [sp, #24]
  401cb8:	ldr	x0, [sp, #24]
  401cbc:	str	x0, [sp, #24]
  401cc0:	ldr	x1, [sp, #24]
  401cc4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  401cc8:	add	x0, x0, #0x2c8
  401ccc:	cmp	x1, x0
  401cd0:	b.eq	401d0c <__fxstatat@plt+0xdc>  // b.none
  401cd4:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401cd8:	add	x0, x0, #0x9d0
  401cdc:	ldr	x0, [x0]
  401ce0:	str	x0, [sp, #16]
  401ce4:	ldr	x0, [sp, #16]
  401ce8:	str	x0, [sp, #16]
  401cec:	ldr	x0, [sp, #16]
  401cf0:	cmp	x0, #0x0
  401cf4:	b.eq	401d10 <__fxstatat@plt+0xe0>  // b.none
  401cf8:	ldr	x1, [sp, #16]
  401cfc:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  401d00:	add	x0, x0, #0x2c8
  401d04:	blr	x1
  401d08:	b	401d10 <__fxstatat@plt+0xe0>
  401d0c:	nop
  401d10:	ldp	x29, x30, [sp], #32
  401d14:	ret
  401d18:	stp	x29, x30, [sp, #-48]!
  401d1c:	mov	x29, sp
  401d20:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  401d24:	add	x0, x0, #0x2c8
  401d28:	str	x0, [sp, #40]
  401d2c:	ldr	x0, [sp, #40]
  401d30:	str	x0, [sp, #40]
  401d34:	ldr	x1, [sp, #40]
  401d38:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  401d3c:	add	x0, x0, #0x2c8
  401d40:	sub	x0, x1, x0
  401d44:	asr	x0, x0, #3
  401d48:	lsr	x1, x0, #63
  401d4c:	add	x0, x1, x0
  401d50:	asr	x0, x0, #1
  401d54:	str	x0, [sp, #32]
  401d58:	ldr	x0, [sp, #32]
  401d5c:	cmp	x0, #0x0
  401d60:	b.eq	401da0 <__fxstatat@plt+0x170>  // b.none
  401d64:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401d68:	add	x0, x0, #0x9d8
  401d6c:	ldr	x0, [x0]
  401d70:	str	x0, [sp, #24]
  401d74:	ldr	x0, [sp, #24]
  401d78:	str	x0, [sp, #24]
  401d7c:	ldr	x0, [sp, #24]
  401d80:	cmp	x0, #0x0
  401d84:	b.eq	401da4 <__fxstatat@plt+0x174>  // b.none
  401d88:	ldr	x2, [sp, #24]
  401d8c:	ldr	x1, [sp, #32]
  401d90:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  401d94:	add	x0, x0, #0x2c8
  401d98:	blr	x2
  401d9c:	b	401da4 <__fxstatat@plt+0x174>
  401da0:	nop
  401da4:	ldp	x29, x30, [sp], #48
  401da8:	ret
  401dac:	stp	x29, x30, [sp, #-16]!
  401db0:	mov	x29, sp
  401db4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  401db8:	add	x0, x0, #0x2f8
  401dbc:	ldrb	w0, [x0]
  401dc0:	and	x0, x0, #0xff
  401dc4:	cmp	x0, #0x0
  401dc8:	b.ne	401de4 <__fxstatat@plt+0x1b4>  // b.any
  401dcc:	bl	401ca4 <__fxstatat@plt+0x74>
  401dd0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  401dd4:	add	x0, x0, #0x2f8
  401dd8:	mov	w1, #0x1                   	// #1
  401ddc:	strb	w1, [x0]
  401de0:	b	401de8 <__fxstatat@plt+0x1b8>
  401de4:	nop
  401de8:	ldp	x29, x30, [sp], #16
  401dec:	ret
  401df0:	stp	x29, x30, [sp, #-16]!
  401df4:	mov	x29, sp
  401df8:	bl	401d18 <__fxstatat@plt+0xe8>
  401dfc:	nop
  401e00:	ldp	x29, x30, [sp], #16
  401e04:	ret
  401e08:	stp	x29, x30, [sp, #-176]!
  401e0c:	mov	x29, sp
  401e10:	str	x0, [sp, #24]
  401e14:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401e18:	add	x1, x0, #0xb80
  401e1c:	add	x0, sp, #0x28
  401e20:	ldp	x2, x3, [x1]
  401e24:	stp	x2, x3, [x0]
  401e28:	ldp	x2, x3, [x1, #16]
  401e2c:	stp	x2, x3, [x0, #16]
  401e30:	ldp	x2, x3, [x1, #32]
  401e34:	stp	x2, x3, [x0, #32]
  401e38:	ldp	x2, x3, [x1, #48]
  401e3c:	stp	x2, x3, [x0, #48]
  401e40:	ldp	x2, x3, [x1, #64]
  401e44:	stp	x2, x3, [x0, #64]
  401e48:	ldp	x2, x3, [x1, #80]
  401e4c:	stp	x2, x3, [x0, #80]
  401e50:	ldp	x2, x3, [x1, #96]
  401e54:	stp	x2, x3, [x0, #96]
  401e58:	ldr	x0, [sp, #24]
  401e5c:	str	x0, [sp, #168]
  401e60:	add	x0, sp, #0x28
  401e64:	str	x0, [sp, #160]
  401e68:	b	401e78 <__fxstatat@plt+0x248>
  401e6c:	ldr	x0, [sp, #160]
  401e70:	add	x0, x0, #0x10
  401e74:	str	x0, [sp, #160]
  401e78:	ldr	x0, [sp, #160]
  401e7c:	ldr	x0, [x0]
  401e80:	cmp	x0, #0x0
  401e84:	b.eq	401ea4 <__fxstatat@plt+0x274>  // b.none
  401e88:	ldr	x0, [sp, #160]
  401e8c:	ldr	x0, [x0]
  401e90:	mov	x1, x0
  401e94:	ldr	x0, [sp, #24]
  401e98:	bl	401a60 <strcmp@plt>
  401e9c:	cmp	w0, #0x0
  401ea0:	b.ne	401e6c <__fxstatat@plt+0x23c>  // b.any
  401ea4:	ldr	x0, [sp, #160]
  401ea8:	ldr	x0, [x0, #8]
  401eac:	cmp	x0, #0x0
  401eb0:	b.eq	401ec0 <__fxstatat@plt+0x290>  // b.none
  401eb4:	ldr	x0, [sp, #160]
  401eb8:	ldr	x0, [x0, #8]
  401ebc:	str	x0, [sp, #168]
  401ec0:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401ec4:	add	x0, x0, #0xa70
  401ec8:	bl	401bf0 <gettext@plt>
  401ecc:	mov	x3, x0
  401ed0:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401ed4:	add	x2, x0, #0xa88
  401ed8:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401edc:	add	x1, x0, #0xab0
  401ee0:	mov	x0, x3
  401ee4:	bl	401ba0 <printf@plt>
  401ee8:	mov	x1, #0x0                   	// #0
  401eec:	mov	w0, #0x5                   	// #5
  401ef0:	bl	401c20 <setlocale@plt>
  401ef4:	str	x0, [sp, #152]
  401ef8:	ldr	x0, [sp, #152]
  401efc:	cmp	x0, #0x0
  401f00:	b.eq	401f48 <__fxstatat@plt+0x318>  // b.none
  401f04:	mov	x2, #0x3                   	// #3
  401f08:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401f0c:	add	x1, x0, #0xac0
  401f10:	ldr	x0, [sp, #152]
  401f14:	bl	401930 <strncmp@plt>
  401f18:	cmp	w0, #0x0
  401f1c:	b.eq	401f48 <__fxstatat@plt+0x318>  // b.none
  401f20:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401f24:	add	x0, x0, #0xac8
  401f28:	bl	401bf0 <gettext@plt>
  401f2c:	mov	x2, x0
  401f30:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  401f34:	add	x0, x0, #0x2e8
  401f38:	ldr	x0, [x0]
  401f3c:	mov	x1, x0
  401f40:	mov	x0, x2
  401f44:	bl	401b60 <fputs_unlocked@plt>
  401f48:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401f4c:	add	x0, x0, #0xb10
  401f50:	bl	401bf0 <gettext@plt>
  401f54:	mov	x3, x0
  401f58:	ldr	x2, [sp, #24]
  401f5c:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401f60:	add	x1, x0, #0xa88
  401f64:	mov	x0, x3
  401f68:	bl	401ba0 <printf@plt>
  401f6c:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401f70:	add	x0, x0, #0xb30
  401f74:	bl	401bf0 <gettext@plt>
  401f78:	mov	x3, x0
  401f7c:	ldr	x1, [sp, #168]
  401f80:	ldr	x0, [sp, #24]
  401f84:	cmp	x1, x0
  401f88:	b.ne	401f98 <__fxstatat@plt+0x368>  // b.any
  401f8c:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401f90:	add	x0, x0, #0xb68
  401f94:	b	401fa0 <__fxstatat@plt+0x370>
  401f98:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401f9c:	add	x0, x0, #0xb78
  401fa0:	mov	x2, x0
  401fa4:	ldr	x1, [sp, #168]
  401fa8:	mov	x0, x3
  401fac:	bl	401ba0 <printf@plt>
  401fb0:	nop
  401fb4:	ldp	x29, x30, [sp], #176
  401fb8:	ret
  401fbc:	stp	x29, x30, [sp, #-48]!
  401fc0:	mov	x29, sp
  401fc4:	str	x19, [sp, #16]
  401fc8:	str	w0, [sp, #44]
  401fcc:	ldr	w0, [sp, #44]
  401fd0:	cmp	w0, #0x0
  401fd4:	b.eq	402010 <__fxstatat@plt+0x3e0>  // b.none
  401fd8:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  401fdc:	add	x0, x0, #0x2d0
  401fe0:	ldr	x19, [x0]
  401fe4:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  401fe8:	add	x0, x0, #0xe50
  401fec:	bl	401bf0 <gettext@plt>
  401ff0:	mov	x1, x0
  401ff4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  401ff8:	add	x0, x0, #0x328
  401ffc:	ldr	x0, [x0]
  402000:	mov	x2, x0
  402004:	mov	x0, x19
  402008:	bl	401c10 <fprintf@plt>
  40200c:	b	402270 <__fxstatat@plt+0x640>
  402010:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  402014:	add	x0, x0, #0xe78
  402018:	bl	401bf0 <gettext@plt>
  40201c:	mov	x3, x0
  402020:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402024:	add	x0, x0, #0x328
  402028:	ldr	x1, [x0]
  40202c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402030:	add	x0, x0, #0x328
  402034:	ldr	x0, [x0]
  402038:	mov	x2, x0
  40203c:	mov	x0, x3
  402040:	bl	401ba0 <printf@plt>
  402044:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  402048:	add	x0, x0, #0xee0
  40204c:	bl	401bf0 <gettext@plt>
  402050:	mov	x2, x0
  402054:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402058:	add	x0, x0, #0x2e8
  40205c:	ldr	x0, [x0]
  402060:	mov	x1, x0
  402064:	mov	x0, x2
  402068:	bl	401b60 <fputs_unlocked@plt>
  40206c:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  402070:	add	x0, x0, #0xf78
  402074:	bl	401bf0 <gettext@plt>
  402078:	mov	x2, x0
  40207c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402080:	add	x0, x0, #0x2e8
  402084:	ldr	x0, [x0]
  402088:	mov	x1, x0
  40208c:	mov	x0, x2
  402090:	bl	401b60 <fputs_unlocked@plt>
  402094:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402098:	add	x0, x0, #0x48
  40209c:	bl	401bf0 <gettext@plt>
  4020a0:	mov	x2, x0
  4020a4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4020a8:	add	x0, x0, #0x2e8
  4020ac:	ldr	x0, [x0]
  4020b0:	mov	x1, x0
  4020b4:	mov	x0, x2
  4020b8:	bl	401b60 <fputs_unlocked@plt>
  4020bc:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4020c0:	add	x0, x0, #0x130
  4020c4:	bl	401bf0 <gettext@plt>
  4020c8:	mov	x2, x0
  4020cc:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4020d0:	add	x0, x0, #0x2e8
  4020d4:	ldr	x0, [x0]
  4020d8:	mov	x1, x0
  4020dc:	mov	x0, x2
  4020e0:	bl	401b60 <fputs_unlocked@plt>
  4020e4:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4020e8:	add	x0, x0, #0x1a8
  4020ec:	bl	401bf0 <gettext@plt>
  4020f0:	mov	x2, x0
  4020f4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4020f8:	add	x0, x0, #0x2e8
  4020fc:	ldr	x0, [x0]
  402100:	mov	x1, x0
  402104:	mov	x0, x2
  402108:	bl	401b60 <fputs_unlocked@plt>
  40210c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402110:	add	x0, x0, #0x300
  402114:	bl	401bf0 <gettext@plt>
  402118:	mov	x2, x0
  40211c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402120:	add	x0, x0, #0x2e8
  402124:	ldr	x0, [x0]
  402128:	mov	x1, x0
  40212c:	mov	x0, x2
  402130:	bl	401b60 <fputs_unlocked@plt>
  402134:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402138:	add	x0, x0, #0x380
  40213c:	bl	401bf0 <gettext@plt>
  402140:	mov	x2, x0
  402144:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402148:	add	x0, x0, #0x2e8
  40214c:	ldr	x0, [x0]
  402150:	mov	x1, x0
  402154:	mov	x0, x2
  402158:	bl	401b60 <fputs_unlocked@plt>
  40215c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402160:	add	x0, x0, #0x400
  402164:	bl	401bf0 <gettext@plt>
  402168:	mov	x2, x0
  40216c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402170:	add	x0, x0, #0x2e8
  402174:	ldr	x0, [x0]
  402178:	mov	x1, x0
  40217c:	mov	x0, x2
  402180:	bl	401b60 <fputs_unlocked@plt>
  402184:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402188:	add	x0, x0, #0x448
  40218c:	bl	401bf0 <gettext@plt>
  402190:	mov	x2, x0
  402194:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402198:	add	x0, x0, #0x2e8
  40219c:	ldr	x0, [x0]
  4021a0:	mov	x1, x0
  4021a4:	mov	x0, x2
  4021a8:	bl	401b60 <fputs_unlocked@plt>
  4021ac:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4021b0:	add	x0, x0, #0x620
  4021b4:	bl	401bf0 <gettext@plt>
  4021b8:	mov	x2, x0
  4021bc:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4021c0:	add	x0, x0, #0x2e8
  4021c4:	ldr	x0, [x0]
  4021c8:	mov	x1, x0
  4021cc:	mov	x0, x2
  4021d0:	bl	401b60 <fputs_unlocked@plt>
  4021d4:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4021d8:	add	x0, x0, #0x650
  4021dc:	bl	401bf0 <gettext@plt>
  4021e0:	mov	x2, x0
  4021e4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4021e8:	add	x0, x0, #0x2e8
  4021ec:	ldr	x0, [x0]
  4021f0:	mov	x1, x0
  4021f4:	mov	x0, x2
  4021f8:	bl	401b60 <fputs_unlocked@plt>
  4021fc:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402200:	add	x0, x0, #0x688
  402204:	bl	401bf0 <gettext@plt>
  402208:	mov	x2, x0
  40220c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402210:	add	x0, x0, #0x2e8
  402214:	ldr	x0, [x0]
  402218:	mov	x1, x0
  40221c:	mov	x0, x2
  402220:	bl	401b60 <fputs_unlocked@plt>
  402224:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402228:	add	x0, x0, #0x748
  40222c:	bl	401bf0 <gettext@plt>
  402230:	mov	x4, x0
  402234:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402238:	add	x0, x0, #0x328
  40223c:	ldr	x1, [x0]
  402240:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402244:	add	x0, x0, #0x328
  402248:	ldr	x2, [x0]
  40224c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402250:	add	x0, x0, #0x328
  402254:	ldr	x0, [x0]
  402258:	mov	x3, x0
  40225c:	mov	x0, x4
  402260:	bl	401ba0 <printf@plt>
  402264:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402268:	add	x0, x0, #0x818
  40226c:	bl	401e08 <__fxstatat@plt+0x1d8>
  402270:	ldr	w0, [sp, #44]
  402274:	bl	401830 <exit@plt>
  402278:	stp	x29, x30, [sp, #-272]!
  40227c:	mov	x29, sp
  402280:	stp	x19, x20, [sp, #16]
  402284:	str	w0, [sp, #44]
  402288:	str	x1, [sp, #32]
  40228c:	strb	wzr, [sp, #271]
  402290:	mov	w0, #0xffffffff            	// #-1
  402294:	str	w0, [sp, #228]
  402298:	mov	w0, #0xffffffff            	// #-1
  40229c:	str	w0, [sp, #224]
  4022a0:	mov	w0, #0xffffffff            	// #-1
  4022a4:	str	w0, [sp, #220]
  4022a8:	mov	w0, #0xffffffff            	// #-1
  4022ac:	str	w0, [sp, #216]
  4022b0:	mov	w0, #0x10                  	// #16
  4022b4:	str	w0, [sp, #264]
  4022b8:	mov	w0, #0xffffffff            	// #-1
  4022bc:	str	w0, [sp, #260]
  4022c0:	ldr	x0, [sp, #32]
  4022c4:	ldr	x0, [x0]
  4022c8:	bl	403df8 <__fxstatat@plt+0x21c8>
  4022cc:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  4022d0:	add	x1, x0, #0xb78
  4022d4:	mov	w0, #0x6                   	// #6
  4022d8:	bl	401c20 <setlocale@plt>
  4022dc:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4022e0:	add	x1, x0, #0x820
  4022e4:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  4022e8:	add	x0, x0, #0x9f8
  4022ec:	bl	401940 <bindtextdomain@plt>
  4022f0:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  4022f4:	add	x0, x0, #0x9f8
  4022f8:	bl	401a40 <textdomain@plt>
  4022fc:	adrp	x0, 403000 <__fxstatat@plt+0x13d0>
  402300:	add	x0, x0, #0xbe0
  402304:	bl	40d958 <__fxstatat@plt+0xbd28>
  402308:	add	x0, sp, #0xb0
  40230c:	bl	402970 <__fxstatat@plt+0xd40>
  402310:	b	4025b8 <__fxstatat@plt+0x988>
  402314:	ldr	w0, [sp, #256]
  402318:	cmp	w0, #0x104
  40231c:	b.eq	4024b4 <__fxstatat@plt+0x884>  // b.none
  402320:	ldr	w0, [sp, #256]
  402324:	cmp	w0, #0x104
  402328:	b.gt	4025b0 <__fxstatat@plt+0x980>
  40232c:	ldr	w0, [sp, #256]
  402330:	cmp	w0, #0x103
  402334:	b.eq	4024a8 <__fxstatat@plt+0x878>  // b.none
  402338:	ldr	w0, [sp, #256]
  40233c:	cmp	w0, #0x103
  402340:	b.gt	4025b0 <__fxstatat@plt+0x980>
  402344:	ldr	w0, [sp, #256]
  402348:	cmp	w0, #0x102
  40234c:	b.eq	4024a0 <__fxstatat@plt+0x870>  // b.none
  402350:	ldr	w0, [sp, #256]
  402354:	cmp	w0, #0x102
  402358:	b.gt	4025b0 <__fxstatat@plt+0x980>
  40235c:	ldr	w0, [sp, #256]
  402360:	cmp	w0, #0x101
  402364:	b.eq	4024d0 <__fxstatat@plt+0x8a0>  // b.none
  402368:	ldr	w0, [sp, #256]
  40236c:	cmp	w0, #0x101
  402370:	b.gt	4025b0 <__fxstatat@plt+0x980>
  402374:	ldr	w0, [sp, #256]
  402378:	cmp	w0, #0x100
  40237c:	b.eq	402494 <__fxstatat@plt+0x864>  // b.none
  402380:	ldr	w0, [sp, #256]
  402384:	cmp	w0, #0x100
  402388:	b.gt	4025b0 <__fxstatat@plt+0x980>
  40238c:	ldr	w0, [sp, #256]
  402390:	cmp	w0, #0x76
  402394:	b.eq	402550 <__fxstatat@plt+0x920>  // b.none
  402398:	ldr	w0, [sp, #256]
  40239c:	cmp	w0, #0x76
  4023a0:	b.gt	4025b0 <__fxstatat@plt+0x980>
  4023a4:	ldr	w0, [sp, #256]
  4023a8:	cmp	w0, #0x68
  4023ac:	b.eq	40248c <__fxstatat@plt+0x85c>  // b.none
  4023b0:	ldr	w0, [sp, #256]
  4023b4:	cmp	w0, #0x68
  4023b8:	b.gt	4025b0 <__fxstatat@plt+0x980>
  4023bc:	ldr	w0, [sp, #256]
  4023c0:	cmp	w0, #0x66
  4023c4:	b.eq	402544 <__fxstatat@plt+0x914>  // b.none
  4023c8:	ldr	w0, [sp, #256]
  4023cc:	cmp	w0, #0x66
  4023d0:	b.gt	4025b0 <__fxstatat@plt+0x980>
  4023d4:	ldr	w0, [sp, #256]
  4023d8:	cmp	w0, #0x63
  4023dc:	b.eq	402538 <__fxstatat@plt+0x908>  // b.none
  4023e0:	ldr	w0, [sp, #256]
  4023e4:	cmp	w0, #0x63
  4023e8:	b.gt	4025b0 <__fxstatat@plt+0x980>
  4023ec:	ldr	w0, [sp, #256]
  4023f0:	cmp	w0, #0x52
  4023f4:	b.eq	40252c <__fxstatat@plt+0x8fc>  // b.none
  4023f8:	ldr	w0, [sp, #256]
  4023fc:	cmp	w0, #0x52
  402400:	b.gt	4025b0 <__fxstatat@plt+0x980>
  402404:	ldr	w0, [sp, #256]
  402408:	cmp	w0, #0x50
  40240c:	b.eq	402480 <__fxstatat@plt+0x850>  // b.none
  402410:	ldr	w0, [sp, #256]
  402414:	cmp	w0, #0x50
  402418:	b.gt	4025b0 <__fxstatat@plt+0x980>
  40241c:	ldr	w0, [sp, #256]
  402420:	cmp	w0, #0x4c
  402424:	b.eq	402474 <__fxstatat@plt+0x844>  // b.none
  402428:	ldr	w0, [sp, #256]
  40242c:	cmp	w0, #0x4c
  402430:	b.gt	4025b0 <__fxstatat@plt+0x980>
  402434:	ldr	w0, [sp, #256]
  402438:	cmp	w0, #0x48
  40243c:	b.eq	402468 <__fxstatat@plt+0x838>  // b.none
  402440:	ldr	w0, [sp, #256]
  402444:	cmp	w0, #0x48
  402448:	b.gt	4025b0 <__fxstatat@plt+0x980>
  40244c:	ldr	w0, [sp, #256]
  402450:	cmn	w0, #0x3
  402454:	b.eq	402560 <__fxstatat@plt+0x930>  // b.none
  402458:	ldr	w0, [sp, #256]
  40245c:	cmn	w0, #0x2
  402460:	b.eq	402558 <__fxstatat@plt+0x928>  // b.none
  402464:	b	4025b0 <__fxstatat@plt+0x980>
  402468:	mov	w0, #0x11                  	// #17
  40246c:	str	w0, [sp, #264]
  402470:	b	4025b8 <__fxstatat@plt+0x988>
  402474:	mov	w0, #0x2                   	// #2
  402478:	str	w0, [sp, #264]
  40247c:	b	4025b8 <__fxstatat@plt+0x988>
  402480:	mov	w0, #0x10                  	// #16
  402484:	str	w0, [sp, #264]
  402488:	b	4025b8 <__fxstatat@plt+0x988>
  40248c:	str	wzr, [sp, #260]
  402490:	b	4025b8 <__fxstatat@plt+0x988>
  402494:	mov	w0, #0x1                   	// #1
  402498:	str	w0, [sp, #260]
  40249c:	b	4025b8 <__fxstatat@plt+0x988>
  4024a0:	strb	wzr, [sp, #271]
  4024a4:	b	4025b8 <__fxstatat@plt+0x988>
  4024a8:	mov	w0, #0x1                   	// #1
  4024ac:	strb	w0, [sp, #271]
  4024b0:	b	4025b8 <__fxstatat@plt+0x988>
  4024b4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4024b8:	add	x0, x0, #0x2d8
  4024bc:	ldr	x1, [x0]
  4024c0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4024c4:	add	x0, x0, #0x300
  4024c8:	str	x1, [x0]
  4024cc:	b	4025b8 <__fxstatat@plt+0x988>
  4024d0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4024d4:	add	x0, x0, #0x2d8
  4024d8:	ldr	x0, [x0]
  4024dc:	add	x2, sp, #0xd8
  4024e0:	add	x1, sp, #0xdc
  4024e4:	mov	x4, #0x0                   	// #0
  4024e8:	mov	x3, #0x0                   	// #0
  4024ec:	bl	406570 <__fxstatat@plt+0x4940>
  4024f0:	str	x0, [sp, #232]
  4024f4:	ldr	x0, [sp, #232]
  4024f8:	cmp	x0, #0x0
  4024fc:	b.eq	4025b8 <__fxstatat@plt+0x988>  // b.none
  402500:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402504:	add	x0, x0, #0x2d8
  402508:	ldr	x0, [x0]
  40250c:	bl	406110 <__fxstatat@plt+0x44e0>
  402510:	mov	x4, x0
  402514:	ldr	x3, [sp, #232]
  402518:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  40251c:	add	x2, x0, #0x838
  402520:	mov	w1, #0x0                   	// #0
  402524:	mov	w0, #0x1                   	// #1
  402528:	bl	401840 <error@plt>
  40252c:	mov	w0, #0x1                   	// #1
  402530:	strb	w0, [sp, #180]
  402534:	b	4025b8 <__fxstatat@plt+0x988>
  402538:	mov	w0, #0x1                   	// #1
  40253c:	str	w0, [sp, #176]
  402540:	b	4025b8 <__fxstatat@plt+0x988>
  402544:	mov	w0, #0x1                   	// #1
  402548:	strb	w0, [sp, #193]
  40254c:	b	4025b8 <__fxstatat@plt+0x988>
  402550:	str	wzr, [sp, #176]
  402554:	b	4025b8 <__fxstatat@plt+0x988>
  402558:	mov	w0, #0x0                   	// #0
  40255c:	bl	401fbc <__fxstatat@plt+0x38c>
  402560:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402564:	add	x0, x0, #0x2e8
  402568:	ldr	x7, [x0]
  40256c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402570:	add	x0, x0, #0x248
  402574:	ldr	x1, [x0]
  402578:	mov	x6, #0x0                   	// #0
  40257c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402580:	add	x5, x0, #0x840
  402584:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402588:	add	x4, x0, #0x850
  40258c:	mov	x3, x1
  402590:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  402594:	add	x2, x0, #0xab0
  402598:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  40259c:	add	x1, x0, #0x818
  4025a0:	mov	x0, x7
  4025a4:	bl	406d64 <__fxstatat@plt+0x5134>
  4025a8:	mov	w0, #0x0                   	// #0
  4025ac:	bl	401830 <exit@plt>
  4025b0:	mov	w0, #0x1                   	// #1
  4025b4:	bl	401fbc <__fxstatat@plt+0x38c>
  4025b8:	mov	x4, #0x0                   	// #0
  4025bc:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  4025c0:	add	x3, x0, #0xc90
  4025c4:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4025c8:	add	x2, x0, #0x860
  4025cc:	ldr	x1, [sp, #32]
  4025d0:	ldr	w0, [sp, #44]
  4025d4:	bl	401a50 <getopt_long@plt>
  4025d8:	str	w0, [sp, #256]
  4025dc:	ldr	w0, [sp, #256]
  4025e0:	cmn	w0, #0x1
  4025e4:	b.ne	402314 <__fxstatat@plt+0x6e4>  // b.any
  4025e8:	ldrb	w0, [sp, #180]
  4025ec:	cmp	w0, #0x0
  4025f0:	b.eq	402630 <__fxstatat@plt+0xa00>  // b.none
  4025f4:	ldr	w0, [sp, #264]
  4025f8:	cmp	w0, #0x10
  4025fc:	b.ne	402638 <__fxstatat@plt+0xa08>  // b.any
  402600:	ldr	w0, [sp, #260]
  402604:	cmp	w0, #0x1
  402608:	b.ne	402628 <__fxstatat@plt+0x9f8>  // b.any
  40260c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402610:	add	x0, x0, #0x870
  402614:	bl	401bf0 <gettext@plt>
  402618:	mov	x2, x0
  40261c:	mov	w1, #0x0                   	// #0
  402620:	mov	w0, #0x1                   	// #1
  402624:	bl	401840 <error@plt>
  402628:	str	wzr, [sp, #260]
  40262c:	b	402638 <__fxstatat@plt+0xa08>
  402630:	mov	w0, #0x10                  	// #16
  402634:	str	w0, [sp, #264]
  402638:	ldr	w0, [sp, #260]
  40263c:	cmp	w0, #0x0
  402640:	cset	w0, ne  // ne = any
  402644:	and	w0, w0, #0xff
  402648:	strb	w0, [sp, #192]
  40264c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402650:	add	x0, x0, #0x2e0
  402654:	ldr	w0, [x0]
  402658:	ldr	w1, [sp, #44]
  40265c:	sub	w1, w1, w0
  402660:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402664:	add	x0, x0, #0x300
  402668:	ldr	x0, [x0]
  40266c:	cmp	x0, #0x0
  402670:	b.eq	40267c <__fxstatat@plt+0xa4c>  // b.none
  402674:	mov	w0, #0x1                   	// #1
  402678:	b	402680 <__fxstatat@plt+0xa50>
  40267c:	mov	w0, #0x2                   	// #2
  402680:	cmp	w0, w1
  402684:	b.le	402708 <__fxstatat@plt+0xad8>
  402688:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  40268c:	add	x0, x0, #0x2e0
  402690:	ldr	w0, [x0]
  402694:	ldr	w1, [sp, #44]
  402698:	cmp	w1, w0
  40269c:	b.gt	4026c0 <__fxstatat@plt+0xa90>
  4026a0:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4026a4:	add	x0, x0, #0x8a0
  4026a8:	bl	401bf0 <gettext@plt>
  4026ac:	mov	x2, x0
  4026b0:	mov	w1, #0x0                   	// #0
  4026b4:	mov	w0, #0x0                   	// #0
  4026b8:	bl	401840 <error@plt>
  4026bc:	b	402700 <__fxstatat@plt+0xad0>
  4026c0:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4026c4:	add	x0, x0, #0x8b0
  4026c8:	bl	401bf0 <gettext@plt>
  4026cc:	mov	x19, x0
  4026d0:	ldrsw	x0, [sp, #44]
  4026d4:	lsl	x0, x0, #3
  4026d8:	sub	x0, x0, #0x8
  4026dc:	ldr	x1, [sp, #32]
  4026e0:	add	x0, x1, x0
  4026e4:	ldr	x0, [x0]
  4026e8:	bl	406110 <__fxstatat@plt+0x44e0>
  4026ec:	mov	x3, x0
  4026f0:	mov	x2, x19
  4026f4:	mov	w1, #0x0                   	// #0
  4026f8:	mov	w0, #0x0                   	// #0
  4026fc:	bl	401840 <error@plt>
  402700:	mov	w0, #0x1                   	// #1
  402704:	bl	401fbc <__fxstatat@plt+0x38c>
  402708:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  40270c:	add	x0, x0, #0x300
  402710:	ldr	x0, [x0]
  402714:	cmp	x0, #0x0
  402718:	b.eq	4027a8 <__fxstatat@plt+0xb78>  // b.none
  40271c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402720:	add	x0, x0, #0x300
  402724:	ldr	x0, [x0]
  402728:	add	x1, sp, #0x30
  40272c:	bl	40d968 <__fxstatat@plt+0xbd38>
  402730:	cmp	w0, #0x0
  402734:	b.eq	40277c <__fxstatat@plt+0xb4c>  // b.none
  402738:	bl	401bc0 <__errno_location@plt>
  40273c:	ldr	w19, [x0]
  402740:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402744:	add	x0, x0, #0x8d0
  402748:	bl	401bf0 <gettext@plt>
  40274c:	mov	x20, x0
  402750:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402754:	add	x0, x0, #0x300
  402758:	ldr	x0, [x0]
  40275c:	mov	x1, x0
  402760:	mov	w0, #0x4                   	// #4
  402764:	bl	405dc0 <__fxstatat@plt+0x4190>
  402768:	mov	x3, x0
  40276c:	mov	x2, x20
  402770:	mov	w1, w19
  402774:	mov	w0, #0x1                   	// #1
  402778:	bl	401840 <error@plt>
  40277c:	ldr	w0, [sp, #72]
  402780:	str	w0, [sp, #228]
  402784:	ldr	w0, [sp, #76]
  402788:	str	w0, [sp, #224]
  40278c:	ldr	w0, [sp, #72]
  402790:	bl	402a3c <__fxstatat@plt+0xe0c>
  402794:	str	x0, [sp, #200]
  402798:	ldr	w0, [sp, #76]
  40279c:	bl	4029f4 <__fxstatat@plt+0xdc4>
  4027a0:	str	x0, [sp, #208]
  4027a4:	b	40288c <__fxstatat@plt+0xc5c>
  4027a8:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4027ac:	add	x0, x0, #0x2e0
  4027b0:	ldr	w0, [x0]
  4027b4:	sxtw	x0, w0
  4027b8:	lsl	x0, x0, #3
  4027bc:	ldr	x1, [sp, #32]
  4027c0:	add	x0, x1, x0
  4027c4:	ldr	x5, [x0]
  4027c8:	add	x0, sp, #0xb0
  4027cc:	add	x3, x0, #0x20
  4027d0:	add	x0, sp, #0xb0
  4027d4:	add	x2, x0, #0x18
  4027d8:	add	x1, sp, #0xe0
  4027dc:	add	x0, sp, #0xe4
  4027e0:	mov	x4, x3
  4027e4:	mov	x3, x2
  4027e8:	mov	x2, x1
  4027ec:	mov	x1, x0
  4027f0:	mov	x0, x5
  4027f4:	bl	406570 <__fxstatat@plt+0x4940>
  4027f8:	str	x0, [sp, #248]
  4027fc:	ldr	x0, [sp, #248]
  402800:	cmp	x0, #0x0
  402804:	b.eq	402848 <__fxstatat@plt+0xc18>  // b.none
  402808:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  40280c:	add	x0, x0, #0x2e0
  402810:	ldr	w0, [x0]
  402814:	sxtw	x0, w0
  402818:	lsl	x0, x0, #3
  40281c:	ldr	x1, [sp, #32]
  402820:	add	x0, x1, x0
  402824:	ldr	x0, [x0]
  402828:	bl	406110 <__fxstatat@plt+0x44e0>
  40282c:	mov	x4, x0
  402830:	ldr	x3, [sp, #248]
  402834:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402838:	add	x2, x0, #0x838
  40283c:	mov	w1, #0x0                   	// #0
  402840:	mov	w0, #0x1                   	// #1
  402844:	bl	401840 <error@plt>
  402848:	ldr	x0, [sp, #200]
  40284c:	cmp	x0, #0x0
  402850:	b.ne	402870 <__fxstatat@plt+0xc40>  // b.any
  402854:	ldr	x0, [sp, #208]
  402858:	cmp	x0, #0x0
  40285c:	b.eq	402870 <__fxstatat@plt+0xc40>  // b.none
  402860:	adrp	x0, 40d000 <__fxstatat@plt+0xb3d0>
  402864:	add	x0, x0, #0xb78
  402868:	bl	407280 <__fxstatat@plt+0x5650>
  40286c:	str	x0, [sp, #200]
  402870:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402874:	add	x0, x0, #0x2e0
  402878:	ldr	w0, [x0]
  40287c:	add	w1, w0, #0x1
  402880:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  402884:	add	x0, x0, #0x2e0
  402888:	str	w1, [x0]
  40288c:	ldrb	w0, [sp, #180]
  402890:	cmp	w0, #0x0
  402894:	b.eq	4028fc <__fxstatat@plt+0xccc>  // b.none
  402898:	ldrb	w0, [sp, #271]
  40289c:	cmp	w0, #0x0
  4028a0:	b.eq	4028fc <__fxstatat@plt+0xccc>  // b.none
  4028a4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4028a8:	add	x0, x0, #0x308
  4028ac:	bl	406130 <__fxstatat@plt+0x4500>
  4028b0:	str	x0, [sp, #184]
  4028b4:	ldr	x0, [sp, #184]
  4028b8:	cmp	x0, #0x0
  4028bc:	b.ne	4028fc <__fxstatat@plt+0xccc>  // b.any
  4028c0:	bl	401bc0 <__errno_location@plt>
  4028c4:	ldr	w19, [x0]
  4028c8:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4028cc:	add	x0, x0, #0x8d0
  4028d0:	bl	401bf0 <gettext@plt>
  4028d4:	mov	x20, x0
  4028d8:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4028dc:	add	x1, x0, #0x8f0
  4028e0:	mov	w0, #0x4                   	// #4
  4028e4:	bl	405dc0 <__fxstatat@plt+0x4190>
  4028e8:	mov	x3, x0
  4028ec:	mov	x2, x20
  4028f0:	mov	w1, w19
  4028f4:	mov	w0, #0x1                   	// #1
  4028f8:	bl	401840 <error@plt>
  4028fc:	ldr	w0, [sp, #264]
  402900:	orr	w0, w0, #0x400
  402904:	str	w0, [sp, #264]
  402908:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  40290c:	add	x0, x0, #0x2e0
  402910:	ldr	w0, [x0]
  402914:	sxtw	x0, w0
  402918:	lsl	x0, x0, #3
  40291c:	ldr	x1, [sp, #32]
  402920:	add	x0, x1, x0
  402924:	ldr	w1, [sp, #228]
  402928:	ldr	w2, [sp, #224]
  40292c:	ldr	w3, [sp, #220]
  402930:	ldr	w4, [sp, #216]
  402934:	add	x5, sp, #0xb0
  402938:	mov	x6, x5
  40293c:	mov	w5, w4
  402940:	mov	w4, w3
  402944:	mov	w3, w2
  402948:	mov	w2, w1
  40294c:	ldr	w1, [sp, #264]
  402950:	bl	403a0c <__fxstatat@plt+0x1ddc>
  402954:	strb	w0, [sp, #247]
  402958:	ldrb	w0, [sp, #247]
  40295c:	eor	w0, w0, #0x1
  402960:	and	w0, w0, #0xff
  402964:	ldp	x19, x20, [sp, #16]
  402968:	ldp	x29, x30, [sp], #272
  40296c:	ret
  402970:	sub	sp, sp, #0x10
  402974:	str	x0, [sp, #8]
  402978:	ldr	x0, [sp, #8]
  40297c:	mov	w1, #0x2                   	// #2
  402980:	str	w1, [x0]
  402984:	ldr	x0, [sp, #8]
  402988:	str	xzr, [x0, #8]
  40298c:	ldr	x0, [sp, #8]
  402990:	mov	w1, #0x1                   	// #1
  402994:	strb	w1, [x0, #16]
  402998:	ldr	x0, [sp, #8]
  40299c:	strb	wzr, [x0, #4]
  4029a0:	ldr	x0, [sp, #8]
  4029a4:	strb	wzr, [x0, #17]
  4029a8:	ldr	x0, [sp, #8]
  4029ac:	str	xzr, [x0, #24]
  4029b0:	ldr	x0, [sp, #8]
  4029b4:	str	xzr, [x0, #32]
  4029b8:	nop
  4029bc:	add	sp, sp, #0x10
  4029c0:	ret
  4029c4:	stp	x29, x30, [sp, #-32]!
  4029c8:	mov	x29, sp
  4029cc:	str	x0, [sp, #24]
  4029d0:	ldr	x0, [sp, #24]
  4029d4:	ldr	x0, [x0, #24]
  4029d8:	bl	401aa0 <free@plt>
  4029dc:	ldr	x0, [sp, #24]
  4029e0:	ldr	x0, [x0, #32]
  4029e4:	bl	401aa0 <free@plt>
  4029e8:	nop
  4029ec:	ldp	x29, x30, [sp], #32
  4029f0:	ret
  4029f4:	stp	x29, x30, [sp, #-64]!
  4029f8:	mov	x29, sp
  4029fc:	str	w0, [sp, #28]
  402a00:	ldr	w0, [sp, #28]
  402a04:	bl	401be0 <getgrgid@plt>
  402a08:	str	x0, [sp, #56]
  402a0c:	ldr	x0, [sp, #56]
  402a10:	cmp	x0, #0x0
  402a14:	b.eq	402a24 <__fxstatat@plt+0xdf4>  // b.none
  402a18:	ldr	x0, [sp, #56]
  402a1c:	ldr	x0, [x0]
  402a20:	b	402a30 <__fxstatat@plt+0xe00>
  402a24:	ldr	w0, [sp, #28]
  402a28:	add	x1, sp, #0x20
  402a2c:	bl	403d60 <__fxstatat@plt+0x2130>
  402a30:	bl	407280 <__fxstatat@plt+0x5650>
  402a34:	ldp	x29, x30, [sp], #64
  402a38:	ret
  402a3c:	stp	x29, x30, [sp, #-64]!
  402a40:	mov	x29, sp
  402a44:	str	w0, [sp, #28]
  402a48:	ldr	w0, [sp, #28]
  402a4c:	bl	401a70 <getpwuid@plt>
  402a50:	str	x0, [sp, #56]
  402a54:	ldr	x0, [sp, #56]
  402a58:	cmp	x0, #0x0
  402a5c:	b.eq	402a6c <__fxstatat@plt+0xe3c>  // b.none
  402a60:	ldr	x0, [sp, #56]
  402a64:	ldr	x0, [x0]
  402a68:	b	402a78 <__fxstatat@plt+0xe48>
  402a6c:	ldr	w0, [sp, #28]
  402a70:	add	x1, sp, #0x20
  402a74:	bl	403d60 <__fxstatat@plt+0x2130>
  402a78:	bl	407280 <__fxstatat@plt+0x5650>
  402a7c:	ldp	x29, x30, [sp], #64
  402a80:	ret
  402a84:	stp	x29, x30, [sp, #-64]!
  402a88:	mov	x29, sp
  402a8c:	str	x19, [sp, #16]
  402a90:	str	x0, [sp, #40]
  402a94:	str	x1, [sp, #32]
  402a98:	str	xzr, [sp, #56]
  402a9c:	ldr	x0, [sp, #40]
  402aa0:	cmp	x0, #0x0
  402aa4:	b.eq	402b0c <__fxstatat@plt+0xedc>  // b.none
  402aa8:	ldr	x0, [sp, #32]
  402aac:	cmp	x0, #0x0
  402ab0:	b.eq	402afc <__fxstatat@plt+0xecc>  // b.none
  402ab4:	ldr	x0, [sp, #40]
  402ab8:	bl	401820 <strlen@plt>
  402abc:	mov	x19, x0
  402ac0:	ldr	x0, [sp, #32]
  402ac4:	bl	401820 <strlen@plt>
  402ac8:	add	x0, x19, x0
  402acc:	add	x0, x0, #0x2
  402ad0:	bl	4070cc <__fxstatat@plt+0x549c>
  402ad4:	str	x0, [sp, #56]
  402ad8:	ldr	x1, [sp, #40]
  402adc:	ldr	x0, [sp, #56]
  402ae0:	bl	4018d0 <stpcpy@plt>
  402ae4:	mov	w1, #0x3a                  	// #58
  402ae8:	strh	w1, [x0]
  402aec:	add	x0, x0, #0x1
  402af0:	ldr	x1, [sp, #32]
  402af4:	bl	401b10 <strcpy@plt>
  402af8:	b	402b24 <__fxstatat@plt+0xef4>
  402afc:	ldr	x0, [sp, #40]
  402b00:	bl	407280 <__fxstatat@plt+0x5650>
  402b04:	str	x0, [sp, #56]
  402b08:	b	402b24 <__fxstatat@plt+0xef4>
  402b0c:	ldr	x0, [sp, #32]
  402b10:	cmp	x0, #0x0
  402b14:	b.eq	402b24 <__fxstatat@plt+0xef4>  // b.none
  402b18:	ldr	x0, [sp, #32]
  402b1c:	bl	407280 <__fxstatat@plt+0x5650>
  402b20:	str	x0, [sp, #56]
  402b24:	ldr	x0, [sp, #56]
  402b28:	ldr	x19, [sp, #16]
  402b2c:	ldp	x29, x30, [sp], #64
  402b30:	ret
  402b34:	stp	x29, x30, [sp, #-112]!
  402b38:	mov	x29, sp
  402b3c:	str	x19, [sp, #16]
  402b40:	str	x0, [sp, #72]
  402b44:	str	w1, [sp, #68]
  402b48:	str	x2, [sp, #56]
  402b4c:	str	x3, [sp, #48]
  402b50:	str	x4, [sp, #40]
  402b54:	str	x5, [sp, #32]
  402b58:	ldr	w0, [sp, #68]
  402b5c:	cmp	w0, #0x1
  402b60:	b.ne	402b90 <__fxstatat@plt+0xf60>  // b.any
  402b64:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402b68:	add	x0, x0, #0x8f8
  402b6c:	bl	401bf0 <gettext@plt>
  402b70:	mov	x19, x0
  402b74:	ldr	x1, [sp, #72]
  402b78:	mov	w0, #0x4                   	// #4
  402b7c:	bl	405dc0 <__fxstatat@plt+0x4190>
  402b80:	mov	x1, x0
  402b84:	mov	x0, x19
  402b88:	bl	401ba0 <printf@plt>
  402b8c:	b	402d90 <__fxstatat@plt+0x1160>
  402b90:	ldr	x1, [sp, #32]
  402b94:	ldr	x0, [sp, #40]
  402b98:	bl	402a84 <__fxstatat@plt+0xe54>
  402b9c:	str	x0, [sp, #88]
  402ba0:	ldr	x0, [sp, #40]
  402ba4:	cmp	x0, #0x0
  402ba8:	b.eq	402bb4 <__fxstatat@plt+0xf84>  // b.none
  402bac:	ldr	x0, [sp, #56]
  402bb0:	b	402bb8 <__fxstatat@plt+0xf88>
  402bb4:	mov	x0, #0x0                   	// #0
  402bb8:	ldr	x1, [sp, #32]
  402bbc:	cmp	x1, #0x0
  402bc0:	b.eq	402bcc <__fxstatat@plt+0xf9c>  // b.none
  402bc4:	ldr	x1, [sp, #48]
  402bc8:	b	402bd0 <__fxstatat@plt+0xfa0>
  402bcc:	mov	x1, #0x0                   	// #0
  402bd0:	bl	402a84 <__fxstatat@plt+0xe54>
  402bd4:	str	x0, [sp, #96]
  402bd8:	ldr	w0, [sp, #68]
  402bdc:	cmp	w0, #0x4
  402be0:	b.eq	402d10 <__fxstatat@plt+0x10e0>  // b.none
  402be4:	ldr	w0, [sp, #68]
  402be8:	cmp	w0, #0x4
  402bec:	b.hi	402d5c <__fxstatat@plt+0x112c>  // b.pmore
  402bf0:	ldr	w0, [sp, #68]
  402bf4:	cmp	w0, #0x2
  402bf8:	b.eq	402c0c <__fxstatat@plt+0xfdc>  // b.none
  402bfc:	ldr	w0, [sp, #68]
  402c00:	cmp	w0, #0x3
  402c04:	b.eq	402c58 <__fxstatat@plt+0x1028>  // b.none
  402c08:	b	402d5c <__fxstatat@plt+0x112c>
  402c0c:	ldr	x0, [sp, #40]
  402c10:	cmp	x0, #0x0
  402c14:	b.eq	402c28 <__fxstatat@plt+0xff8>  // b.none
  402c18:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402c1c:	add	x0, x0, #0x930
  402c20:	bl	401bf0 <gettext@plt>
  402c24:	b	402c50 <__fxstatat@plt+0x1020>
  402c28:	ldr	x0, [sp, #32]
  402c2c:	cmp	x0, #0x0
  402c30:	b.eq	402c44 <__fxstatat@plt+0x1014>  // b.none
  402c34:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402c38:	add	x0, x0, #0x958
  402c3c:	bl	401bf0 <gettext@plt>
  402c40:	b	402c50 <__fxstatat@plt+0x1020>
  402c44:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402c48:	add	x0, x0, #0x980
  402c4c:	bl	401bf0 <gettext@plt>
  402c50:	str	x0, [sp, #104]
  402c54:	b	402d60 <__fxstatat@plt+0x1130>
  402c58:	ldr	x0, [sp, #96]
  402c5c:	cmp	x0, #0x0
  402c60:	b.eq	402cb0 <__fxstatat@plt+0x1080>  // b.none
  402c64:	ldr	x0, [sp, #40]
  402c68:	cmp	x0, #0x0
  402c6c:	b.eq	402c80 <__fxstatat@plt+0x1050>  // b.none
  402c70:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402c74:	add	x0, x0, #0x9a0
  402c78:	bl	401bf0 <gettext@plt>
  402c7c:	b	402ca8 <__fxstatat@plt+0x1078>
  402c80:	ldr	x0, [sp, #32]
  402c84:	cmp	x0, #0x0
  402c88:	b.eq	402c9c <__fxstatat@plt+0x106c>  // b.none
  402c8c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402c90:	add	x0, x0, #0x9d0
  402c94:	bl	401bf0 <gettext@plt>
  402c98:	b	402ca8 <__fxstatat@plt+0x1078>
  402c9c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402ca0:	add	x0, x0, #0xa00
  402ca4:	bl	401bf0 <gettext@plt>
  402ca8:	str	x0, [sp, #104]
  402cac:	b	402d60 <__fxstatat@plt+0x1130>
  402cb0:	ldr	x0, [sp, #40]
  402cb4:	cmp	x0, #0x0
  402cb8:	b.eq	402ccc <__fxstatat@plt+0x109c>  // b.none
  402cbc:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402cc0:	add	x0, x0, #0xa28
  402cc4:	bl	401bf0 <gettext@plt>
  402cc8:	b	402cf4 <__fxstatat@plt+0x10c4>
  402ccc:	ldr	x0, [sp, #32]
  402cd0:	cmp	x0, #0x0
  402cd4:	b.eq	402ce8 <__fxstatat@plt+0x10b8>  // b.none
  402cd8:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402cdc:	add	x0, x0, #0xa50
  402ce0:	bl	401bf0 <gettext@plt>
  402ce4:	b	402cf4 <__fxstatat@plt+0x10c4>
  402ce8:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402cec:	add	x0, x0, #0xa00
  402cf0:	bl	401bf0 <gettext@plt>
  402cf4:	str	x0, [sp, #104]
  402cf8:	ldr	x0, [sp, #96]
  402cfc:	bl	401aa0 <free@plt>
  402d00:	ldr	x0, [sp, #88]
  402d04:	str	x0, [sp, #96]
  402d08:	str	xzr, [sp, #88]
  402d0c:	b	402d60 <__fxstatat@plt+0x1130>
  402d10:	ldr	x0, [sp, #40]
  402d14:	cmp	x0, #0x0
  402d18:	b.eq	402d2c <__fxstatat@plt+0x10fc>  // b.none
  402d1c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402d20:	add	x0, x0, #0xa78
  402d24:	bl	401bf0 <gettext@plt>
  402d28:	b	402d54 <__fxstatat@plt+0x1124>
  402d2c:	ldr	x0, [sp, #32]
  402d30:	cmp	x0, #0x0
  402d34:	b.eq	402d48 <__fxstatat@plt+0x1118>  // b.none
  402d38:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402d3c:	add	x0, x0, #0xa98
  402d40:	bl	401bf0 <gettext@plt>
  402d44:	b	402d54 <__fxstatat@plt+0x1124>
  402d48:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  402d4c:	add	x0, x0, #0xab8
  402d50:	bl	401bf0 <gettext@plt>
  402d54:	str	x0, [sp, #104]
  402d58:	b	402d60 <__fxstatat@plt+0x1130>
  402d5c:	bl	401a10 <abort@plt>
  402d60:	ldr	x1, [sp, #72]
  402d64:	mov	w0, #0x4                   	// #4
  402d68:	bl	405dc0 <__fxstatat@plt+0x4190>
  402d6c:	ldr	x3, [sp, #88]
  402d70:	ldr	x2, [sp, #96]
  402d74:	mov	x1, x0
  402d78:	ldr	x0, [sp, #104]
  402d7c:	bl	401ba0 <printf@plt>
  402d80:	ldr	x0, [sp, #96]
  402d84:	bl	401aa0 <free@plt>
  402d88:	ldr	x0, [sp, #88]
  402d8c:	bl	401aa0 <free@plt>
  402d90:	ldr	x19, [sp, #16]
  402d94:	ldp	x29, x30, [sp], #112
  402d98:	ret
  402d9c:	stp	x29, x30, [sp, #-208]!
  402da0:	mov	x29, sp
  402da4:	str	w0, [sp, #60]
  402da8:	str	x1, [sp, #48]
  402dac:	str	x2, [sp, #40]
  402db0:	str	w3, [sp, #56]
  402db4:	str	w4, [sp, #36]
  402db8:	str	w5, [sp, #32]
  402dbc:	str	w6, [sp, #28]
  402dc0:	mov	w0, #0x2                   	// #2
  402dc4:	str	w0, [sp, #204]
  402dc8:	mov	w0, #0x900                 	// #2304
  402dcc:	str	w0, [sp, #200]
  402dd0:	ldr	w0, [sp, #32]
  402dd4:	cmn	w0, #0x1
  402dd8:	b.ne	402df0 <__fxstatat@plt+0x11c0>  // b.any
  402ddc:	ldr	w0, [sp, #28]
  402de0:	cmn	w0, #0x1
  402de4:	b.ne	402df0 <__fxstatat@plt+0x11c0>  // b.any
  402de8:	mov	w0, #0x5                   	// #5
  402dec:	b	402fbc <__fxstatat@plt+0x138c>
  402df0:	ldr	x0, [sp, #40]
  402df4:	ldr	w0, [x0, #16]
  402df8:	and	w0, w0, #0xf000
  402dfc:	cmp	w0, #0x8, lsl #12
  402e00:	b.eq	402e30 <__fxstatat@plt+0x1200>  // b.none
  402e04:	ldr	x0, [sp, #40]
  402e08:	ldr	w0, [x0, #16]
  402e0c:	and	w0, w0, #0xf000
  402e10:	cmp	w0, #0x4, lsl #12
  402e14:	b.ne	402e28 <__fxstatat@plt+0x11f8>  // b.any
  402e18:	ldr	w0, [sp, #200]
  402e1c:	orr	w0, w0, #0x4000
  402e20:	str	w0, [sp, #200]
  402e24:	b	402e30 <__fxstatat@plt+0x1200>
  402e28:	mov	w0, #0x5                   	// #5
  402e2c:	b	402fbc <__fxstatat@plt+0x138c>
  402e30:	ldr	w2, [sp, #200]
  402e34:	ldr	x1, [sp, #48]
  402e38:	ldr	w0, [sp, #60]
  402e3c:	bl	401b90 <openat@plt>
  402e40:	str	w0, [sp, #196]
  402e44:	ldr	w0, [sp, #196]
  402e48:	cmp	w0, #0x0
  402e4c:	b.ge	402ebc <__fxstatat@plt+0x128c>  // b.tcont
  402e50:	bl	401bc0 <__errno_location@plt>
  402e54:	ldr	w0, [x0]
  402e58:	cmp	w0, #0xd
  402e5c:	b.ne	402e9c <__fxstatat@plt+0x126c>  // b.any
  402e60:	ldr	x0, [sp, #40]
  402e64:	ldr	w0, [x0, #16]
  402e68:	and	w0, w0, #0xf000
  402e6c:	cmp	w0, #0x8, lsl #12
  402e70:	b.ne	402e9c <__fxstatat@plt+0x126c>  // b.any
  402e74:	ldr	w0, [sp, #200]
  402e78:	orr	w0, w0, #0x1
  402e7c:	mov	w2, w0
  402e80:	ldr	x1, [sp, #48]
  402e84:	ldr	w0, [sp, #60]
  402e88:	bl	401b90 <openat@plt>
  402e8c:	str	w0, [sp, #196]
  402e90:	ldr	w0, [sp, #196]
  402e94:	cmp	w0, #0x0
  402e98:	b.ge	402ebc <__fxstatat@plt+0x128c>  // b.tcont
  402e9c:	bl	401bc0 <__errno_location@plt>
  402ea0:	ldr	w0, [x0]
  402ea4:	cmp	w0, #0xd
  402ea8:	b.ne	402eb4 <__fxstatat@plt+0x1284>  // b.any
  402eac:	mov	w0, #0x5                   	// #5
  402eb0:	b	402fbc <__fxstatat@plt+0x138c>
  402eb4:	mov	w0, #0x6                   	// #6
  402eb8:	b	402fbc <__fxstatat@plt+0x138c>
  402ebc:	add	x0, sp, #0x40
  402ec0:	mov	x1, x0
  402ec4:	ldr	w0, [sp, #196]
  402ec8:	bl	40d978 <__fxstatat@plt+0xbd48>
  402ecc:	cmp	w0, #0x0
  402ed0:	b.eq	402ee0 <__fxstatat@plt+0x12b0>  // b.none
  402ed4:	mov	w0, #0x6                   	// #6
  402ed8:	str	w0, [sp, #204]
  402edc:	b	402f94 <__fxstatat@plt+0x1364>
  402ee0:	ldr	x0, [sp, #40]
  402ee4:	ldr	x1, [x0, #8]
  402ee8:	ldr	x0, [sp, #72]
  402eec:	cmp	x1, x0
  402ef0:	b.ne	402f08 <__fxstatat@plt+0x12d8>  // b.any
  402ef4:	ldr	x0, [sp, #40]
  402ef8:	ldr	x1, [x0]
  402efc:	ldr	x0, [sp, #64]
  402f00:	cmp	x1, x0
  402f04:	b.eq	402f14 <__fxstatat@plt+0x12e4>  // b.none
  402f08:	mov	w0, #0x4                   	// #4
  402f0c:	str	w0, [sp, #204]
  402f10:	b	402f94 <__fxstatat@plt+0x1364>
  402f14:	ldr	w0, [sp, #32]
  402f18:	cmn	w0, #0x1
  402f1c:	b.eq	402f30 <__fxstatat@plt+0x1300>  // b.none
  402f20:	ldr	w0, [sp, #88]
  402f24:	ldr	w1, [sp, #32]
  402f28:	cmp	w1, w0
  402f2c:	b.ne	402f94 <__fxstatat@plt+0x1364>  // b.any
  402f30:	ldr	w0, [sp, #28]
  402f34:	cmn	w0, #0x1
  402f38:	b.eq	402f4c <__fxstatat@plt+0x131c>  // b.none
  402f3c:	ldr	w0, [sp, #92]
  402f40:	ldr	w1, [sp, #28]
  402f44:	cmp	w1, w0
  402f48:	b.ne	402f94 <__fxstatat@plt+0x1364>  // b.any
  402f4c:	ldr	w2, [sp, #36]
  402f50:	ldr	w1, [sp, #56]
  402f54:	ldr	w0, [sp, #196]
  402f58:	bl	401c00 <fchown@plt>
  402f5c:	cmp	w0, #0x0
  402f60:	b.ne	402f8c <__fxstatat@plt+0x135c>  // b.any
  402f64:	ldr	w0, [sp, #196]
  402f68:	bl	4019d0 <close@plt>
  402f6c:	cmp	w0, #0x0
  402f70:	b.ne	402f7c <__fxstatat@plt+0x134c>  // b.any
  402f74:	mov	w0, #0x2                   	// #2
  402f78:	b	402f80 <__fxstatat@plt+0x1350>
  402f7c:	mov	w0, #0x6                   	// #6
  402f80:	str	w0, [sp, #204]
  402f84:	ldr	w0, [sp, #204]
  402f88:	b	402fbc <__fxstatat@plt+0x138c>
  402f8c:	mov	w0, #0x6                   	// #6
  402f90:	str	w0, [sp, #204]
  402f94:	bl	401bc0 <__errno_location@plt>
  402f98:	ldr	w0, [x0]
  402f9c:	str	w0, [sp, #192]
  402fa0:	ldr	w0, [sp, #196]
  402fa4:	bl	4019d0 <close@plt>
  402fa8:	bl	401bc0 <__errno_location@plt>
  402fac:	mov	x1, x0
  402fb0:	ldr	w0, [sp, #192]
  402fb4:	str	w0, [x1]
  402fb8:	ldr	w0, [sp, #204]
  402fbc:	ldp	x29, x30, [sp], #208
  402fc0:	ret
  402fc4:	stp	x29, x30, [sp, #-288]!
  402fc8:	mov	x29, sp
  402fcc:	stp	x19, x20, [sp, #16]
  402fd0:	str	x0, [sp, #72]
  402fd4:	str	x1, [sp, #64]
  402fd8:	str	w2, [sp, #60]
  402fdc:	str	w3, [sp, #56]
  402fe0:	str	w4, [sp, #52]
  402fe4:	str	w5, [sp, #48]
  402fe8:	str	x6, [sp, #40]
  402fec:	ldr	x0, [sp, #64]
  402ff0:	ldr	x0, [x0, #56]
  402ff4:	str	x0, [sp, #264]
  402ff8:	ldr	x0, [sp, #64]
  402ffc:	ldr	x0, [x0, #48]
  403000:	str	x0, [sp, #256]
  403004:	mov	w0, #0x1                   	// #1
  403008:	strb	w0, [sp, #279]
  40300c:	mov	w0, #0x1                   	// #1
  403010:	strb	w0, [sp, #277]
  403014:	ldr	x0, [sp, #64]
  403018:	ldrh	w0, [x0, #108]
  40301c:	cmp	w0, #0xa
  403020:	b.eq	4031cc <__fxstatat@plt+0x159c>  // b.none
  403024:	cmp	w0, #0xa
  403028:	b.gt	403364 <__fxstatat@plt+0x1734>
  40302c:	cmp	w0, #0x7
  403030:	b.eq	403268 <__fxstatat@plt+0x1638>  // b.none
  403034:	cmp	w0, #0x7
  403038:	b.gt	403364 <__fxstatat@plt+0x1734>
  40303c:	cmp	w0, #0x6
  403040:	b.eq	4031ac <__fxstatat@plt+0x157c>  // b.none
  403044:	cmp	w0, #0x6
  403048:	b.gt	403364 <__fxstatat@plt+0x1734>
  40304c:	cmp	w0, #0x4
  403050:	b.eq	4032b8 <__fxstatat@plt+0x1688>  // b.none
  403054:	cmp	w0, #0x4
  403058:	b.gt	403364 <__fxstatat@plt+0x1734>
  40305c:	cmp	w0, #0x1
  403060:	b.eq	403070 <__fxstatat@plt+0x1440>  // b.none
  403064:	cmp	w0, #0x2
  403068:	b.eq	403310 <__fxstatat@plt+0x16e0>  // b.none
  40306c:	b	403364 <__fxstatat@plt+0x1734>
  403070:	ldr	x0, [sp, #40]
  403074:	ldrb	w0, [x0, #4]
  403078:	cmp	w0, #0x0
  40307c:	b.eq	40336c <__fxstatat@plt+0x173c>  // b.none
  403080:	ldr	x0, [sp, #40]
  403084:	ldr	x0, [x0, #8]
  403088:	cmp	x0, #0x0
  40308c:	b.eq	4031a4 <__fxstatat@plt+0x1574>  // b.none
  403090:	ldr	x0, [sp, #64]
  403094:	ldr	x1, [x0, #128]
  403098:	ldr	x0, [sp, #40]
  40309c:	ldr	x0, [x0, #8]
  4030a0:	ldr	x0, [x0]
  4030a4:	cmp	x1, x0
  4030a8:	b.ne	4031a4 <__fxstatat@plt+0x1574>  // b.any
  4030ac:	ldr	x0, [sp, #64]
  4030b0:	ldr	x1, [x0, #120]
  4030b4:	ldr	x0, [sp, #40]
  4030b8:	ldr	x0, [x0, #8]
  4030bc:	ldr	x0, [x0, #8]
  4030c0:	cmp	x1, x0
  4030c4:	b.ne	4031a4 <__fxstatat@plt+0x1574>  // b.any
  4030c8:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4030cc:	add	x1, x0, #0xad8
  4030d0:	ldr	x0, [sp, #264]
  4030d4:	bl	401a60 <strcmp@plt>
  4030d8:	cmp	w0, #0x0
  4030dc:	b.ne	403114 <__fxstatat@plt+0x14e4>  // b.any
  4030e0:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4030e4:	add	x0, x0, #0xae0
  4030e8:	bl	401bf0 <gettext@plt>
  4030ec:	mov	x19, x0
  4030f0:	ldr	x1, [sp, #264]
  4030f4:	mov	w0, #0x4                   	// #4
  4030f8:	bl	405dc0 <__fxstatat@plt+0x4190>
  4030fc:	mov	x3, x0
  403100:	mov	x2, x19
  403104:	mov	w1, #0x0                   	// #0
  403108:	mov	w0, #0x0                   	// #0
  40310c:	bl	401840 <error@plt>
  403110:	b	403164 <__fxstatat@plt+0x1534>
  403114:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403118:	add	x0, x0, #0xb10
  40311c:	bl	401bf0 <gettext@plt>
  403120:	mov	x19, x0
  403124:	ldr	x2, [sp, #264]
  403128:	mov	w1, #0x4                   	// #4
  40312c:	mov	w0, #0x0                   	// #0
  403130:	bl	405d34 <__fxstatat@plt+0x4104>
  403134:	mov	x20, x0
  403138:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  40313c:	add	x2, x0, #0xad8
  403140:	mov	w1, #0x4                   	// #4
  403144:	mov	w0, #0x1                   	// #1
  403148:	bl	405d34 <__fxstatat@plt+0x4104>
  40314c:	mov	x4, x0
  403150:	mov	x3, x20
  403154:	mov	x2, x19
  403158:	mov	w1, #0x0                   	// #0
  40315c:	mov	w0, #0x0                   	// #0
  403160:	bl	401840 <error@plt>
  403164:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403168:	add	x0, x0, #0xb50
  40316c:	bl	401bf0 <gettext@plt>
  403170:	mov	x2, x0
  403174:	mov	w1, #0x0                   	// #0
  403178:	mov	w0, #0x0                   	// #0
  40317c:	bl	401840 <error@plt>
  403180:	mov	w2, #0x4                   	// #4
  403184:	ldr	x1, [sp, #64]
  403188:	ldr	x0, [sp, #72]
  40318c:	bl	4092cc <__fxstatat@plt+0x769c>
  403190:	ldr	x0, [sp, #72]
  403194:	bl	408b08 <__fxstatat@plt+0x6ed8>
  403198:	str	x0, [sp, #248]
  40319c:	mov	w0, #0x0                   	// #0
  4031a0:	b	403a00 <__fxstatat@plt+0x1dd0>
  4031a4:	mov	w0, #0x1                   	// #1
  4031a8:	b	403a00 <__fxstatat@plt+0x1dd0>
  4031ac:	ldr	x0, [sp, #40]
  4031b0:	ldrb	w0, [x0, #4]
  4031b4:	eor	w0, w0, #0x1
  4031b8:	and	w0, w0, #0xff
  4031bc:	cmp	w0, #0x0
  4031c0:	b.eq	403374 <__fxstatat@plt+0x1744>  // b.none
  4031c4:	mov	w0, #0x1                   	// #1
  4031c8:	b	403a00 <__fxstatat@plt+0x1dd0>
  4031cc:	ldr	x0, [sp, #64]
  4031d0:	ldr	x0, [x0, #88]
  4031d4:	cmp	x0, #0x0
  4031d8:	b.ne	403210 <__fxstatat@plt+0x15e0>  // b.any
  4031dc:	ldr	x0, [sp, #64]
  4031e0:	ldr	x0, [x0, #32]
  4031e4:	cmp	x0, #0x0
  4031e8:	b.ne	403210 <__fxstatat@plt+0x15e0>  // b.any
  4031ec:	ldr	x0, [sp, #64]
  4031f0:	mov	x1, #0x1                   	// #1
  4031f4:	str	x1, [x0, #32]
  4031f8:	mov	w2, #0x1                   	// #1
  4031fc:	ldr	x1, [sp, #64]
  403200:	ldr	x0, [sp, #72]
  403204:	bl	4092cc <__fxstatat@plt+0x769c>
  403208:	mov	w0, #0x1                   	// #1
  40320c:	b	403a00 <__fxstatat@plt+0x1dd0>
  403210:	ldr	x0, [sp, #40]
  403214:	ldrb	w0, [x0, #17]
  403218:	eor	w0, w0, #0x1
  40321c:	and	w0, w0, #0xff
  403220:	cmp	w0, #0x0
  403224:	b.eq	403260 <__fxstatat@plt+0x1630>  // b.none
  403228:	ldr	x0, [sp, #64]
  40322c:	ldr	w19, [x0, #64]
  403230:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403234:	add	x0, x0, #0xb88
  403238:	bl	401bf0 <gettext@plt>
  40323c:	mov	x20, x0
  403240:	ldr	x1, [sp, #264]
  403244:	mov	w0, #0x4                   	// #4
  403248:	bl	405dc0 <__fxstatat@plt+0x4190>
  40324c:	mov	x3, x0
  403250:	mov	x2, x20
  403254:	mov	w1, w19
  403258:	mov	w0, #0x0                   	// #0
  40325c:	bl	401840 <error@plt>
  403260:	strb	wzr, [sp, #279]
  403264:	b	403380 <__fxstatat@plt+0x1750>
  403268:	ldr	x0, [sp, #40]
  40326c:	ldrb	w0, [x0, #17]
  403270:	eor	w0, w0, #0x1
  403274:	and	w0, w0, #0xff
  403278:	cmp	w0, #0x0
  40327c:	b.eq	4032b0 <__fxstatat@plt+0x1680>  // b.none
  403280:	ldr	x0, [sp, #64]
  403284:	ldr	w19, [x0, #64]
  403288:	ldr	x2, [sp, #264]
  40328c:	mov	w1, #0x3                   	// #3
  403290:	mov	w0, #0x0                   	// #0
  403294:	bl	405ef8 <__fxstatat@plt+0x42c8>
  403298:	mov	x3, x0
  40329c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4032a0:	add	x2, x0, #0xba0
  4032a4:	mov	w1, w19
  4032a8:	mov	w0, #0x0                   	// #0
  4032ac:	bl	401840 <error@plt>
  4032b0:	strb	wzr, [sp, #279]
  4032b4:	b	403380 <__fxstatat@plt+0x1750>
  4032b8:	ldr	x0, [sp, #40]
  4032bc:	ldrb	w0, [x0, #17]
  4032c0:	eor	w0, w0, #0x1
  4032c4:	and	w0, w0, #0xff
  4032c8:	cmp	w0, #0x0
  4032cc:	b.eq	403308 <__fxstatat@plt+0x16d8>  // b.none
  4032d0:	ldr	x0, [sp, #64]
  4032d4:	ldr	w19, [x0, #64]
  4032d8:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4032dc:	add	x0, x0, #0xba8
  4032e0:	bl	401bf0 <gettext@plt>
  4032e4:	mov	x20, x0
  4032e8:	ldr	x1, [sp, #264]
  4032ec:	mov	w0, #0x4                   	// #4
  4032f0:	bl	405dc0 <__fxstatat@plt+0x4190>
  4032f4:	mov	x3, x0
  4032f8:	mov	x2, x20
  4032fc:	mov	w1, w19
  403300:	mov	w0, #0x0                   	// #0
  403304:	bl	401840 <error@plt>
  403308:	strb	wzr, [sp, #279]
  40330c:	b	403380 <__fxstatat@plt+0x1750>
  403310:	ldr	x1, [sp, #64]
  403314:	ldr	x0, [sp, #72]
  403318:	bl	407368 <__fxstatat@plt+0x5738>
  40331c:	and	w0, w0, #0xff
  403320:	cmp	w0, #0x0
  403324:	b.eq	40337c <__fxstatat@plt+0x174c>  // b.none
  403328:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  40332c:	add	x0, x0, #0xbc8
  403330:	bl	401bf0 <gettext@plt>
  403334:	mov	x19, x0
  403338:	ldr	x2, [sp, #264]
  40333c:	mov	w1, #0x3                   	// #3
  403340:	mov	w0, #0x0                   	// #0
  403344:	bl	405ef8 <__fxstatat@plt+0x42c8>
  403348:	mov	x3, x0
  40334c:	mov	x2, x19
  403350:	mov	w1, #0x0                   	// #0
  403354:	mov	w0, #0x0                   	// #0
  403358:	bl	401840 <error@plt>
  40335c:	mov	w0, #0x0                   	// #0
  403360:	b	403a00 <__fxstatat@plt+0x1dd0>
  403364:	nop
  403368:	b	403380 <__fxstatat@plt+0x1750>
  40336c:	nop
  403370:	b	403380 <__fxstatat@plt+0x1750>
  403374:	nop
  403378:	b	403380 <__fxstatat@plt+0x1750>
  40337c:	nop
  403380:	ldrb	w0, [sp, #279]
  403384:	eor	w0, w0, #0x1
  403388:	and	w0, w0, #0xff
  40338c:	cmp	w0, #0x0
  403390:	b.eq	4033a0 <__fxstatat@plt+0x1770>  // b.none
  403394:	strb	wzr, [sp, #278]
  403398:	str	xzr, [sp, #280]
  40339c:	b	403520 <__fxstatat@plt+0x18f0>
  4033a0:	ldr	w0, [sp, #52]
  4033a4:	cmn	w0, #0x1
  4033a8:	b.ne	403408 <__fxstatat@plt+0x17d8>  // b.any
  4033ac:	ldr	w0, [sp, #48]
  4033b0:	cmn	w0, #0x1
  4033b4:	b.ne	403408 <__fxstatat@plt+0x17d8>  // b.any
  4033b8:	ldr	x0, [sp, #40]
  4033bc:	ldr	w0, [x0]
  4033c0:	cmp	w0, #0x2
  4033c4:	b.ne	403408 <__fxstatat@plt+0x17d8>  // b.any
  4033c8:	ldr	x0, [sp, #40]
  4033cc:	ldr	x0, [x0, #8]
  4033d0:	cmp	x0, #0x0
  4033d4:	b.ne	403408 <__fxstatat@plt+0x17d8>  // b.any
  4033d8:	ldr	x0, [sp, #40]
  4033dc:	ldrb	w0, [x0, #16]
  4033e0:	eor	w0, w0, #0x1
  4033e4:	and	w0, w0, #0xff
  4033e8:	cmp	w0, #0x0
  4033ec:	b.eq	403408 <__fxstatat@plt+0x17d8>  // b.none
  4033f0:	mov	w0, #0x1                   	// #1
  4033f4:	strb	w0, [sp, #278]
  4033f8:	ldr	x0, [sp, #64]
  4033fc:	add	x0, x0, #0x78
  403400:	str	x0, [sp, #280]
  403404:	b	403520 <__fxstatat@plt+0x18f0>
  403408:	ldr	x0, [sp, #64]
  40340c:	add	x0, x0, #0x78
  403410:	str	x0, [sp, #280]
  403414:	ldr	x0, [sp, #40]
  403418:	ldrb	w0, [x0, #16]
  40341c:	cmp	w0, #0x0
  403420:	b.eq	4034b8 <__fxstatat@plt+0x1888>  // b.none
  403424:	ldr	x0, [sp, #280]
  403428:	ldr	w0, [x0, #16]
  40342c:	and	w0, w0, #0xf000
  403430:	cmp	w0, #0xa, lsl #12
  403434:	b.ne	4034b8 <__fxstatat@plt+0x1888>  // b.any
  403438:	ldr	x0, [sp, #72]
  40343c:	ldr	w0, [x0, #44]
  403440:	add	x1, sp, #0x58
  403444:	mov	w3, #0x0                   	// #0
  403448:	mov	x2, x1
  40344c:	ldr	x1, [sp, #256]
  403450:	bl	40d998 <__fxstatat@plt+0xbd68>
  403454:	cmp	w0, #0x0
  403458:	b.eq	4034b0 <__fxstatat@plt+0x1880>  // b.none
  40345c:	ldr	x0, [sp, #40]
  403460:	ldrb	w0, [x0, #17]
  403464:	eor	w0, w0, #0x1
  403468:	and	w0, w0, #0xff
  40346c:	cmp	w0, #0x0
  403470:	b.eq	4034ac <__fxstatat@plt+0x187c>  // b.none
  403474:	bl	401bc0 <__errno_location@plt>
  403478:	ldr	w19, [x0]
  40347c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403480:	add	x0, x0, #0xc88
  403484:	bl	401bf0 <gettext@plt>
  403488:	mov	x20, x0
  40348c:	ldr	x1, [sp, #264]
  403490:	mov	w0, #0x4                   	// #4
  403494:	bl	405dc0 <__fxstatat@plt+0x4190>
  403498:	mov	x3, x0
  40349c:	mov	x2, x20
  4034a0:	mov	w1, w19
  4034a4:	mov	w0, #0x0                   	// #0
  4034a8:	bl	401840 <error@plt>
  4034ac:	strb	wzr, [sp, #279]
  4034b0:	add	x0, sp, #0x58
  4034b4:	str	x0, [sp, #280]
  4034b8:	ldrb	w0, [sp, #279]
  4034bc:	cmp	w0, #0x0
  4034c0:	b.eq	40350c <__fxstatat@plt+0x18dc>  // b.none
  4034c4:	ldr	w0, [sp, #52]
  4034c8:	cmn	w0, #0x1
  4034cc:	b.eq	4034e4 <__fxstatat@plt+0x18b4>  // b.none
  4034d0:	ldr	x0, [sp, #280]
  4034d4:	ldr	w0, [x0, #24]
  4034d8:	ldr	w1, [sp, #52]
  4034dc:	cmp	w1, w0
  4034e0:	b.ne	40350c <__fxstatat@plt+0x18dc>  // b.any
  4034e4:	ldr	w0, [sp, #48]
  4034e8:	cmn	w0, #0x1
  4034ec:	b.eq	403504 <__fxstatat@plt+0x18d4>  // b.none
  4034f0:	ldr	x0, [sp, #280]
  4034f4:	ldr	w0, [x0, #28]
  4034f8:	ldr	w1, [sp, #48]
  4034fc:	cmp	w1, w0
  403500:	b.ne	40350c <__fxstatat@plt+0x18dc>  // b.any
  403504:	mov	w0, #0x1                   	// #1
  403508:	b	403510 <__fxstatat@plt+0x18e0>
  40350c:	mov	w0, #0x0                   	// #0
  403510:	strb	w0, [sp, #278]
  403514:	ldrb	w0, [sp, #278]
  403518:	and	w0, w0, #0x1
  40351c:	strb	w0, [sp, #278]
  403520:	ldrb	w0, [sp, #279]
  403524:	cmp	w0, #0x0
  403528:	b.eq	403674 <__fxstatat@plt+0x1a44>  // b.none
  40352c:	ldr	x0, [sp, #64]
  403530:	ldrh	w0, [x0, #108]
  403534:	cmp	w0, #0x1
  403538:	b.eq	40356c <__fxstatat@plt+0x193c>  // b.none
  40353c:	ldr	x0, [sp, #64]
  403540:	ldrh	w0, [x0, #108]
  403544:	cmp	w0, #0x2
  403548:	b.eq	40356c <__fxstatat@plt+0x193c>  // b.none
  40354c:	ldr	x0, [sp, #64]
  403550:	ldrh	w0, [x0, #108]
  403554:	cmp	w0, #0x6
  403558:	b.eq	40356c <__fxstatat@plt+0x193c>  // b.none
  40355c:	ldr	x0, [sp, #64]
  403560:	ldrh	w0, [x0, #108]
  403564:	cmp	w0, #0x4
  403568:	b.ne	403674 <__fxstatat@plt+0x1a44>  // b.any
  40356c:	ldr	x0, [sp, #40]
  403570:	ldr	x0, [x0, #8]
  403574:	cmp	x0, #0x0
  403578:	b.eq	403674 <__fxstatat@plt+0x1a44>  // b.none
  40357c:	ldr	x0, [sp, #280]
  403580:	ldr	x1, [x0, #8]
  403584:	ldr	x0, [sp, #40]
  403588:	ldr	x0, [x0, #8]
  40358c:	ldr	x0, [x0]
  403590:	cmp	x1, x0
  403594:	b.ne	403674 <__fxstatat@plt+0x1a44>  // b.any
  403598:	ldr	x0, [sp, #280]
  40359c:	ldr	x1, [x0]
  4035a0:	ldr	x0, [sp, #40]
  4035a4:	ldr	x0, [x0, #8]
  4035a8:	ldr	x0, [x0, #8]
  4035ac:	cmp	x1, x0
  4035b0:	b.ne	403674 <__fxstatat@plt+0x1a44>  // b.any
  4035b4:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4035b8:	add	x1, x0, #0xad8
  4035bc:	ldr	x0, [sp, #264]
  4035c0:	bl	401a60 <strcmp@plt>
  4035c4:	cmp	w0, #0x0
  4035c8:	b.ne	403600 <__fxstatat@plt+0x19d0>  // b.any
  4035cc:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4035d0:	add	x0, x0, #0xae0
  4035d4:	bl	401bf0 <gettext@plt>
  4035d8:	mov	x19, x0
  4035dc:	ldr	x1, [sp, #264]
  4035e0:	mov	w0, #0x4                   	// #4
  4035e4:	bl	405dc0 <__fxstatat@plt+0x4190>
  4035e8:	mov	x3, x0
  4035ec:	mov	x2, x19
  4035f0:	mov	w1, #0x0                   	// #0
  4035f4:	mov	w0, #0x0                   	// #0
  4035f8:	bl	401840 <error@plt>
  4035fc:	b	403650 <__fxstatat@plt+0x1a20>
  403600:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403604:	add	x0, x0, #0xb10
  403608:	bl	401bf0 <gettext@plt>
  40360c:	mov	x19, x0
  403610:	ldr	x2, [sp, #264]
  403614:	mov	w1, #0x4                   	// #4
  403618:	mov	w0, #0x0                   	// #0
  40361c:	bl	405d34 <__fxstatat@plt+0x4104>
  403620:	mov	x20, x0
  403624:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403628:	add	x2, x0, #0xad8
  40362c:	mov	w1, #0x4                   	// #4
  403630:	mov	w0, #0x1                   	// #1
  403634:	bl	405d34 <__fxstatat@plt+0x4104>
  403638:	mov	x4, x0
  40363c:	mov	x3, x20
  403640:	mov	x2, x19
  403644:	mov	w1, #0x0                   	// #0
  403648:	mov	w0, #0x0                   	// #0
  40364c:	bl	401840 <error@plt>
  403650:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403654:	add	x0, x0, #0xb50
  403658:	bl	401bf0 <gettext@plt>
  40365c:	mov	x2, x0
  403660:	mov	w1, #0x0                   	// #0
  403664:	mov	w0, #0x0                   	// #0
  403668:	bl	401840 <error@plt>
  40366c:	mov	w0, #0x0                   	// #0
  403670:	b	403a00 <__fxstatat@plt+0x1dd0>
  403674:	ldrb	w0, [sp, #278]
  403678:	cmp	w0, #0x0
  40367c:	b.eq	403848 <__fxstatat@plt+0x1c18>  // b.none
  403680:	ldr	x0, [sp, #40]
  403684:	ldrb	w0, [x0, #16]
  403688:	eor	w0, w0, #0x1
  40368c:	and	w0, w0, #0xff
  403690:	cmp	w0, #0x0
  403694:	b.eq	4036f0 <__fxstatat@plt+0x1ac0>  // b.none
  403698:	ldr	x0, [sp, #72]
  40369c:	ldr	w0, [x0, #44]
  4036a0:	ldr	w3, [sp, #56]
  4036a4:	ldr	w2, [sp, #60]
  4036a8:	ldr	x1, [sp, #256]
  4036ac:	bl	403d28 <__fxstatat@plt+0x20f8>
  4036b0:	cmp	w0, #0x0
  4036b4:	cset	w0, eq  // eq = none
  4036b8:	strb	w0, [sp, #279]
  4036bc:	ldrb	w0, [sp, #279]
  4036c0:	eor	w0, w0, #0x1
  4036c4:	and	w0, w0, #0xff
  4036c8:	cmp	w0, #0x0
  4036cc:	b.eq	4037b8 <__fxstatat@plt+0x1b88>  // b.none
  4036d0:	bl	401bc0 <__errno_location@plt>
  4036d4:	ldr	w0, [x0]
  4036d8:	cmp	w0, #0x5f
  4036dc:	b.ne	4037b8 <__fxstatat@plt+0x1b88>  // b.any
  4036e0:	mov	w0, #0x1                   	// #1
  4036e4:	strb	w0, [sp, #279]
  4036e8:	strb	wzr, [sp, #277]
  4036ec:	b	4037b8 <__fxstatat@plt+0x1b88>
  4036f0:	ldr	x0, [sp, #72]
  4036f4:	ldr	w0, [x0, #44]
  4036f8:	ldr	w6, [sp, #48]
  4036fc:	ldr	w5, [sp, #52]
  403700:	ldr	w4, [sp, #56]
  403704:	ldr	w3, [sp, #60]
  403708:	ldr	x2, [sp, #280]
  40370c:	ldr	x1, [sp, #256]
  403710:	bl	402d9c <__fxstatat@plt+0x116c>
  403714:	str	w0, [sp, #244]
  403718:	ldr	w0, [sp, #244]
  40371c:	cmp	w0, #0x6
  403720:	b.eq	40379c <__fxstatat@plt+0x1b6c>  // b.none
  403724:	ldr	w0, [sp, #244]
  403728:	cmp	w0, #0x6
  40372c:	b.hi	4037b0 <__fxstatat@plt+0x1b80>  // b.pmore
  403730:	ldr	w0, [sp, #244]
  403734:	cmp	w0, #0x5
  403738:	b.eq	403774 <__fxstatat@plt+0x1b44>  // b.none
  40373c:	ldr	w0, [sp, #244]
  403740:	cmp	w0, #0x5
  403744:	b.hi	4037b0 <__fxstatat@plt+0x1b80>  // b.pmore
  403748:	ldr	w0, [sp, #244]
  40374c:	cmp	w0, #0x2
  403750:	b.eq	4037b4 <__fxstatat@plt+0x1b84>  // b.none
  403754:	ldr	w0, [sp, #244]
  403758:	cmp	w0, #0x2
  40375c:	b.cc	4037b0 <__fxstatat@plt+0x1b80>  // b.lo, b.ul, b.last
  403760:	ldr	w0, [sp, #244]
  403764:	sub	w0, w0, #0x3
  403768:	cmp	w0, #0x1
  40376c:	b.hi	4037b0 <__fxstatat@plt+0x1b80>  // b.pmore
  403770:	b	4037a4 <__fxstatat@plt+0x1b74>
  403774:	ldr	x0, [sp, #72]
  403778:	ldr	w0, [x0, #44]
  40377c:	ldr	w3, [sp, #56]
  403780:	ldr	w2, [sp, #60]
  403784:	ldr	x1, [sp, #256]
  403788:	bl	403cf0 <__fxstatat@plt+0x20c0>
  40378c:	cmp	w0, #0x0
  403790:	cset	w0, eq  // eq = none
  403794:	strb	w0, [sp, #279]
  403798:	b	4037b8 <__fxstatat@plt+0x1b88>
  40379c:	strb	wzr, [sp, #279]
  4037a0:	b	4037b8 <__fxstatat@plt+0x1b88>
  4037a4:	strb	wzr, [sp, #278]
  4037a8:	strb	wzr, [sp, #279]
  4037ac:	b	4037b8 <__fxstatat@plt+0x1b88>
  4037b0:	bl	401a10 <abort@plt>
  4037b4:	nop
  4037b8:	ldrb	w0, [sp, #278]
  4037bc:	cmp	w0, #0x0
  4037c0:	b.eq	403848 <__fxstatat@plt+0x1c18>  // b.none
  4037c4:	ldrb	w0, [sp, #279]
  4037c8:	eor	w0, w0, #0x1
  4037cc:	and	w0, w0, #0xff
  4037d0:	cmp	w0, #0x0
  4037d4:	b.eq	403848 <__fxstatat@plt+0x1c18>  // b.none
  4037d8:	ldr	x0, [sp, #40]
  4037dc:	ldrb	w0, [x0, #17]
  4037e0:	eor	w0, w0, #0x1
  4037e4:	and	w0, w0, #0xff
  4037e8:	cmp	w0, #0x0
  4037ec:	b.eq	403848 <__fxstatat@plt+0x1c18>  // b.none
  4037f0:	bl	401bc0 <__errno_location@plt>
  4037f4:	ldr	w20, [x0]
  4037f8:	ldr	w0, [sp, #60]
  4037fc:	cmn	w0, #0x1
  403800:	b.eq	403818 <__fxstatat@plt+0x1be8>  // b.none
  403804:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403808:	add	x0, x0, #0xca0
  40380c:	bl	401bf0 <gettext@plt>
  403810:	mov	x19, x0
  403814:	b	403828 <__fxstatat@plt+0x1bf8>
  403818:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  40381c:	add	x0, x0, #0xcc0
  403820:	bl	401bf0 <gettext@plt>
  403824:	mov	x19, x0
  403828:	ldr	x1, [sp, #264]
  40382c:	mov	w0, #0x4                   	// #4
  403830:	bl	405dc0 <__fxstatat@plt+0x4190>
  403834:	mov	x3, x0
  403838:	mov	x2, x19
  40383c:	mov	w1, w20
  403840:	mov	w0, #0x0                   	// #0
  403844:	bl	401840 <error@plt>
  403848:	ldr	x0, [sp, #40]
  40384c:	ldr	w0, [x0]
  403850:	cmp	w0, #0x2
  403854:	b.eq	4039d4 <__fxstatat@plt+0x1da4>  // b.none
  403858:	ldrb	w0, [sp, #278]
  40385c:	cmp	w0, #0x0
  403860:	b.eq	4038c4 <__fxstatat@plt+0x1c94>  // b.none
  403864:	ldrb	w0, [sp, #279]
  403868:	cmp	w0, #0x0
  40386c:	b.eq	4038c4 <__fxstatat@plt+0x1c94>  // b.none
  403870:	ldrb	w0, [sp, #277]
  403874:	cmp	w0, #0x0
  403878:	b.eq	4038c4 <__fxstatat@plt+0x1c94>  // b.none
  40387c:	ldr	w0, [sp, #60]
  403880:	cmn	w0, #0x1
  403884:	b.eq	40389c <__fxstatat@plt+0x1c6c>  // b.none
  403888:	ldr	x0, [sp, #280]
  40388c:	ldr	w0, [x0, #24]
  403890:	ldr	w1, [sp, #60]
  403894:	cmp	w1, w0
  403898:	b.ne	4038bc <__fxstatat@plt+0x1c8c>  // b.any
  40389c:	ldr	w0, [sp, #56]
  4038a0:	cmn	w0, #0x1
  4038a4:	b.eq	4038c4 <__fxstatat@plt+0x1c94>  // b.none
  4038a8:	ldr	x0, [sp, #280]
  4038ac:	ldr	w0, [x0, #28]
  4038b0:	ldr	w1, [sp, #56]
  4038b4:	cmp	w1, w0
  4038b8:	b.eq	4038c4 <__fxstatat@plt+0x1c94>  // b.none
  4038bc:	mov	w0, #0x1                   	// #1
  4038c0:	b	4038c8 <__fxstatat@plt+0x1c98>
  4038c4:	mov	w0, #0x0                   	// #0
  4038c8:	strb	w0, [sp, #243]
  4038cc:	ldrb	w0, [sp, #243]
  4038d0:	and	w0, w0, #0x1
  4038d4:	strb	w0, [sp, #243]
  4038d8:	ldrb	w0, [sp, #243]
  4038dc:	cmp	w0, #0x0
  4038e0:	b.ne	4038f4 <__fxstatat@plt+0x1cc4>  // b.any
  4038e4:	ldr	x0, [sp, #40]
  4038e8:	ldr	w0, [x0]
  4038ec:	cmp	w0, #0x0
  4038f0:	b.ne	4039d4 <__fxstatat@plt+0x1da4>  // b.any
  4038f4:	ldrb	w0, [sp, #279]
  4038f8:	eor	w0, w0, #0x1
  4038fc:	and	w0, w0, #0xff
  403900:	cmp	w0, #0x0
  403904:	b.eq	403910 <__fxstatat@plt+0x1ce0>  // b.none
  403908:	mov	w0, #0x3                   	// #3
  40390c:	b	40394c <__fxstatat@plt+0x1d1c>
  403910:	ldrb	w0, [sp, #277]
  403914:	eor	w0, w0, #0x1
  403918:	and	w0, w0, #0xff
  40391c:	cmp	w0, #0x0
  403920:	b.eq	40392c <__fxstatat@plt+0x1cfc>  // b.none
  403924:	mov	w0, #0x1                   	// #1
  403928:	b	40394c <__fxstatat@plt+0x1d1c>
  40392c:	ldrb	w0, [sp, #243]
  403930:	eor	w0, w0, #0x1
  403934:	and	w0, w0, #0xff
  403938:	cmp	w0, #0x0
  40393c:	b.eq	403948 <__fxstatat@plt+0x1d18>  // b.none
  403940:	mov	w0, #0x4                   	// #4
  403944:	b	40394c <__fxstatat@plt+0x1d1c>
  403948:	mov	w0, #0x2                   	// #2
  40394c:	str	w0, [sp, #236]
  403950:	ldr	x0, [sp, #280]
  403954:	cmp	x0, #0x0
  403958:	b.eq	40396c <__fxstatat@plt+0x1d3c>  // b.none
  40395c:	ldr	x0, [sp, #280]
  403960:	ldr	w0, [x0, #24]
  403964:	bl	402a3c <__fxstatat@plt+0xe0c>
  403968:	b	403970 <__fxstatat@plt+0x1d40>
  40396c:	mov	x0, #0x0                   	// #0
  403970:	str	x0, [sp, #224]
  403974:	ldr	x0, [sp, #280]
  403978:	cmp	x0, #0x0
  40397c:	b.eq	403990 <__fxstatat@plt+0x1d60>  // b.none
  403980:	ldr	x0, [sp, #280]
  403984:	ldr	w0, [x0, #28]
  403988:	bl	4029f4 <__fxstatat@plt+0xdc4>
  40398c:	b	403994 <__fxstatat@plt+0x1d64>
  403990:	mov	x0, #0x0                   	// #0
  403994:	str	x0, [sp, #216]
  403998:	ldr	x0, [sp, #40]
  40399c:	ldr	x1, [x0, #24]
  4039a0:	ldr	x0, [sp, #40]
  4039a4:	ldr	x0, [x0, #32]
  4039a8:	mov	x5, x0
  4039ac:	mov	x4, x1
  4039b0:	ldr	x3, [sp, #216]
  4039b4:	ldr	x2, [sp, #224]
  4039b8:	ldr	w1, [sp, #236]
  4039bc:	ldr	x0, [sp, #264]
  4039c0:	bl	402b34 <__fxstatat@plt+0xf04>
  4039c4:	ldr	x0, [sp, #224]
  4039c8:	bl	401aa0 <free@plt>
  4039cc:	ldr	x0, [sp, #216]
  4039d0:	bl	401aa0 <free@plt>
  4039d4:	ldr	x0, [sp, #40]
  4039d8:	ldrb	w0, [x0, #4]
  4039dc:	eor	w0, w0, #0x1
  4039e0:	and	w0, w0, #0xff
  4039e4:	cmp	w0, #0x0
  4039e8:	b.eq	4039fc <__fxstatat@plt+0x1dcc>  // b.none
  4039ec:	mov	w2, #0x4                   	// #4
  4039f0:	ldr	x1, [sp, #64]
  4039f4:	ldr	x0, [sp, #72]
  4039f8:	bl	4092cc <__fxstatat@plt+0x769c>
  4039fc:	ldrb	w0, [sp, #279]
  403a00:	ldp	x19, x20, [sp, #16]
  403a04:	ldp	x29, x30, [sp], #288
  403a08:	ret
  403a0c:	stp	x29, x30, [sp, #-112]!
  403a10:	mov	x29, sp
  403a14:	str	x19, [sp, #16]
  403a18:	str	x0, [sp, #72]
  403a1c:	str	w1, [sp, #68]
  403a20:	str	w2, [sp, #64]
  403a24:	str	w3, [sp, #60]
  403a28:	str	w4, [sp, #56]
  403a2c:	str	w5, [sp, #52]
  403a30:	str	x6, [sp, #40]
  403a34:	mov	w0, #0x1                   	// #1
  403a38:	strb	w0, [sp, #111]
  403a3c:	ldr	w0, [sp, #56]
  403a40:	cmn	w0, #0x1
  403a44:	b.ne	403a74 <__fxstatat@plt+0x1e44>  // b.any
  403a48:	ldr	w0, [sp, #52]
  403a4c:	cmn	w0, #0x1
  403a50:	b.ne	403a74 <__fxstatat@plt+0x1e44>  // b.any
  403a54:	ldr	x0, [sp, #40]
  403a58:	ldrb	w0, [x0, #16]
  403a5c:	cmp	w0, #0x0
  403a60:	b.ne	403a74 <__fxstatat@plt+0x1e44>  // b.any
  403a64:	ldr	x0, [sp, #40]
  403a68:	ldr	w0, [x0]
  403a6c:	cmp	w0, #0x2
  403a70:	b.eq	403a7c <__fxstatat@plt+0x1e4c>  // b.none
  403a74:	mov	w0, #0x0                   	// #0
  403a78:	b	403a80 <__fxstatat@plt+0x1e50>
  403a7c:	mov	w0, #0x8                   	// #8
  403a80:	str	w0, [sp, #104]
  403a84:	ldr	w1, [sp, #68]
  403a88:	ldr	w0, [sp, #104]
  403a8c:	orr	w0, w1, w0
  403a90:	mov	x2, #0x0                   	// #0
  403a94:	mov	w1, w0
  403a98:	ldr	x0, [sp, #72]
  403a9c:	bl	4072ec <__fxstatat@plt+0x56bc>
  403aa0:	str	x0, [sp, #96]
  403aa4:	ldr	x0, [sp, #96]
  403aa8:	bl	408b08 <__fxstatat@plt+0x6ed8>
  403aac:	str	x0, [sp, #88]
  403ab0:	ldr	x0, [sp, #88]
  403ab4:	cmp	x0, #0x0
  403ab8:	b.ne	403b10 <__fxstatat@plt+0x1ee0>  // b.any
  403abc:	bl	401bc0 <__errno_location@plt>
  403ac0:	ldr	w0, [x0]
  403ac4:	cmp	w0, #0x0
  403ac8:	b.eq	403b4c <__fxstatat@plt+0x1f1c>  // b.none
  403acc:	ldr	x0, [sp, #40]
  403ad0:	ldrb	w0, [x0, #17]
  403ad4:	eor	w0, w0, #0x1
  403ad8:	and	w0, w0, #0xff
  403adc:	cmp	w0, #0x0
  403ae0:	b.eq	403b08 <__fxstatat@plt+0x1ed8>  // b.none
  403ae4:	bl	401bc0 <__errno_location@plt>
  403ae8:	ldr	w19, [x0]
  403aec:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403af0:	add	x0, x0, #0xcd8
  403af4:	bl	401bf0 <gettext@plt>
  403af8:	mov	x2, x0
  403afc:	mov	w1, w19
  403b00:	mov	w0, #0x0                   	// #0
  403b04:	bl	401840 <error@plt>
  403b08:	strb	wzr, [sp, #111]
  403b0c:	b	403b4c <__fxstatat@plt+0x1f1c>
  403b10:	ldr	x6, [sp, #40]
  403b14:	ldr	w5, [sp, #52]
  403b18:	ldr	w4, [sp, #56]
  403b1c:	ldr	w3, [sp, #60]
  403b20:	ldr	w2, [sp, #64]
  403b24:	ldr	x1, [sp, #88]
  403b28:	ldr	x0, [sp, #96]
  403b2c:	bl	402fc4 <__fxstatat@plt+0x1394>
  403b30:	and	w1, w0, #0xff
  403b34:	ldrb	w0, [sp, #111]
  403b38:	and	w0, w0, w1
  403b3c:	cmp	w0, #0x0
  403b40:	cset	w0, ne  // ne = any
  403b44:	strb	w0, [sp, #111]
  403b48:	b	403aa4 <__fxstatat@plt+0x1e74>
  403b4c:	nop
  403b50:	ldr	x0, [sp, #96]
  403b54:	bl	408600 <__fxstatat@plt+0x69d0>
  403b58:	cmp	w0, #0x0
  403b5c:	b.eq	403b88 <__fxstatat@plt+0x1f58>  // b.none
  403b60:	bl	401bc0 <__errno_location@plt>
  403b64:	ldr	w19, [x0]
  403b68:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403b6c:	add	x0, x0, #0xce8
  403b70:	bl	401bf0 <gettext@plt>
  403b74:	mov	x2, x0
  403b78:	mov	w1, w19
  403b7c:	mov	w0, #0x0                   	// #0
  403b80:	bl	401840 <error@plt>
  403b84:	strb	wzr, [sp, #111]
  403b88:	ldrb	w0, [sp, #111]
  403b8c:	ldr	x19, [sp, #16]
  403b90:	ldp	x29, x30, [sp], #112
  403b94:	ret
  403b98:	sub	sp, sp, #0x10
  403b9c:	str	x0, [sp, #8]
  403ba0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403ba4:	add	x0, x0, #0x318
  403ba8:	ldr	x1, [sp, #8]
  403bac:	str	x1, [x0]
  403bb0:	nop
  403bb4:	add	sp, sp, #0x10
  403bb8:	ret
  403bbc:	sub	sp, sp, #0x10
  403bc0:	strb	w0, [sp, #15]
  403bc4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403bc8:	add	x0, x0, #0x320
  403bcc:	ldrb	w1, [sp, #15]
  403bd0:	strb	w1, [x0]
  403bd4:	nop
  403bd8:	add	sp, sp, #0x10
  403bdc:	ret
  403be0:	stp	x29, x30, [sp, #-48]!
  403be4:	mov	x29, sp
  403be8:	str	x19, [sp, #16]
  403bec:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403bf0:	add	x0, x0, #0x2e8
  403bf4:	ldr	x0, [x0]
  403bf8:	bl	40abb0 <__fxstatat@plt+0x8f80>
  403bfc:	cmp	w0, #0x0
  403c00:	b.eq	403cb8 <__fxstatat@plt+0x2088>  // b.none
  403c04:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403c08:	add	x0, x0, #0x320
  403c0c:	ldrb	w0, [x0]
  403c10:	eor	w0, w0, #0x1
  403c14:	and	w0, w0, #0xff
  403c18:	cmp	w0, #0x0
  403c1c:	b.ne	403c30 <__fxstatat@plt+0x2000>  // b.any
  403c20:	bl	401bc0 <__errno_location@plt>
  403c24:	ldr	w0, [x0]
  403c28:	cmp	w0, #0x20
  403c2c:	b.eq	403cb8 <__fxstatat@plt+0x2088>  // b.none
  403c30:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403c34:	add	x0, x0, #0xd08
  403c38:	bl	401bf0 <gettext@plt>
  403c3c:	str	x0, [sp, #40]
  403c40:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403c44:	add	x0, x0, #0x318
  403c48:	ldr	x0, [x0]
  403c4c:	cmp	x0, #0x0
  403c50:	b.eq	403c8c <__fxstatat@plt+0x205c>  // b.none
  403c54:	bl	401bc0 <__errno_location@plt>
  403c58:	ldr	w19, [x0]
  403c5c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403c60:	add	x0, x0, #0x318
  403c64:	ldr	x0, [x0]
  403c68:	bl	405eb0 <__fxstatat@plt+0x4280>
  403c6c:	ldr	x4, [sp, #40]
  403c70:	mov	x3, x0
  403c74:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403c78:	add	x2, x0, #0xd18
  403c7c:	mov	w1, w19
  403c80:	mov	w0, #0x0                   	// #0
  403c84:	bl	401840 <error@plt>
  403c88:	b	403ca8 <__fxstatat@plt+0x2078>
  403c8c:	bl	401bc0 <__errno_location@plt>
  403c90:	ldr	w1, [x0]
  403c94:	ldr	x3, [sp, #40]
  403c98:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403c9c:	add	x2, x0, #0xd20
  403ca0:	mov	w0, #0x0                   	// #0
  403ca4:	bl	401840 <error@plt>
  403ca8:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403cac:	add	x0, x0, #0x250
  403cb0:	ldr	w0, [x0]
  403cb4:	bl	401800 <_exit@plt>
  403cb8:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403cbc:	add	x0, x0, #0x2d0
  403cc0:	ldr	x0, [x0]
  403cc4:	bl	40abb0 <__fxstatat@plt+0x8f80>
  403cc8:	cmp	w0, #0x0
  403ccc:	b.eq	403ce0 <__fxstatat@plt+0x20b0>  // b.none
  403cd0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403cd4:	add	x0, x0, #0x250
  403cd8:	ldr	w0, [x0]
  403cdc:	bl	401800 <_exit@plt>
  403ce0:	nop
  403ce4:	ldr	x19, [sp, #16]
  403ce8:	ldp	x29, x30, [sp], #48
  403cec:	ret
  403cf0:	stp	x29, x30, [sp, #-48]!
  403cf4:	mov	x29, sp
  403cf8:	str	w0, [sp, #44]
  403cfc:	str	x1, [sp, #32]
  403d00:	str	w2, [sp, #40]
  403d04:	str	w3, [sp, #28]
  403d08:	mov	w4, #0x0                   	// #0
  403d0c:	ldr	w3, [sp, #28]
  403d10:	ldr	w2, [sp, #40]
  403d14:	ldr	x1, [sp, #32]
  403d18:	ldr	w0, [sp, #44]
  403d1c:	bl	401ac0 <fchownat@plt>
  403d20:	ldp	x29, x30, [sp], #48
  403d24:	ret
  403d28:	stp	x29, x30, [sp, #-48]!
  403d2c:	mov	x29, sp
  403d30:	str	w0, [sp, #44]
  403d34:	str	x1, [sp, #32]
  403d38:	str	w2, [sp, #40]
  403d3c:	str	w3, [sp, #28]
  403d40:	mov	w4, #0x100                 	// #256
  403d44:	ldr	w3, [sp, #28]
  403d48:	ldr	w2, [sp, #40]
  403d4c:	ldr	x1, [sp, #32]
  403d50:	ldr	w0, [sp, #44]
  403d54:	bl	401ac0 <fchownat@plt>
  403d58:	ldp	x29, x30, [sp], #48
  403d5c:	ret
  403d60:	sub	sp, sp, #0x20
  403d64:	str	x0, [sp, #8]
  403d68:	str	x1, [sp]
  403d6c:	ldr	x0, [sp]
  403d70:	add	x0, x0, #0x14
  403d74:	str	x0, [sp, #24]
  403d78:	ldr	x0, [sp, #24]
  403d7c:	strb	wzr, [x0]
  403d80:	ldr	x2, [sp, #8]
  403d84:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403d88:	movk	x0, #0xcccd
  403d8c:	umulh	x0, x2, x0
  403d90:	lsr	x1, x0, #3
  403d94:	mov	x0, x1
  403d98:	lsl	x0, x0, #2
  403d9c:	add	x0, x0, x1
  403da0:	lsl	x0, x0, #1
  403da4:	sub	x1, x2, x0
  403da8:	and	w0, w1, #0xff
  403dac:	ldr	x1, [sp, #24]
  403db0:	sub	x1, x1, #0x1
  403db4:	str	x1, [sp, #24]
  403db8:	add	w0, w0, #0x30
  403dbc:	and	w1, w0, #0xff
  403dc0:	ldr	x0, [sp, #24]
  403dc4:	strb	w1, [x0]
  403dc8:	ldr	x1, [sp, #8]
  403dcc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403dd0:	movk	x0, #0xcccd
  403dd4:	umulh	x0, x1, x0
  403dd8:	lsr	x0, x0, #3
  403ddc:	str	x0, [sp, #8]
  403de0:	ldr	x0, [sp, #8]
  403de4:	cmp	x0, #0x0
  403de8:	b.ne	403d80 <__fxstatat@plt+0x2150>  // b.any
  403dec:	ldr	x0, [sp, #24]
  403df0:	add	sp, sp, #0x20
  403df4:	ret
  403df8:	stp	x29, x30, [sp, #-48]!
  403dfc:	mov	x29, sp
  403e00:	str	x0, [sp, #24]
  403e04:	ldr	x0, [sp, #24]
  403e08:	cmp	x0, #0x0
  403e0c:	b.ne	403e38 <__fxstatat@plt+0x2208>  // b.any
  403e10:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403e14:	add	x0, x0, #0x2d0
  403e18:	ldr	x0, [x0]
  403e1c:	mov	x3, x0
  403e20:	mov	x2, #0x37                  	// #55
  403e24:	mov	x1, #0x1                   	// #1
  403e28:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403e2c:	add	x0, x0, #0xd28
  403e30:	bl	401ae0 <fwrite@plt>
  403e34:	bl	401a10 <abort@plt>
  403e38:	mov	w1, #0x2f                  	// #47
  403e3c:	ldr	x0, [sp, #24]
  403e40:	bl	4019e0 <strrchr@plt>
  403e44:	str	x0, [sp, #40]
  403e48:	ldr	x0, [sp, #40]
  403e4c:	cmp	x0, #0x0
  403e50:	b.eq	403e60 <__fxstatat@plt+0x2230>  // b.none
  403e54:	ldr	x0, [sp, #40]
  403e58:	add	x0, x0, #0x1
  403e5c:	b	403e64 <__fxstatat@plt+0x2234>
  403e60:	ldr	x0, [sp, #24]
  403e64:	str	x0, [sp, #32]
  403e68:	ldr	x1, [sp, #32]
  403e6c:	ldr	x0, [sp, #24]
  403e70:	sub	x0, x1, x0
  403e74:	cmp	x0, #0x6
  403e78:	b.le	403ee0 <__fxstatat@plt+0x22b0>
  403e7c:	ldr	x0, [sp, #32]
  403e80:	sub	x3, x0, #0x7
  403e84:	mov	x2, #0x7                   	// #7
  403e88:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403e8c:	add	x1, x0, #0xd60
  403e90:	mov	x0, x3
  403e94:	bl	401930 <strncmp@plt>
  403e98:	cmp	w0, #0x0
  403e9c:	b.ne	403ee0 <__fxstatat@plt+0x22b0>  // b.any
  403ea0:	ldr	x0, [sp, #32]
  403ea4:	str	x0, [sp, #24]
  403ea8:	mov	x2, #0x3                   	// #3
  403eac:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  403eb0:	add	x1, x0, #0xd68
  403eb4:	ldr	x0, [sp, #32]
  403eb8:	bl	401930 <strncmp@plt>
  403ebc:	cmp	w0, #0x0
  403ec0:	b.ne	403ee0 <__fxstatat@plt+0x22b0>  // b.any
  403ec4:	ldr	x0, [sp, #32]
  403ec8:	add	x0, x0, #0x3
  403ecc:	str	x0, [sp, #24]
  403ed0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403ed4:	add	x0, x0, #0x2f0
  403ed8:	ldr	x1, [sp, #24]
  403edc:	str	x1, [x0]
  403ee0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403ee4:	add	x0, x0, #0x328
  403ee8:	ldr	x1, [sp, #24]
  403eec:	str	x1, [x0]
  403ef0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403ef4:	add	x0, x0, #0x2c8
  403ef8:	ldr	x1, [sp, #24]
  403efc:	str	x1, [x0]
  403f00:	nop
  403f04:	ldp	x29, x30, [sp], #48
  403f08:	ret
  403f0c:	stp	x29, x30, [sp, #-48]!
  403f10:	mov	x29, sp
  403f14:	str	x0, [sp, #24]
  403f18:	bl	401bc0 <__errno_location@plt>
  403f1c:	ldr	w0, [x0]
  403f20:	str	w0, [sp, #44]
  403f24:	ldr	x0, [sp, #24]
  403f28:	cmp	x0, #0x0
  403f2c:	b.eq	403f38 <__fxstatat@plt+0x2308>  // b.none
  403f30:	ldr	x0, [sp, #24]
  403f34:	b	403f40 <__fxstatat@plt+0x2310>
  403f38:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403f3c:	add	x0, x0, #0x330
  403f40:	mov	x1, #0x38                  	// #56
  403f44:	bl	407254 <__fxstatat@plt+0x5624>
  403f48:	str	x0, [sp, #32]
  403f4c:	bl	401bc0 <__errno_location@plt>
  403f50:	mov	x1, x0
  403f54:	ldr	w0, [sp, #44]
  403f58:	str	w0, [x1]
  403f5c:	ldr	x0, [sp, #32]
  403f60:	ldp	x29, x30, [sp], #48
  403f64:	ret
  403f68:	sub	sp, sp, #0x10
  403f6c:	str	x0, [sp, #8]
  403f70:	ldr	x0, [sp, #8]
  403f74:	cmp	x0, #0x0
  403f78:	b.eq	403f84 <__fxstatat@plt+0x2354>  // b.none
  403f7c:	ldr	x0, [sp, #8]
  403f80:	b	403f8c <__fxstatat@plt+0x235c>
  403f84:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403f88:	add	x0, x0, #0x330
  403f8c:	ldr	w0, [x0]
  403f90:	add	sp, sp, #0x10
  403f94:	ret
  403f98:	sub	sp, sp, #0x10
  403f9c:	str	x0, [sp, #8]
  403fa0:	str	w1, [sp, #4]
  403fa4:	ldr	x0, [sp, #8]
  403fa8:	cmp	x0, #0x0
  403fac:	b.eq	403fb8 <__fxstatat@plt+0x2388>  // b.none
  403fb0:	ldr	x0, [sp, #8]
  403fb4:	b	403fc0 <__fxstatat@plt+0x2390>
  403fb8:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  403fbc:	add	x0, x0, #0x330
  403fc0:	ldr	w1, [sp, #4]
  403fc4:	str	w1, [x0]
  403fc8:	nop
  403fcc:	add	sp, sp, #0x10
  403fd0:	ret
  403fd4:	sub	sp, sp, #0x30
  403fd8:	str	x0, [sp, #8]
  403fdc:	strb	w1, [sp, #7]
  403fe0:	str	w2, [sp]
  403fe4:	ldrb	w0, [sp, #7]
  403fe8:	strb	w0, [sp, #47]
  403fec:	ldr	x0, [sp, #8]
  403ff0:	cmp	x0, #0x0
  403ff4:	b.eq	404000 <__fxstatat@plt+0x23d0>  // b.none
  403ff8:	ldr	x0, [sp, #8]
  403ffc:	b	404008 <__fxstatat@plt+0x23d8>
  404000:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  404004:	add	x0, x0, #0x330
  404008:	add	x1, x0, #0x8
  40400c:	ldrb	w0, [sp, #47]
  404010:	lsr	w0, w0, #5
  404014:	and	w0, w0, #0xff
  404018:	and	x0, x0, #0xff
  40401c:	lsl	x0, x0, #2
  404020:	add	x0, x1, x0
  404024:	str	x0, [sp, #32]
  404028:	ldrb	w0, [sp, #47]
  40402c:	and	w0, w0, #0x1f
  404030:	str	w0, [sp, #28]
  404034:	ldr	x0, [sp, #32]
  404038:	ldr	w1, [x0]
  40403c:	ldr	w0, [sp, #28]
  404040:	lsr	w0, w1, w0
  404044:	and	w0, w0, #0x1
  404048:	str	w0, [sp, #24]
  40404c:	ldr	x0, [sp, #32]
  404050:	ldr	w0, [x0]
  404054:	ldr	w1, [sp]
  404058:	and	w2, w1, #0x1
  40405c:	ldr	w1, [sp, #24]
  404060:	eor	w2, w2, w1
  404064:	ldr	w1, [sp, #28]
  404068:	lsl	w1, w2, w1
  40406c:	eor	w1, w0, w1
  404070:	ldr	x0, [sp, #32]
  404074:	str	w1, [x0]
  404078:	ldr	w0, [sp, #24]
  40407c:	add	sp, sp, #0x30
  404080:	ret
  404084:	sub	sp, sp, #0x20
  404088:	str	x0, [sp, #8]
  40408c:	str	w1, [sp, #4]
  404090:	ldr	x0, [sp, #8]
  404094:	cmp	x0, #0x0
  404098:	b.ne	4040a8 <__fxstatat@plt+0x2478>  // b.any
  40409c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4040a0:	add	x0, x0, #0x330
  4040a4:	str	x0, [sp, #8]
  4040a8:	ldr	x0, [sp, #8]
  4040ac:	ldr	w0, [x0, #4]
  4040b0:	str	w0, [sp, #28]
  4040b4:	ldr	x0, [sp, #8]
  4040b8:	ldr	w1, [sp, #4]
  4040bc:	str	w1, [x0, #4]
  4040c0:	ldr	w0, [sp, #28]
  4040c4:	add	sp, sp, #0x20
  4040c8:	ret
  4040cc:	stp	x29, x30, [sp, #-48]!
  4040d0:	mov	x29, sp
  4040d4:	str	x0, [sp, #40]
  4040d8:	str	x1, [sp, #32]
  4040dc:	str	x2, [sp, #24]
  4040e0:	ldr	x0, [sp, #40]
  4040e4:	cmp	x0, #0x0
  4040e8:	b.ne	4040f8 <__fxstatat@plt+0x24c8>  // b.any
  4040ec:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4040f0:	add	x0, x0, #0x330
  4040f4:	str	x0, [sp, #40]
  4040f8:	ldr	x0, [sp, #40]
  4040fc:	mov	w1, #0xa                   	// #10
  404100:	str	w1, [x0]
  404104:	ldr	x0, [sp, #32]
  404108:	cmp	x0, #0x0
  40410c:	b.eq	40411c <__fxstatat@plt+0x24ec>  // b.none
  404110:	ldr	x0, [sp, #24]
  404114:	cmp	x0, #0x0
  404118:	b.ne	404120 <__fxstatat@plt+0x24f0>  // b.any
  40411c:	bl	401a10 <abort@plt>
  404120:	ldr	x0, [sp, #40]
  404124:	ldr	x1, [sp, #32]
  404128:	str	x1, [x0, #40]
  40412c:	ldr	x0, [sp, #40]
  404130:	ldr	x1, [sp, #24]
  404134:	str	x1, [x0, #48]
  404138:	nop
  40413c:	ldp	x29, x30, [sp], #48
  404140:	ret
  404144:	stp	x29, x30, [sp, #-96]!
  404148:	mov	x29, sp
  40414c:	mov	x1, x8
  404150:	str	w0, [sp, #28]
  404154:	stp	xzr, xzr, [sp, #40]
  404158:	stp	xzr, xzr, [sp, #56]
  40415c:	stp	xzr, xzr, [sp, #72]
  404160:	str	xzr, [sp, #88]
  404164:	ldr	w0, [sp, #28]
  404168:	cmp	w0, #0xa
  40416c:	b.ne	404174 <__fxstatat@plt+0x2544>  // b.any
  404170:	bl	401a10 <abort@plt>
  404174:	ldr	w0, [sp, #28]
  404178:	str	w0, [sp, #40]
  40417c:	add	x0, sp, #0x28
  404180:	ldp	x2, x3, [x0]
  404184:	stp	x2, x3, [x1]
  404188:	ldp	x2, x3, [x0, #16]
  40418c:	stp	x2, x3, [x1, #16]
  404190:	ldp	x2, x3, [x0, #32]
  404194:	stp	x2, x3, [x1, #32]
  404198:	ldr	x0, [x0, #48]
  40419c:	str	x0, [x1, #48]
  4041a0:	ldp	x29, x30, [sp], #96
  4041a4:	ret
  4041a8:	stp	x29, x30, [sp, #-48]!
  4041ac:	mov	x29, sp
  4041b0:	str	x0, [sp, #24]
  4041b4:	str	w1, [sp, #20]
  4041b8:	ldr	x0, [sp, #24]
  4041bc:	bl	401bf0 <gettext@plt>
  4041c0:	str	x0, [sp, #40]
  4041c4:	ldr	x1, [sp, #40]
  4041c8:	ldr	x0, [sp, #24]
  4041cc:	cmp	x1, x0
  4041d0:	b.eq	4041dc <__fxstatat@plt+0x25ac>  // b.none
  4041d4:	ldr	x0, [sp, #40]
  4041d8:	b	404284 <__fxstatat@plt+0x2654>
  4041dc:	bl	40c9dc <__fxstatat@plt+0xadac>
  4041e0:	str	x0, [sp, #32]
  4041e4:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  4041e8:	add	x1, x0, #0xe60
  4041ec:	ldr	x0, [sp, #32]
  4041f0:	bl	40ab28 <__fxstatat@plt+0x8ef8>
  4041f4:	cmp	w0, #0x0
  4041f8:	b.ne	404224 <__fxstatat@plt+0x25f4>  // b.any
  4041fc:	ldr	x0, [sp, #24]
  404200:	ldrb	w0, [x0]
  404204:	cmp	w0, #0x60
  404208:	b.ne	404218 <__fxstatat@plt+0x25e8>  // b.any
  40420c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  404210:	add	x0, x0, #0xe68
  404214:	b	404284 <__fxstatat@plt+0x2654>
  404218:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  40421c:	add	x0, x0, #0xe70
  404220:	b	404284 <__fxstatat@plt+0x2654>
  404224:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  404228:	add	x1, x0, #0xe78
  40422c:	ldr	x0, [sp, #32]
  404230:	bl	40ab28 <__fxstatat@plt+0x8ef8>
  404234:	cmp	w0, #0x0
  404238:	b.ne	404264 <__fxstatat@plt+0x2634>  // b.any
  40423c:	ldr	x0, [sp, #24]
  404240:	ldrb	w0, [x0]
  404244:	cmp	w0, #0x60
  404248:	b.ne	404258 <__fxstatat@plt+0x2628>  // b.any
  40424c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  404250:	add	x0, x0, #0xe80
  404254:	b	404284 <__fxstatat@plt+0x2654>
  404258:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  40425c:	add	x0, x0, #0xe88
  404260:	b	404284 <__fxstatat@plt+0x2654>
  404264:	ldr	w0, [sp, #20]
  404268:	cmp	w0, #0x9
  40426c:	b.ne	40427c <__fxstatat@plt+0x264c>  // b.any
  404270:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  404274:	add	x0, x0, #0xe90
  404278:	b	404284 <__fxstatat@plt+0x2654>
  40427c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  404280:	add	x0, x0, #0xe98
  404284:	ldp	x29, x30, [sp], #48
  404288:	ret
  40428c:	sub	sp, sp, #0xf0
  404290:	stp	x29, x30, [sp, #16]
  404294:	add	x29, sp, #0x10
  404298:	str	x19, [sp, #32]
  40429c:	str	x0, [sp, #104]
  4042a0:	str	x1, [sp, #96]
  4042a4:	str	x2, [sp, #88]
  4042a8:	str	x3, [sp, #80]
  4042ac:	str	w4, [sp, #76]
  4042b0:	str	w5, [sp, #72]
  4042b4:	str	x6, [sp, #64]
  4042b8:	str	x7, [sp, #56]
  4042bc:	str	xzr, [sp, #224]
  4042c0:	str	xzr, [sp, #216]
  4042c4:	str	xzr, [sp, #208]
  4042c8:	str	xzr, [sp, #200]
  4042cc:	strb	wzr, [sp, #199]
  4042d0:	bl	401ab0 <__ctype_get_mb_cur_max@plt>
  4042d4:	cmp	x0, #0x1
  4042d8:	cset	w0, eq  // eq = none
  4042dc:	strb	w0, [sp, #159]
  4042e0:	ldr	w0, [sp, #72]
  4042e4:	and	w0, w0, #0x2
  4042e8:	cmp	w0, #0x0
  4042ec:	cset	w0, ne  // ne = any
  4042f0:	strb	w0, [sp, #198]
  4042f4:	strb	wzr, [sp, #197]
  4042f8:	strb	wzr, [sp, #196]
  4042fc:	mov	w0, #0x1                   	// #1
  404300:	strb	w0, [sp, #195]
  404304:	ldr	w0, [sp, #76]
  404308:	cmp	w0, #0xa
  40430c:	b.hi	4045a8 <__fxstatat@plt+0x2978>  // b.pmore
  404310:	ldr	w0, [sp, #76]
  404314:	cmp	w0, #0x8
  404318:	b.cs	40444c <__fxstatat@plt+0x281c>  // b.hs, b.nlast
  40431c:	ldr	w0, [sp, #76]
  404320:	cmp	w0, #0x7
  404324:	b.eq	40443c <__fxstatat@plt+0x280c>  // b.none
  404328:	ldr	w0, [sp, #76]
  40432c:	cmp	w0, #0x7
  404330:	b.hi	4045a8 <__fxstatat@plt+0x2978>  // b.pmore
  404334:	ldr	w0, [sp, #76]
  404338:	cmp	w0, #0x6
  40433c:	b.eq	4043c8 <__fxstatat@plt+0x2798>  // b.none
  404340:	ldr	w0, [sp, #76]
  404344:	cmp	w0, #0x6
  404348:	b.hi	4045a8 <__fxstatat@plt+0x2978>  // b.pmore
  40434c:	ldr	w0, [sp, #76]
  404350:	cmp	w0, #0x5
  404354:	b.eq	4043d8 <__fxstatat@plt+0x27a8>  // b.none
  404358:	ldr	w0, [sp, #76]
  40435c:	cmp	w0, #0x5
  404360:	b.hi	4045a8 <__fxstatat@plt+0x2978>  // b.pmore
  404364:	ldr	w0, [sp, #76]
  404368:	cmp	w0, #0x4
  40436c:	b.eq	404520 <__fxstatat@plt+0x28f0>  // b.none
  404370:	ldr	w0, [sp, #76]
  404374:	cmp	w0, #0x4
  404378:	b.hi	4045a8 <__fxstatat@plt+0x2978>  // b.pmore
  40437c:	ldr	w0, [sp, #76]
  404380:	cmp	w0, #0x3
  404384:	b.eq	404510 <__fxstatat@plt+0x28e0>  // b.none
  404388:	ldr	w0, [sp, #76]
  40438c:	cmp	w0, #0x3
  404390:	b.hi	4045a8 <__fxstatat@plt+0x2978>  // b.pmore
  404394:	ldr	w0, [sp, #76]
  404398:	cmp	w0, #0x2
  40439c:	b.eq	40453c <__fxstatat@plt+0x290c>  // b.none
  4043a0:	ldr	w0, [sp, #76]
  4043a4:	cmp	w0, #0x2
  4043a8:	b.hi	4045a8 <__fxstatat@plt+0x2978>  // b.pmore
  4043ac:	ldr	w0, [sp, #76]
  4043b0:	cmp	w0, #0x0
  4043b4:	b.eq	4045a0 <__fxstatat@plt+0x2970>  // b.none
  4043b8:	ldr	w0, [sp, #76]
  4043bc:	cmp	w0, #0x1
  4043c0:	b.eq	404518 <__fxstatat@plt+0x28e8>  // b.none
  4043c4:	b	4045a8 <__fxstatat@plt+0x2978>
  4043c8:	mov	w0, #0x5                   	// #5
  4043cc:	str	w0, [sp, #76]
  4043d0:	mov	w0, #0x1                   	// #1
  4043d4:	strb	w0, [sp, #198]
  4043d8:	ldrb	w0, [sp, #198]
  4043dc:	eor	w0, w0, #0x1
  4043e0:	and	w0, w0, #0xff
  4043e4:	cmp	w0, #0x0
  4043e8:	b.eq	40441c <__fxstatat@plt+0x27ec>  // b.none
  4043ec:	ldr	x1, [sp, #224]
  4043f0:	ldr	x0, [sp, #96]
  4043f4:	cmp	x1, x0
  4043f8:	b.cs	404410 <__fxstatat@plt+0x27e0>  // b.hs, b.nlast
  4043fc:	ldr	x1, [sp, #104]
  404400:	ldr	x0, [sp, #224]
  404404:	add	x0, x1, x0
  404408:	mov	w1, #0x22                  	// #34
  40440c:	strb	w1, [x0]
  404410:	ldr	x0, [sp, #224]
  404414:	add	x0, x0, #0x1
  404418:	str	x0, [sp, #224]
  40441c:	mov	w0, #0x1                   	// #1
  404420:	strb	w0, [sp, #199]
  404424:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  404428:	add	x0, x0, #0xe90
  40442c:	str	x0, [sp, #208]
  404430:	mov	x0, #0x1                   	// #1
  404434:	str	x0, [sp, #200]
  404438:	b	4045ac <__fxstatat@plt+0x297c>
  40443c:	mov	w0, #0x1                   	// #1
  404440:	strb	w0, [sp, #199]
  404444:	strb	wzr, [sp, #198]
  404448:	b	4045ac <__fxstatat@plt+0x297c>
  40444c:	ldr	w0, [sp, #76]
  404450:	cmp	w0, #0xa
  404454:	b.eq	404480 <__fxstatat@plt+0x2850>  // b.none
  404458:	ldr	w1, [sp, #76]
  40445c:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  404460:	add	x0, x0, #0xea0
  404464:	bl	4041a8 <__fxstatat@plt+0x2578>
  404468:	str	x0, [sp, #56]
  40446c:	ldr	w1, [sp, #76]
  404470:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  404474:	add	x0, x0, #0xe98
  404478:	bl	4041a8 <__fxstatat@plt+0x2578>
  40447c:	str	x0, [sp, #240]
  404480:	ldrb	w0, [sp, #198]
  404484:	eor	w0, w0, #0x1
  404488:	and	w0, w0, #0xff
  40448c:	cmp	w0, #0x0
  404490:	b.eq	4044f0 <__fxstatat@plt+0x28c0>  // b.none
  404494:	ldr	x0, [sp, #56]
  404498:	str	x0, [sp, #208]
  40449c:	b	4044e0 <__fxstatat@plt+0x28b0>
  4044a0:	ldr	x1, [sp, #224]
  4044a4:	ldr	x0, [sp, #96]
  4044a8:	cmp	x1, x0
  4044ac:	b.cs	4044c8 <__fxstatat@plt+0x2898>  // b.hs, b.nlast
  4044b0:	ldr	x1, [sp, #104]
  4044b4:	ldr	x0, [sp, #224]
  4044b8:	add	x0, x1, x0
  4044bc:	ldr	x1, [sp, #208]
  4044c0:	ldrb	w1, [x1]
  4044c4:	strb	w1, [x0]
  4044c8:	ldr	x0, [sp, #224]
  4044cc:	add	x0, x0, #0x1
  4044d0:	str	x0, [sp, #224]
  4044d4:	ldr	x0, [sp, #208]
  4044d8:	add	x0, x0, #0x1
  4044dc:	str	x0, [sp, #208]
  4044e0:	ldr	x0, [sp, #208]
  4044e4:	ldrb	w0, [x0]
  4044e8:	cmp	w0, #0x0
  4044ec:	b.ne	4044a0 <__fxstatat@plt+0x2870>  // b.any
  4044f0:	mov	w0, #0x1                   	// #1
  4044f4:	strb	w0, [sp, #199]
  4044f8:	ldr	x0, [sp, #240]
  4044fc:	str	x0, [sp, #208]
  404500:	ldr	x0, [sp, #208]
  404504:	bl	401820 <strlen@plt>
  404508:	str	x0, [sp, #200]
  40450c:	b	4045ac <__fxstatat@plt+0x297c>
  404510:	mov	w0, #0x1                   	// #1
  404514:	strb	w0, [sp, #199]
  404518:	mov	w0, #0x1                   	// #1
  40451c:	strb	w0, [sp, #198]
  404520:	ldrb	w0, [sp, #198]
  404524:	eor	w0, w0, #0x1
  404528:	and	w0, w0, #0xff
  40452c:	cmp	w0, #0x0
  404530:	b.eq	40453c <__fxstatat@plt+0x290c>  // b.none
  404534:	mov	w0, #0x1                   	// #1
  404538:	strb	w0, [sp, #199]
  40453c:	mov	w0, #0x2                   	// #2
  404540:	str	w0, [sp, #76]
  404544:	ldrb	w0, [sp, #198]
  404548:	eor	w0, w0, #0x1
  40454c:	and	w0, w0, #0xff
  404550:	cmp	w0, #0x0
  404554:	b.eq	404588 <__fxstatat@plt+0x2958>  // b.none
  404558:	ldr	x1, [sp, #224]
  40455c:	ldr	x0, [sp, #96]
  404560:	cmp	x1, x0
  404564:	b.cs	40457c <__fxstatat@plt+0x294c>  // b.hs, b.nlast
  404568:	ldr	x1, [sp, #104]
  40456c:	ldr	x0, [sp, #224]
  404570:	add	x0, x1, x0
  404574:	mov	w1, #0x27                  	// #39
  404578:	strb	w1, [x0]
  40457c:	ldr	x0, [sp, #224]
  404580:	add	x0, x0, #0x1
  404584:	str	x0, [sp, #224]
  404588:	adrp	x0, 40e000 <__fxstatat@plt+0xc3d0>
  40458c:	add	x0, x0, #0xe98
  404590:	str	x0, [sp, #208]
  404594:	mov	x0, #0x1                   	// #1
  404598:	str	x0, [sp, #200]
  40459c:	b	4045ac <__fxstatat@plt+0x297c>
  4045a0:	strb	wzr, [sp, #198]
  4045a4:	b	4045ac <__fxstatat@plt+0x297c>
  4045a8:	bl	401a10 <abort@plt>
  4045ac:	str	xzr, [sp, #232]
  4045b0:	b	405468 <__fxstatat@plt+0x3838>
  4045b4:	strb	wzr, [sp, #192]
  4045b8:	strb	wzr, [sp, #191]
  4045bc:	strb	wzr, [sp, #190]
  4045c0:	ldrb	w0, [sp, #199]
  4045c4:	cmp	w0, #0x0
  4045c8:	b.eq	40465c <__fxstatat@plt+0x2a2c>  // b.none
  4045cc:	ldr	w0, [sp, #76]
  4045d0:	cmp	w0, #0x2
  4045d4:	b.eq	40465c <__fxstatat@plt+0x2a2c>  // b.none
  4045d8:	ldr	x0, [sp, #200]
  4045dc:	cmp	x0, #0x0
  4045e0:	b.eq	40465c <__fxstatat@plt+0x2a2c>  // b.none
  4045e4:	ldr	x1, [sp, #232]
  4045e8:	ldr	x0, [sp, #200]
  4045ec:	add	x19, x1, x0
  4045f0:	ldr	x0, [sp, #80]
  4045f4:	cmn	x0, #0x1
  4045f8:	b.ne	40461c <__fxstatat@plt+0x29ec>  // b.any
  4045fc:	ldr	x0, [sp, #200]
  404600:	cmp	x0, #0x1
  404604:	b.ls	40461c <__fxstatat@plt+0x29ec>  // b.plast
  404608:	ldr	x0, [sp, #88]
  40460c:	bl	401820 <strlen@plt>
  404610:	str	x0, [sp, #80]
  404614:	ldr	x0, [sp, #80]
  404618:	b	404620 <__fxstatat@plt+0x29f0>
  40461c:	ldr	x0, [sp, #80]
  404620:	cmp	x0, x19
  404624:	b.cc	40465c <__fxstatat@plt+0x2a2c>  // b.lo, b.ul, b.last
  404628:	ldr	x1, [sp, #88]
  40462c:	ldr	x0, [sp, #232]
  404630:	add	x0, x1, x0
  404634:	ldr	x2, [sp, #200]
  404638:	ldr	x1, [sp, #208]
  40463c:	bl	401a30 <memcmp@plt>
  404640:	cmp	w0, #0x0
  404644:	b.ne	40465c <__fxstatat@plt+0x2a2c>  // b.any
  404648:	ldrb	w0, [sp, #198]
  40464c:	cmp	w0, #0x0
  404650:	b.ne	405600 <__fxstatat@plt+0x39d0>  // b.any
  404654:	mov	w0, #0x1                   	// #1
  404658:	strb	w0, [sp, #192]
  40465c:	ldr	x1, [sp, #88]
  404660:	ldr	x0, [sp, #232]
  404664:	add	x0, x1, x0
  404668:	ldrb	w0, [x0]
  40466c:	strb	w0, [sp, #194]
  404670:	ldrb	w0, [sp, #194]
  404674:	cmp	w0, #0x7e
  404678:	b.hi	404c70 <__fxstatat@plt+0x3040>  // b.pmore
  40467c:	adrp	x1, 40e000 <__fxstatat@plt+0xc3d0>
  404680:	add	x1, x1, #0xea4
  404684:	ldr	w0, [x1, w0, uxtw #2]
  404688:	adr	x1, 404694 <__fxstatat@plt+0x2a64>
  40468c:	add	x0, x1, w0, sxtw #2
  404690:	br	x0
  404694:	ldrb	w0, [sp, #199]
  404698:	cmp	w0, #0x0
  40469c:	b.eq	404860 <__fxstatat@plt+0x2c30>  // b.none
  4046a0:	ldrb	w0, [sp, #198]
  4046a4:	cmp	w0, #0x0
  4046a8:	b.ne	405608 <__fxstatat@plt+0x39d8>  // b.any
  4046ac:	mov	w0, #0x1                   	// #1
  4046b0:	strb	w0, [sp, #191]
  4046b4:	ldr	w0, [sp, #76]
  4046b8:	cmp	w0, #0x2
  4046bc:	b.ne	40476c <__fxstatat@plt+0x2b3c>  // b.any
  4046c0:	ldrb	w0, [sp, #197]
  4046c4:	eor	w0, w0, #0x1
  4046c8:	and	w0, w0, #0xff
  4046cc:	cmp	w0, #0x0
  4046d0:	b.eq	40476c <__fxstatat@plt+0x2b3c>  // b.none
  4046d4:	ldr	x1, [sp, #224]
  4046d8:	ldr	x0, [sp, #96]
  4046dc:	cmp	x1, x0
  4046e0:	b.cs	4046f8 <__fxstatat@plt+0x2ac8>  // b.hs, b.nlast
  4046e4:	ldr	x1, [sp, #104]
  4046e8:	ldr	x0, [sp, #224]
  4046ec:	add	x0, x1, x0
  4046f0:	mov	w1, #0x27                  	// #39
  4046f4:	strb	w1, [x0]
  4046f8:	ldr	x0, [sp, #224]
  4046fc:	add	x0, x0, #0x1
  404700:	str	x0, [sp, #224]
  404704:	ldr	x1, [sp, #224]
  404708:	ldr	x0, [sp, #96]
  40470c:	cmp	x1, x0
  404710:	b.cs	404728 <__fxstatat@plt+0x2af8>  // b.hs, b.nlast
  404714:	ldr	x1, [sp, #104]
  404718:	ldr	x0, [sp, #224]
  40471c:	add	x0, x1, x0
  404720:	mov	w1, #0x24                  	// #36
  404724:	strb	w1, [x0]
  404728:	ldr	x0, [sp, #224]
  40472c:	add	x0, x0, #0x1
  404730:	str	x0, [sp, #224]
  404734:	ldr	x1, [sp, #224]
  404738:	ldr	x0, [sp, #96]
  40473c:	cmp	x1, x0
  404740:	b.cs	404758 <__fxstatat@plt+0x2b28>  // b.hs, b.nlast
  404744:	ldr	x1, [sp, #104]
  404748:	ldr	x0, [sp, #224]
  40474c:	add	x0, x1, x0
  404750:	mov	w1, #0x27                  	// #39
  404754:	strb	w1, [x0]
  404758:	ldr	x0, [sp, #224]
  40475c:	add	x0, x0, #0x1
  404760:	str	x0, [sp, #224]
  404764:	mov	w0, #0x1                   	// #1
  404768:	strb	w0, [sp, #197]
  40476c:	ldr	x1, [sp, #224]
  404770:	ldr	x0, [sp, #96]
  404774:	cmp	x1, x0
  404778:	b.cs	404790 <__fxstatat@plt+0x2b60>  // b.hs, b.nlast
  40477c:	ldr	x1, [sp, #104]
  404780:	ldr	x0, [sp, #224]
  404784:	add	x0, x1, x0
  404788:	mov	w1, #0x5c                  	// #92
  40478c:	strb	w1, [x0]
  404790:	ldr	x0, [sp, #224]
  404794:	add	x0, x0, #0x1
  404798:	str	x0, [sp, #224]
  40479c:	ldr	w0, [sp, #76]
  4047a0:	cmp	w0, #0x2
  4047a4:	b.eq	404854 <__fxstatat@plt+0x2c24>  // b.none
  4047a8:	ldr	x0, [sp, #232]
  4047ac:	add	x0, x0, #0x1
  4047b0:	ldr	x1, [sp, #80]
  4047b4:	cmp	x1, x0
  4047b8:	b.ls	404854 <__fxstatat@plt+0x2c24>  // b.plast
  4047bc:	ldr	x0, [sp, #232]
  4047c0:	add	x0, x0, #0x1
  4047c4:	ldr	x1, [sp, #88]
  4047c8:	add	x0, x1, x0
  4047cc:	ldrb	w0, [x0]
  4047d0:	cmp	w0, #0x2f
  4047d4:	b.ls	404854 <__fxstatat@plt+0x2c24>  // b.plast
  4047d8:	ldr	x0, [sp, #232]
  4047dc:	add	x0, x0, #0x1
  4047e0:	ldr	x1, [sp, #88]
  4047e4:	add	x0, x1, x0
  4047e8:	ldrb	w0, [x0]
  4047ec:	cmp	w0, #0x39
  4047f0:	b.hi	404854 <__fxstatat@plt+0x2c24>  // b.pmore
  4047f4:	ldr	x1, [sp, #224]
  4047f8:	ldr	x0, [sp, #96]
  4047fc:	cmp	x1, x0
  404800:	b.cs	404818 <__fxstatat@plt+0x2be8>  // b.hs, b.nlast
  404804:	ldr	x1, [sp, #104]
  404808:	ldr	x0, [sp, #224]
  40480c:	add	x0, x1, x0
  404810:	mov	w1, #0x30                  	// #48
  404814:	strb	w1, [x0]
  404818:	ldr	x0, [sp, #224]
  40481c:	add	x0, x0, #0x1
  404820:	str	x0, [sp, #224]
  404824:	ldr	x1, [sp, #224]
  404828:	ldr	x0, [sp, #96]
  40482c:	cmp	x1, x0
  404830:	b.cs	404848 <__fxstatat@plt+0x2c18>  // b.hs, b.nlast
  404834:	ldr	x1, [sp, #104]
  404838:	ldr	x0, [sp, #224]
  40483c:	add	x0, x1, x0
  404840:	mov	w1, #0x30                  	// #48
  404844:	strb	w1, [x0]
  404848:	ldr	x0, [sp, #224]
  40484c:	add	x0, x0, #0x1
  404850:	str	x0, [sp, #224]
  404854:	mov	w0, #0x30                  	// #48
  404858:	strb	w0, [sp, #194]
  40485c:	b	4051c0 <__fxstatat@plt+0x3590>
  404860:	ldr	w0, [sp, #72]
  404864:	and	w0, w0, #0x1
  404868:	cmp	w0, #0x0
  40486c:	b.eq	4051c0 <__fxstatat@plt+0x3590>  // b.none
  404870:	b	40545c <__fxstatat@plt+0x382c>
  404874:	ldr	w0, [sp, #76]
  404878:	cmp	w0, #0x2
  40487c:	b.eq	404890 <__fxstatat@plt+0x2c60>  // b.none
  404880:	ldr	w0, [sp, #76]
  404884:	cmp	w0, #0x5
  404888:	b.eq	4048a0 <__fxstatat@plt+0x2c70>  // b.none
  40488c:	b	404a38 <__fxstatat@plt+0x2e08>
  404890:	ldrb	w0, [sp, #198]
  404894:	cmp	w0, #0x0
  404898:	b.eq	404a2c <__fxstatat@plt+0x2dfc>  // b.none
  40489c:	b	40563c <__fxstatat@plt+0x3a0c>
  4048a0:	ldr	w0, [sp, #72]
  4048a4:	and	w0, w0, #0x4
  4048a8:	cmp	w0, #0x0
  4048ac:	b.eq	404a34 <__fxstatat@plt+0x2e04>  // b.none
  4048b0:	ldr	x0, [sp, #232]
  4048b4:	add	x0, x0, #0x2
  4048b8:	ldr	x1, [sp, #80]
  4048bc:	cmp	x1, x0
  4048c0:	b.ls	404a34 <__fxstatat@plt+0x2e04>  // b.plast
  4048c4:	ldr	x0, [sp, #232]
  4048c8:	add	x0, x0, #0x1
  4048cc:	ldr	x1, [sp, #88]
  4048d0:	add	x0, x1, x0
  4048d4:	ldrb	w0, [x0]
  4048d8:	cmp	w0, #0x3f
  4048dc:	b.ne	404a34 <__fxstatat@plt+0x2e04>  // b.any
  4048e0:	ldr	x0, [sp, #232]
  4048e4:	add	x0, x0, #0x2
  4048e8:	ldr	x1, [sp, #88]
  4048ec:	add	x0, x1, x0
  4048f0:	ldrb	w0, [x0]
  4048f4:	cmp	w0, #0x3e
  4048f8:	cset	w1, hi  // hi = pmore
  4048fc:	and	w1, w1, #0xff
  404900:	cmp	w1, #0x0
  404904:	b.ne	404a24 <__fxstatat@plt+0x2df4>  // b.any
  404908:	mov	x1, #0x1                   	// #1
  40490c:	lsl	x1, x1, x0
  404910:	mov	x0, #0xa38200000000        	// #179778741075968
  404914:	movk	x0, #0x7000, lsl #48
  404918:	and	x0, x1, x0
  40491c:	cmp	x0, #0x0
  404920:	cset	w0, ne  // ne = any
  404924:	and	w0, w0, #0xff
  404928:	cmp	w0, #0x0
  40492c:	b.eq	404a24 <__fxstatat@plt+0x2df4>  // b.none
  404930:	ldrb	w0, [sp, #198]
  404934:	cmp	w0, #0x0
  404938:	b.ne	405610 <__fxstatat@plt+0x39e0>  // b.any
  40493c:	ldr	x0, [sp, #232]
  404940:	add	x0, x0, #0x2
  404944:	ldr	x1, [sp, #88]
  404948:	add	x0, x1, x0
  40494c:	ldrb	w0, [x0]
  404950:	strb	w0, [sp, #194]
  404954:	ldr	x0, [sp, #232]
  404958:	add	x0, x0, #0x2
  40495c:	str	x0, [sp, #232]
  404960:	ldr	x1, [sp, #224]
  404964:	ldr	x0, [sp, #96]
  404968:	cmp	x1, x0
  40496c:	b.cs	404984 <__fxstatat@plt+0x2d54>  // b.hs, b.nlast
  404970:	ldr	x1, [sp, #104]
  404974:	ldr	x0, [sp, #224]
  404978:	add	x0, x1, x0
  40497c:	mov	w1, #0x3f                  	// #63
  404980:	strb	w1, [x0]
  404984:	ldr	x0, [sp, #224]
  404988:	add	x0, x0, #0x1
  40498c:	str	x0, [sp, #224]
  404990:	ldr	x1, [sp, #224]
  404994:	ldr	x0, [sp, #96]
  404998:	cmp	x1, x0
  40499c:	b.cs	4049b4 <__fxstatat@plt+0x2d84>  // b.hs, b.nlast
  4049a0:	ldr	x1, [sp, #104]
  4049a4:	ldr	x0, [sp, #224]
  4049a8:	add	x0, x1, x0
  4049ac:	mov	w1, #0x22                  	// #34
  4049b0:	strb	w1, [x0]
  4049b4:	ldr	x0, [sp, #224]
  4049b8:	add	x0, x0, #0x1
  4049bc:	str	x0, [sp, #224]
  4049c0:	ldr	x1, [sp, #224]
  4049c4:	ldr	x0, [sp, #96]
  4049c8:	cmp	x1, x0
  4049cc:	b.cs	4049e4 <__fxstatat@plt+0x2db4>  // b.hs, b.nlast
  4049d0:	ldr	x1, [sp, #104]
  4049d4:	ldr	x0, [sp, #224]
  4049d8:	add	x0, x1, x0
  4049dc:	mov	w1, #0x22                  	// #34
  4049e0:	strb	w1, [x0]
  4049e4:	ldr	x0, [sp, #224]
  4049e8:	add	x0, x0, #0x1
  4049ec:	str	x0, [sp, #224]
  4049f0:	ldr	x1, [sp, #224]
  4049f4:	ldr	x0, [sp, #96]
  4049f8:	cmp	x1, x0
  4049fc:	b.cs	404a14 <__fxstatat@plt+0x2de4>  // b.hs, b.nlast
  404a00:	ldr	x1, [sp, #104]
  404a04:	ldr	x0, [sp, #224]
  404a08:	add	x0, x1, x0
  404a0c:	mov	w1, #0x3f                  	// #63
  404a10:	strb	w1, [x0]
  404a14:	ldr	x0, [sp, #224]
  404a18:	add	x0, x0, #0x1
  404a1c:	str	x0, [sp, #224]
  404a20:	b	404a28 <__fxstatat@plt+0x2df8>
  404a24:	nop
  404a28:	b	404a34 <__fxstatat@plt+0x2e04>
  404a2c:	nop
  404a30:	b	4051ec <__fxstatat@plt+0x35bc>
  404a34:	nop
  404a38:	b	4051ec <__fxstatat@plt+0x35bc>
  404a3c:	mov	w0, #0x61                  	// #97
  404a40:	strb	w0, [sp, #193]
  404a44:	b	404af8 <__fxstatat@plt+0x2ec8>
  404a48:	mov	w0, #0x62                  	// #98
  404a4c:	strb	w0, [sp, #193]
  404a50:	b	404af8 <__fxstatat@plt+0x2ec8>
  404a54:	mov	w0, #0x66                  	// #102
  404a58:	strb	w0, [sp, #193]
  404a5c:	b	404af8 <__fxstatat@plt+0x2ec8>
  404a60:	mov	w0, #0x6e                  	// #110
  404a64:	strb	w0, [sp, #193]
  404a68:	b	404adc <__fxstatat@plt+0x2eac>
  404a6c:	mov	w0, #0x72                  	// #114
  404a70:	strb	w0, [sp, #193]
  404a74:	b	404adc <__fxstatat@plt+0x2eac>
  404a78:	mov	w0, #0x74                  	// #116
  404a7c:	strb	w0, [sp, #193]
  404a80:	b	404adc <__fxstatat@plt+0x2eac>
  404a84:	mov	w0, #0x76                  	// #118
  404a88:	strb	w0, [sp, #193]
  404a8c:	b	404af8 <__fxstatat@plt+0x2ec8>
  404a90:	ldrb	w0, [sp, #194]
  404a94:	strb	w0, [sp, #193]
  404a98:	ldr	w0, [sp, #76]
  404a9c:	cmp	w0, #0x2
  404aa0:	b.ne	404ab4 <__fxstatat@plt+0x2e84>  // b.any
  404aa4:	ldrb	w0, [sp, #198]
  404aa8:	cmp	w0, #0x0
  404aac:	b.eq	40537c <__fxstatat@plt+0x374c>  // b.none
  404ab0:	b	40563c <__fxstatat@plt+0x3a0c>
  404ab4:	ldrb	w0, [sp, #199]
  404ab8:	cmp	w0, #0x0
  404abc:	b.eq	404ad8 <__fxstatat@plt+0x2ea8>  // b.none
  404ac0:	ldrb	w0, [sp, #198]
  404ac4:	cmp	w0, #0x0
  404ac8:	b.eq	404ad8 <__fxstatat@plt+0x2ea8>  // b.none
  404acc:	ldr	x0, [sp, #200]
  404ad0:	cmp	x0, #0x0
  404ad4:	b.ne	405384 <__fxstatat@plt+0x3754>  // b.any
  404ad8:	nop
  404adc:	ldr	w0, [sp, #76]
  404ae0:	cmp	w0, #0x2
  404ae4:	b.ne	404af4 <__fxstatat@plt+0x2ec4>  // b.any
  404ae8:	ldrb	w0, [sp, #198]
  404aec:	cmp	w0, #0x0
  404af0:	b.ne	405618 <__fxstatat@plt+0x39e8>  // b.any
  404af4:	nop
  404af8:	ldrb	w0, [sp, #199]
  404afc:	cmp	w0, #0x0
  404b00:	b.eq	4051c8 <__fxstatat@plt+0x3598>  // b.none
  404b04:	ldrb	w0, [sp, #193]
  404b08:	strb	w0, [sp, #194]
  404b0c:	b	40527c <__fxstatat@plt+0x364c>
  404b10:	ldr	x0, [sp, #80]
  404b14:	cmn	x0, #0x1
  404b18:	b.ne	404b38 <__fxstatat@plt+0x2f08>  // b.any
  404b1c:	ldr	x0, [sp, #88]
  404b20:	add	x0, x0, #0x1
  404b24:	ldrb	w0, [x0]
  404b28:	cmp	w0, #0x0
  404b2c:	cset	w0, ne  // ne = any
  404b30:	and	w0, w0, #0xff
  404b34:	b	404b48 <__fxstatat@plt+0x2f18>
  404b38:	ldr	x0, [sp, #80]
  404b3c:	cmp	x0, #0x1
  404b40:	cset	w0, ne  // ne = any
  404b44:	and	w0, w0, #0xff
  404b48:	cmp	w0, #0x0
  404b4c:	b.ne	4051d0 <__fxstatat@plt+0x35a0>  // b.any
  404b50:	ldr	x0, [sp, #232]
  404b54:	cmp	x0, #0x0
  404b58:	b.ne	4051d8 <__fxstatat@plt+0x35a8>  // b.any
  404b5c:	mov	w0, #0x1                   	// #1
  404b60:	strb	w0, [sp, #190]
  404b64:	ldr	w0, [sp, #76]
  404b68:	cmp	w0, #0x2
  404b6c:	b.ne	4051e0 <__fxstatat@plt+0x35b0>  // b.any
  404b70:	ldrb	w0, [sp, #198]
  404b74:	cmp	w0, #0x0
  404b78:	b.eq	4051e0 <__fxstatat@plt+0x35b0>  // b.none
  404b7c:	b	40563c <__fxstatat@plt+0x3a0c>
  404b80:	mov	w0, #0x1                   	// #1
  404b84:	strb	w0, [sp, #196]
  404b88:	mov	w0, #0x1                   	// #1
  404b8c:	strb	w0, [sp, #190]
  404b90:	ldr	w0, [sp, #76]
  404b94:	cmp	w0, #0x2
  404b98:	b.ne	4051e8 <__fxstatat@plt+0x35b8>  // b.any
  404b9c:	ldrb	w0, [sp, #198]
  404ba0:	cmp	w0, #0x0
  404ba4:	b.ne	405620 <__fxstatat@plt+0x39f0>  // b.any
  404ba8:	ldr	x0, [sp, #96]
  404bac:	cmp	x0, #0x0
  404bb0:	b.eq	404bcc <__fxstatat@plt+0x2f9c>  // b.none
  404bb4:	ldr	x0, [sp, #216]
  404bb8:	cmp	x0, #0x0
  404bbc:	b.ne	404bcc <__fxstatat@plt+0x2f9c>  // b.any
  404bc0:	ldr	x0, [sp, #96]
  404bc4:	str	x0, [sp, #216]
  404bc8:	str	xzr, [sp, #96]
  404bcc:	ldr	x1, [sp, #224]
  404bd0:	ldr	x0, [sp, #96]
  404bd4:	cmp	x1, x0
  404bd8:	b.cs	404bf0 <__fxstatat@plt+0x2fc0>  // b.hs, b.nlast
  404bdc:	ldr	x1, [sp, #104]
  404be0:	ldr	x0, [sp, #224]
  404be4:	add	x0, x1, x0
  404be8:	mov	w1, #0x27                  	// #39
  404bec:	strb	w1, [x0]
  404bf0:	ldr	x0, [sp, #224]
  404bf4:	add	x0, x0, #0x1
  404bf8:	str	x0, [sp, #224]
  404bfc:	ldr	x1, [sp, #224]
  404c00:	ldr	x0, [sp, #96]
  404c04:	cmp	x1, x0
  404c08:	b.cs	404c20 <__fxstatat@plt+0x2ff0>  // b.hs, b.nlast
  404c0c:	ldr	x1, [sp, #104]
  404c10:	ldr	x0, [sp, #224]
  404c14:	add	x0, x1, x0
  404c18:	mov	w1, #0x5c                  	// #92
  404c1c:	strb	w1, [x0]
  404c20:	ldr	x0, [sp, #224]
  404c24:	add	x0, x0, #0x1
  404c28:	str	x0, [sp, #224]
  404c2c:	ldr	x1, [sp, #224]
  404c30:	ldr	x0, [sp, #96]
  404c34:	cmp	x1, x0
  404c38:	b.cs	404c50 <__fxstatat@plt+0x3020>  // b.hs, b.nlast
  404c3c:	ldr	x1, [sp, #104]
  404c40:	ldr	x0, [sp, #224]
  404c44:	add	x0, x1, x0
  404c48:	mov	w1, #0x27                  	// #39
  404c4c:	strb	w1, [x0]
  404c50:	ldr	x0, [sp, #224]
  404c54:	add	x0, x0, #0x1
  404c58:	str	x0, [sp, #224]
  404c5c:	strb	wzr, [sp, #197]
  404c60:	b	4051e8 <__fxstatat@plt+0x35b8>
  404c64:	mov	w0, #0x1                   	// #1
  404c68:	strb	w0, [sp, #190]
  404c6c:	b	4051ec <__fxstatat@plt+0x35bc>
  404c70:	ldrb	w0, [sp, #159]
  404c74:	cmp	w0, #0x0
  404c78:	b.eq	404cb0 <__fxstatat@plt+0x3080>  // b.none
  404c7c:	mov	x0, #0x1                   	// #1
  404c80:	str	x0, [sp, #176]
  404c84:	bl	401a80 <__ctype_b_loc@plt>
  404c88:	ldr	x1, [x0]
  404c8c:	ldrb	w0, [sp, #194]
  404c90:	lsl	x0, x0, #1
  404c94:	add	x0, x1, x0
  404c98:	ldrh	w0, [x0]
  404c9c:	and	w0, w0, #0x4000
  404ca0:	cmp	w0, #0x0
  404ca4:	cset	w0, ne  // ne = any
  404ca8:	strb	w0, [sp, #175]
  404cac:	b	404e8c <__fxstatat@plt+0x325c>
  404cb0:	add	x0, sp, #0x80
  404cb4:	mov	x2, #0x8                   	// #8
  404cb8:	mov	w1, #0x0                   	// #0
  404cbc:	bl	401970 <memset@plt>
  404cc0:	str	xzr, [sp, #176]
  404cc4:	mov	w0, #0x1                   	// #1
  404cc8:	strb	w0, [sp, #175]
  404ccc:	ldr	x0, [sp, #80]
  404cd0:	cmn	x0, #0x1
  404cd4:	b.ne	404ce4 <__fxstatat@plt+0x30b4>  // b.any
  404cd8:	ldr	x0, [sp, #88]
  404cdc:	bl	401820 <strlen@plt>
  404ce0:	str	x0, [sp, #80]
  404ce4:	ldr	x1, [sp, #232]
  404ce8:	ldr	x0, [sp, #176]
  404cec:	add	x0, x1, x0
  404cf0:	ldr	x1, [sp, #88]
  404cf4:	add	x4, x1, x0
  404cf8:	ldr	x1, [sp, #232]
  404cfc:	ldr	x0, [sp, #176]
  404d00:	add	x0, x1, x0
  404d04:	ldr	x1, [sp, #80]
  404d08:	sub	x1, x1, x0
  404d0c:	add	x2, sp, #0x80
  404d10:	add	x0, sp, #0x7c
  404d14:	mov	x3, x2
  404d18:	mov	x2, x1
  404d1c:	mov	x1, x4
  404d20:	bl	40aa84 <__fxstatat@plt+0x8e54>
  404d24:	str	x0, [sp, #144]
  404d28:	ldr	x0, [sp, #144]
  404d2c:	cmp	x0, #0x0
  404d30:	b.eq	404e80 <__fxstatat@plt+0x3250>  // b.none
  404d34:	ldr	x0, [sp, #144]
  404d38:	cmn	x0, #0x1
  404d3c:	b.ne	404d48 <__fxstatat@plt+0x3118>  // b.any
  404d40:	strb	wzr, [sp, #175]
  404d44:	b	404e8c <__fxstatat@plt+0x325c>
  404d48:	ldr	x0, [sp, #144]
  404d4c:	cmn	x0, #0x2
  404d50:	b.ne	404da4 <__fxstatat@plt+0x3174>  // b.any
  404d54:	strb	wzr, [sp, #175]
  404d58:	b	404d68 <__fxstatat@plt+0x3138>
  404d5c:	ldr	x0, [sp, #176]
  404d60:	add	x0, x0, #0x1
  404d64:	str	x0, [sp, #176]
  404d68:	ldr	x1, [sp, #232]
  404d6c:	ldr	x0, [sp, #176]
  404d70:	add	x0, x1, x0
  404d74:	ldr	x1, [sp, #80]
  404d78:	cmp	x1, x0
  404d7c:	b.ls	404e88 <__fxstatat@plt+0x3258>  // b.plast
  404d80:	ldr	x1, [sp, #232]
  404d84:	ldr	x0, [sp, #176]
  404d88:	add	x0, x1, x0
  404d8c:	ldr	x1, [sp, #88]
  404d90:	add	x0, x1, x0
  404d94:	ldrb	w0, [x0]
  404d98:	cmp	w0, #0x0
  404d9c:	b.ne	404d5c <__fxstatat@plt+0x312c>  // b.any
  404da0:	b	404e88 <__fxstatat@plt+0x3258>
  404da4:	ldrb	w0, [sp, #198]
  404da8:	cmp	w0, #0x0
  404dac:	b.eq	404e48 <__fxstatat@plt+0x3218>  // b.none
  404db0:	ldr	w0, [sp, #76]
  404db4:	cmp	w0, #0x2
  404db8:	b.ne	404e48 <__fxstatat@plt+0x3218>  // b.any
  404dbc:	mov	x0, #0x1                   	// #1
  404dc0:	str	x0, [sp, #160]
  404dc4:	b	404e38 <__fxstatat@plt+0x3208>
  404dc8:	ldr	x1, [sp, #232]
  404dcc:	ldr	x0, [sp, #176]
  404dd0:	add	x1, x1, x0
  404dd4:	ldr	x0, [sp, #160]
  404dd8:	add	x0, x1, x0
  404ddc:	ldr	x1, [sp, #88]
  404de0:	add	x0, x1, x0
  404de4:	ldrb	w0, [x0]
  404de8:	sub	w0, w0, #0x5b
  404dec:	cmp	w0, #0x21
  404df0:	cset	w1, hi  // hi = pmore
  404df4:	and	w1, w1, #0xff
  404df8:	cmp	w1, #0x0
  404dfc:	b.ne	404e28 <__fxstatat@plt+0x31f8>  // b.any
  404e00:	mov	x1, #0x1                   	// #1
  404e04:	lsl	x1, x1, x0
  404e08:	mov	x0, #0x2b                  	// #43
  404e0c:	movk	x0, #0x2, lsl #32
  404e10:	and	x0, x1, x0
  404e14:	cmp	x0, #0x0
  404e18:	cset	w0, ne  // ne = any
  404e1c:	and	w0, w0, #0xff
  404e20:	cmp	w0, #0x0
  404e24:	b.ne	40563c <__fxstatat@plt+0x3a0c>  // b.any
  404e28:	nop
  404e2c:	ldr	x0, [sp, #160]
  404e30:	add	x0, x0, #0x1
  404e34:	str	x0, [sp, #160]
  404e38:	ldr	x1, [sp, #160]
  404e3c:	ldr	x0, [sp, #144]
  404e40:	cmp	x1, x0
  404e44:	b.cc	404dc8 <__fxstatat@plt+0x3198>  // b.lo, b.ul, b.last
  404e48:	ldr	w0, [sp, #124]
  404e4c:	bl	401b80 <iswprint@plt>
  404e50:	cmp	w0, #0x0
  404e54:	b.ne	404e5c <__fxstatat@plt+0x322c>  // b.any
  404e58:	strb	wzr, [sp, #175]
  404e5c:	ldr	x1, [sp, #176]
  404e60:	ldr	x0, [sp, #144]
  404e64:	add	x0, x1, x0
  404e68:	str	x0, [sp, #176]
  404e6c:	add	x0, sp, #0x80
  404e70:	bl	401a20 <mbsinit@plt>
  404e74:	cmp	w0, #0x0
  404e78:	b.eq	404ce4 <__fxstatat@plt+0x30b4>  // b.none
  404e7c:	b	404e8c <__fxstatat@plt+0x325c>
  404e80:	nop
  404e84:	b	404e8c <__fxstatat@plt+0x325c>
  404e88:	nop
  404e8c:	ldrb	w0, [sp, #175]
  404e90:	strb	w0, [sp, #190]
  404e94:	ldr	x0, [sp, #176]
  404e98:	cmp	x0, #0x1
  404e9c:	b.hi	404ec0 <__fxstatat@plt+0x3290>  // b.pmore
  404ea0:	ldrb	w0, [sp, #199]
  404ea4:	cmp	w0, #0x0
  404ea8:	b.eq	4051ec <__fxstatat@plt+0x35bc>  // b.none
  404eac:	ldrb	w0, [sp, #175]
  404eb0:	eor	w0, w0, #0x1
  404eb4:	and	w0, w0, #0xff
  404eb8:	cmp	w0, #0x0
  404ebc:	b.eq	4051ec <__fxstatat@plt+0x35bc>  // b.none
  404ec0:	ldr	x1, [sp, #232]
  404ec4:	ldr	x0, [sp, #176]
  404ec8:	add	x0, x1, x0
  404ecc:	str	x0, [sp, #136]
  404ed0:	ldrb	w0, [sp, #199]
  404ed4:	cmp	w0, #0x0
  404ed8:	b.eq	40508c <__fxstatat@plt+0x345c>  // b.none
  404edc:	ldrb	w0, [sp, #175]
  404ee0:	eor	w0, w0, #0x1
  404ee4:	and	w0, w0, #0xff
  404ee8:	cmp	w0, #0x0
  404eec:	b.eq	40508c <__fxstatat@plt+0x345c>  // b.none
  404ef0:	ldrb	w0, [sp, #198]
  404ef4:	cmp	w0, #0x0
  404ef8:	b.ne	405628 <__fxstatat@plt+0x39f8>  // b.any
  404efc:	mov	w0, #0x1                   	// #1
  404f00:	strb	w0, [sp, #191]
  404f04:	ldr	w0, [sp, #76]
  404f08:	cmp	w0, #0x2
  404f0c:	b.ne	404fbc <__fxstatat@plt+0x338c>  // b.any
  404f10:	ldrb	w0, [sp, #197]
  404f14:	eor	w0, w0, #0x1
  404f18:	and	w0, w0, #0xff
  404f1c:	cmp	w0, #0x0
  404f20:	b.eq	404fbc <__fxstatat@plt+0x338c>  // b.none
  404f24:	ldr	x1, [sp, #224]
  404f28:	ldr	x0, [sp, #96]
  404f2c:	cmp	x1, x0
  404f30:	b.cs	404f48 <__fxstatat@plt+0x3318>  // b.hs, b.nlast
  404f34:	ldr	x1, [sp, #104]
  404f38:	ldr	x0, [sp, #224]
  404f3c:	add	x0, x1, x0
  404f40:	mov	w1, #0x27                  	// #39
  404f44:	strb	w1, [x0]
  404f48:	ldr	x0, [sp, #224]
  404f4c:	add	x0, x0, #0x1
  404f50:	str	x0, [sp, #224]
  404f54:	ldr	x1, [sp, #224]
  404f58:	ldr	x0, [sp, #96]
  404f5c:	cmp	x1, x0
  404f60:	b.cs	404f78 <__fxstatat@plt+0x3348>  // b.hs, b.nlast
  404f64:	ldr	x1, [sp, #104]
  404f68:	ldr	x0, [sp, #224]
  404f6c:	add	x0, x1, x0
  404f70:	mov	w1, #0x24                  	// #36
  404f74:	strb	w1, [x0]
  404f78:	ldr	x0, [sp, #224]
  404f7c:	add	x0, x0, #0x1
  404f80:	str	x0, [sp, #224]
  404f84:	ldr	x1, [sp, #224]
  404f88:	ldr	x0, [sp, #96]
  404f8c:	cmp	x1, x0
  404f90:	b.cs	404fa8 <__fxstatat@plt+0x3378>  // b.hs, b.nlast
  404f94:	ldr	x1, [sp, #104]
  404f98:	ldr	x0, [sp, #224]
  404f9c:	add	x0, x1, x0
  404fa0:	mov	w1, #0x27                  	// #39
  404fa4:	strb	w1, [x0]
  404fa8:	ldr	x0, [sp, #224]
  404fac:	add	x0, x0, #0x1
  404fb0:	str	x0, [sp, #224]
  404fb4:	mov	w0, #0x1                   	// #1
  404fb8:	strb	w0, [sp, #197]
  404fbc:	ldr	x1, [sp, #224]
  404fc0:	ldr	x0, [sp, #96]
  404fc4:	cmp	x1, x0
  404fc8:	b.cs	404fe0 <__fxstatat@plt+0x33b0>  // b.hs, b.nlast
  404fcc:	ldr	x1, [sp, #104]
  404fd0:	ldr	x0, [sp, #224]
  404fd4:	add	x0, x1, x0
  404fd8:	mov	w1, #0x5c                  	// #92
  404fdc:	strb	w1, [x0]
  404fe0:	ldr	x0, [sp, #224]
  404fe4:	add	x0, x0, #0x1
  404fe8:	str	x0, [sp, #224]
  404fec:	ldr	x1, [sp, #224]
  404ff0:	ldr	x0, [sp, #96]
  404ff4:	cmp	x1, x0
  404ff8:	b.cs	405020 <__fxstatat@plt+0x33f0>  // b.hs, b.nlast
  404ffc:	ldrb	w0, [sp, #194]
  405000:	lsr	w0, w0, #6
  405004:	and	w1, w0, #0xff
  405008:	ldr	x2, [sp, #104]
  40500c:	ldr	x0, [sp, #224]
  405010:	add	x0, x2, x0
  405014:	add	w1, w1, #0x30
  405018:	and	w1, w1, #0xff
  40501c:	strb	w1, [x0]
  405020:	ldr	x0, [sp, #224]
  405024:	add	x0, x0, #0x1
  405028:	str	x0, [sp, #224]
  40502c:	ldr	x1, [sp, #224]
  405030:	ldr	x0, [sp, #96]
  405034:	cmp	x1, x0
  405038:	b.cs	405068 <__fxstatat@plt+0x3438>  // b.hs, b.nlast
  40503c:	ldrb	w0, [sp, #194]
  405040:	lsr	w0, w0, #3
  405044:	and	w0, w0, #0xff
  405048:	and	w0, w0, #0x7
  40504c:	and	w1, w0, #0xff
  405050:	ldr	x2, [sp, #104]
  405054:	ldr	x0, [sp, #224]
  405058:	add	x0, x2, x0
  40505c:	add	w1, w1, #0x30
  405060:	and	w1, w1, #0xff
  405064:	strb	w1, [x0]
  405068:	ldr	x0, [sp, #224]
  40506c:	add	x0, x0, #0x1
  405070:	str	x0, [sp, #224]
  405074:	ldrb	w0, [sp, #194]
  405078:	and	w0, w0, #0x7
  40507c:	and	w0, w0, #0xff
  405080:	add	w0, w0, #0x30
  405084:	strb	w0, [sp, #194]
  405088:	b	4050cc <__fxstatat@plt+0x349c>
  40508c:	ldrb	w0, [sp, #192]
  405090:	cmp	w0, #0x0
  405094:	b.eq	4050cc <__fxstatat@plt+0x349c>  // b.none
  405098:	ldr	x1, [sp, #224]
  40509c:	ldr	x0, [sp, #96]
  4050a0:	cmp	x1, x0
  4050a4:	b.cs	4050bc <__fxstatat@plt+0x348c>  // b.hs, b.nlast
  4050a8:	ldr	x1, [sp, #104]
  4050ac:	ldr	x0, [sp, #224]
  4050b0:	add	x0, x1, x0
  4050b4:	mov	w1, #0x5c                  	// #92
  4050b8:	strb	w1, [x0]
  4050bc:	ldr	x0, [sp, #224]
  4050c0:	add	x0, x0, #0x1
  4050c4:	str	x0, [sp, #224]
  4050c8:	strb	wzr, [sp, #192]
  4050cc:	ldr	x0, [sp, #232]
  4050d0:	add	x0, x0, #0x1
  4050d4:	ldr	x1, [sp, #136]
  4050d8:	cmp	x1, x0
  4050dc:	b.ls	4051b8 <__fxstatat@plt+0x3588>  // b.plast
  4050e0:	ldrb	w0, [sp, #197]
  4050e4:	cmp	w0, #0x0
  4050e8:	b.eq	405164 <__fxstatat@plt+0x3534>  // b.none
  4050ec:	ldrb	w0, [sp, #191]
  4050f0:	eor	w0, w0, #0x1
  4050f4:	and	w0, w0, #0xff
  4050f8:	cmp	w0, #0x0
  4050fc:	b.eq	405164 <__fxstatat@plt+0x3534>  // b.none
  405100:	ldr	x1, [sp, #224]
  405104:	ldr	x0, [sp, #96]
  405108:	cmp	x1, x0
  40510c:	b.cs	405124 <__fxstatat@plt+0x34f4>  // b.hs, b.nlast
  405110:	ldr	x1, [sp, #104]
  405114:	ldr	x0, [sp, #224]
  405118:	add	x0, x1, x0
  40511c:	mov	w1, #0x27                  	// #39
  405120:	strb	w1, [x0]
  405124:	ldr	x0, [sp, #224]
  405128:	add	x0, x0, #0x1
  40512c:	str	x0, [sp, #224]
  405130:	ldr	x1, [sp, #224]
  405134:	ldr	x0, [sp, #96]
  405138:	cmp	x1, x0
  40513c:	b.cs	405154 <__fxstatat@plt+0x3524>  // b.hs, b.nlast
  405140:	ldr	x1, [sp, #104]
  405144:	ldr	x0, [sp, #224]
  405148:	add	x0, x1, x0
  40514c:	mov	w1, #0x27                  	// #39
  405150:	strb	w1, [x0]
  405154:	ldr	x0, [sp, #224]
  405158:	add	x0, x0, #0x1
  40515c:	str	x0, [sp, #224]
  405160:	strb	wzr, [sp, #197]
  405164:	ldr	x1, [sp, #224]
  405168:	ldr	x0, [sp, #96]
  40516c:	cmp	x1, x0
  405170:	b.cs	405188 <__fxstatat@plt+0x3558>  // b.hs, b.nlast
  405174:	ldr	x1, [sp, #104]
  405178:	ldr	x0, [sp, #224]
  40517c:	add	x0, x1, x0
  405180:	ldrb	w1, [sp, #194]
  405184:	strb	w1, [x0]
  405188:	ldr	x0, [sp, #224]
  40518c:	add	x0, x0, #0x1
  405190:	str	x0, [sp, #224]
  405194:	ldr	x0, [sp, #232]
  405198:	add	x0, x0, #0x1
  40519c:	str	x0, [sp, #232]
  4051a0:	ldr	x1, [sp, #88]
  4051a4:	ldr	x0, [sp, #232]
  4051a8:	add	x0, x1, x0
  4051ac:	ldrb	w0, [x0]
  4051b0:	strb	w0, [sp, #194]
  4051b4:	b	404ed0 <__fxstatat@plt+0x32a0>
  4051b8:	nop
  4051bc:	b	405390 <__fxstatat@plt+0x3760>
  4051c0:	nop
  4051c4:	b	4051ec <__fxstatat@plt+0x35bc>
  4051c8:	nop
  4051cc:	b	4051ec <__fxstatat@plt+0x35bc>
  4051d0:	nop
  4051d4:	b	4051ec <__fxstatat@plt+0x35bc>
  4051d8:	nop
  4051dc:	b	4051ec <__fxstatat@plt+0x35bc>
  4051e0:	nop
  4051e4:	b	4051ec <__fxstatat@plt+0x35bc>
  4051e8:	nop
  4051ec:	ldrb	w0, [sp, #199]
  4051f0:	eor	w0, w0, #0x1
  4051f4:	and	w0, w0, #0xff
  4051f8:	cmp	w0, #0x0
  4051fc:	b.ne	40520c <__fxstatat@plt+0x35dc>  // b.any
  405200:	ldr	w0, [sp, #76]
  405204:	cmp	w0, #0x2
  405208:	b.ne	405220 <__fxstatat@plt+0x35f0>  // b.any
  40520c:	ldrb	w0, [sp, #198]
  405210:	eor	w0, w0, #0x1
  405214:	and	w0, w0, #0xff
  405218:	cmp	w0, #0x0
  40521c:	b.ne	405264 <__fxstatat@plt+0x3634>  // b.any
  405220:	ldr	x0, [sp, #64]
  405224:	cmp	x0, #0x0
  405228:	b.eq	405264 <__fxstatat@plt+0x3634>  // b.none
  40522c:	ldrb	w0, [sp, #194]
  405230:	lsr	w0, w0, #5
  405234:	and	w0, w0, #0xff
  405238:	and	x0, x0, #0xff
  40523c:	lsl	x0, x0, #2
  405240:	ldr	x1, [sp, #64]
  405244:	add	x0, x1, x0
  405248:	ldr	w1, [x0]
  40524c:	ldrb	w0, [sp, #194]
  405250:	and	w0, w0, #0x1f
  405254:	lsr	w0, w1, w0
  405258:	and	w0, w0, #0x1
  40525c:	cmp	w0, #0x0
  405260:	b.ne	405278 <__fxstatat@plt+0x3648>  // b.any
  405264:	ldrb	w0, [sp, #192]
  405268:	eor	w0, w0, #0x1
  40526c:	and	w0, w0, #0xff
  405270:	cmp	w0, #0x0
  405274:	b.ne	40538c <__fxstatat@plt+0x375c>  // b.any
  405278:	nop
  40527c:	ldrb	w0, [sp, #198]
  405280:	cmp	w0, #0x0
  405284:	b.ne	405630 <__fxstatat@plt+0x3a00>  // b.any
  405288:	mov	w0, #0x1                   	// #1
  40528c:	strb	w0, [sp, #191]
  405290:	ldr	w0, [sp, #76]
  405294:	cmp	w0, #0x2
  405298:	b.ne	405348 <__fxstatat@plt+0x3718>  // b.any
  40529c:	ldrb	w0, [sp, #197]
  4052a0:	eor	w0, w0, #0x1
  4052a4:	and	w0, w0, #0xff
  4052a8:	cmp	w0, #0x0
  4052ac:	b.eq	405348 <__fxstatat@plt+0x3718>  // b.none
  4052b0:	ldr	x1, [sp, #224]
  4052b4:	ldr	x0, [sp, #96]
  4052b8:	cmp	x1, x0
  4052bc:	b.cs	4052d4 <__fxstatat@plt+0x36a4>  // b.hs, b.nlast
  4052c0:	ldr	x1, [sp, #104]
  4052c4:	ldr	x0, [sp, #224]
  4052c8:	add	x0, x1, x0
  4052cc:	mov	w1, #0x27                  	// #39
  4052d0:	strb	w1, [x0]
  4052d4:	ldr	x0, [sp, #224]
  4052d8:	add	x0, x0, #0x1
  4052dc:	str	x0, [sp, #224]
  4052e0:	ldr	x1, [sp, #224]
  4052e4:	ldr	x0, [sp, #96]
  4052e8:	cmp	x1, x0
  4052ec:	b.cs	405304 <__fxstatat@plt+0x36d4>  // b.hs, b.nlast
  4052f0:	ldr	x1, [sp, #104]
  4052f4:	ldr	x0, [sp, #224]
  4052f8:	add	x0, x1, x0
  4052fc:	mov	w1, #0x24                  	// #36
  405300:	strb	w1, [x0]
  405304:	ldr	x0, [sp, #224]
  405308:	add	x0, x0, #0x1
  40530c:	str	x0, [sp, #224]
  405310:	ldr	x1, [sp, #224]
  405314:	ldr	x0, [sp, #96]
  405318:	cmp	x1, x0
  40531c:	b.cs	405334 <__fxstatat@plt+0x3704>  // b.hs, b.nlast
  405320:	ldr	x1, [sp, #104]
  405324:	ldr	x0, [sp, #224]
  405328:	add	x0, x1, x0
  40532c:	mov	w1, #0x27                  	// #39
  405330:	strb	w1, [x0]
  405334:	ldr	x0, [sp, #224]
  405338:	add	x0, x0, #0x1
  40533c:	str	x0, [sp, #224]
  405340:	mov	w0, #0x1                   	// #1
  405344:	strb	w0, [sp, #197]
  405348:	ldr	x1, [sp, #224]
  40534c:	ldr	x0, [sp, #96]
  405350:	cmp	x1, x0
  405354:	b.cs	40536c <__fxstatat@plt+0x373c>  // b.hs, b.nlast
  405358:	ldr	x1, [sp, #104]
  40535c:	ldr	x0, [sp, #224]
  405360:	add	x0, x1, x0
  405364:	mov	w1, #0x5c                  	// #92
  405368:	strb	w1, [x0]
  40536c:	ldr	x0, [sp, #224]
  405370:	add	x0, x0, #0x1
  405374:	str	x0, [sp, #224]
  405378:	b	405390 <__fxstatat@plt+0x3760>
  40537c:	nop
  405380:	b	405390 <__fxstatat@plt+0x3760>
  405384:	nop
  405388:	b	405390 <__fxstatat@plt+0x3760>
  40538c:	nop
  405390:	ldrb	w0, [sp, #197]
  405394:	cmp	w0, #0x0
  405398:	b.eq	405414 <__fxstatat@plt+0x37e4>  // b.none
  40539c:	ldrb	w0, [sp, #191]
  4053a0:	eor	w0, w0, #0x1
  4053a4:	and	w0, w0, #0xff
  4053a8:	cmp	w0, #0x0
  4053ac:	b.eq	405414 <__fxstatat@plt+0x37e4>  // b.none
  4053b0:	ldr	x1, [sp, #224]
  4053b4:	ldr	x0, [sp, #96]
  4053b8:	cmp	x1, x0
  4053bc:	b.cs	4053d4 <__fxstatat@plt+0x37a4>  // b.hs, b.nlast
  4053c0:	ldr	x1, [sp, #104]
  4053c4:	ldr	x0, [sp, #224]
  4053c8:	add	x0, x1, x0
  4053cc:	mov	w1, #0x27                  	// #39
  4053d0:	strb	w1, [x0]
  4053d4:	ldr	x0, [sp, #224]
  4053d8:	add	x0, x0, #0x1
  4053dc:	str	x0, [sp, #224]
  4053e0:	ldr	x1, [sp, #224]
  4053e4:	ldr	x0, [sp, #96]
  4053e8:	cmp	x1, x0
  4053ec:	b.cs	405404 <__fxstatat@plt+0x37d4>  // b.hs, b.nlast
  4053f0:	ldr	x1, [sp, #104]
  4053f4:	ldr	x0, [sp, #224]
  4053f8:	add	x0, x1, x0
  4053fc:	mov	w1, #0x27                  	// #39
  405400:	strb	w1, [x0]
  405404:	ldr	x0, [sp, #224]
  405408:	add	x0, x0, #0x1
  40540c:	str	x0, [sp, #224]
  405410:	strb	wzr, [sp, #197]
  405414:	ldr	x1, [sp, #224]
  405418:	ldr	x0, [sp, #96]
  40541c:	cmp	x1, x0
  405420:	b.cs	405438 <__fxstatat@plt+0x3808>  // b.hs, b.nlast
  405424:	ldr	x1, [sp, #104]
  405428:	ldr	x0, [sp, #224]
  40542c:	add	x0, x1, x0
  405430:	ldrb	w1, [sp, #194]
  405434:	strb	w1, [x0]
  405438:	ldr	x0, [sp, #224]
  40543c:	add	x0, x0, #0x1
  405440:	str	x0, [sp, #224]
  405444:	ldrb	w0, [sp, #190]
  405448:	eor	w0, w0, #0x1
  40544c:	and	w0, w0, #0xff
  405450:	cmp	w0, #0x0
  405454:	b.eq	40545c <__fxstatat@plt+0x382c>  // b.none
  405458:	strb	wzr, [sp, #195]
  40545c:	ldr	x0, [sp, #232]
  405460:	add	x0, x0, #0x1
  405464:	str	x0, [sp, #232]
  405468:	ldr	x0, [sp, #80]
  40546c:	cmn	x0, #0x1
  405470:	b.ne	405494 <__fxstatat@plt+0x3864>  // b.any
  405474:	ldr	x1, [sp, #88]
  405478:	ldr	x0, [sp, #232]
  40547c:	add	x0, x1, x0
  405480:	ldrb	w0, [x0]
  405484:	cmp	w0, #0x0
  405488:	cset	w0, ne  // ne = any
  40548c:	and	w0, w0, #0xff
  405490:	b	4054a8 <__fxstatat@plt+0x3878>
  405494:	ldr	x1, [sp, #232]
  405498:	ldr	x0, [sp, #80]
  40549c:	cmp	x1, x0
  4054a0:	cset	w0, ne  // ne = any
  4054a4:	and	w0, w0, #0xff
  4054a8:	cmp	w0, #0x0
  4054ac:	b.ne	4045b4 <__fxstatat@plt+0x2984>  // b.any
  4054b0:	ldr	x0, [sp, #224]
  4054b4:	cmp	x0, #0x0
  4054b8:	b.ne	4054d4 <__fxstatat@plt+0x38a4>  // b.any
  4054bc:	ldr	w0, [sp, #76]
  4054c0:	cmp	w0, #0x2
  4054c4:	b.ne	4054d4 <__fxstatat@plt+0x38a4>  // b.any
  4054c8:	ldrb	w0, [sp, #198]
  4054cc:	cmp	w0, #0x0
  4054d0:	b.ne	405638 <__fxstatat@plt+0x3a08>  // b.any
  4054d4:	ldr	w0, [sp, #76]
  4054d8:	cmp	w0, #0x2
  4054dc:	b.ne	405564 <__fxstatat@plt+0x3934>  // b.any
  4054e0:	ldrb	w0, [sp, #198]
  4054e4:	eor	w0, w0, #0x1
  4054e8:	and	w0, w0, #0xff
  4054ec:	cmp	w0, #0x0
  4054f0:	b.eq	405564 <__fxstatat@plt+0x3934>  // b.none
  4054f4:	ldrb	w0, [sp, #196]
  4054f8:	cmp	w0, #0x0
  4054fc:	b.eq	405564 <__fxstatat@plt+0x3934>  // b.none
  405500:	ldrb	w0, [sp, #195]
  405504:	cmp	w0, #0x0
  405508:	b.eq	40553c <__fxstatat@plt+0x390c>  // b.none
  40550c:	ldr	x0, [sp, #240]
  405510:	str	x0, [sp]
  405514:	ldr	x7, [sp, #56]
  405518:	ldr	x6, [sp, #64]
  40551c:	ldr	w5, [sp, #72]
  405520:	mov	w4, #0x5                   	// #5
  405524:	ldr	x3, [sp, #80]
  405528:	ldr	x2, [sp, #88]
  40552c:	ldr	x1, [sp, #216]
  405530:	ldr	x0, [sp, #104]
  405534:	bl	40428c <__fxstatat@plt+0x265c>
  405538:	b	405690 <__fxstatat@plt+0x3a60>
  40553c:	ldr	x0, [sp, #96]
  405540:	cmp	x0, #0x0
  405544:	b.ne	405564 <__fxstatat@plt+0x3934>  // b.any
  405548:	ldr	x0, [sp, #216]
  40554c:	cmp	x0, #0x0
  405550:	b.eq	405564 <__fxstatat@plt+0x3934>  // b.none
  405554:	ldr	x0, [sp, #216]
  405558:	str	x0, [sp, #96]
  40555c:	str	xzr, [sp, #224]
  405560:	b	404304 <__fxstatat@plt+0x26d4>
  405564:	ldr	x0, [sp, #208]
  405568:	cmp	x0, #0x0
  40556c:	b.eq	4055d8 <__fxstatat@plt+0x39a8>  // b.none
  405570:	ldrb	w0, [sp, #198]
  405574:	eor	w0, w0, #0x1
  405578:	and	w0, w0, #0xff
  40557c:	cmp	w0, #0x0
  405580:	b.eq	4055d8 <__fxstatat@plt+0x39a8>  // b.none
  405584:	b	4055c8 <__fxstatat@plt+0x3998>
  405588:	ldr	x1, [sp, #224]
  40558c:	ldr	x0, [sp, #96]
  405590:	cmp	x1, x0
  405594:	b.cs	4055b0 <__fxstatat@plt+0x3980>  // b.hs, b.nlast
  405598:	ldr	x1, [sp, #104]
  40559c:	ldr	x0, [sp, #224]
  4055a0:	add	x0, x1, x0
  4055a4:	ldr	x1, [sp, #208]
  4055a8:	ldrb	w1, [x1]
  4055ac:	strb	w1, [x0]
  4055b0:	ldr	x0, [sp, #224]
  4055b4:	add	x0, x0, #0x1
  4055b8:	str	x0, [sp, #224]
  4055bc:	ldr	x0, [sp, #208]
  4055c0:	add	x0, x0, #0x1
  4055c4:	str	x0, [sp, #208]
  4055c8:	ldr	x0, [sp, #208]
  4055cc:	ldrb	w0, [x0]
  4055d0:	cmp	w0, #0x0
  4055d4:	b.ne	405588 <__fxstatat@plt+0x3958>  // b.any
  4055d8:	ldr	x1, [sp, #224]
  4055dc:	ldr	x0, [sp, #96]
  4055e0:	cmp	x1, x0
  4055e4:	b.cs	4055f8 <__fxstatat@plt+0x39c8>  // b.hs, b.nlast
  4055e8:	ldr	x1, [sp, #104]
  4055ec:	ldr	x0, [sp, #224]
  4055f0:	add	x0, x1, x0
  4055f4:	strb	wzr, [x0]
  4055f8:	ldr	x0, [sp, #224]
  4055fc:	b	405690 <__fxstatat@plt+0x3a60>
  405600:	nop
  405604:	b	40563c <__fxstatat@plt+0x3a0c>
  405608:	nop
  40560c:	b	40563c <__fxstatat@plt+0x3a0c>
  405610:	nop
  405614:	b	40563c <__fxstatat@plt+0x3a0c>
  405618:	nop
  40561c:	b	40563c <__fxstatat@plt+0x3a0c>
  405620:	nop
  405624:	b	40563c <__fxstatat@plt+0x3a0c>
  405628:	nop
  40562c:	b	40563c <__fxstatat@plt+0x3a0c>
  405630:	nop
  405634:	b	40563c <__fxstatat@plt+0x3a0c>
  405638:	nop
  40563c:	ldr	w0, [sp, #76]
  405640:	cmp	w0, #0x2
  405644:	b.ne	40565c <__fxstatat@plt+0x3a2c>  // b.any
  405648:	ldrb	w0, [sp, #199]
  40564c:	cmp	w0, #0x0
  405650:	b.eq	40565c <__fxstatat@plt+0x3a2c>  // b.none
  405654:	mov	w0, #0x4                   	// #4
  405658:	str	w0, [sp, #76]
  40565c:	ldr	w0, [sp, #72]
  405660:	and	w1, w0, #0xfffffffd
  405664:	ldr	x0, [sp, #240]
  405668:	str	x0, [sp]
  40566c:	ldr	x7, [sp, #56]
  405670:	mov	x6, #0x0                   	// #0
  405674:	mov	w5, w1
  405678:	ldr	w4, [sp, #76]
  40567c:	ldr	x3, [sp, #80]
  405680:	ldr	x2, [sp, #88]
  405684:	ldr	x1, [sp, #96]
  405688:	ldr	x0, [sp, #104]
  40568c:	bl	40428c <__fxstatat@plt+0x265c>
  405690:	ldr	x19, [sp, #32]
  405694:	ldp	x29, x30, [sp, #16]
  405698:	add	sp, sp, #0xf0
  40569c:	ret
  4056a0:	sub	sp, sp, #0x70
  4056a4:	stp	x29, x30, [sp, #16]
  4056a8:	add	x29, sp, #0x10
  4056ac:	str	x0, [sp, #72]
  4056b0:	str	x1, [sp, #64]
  4056b4:	str	x2, [sp, #56]
  4056b8:	str	x3, [sp, #48]
  4056bc:	str	x4, [sp, #40]
  4056c0:	ldr	x0, [sp, #40]
  4056c4:	cmp	x0, #0x0
  4056c8:	b.eq	4056d4 <__fxstatat@plt+0x3aa4>  // b.none
  4056cc:	ldr	x0, [sp, #40]
  4056d0:	b	4056dc <__fxstatat@plt+0x3aac>
  4056d4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4056d8:	add	x0, x0, #0x330
  4056dc:	str	x0, [sp, #104]
  4056e0:	bl	401bc0 <__errno_location@plt>
  4056e4:	ldr	w0, [x0]
  4056e8:	str	w0, [sp, #100]
  4056ec:	ldr	x0, [sp, #104]
  4056f0:	ldr	w1, [x0]
  4056f4:	ldr	x0, [sp, #104]
  4056f8:	ldr	w2, [x0, #4]
  4056fc:	ldr	x0, [sp, #104]
  405700:	add	x3, x0, #0x8
  405704:	ldr	x0, [sp, #104]
  405708:	ldr	x4, [x0, #40]
  40570c:	ldr	x0, [sp, #104]
  405710:	ldr	x0, [x0, #48]
  405714:	str	x0, [sp]
  405718:	mov	x7, x4
  40571c:	mov	x6, x3
  405720:	mov	w5, w2
  405724:	mov	w4, w1
  405728:	ldr	x3, [sp, #48]
  40572c:	ldr	x2, [sp, #56]
  405730:	ldr	x1, [sp, #64]
  405734:	ldr	x0, [sp, #72]
  405738:	bl	40428c <__fxstatat@plt+0x265c>
  40573c:	str	x0, [sp, #88]
  405740:	bl	401bc0 <__errno_location@plt>
  405744:	mov	x1, x0
  405748:	ldr	w0, [sp, #100]
  40574c:	str	w0, [x1]
  405750:	ldr	x0, [sp, #88]
  405754:	ldp	x29, x30, [sp, #16]
  405758:	add	sp, sp, #0x70
  40575c:	ret
  405760:	stp	x29, x30, [sp, #-48]!
  405764:	mov	x29, sp
  405768:	str	x0, [sp, #40]
  40576c:	str	x1, [sp, #32]
  405770:	str	x2, [sp, #24]
  405774:	ldr	x3, [sp, #24]
  405778:	mov	x2, #0x0                   	// #0
  40577c:	ldr	x1, [sp, #32]
  405780:	ldr	x0, [sp, #40]
  405784:	bl	405790 <__fxstatat@plt+0x3b60>
  405788:	ldp	x29, x30, [sp], #48
  40578c:	ret
  405790:	sub	sp, sp, #0x60
  405794:	stp	x29, x30, [sp, #16]
  405798:	add	x29, sp, #0x10
  40579c:	str	x0, [sp, #56]
  4057a0:	str	x1, [sp, #48]
  4057a4:	str	x2, [sp, #40]
  4057a8:	str	x3, [sp, #32]
  4057ac:	ldr	x0, [sp, #32]
  4057b0:	cmp	x0, #0x0
  4057b4:	b.eq	4057c0 <__fxstatat@plt+0x3b90>  // b.none
  4057b8:	ldr	x0, [sp, #32]
  4057bc:	b	4057c8 <__fxstatat@plt+0x3b98>
  4057c0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4057c4:	add	x0, x0, #0x330
  4057c8:	str	x0, [sp, #88]
  4057cc:	bl	401bc0 <__errno_location@plt>
  4057d0:	ldr	w0, [x0]
  4057d4:	str	w0, [sp, #84]
  4057d8:	ldr	x0, [sp, #88]
  4057dc:	ldr	w0, [x0, #4]
  4057e0:	ldr	x1, [sp, #40]
  4057e4:	cmp	x1, #0x0
  4057e8:	cset	w1, eq  // eq = none
  4057ec:	and	w1, w1, #0xff
  4057f0:	orr	w0, w0, w1
  4057f4:	str	w0, [sp, #80]
  4057f8:	ldr	x0, [sp, #88]
  4057fc:	ldr	w1, [x0]
  405800:	ldr	x0, [sp, #88]
  405804:	add	x2, x0, #0x8
  405808:	ldr	x0, [sp, #88]
  40580c:	ldr	x3, [x0, #40]
  405810:	ldr	x0, [sp, #88]
  405814:	ldr	x0, [x0, #48]
  405818:	str	x0, [sp]
  40581c:	mov	x7, x3
  405820:	mov	x6, x2
  405824:	ldr	w5, [sp, #80]
  405828:	mov	w4, w1
  40582c:	ldr	x3, [sp, #48]
  405830:	ldr	x2, [sp, #56]
  405834:	mov	x1, #0x0                   	// #0
  405838:	mov	x0, #0x0                   	// #0
  40583c:	bl	40428c <__fxstatat@plt+0x265c>
  405840:	add	x0, x0, #0x1
  405844:	str	x0, [sp, #72]
  405848:	ldr	x0, [sp, #72]
  40584c:	bl	4070b0 <__fxstatat@plt+0x5480>
  405850:	str	x0, [sp, #64]
  405854:	ldr	x0, [sp, #88]
  405858:	ldr	w1, [x0]
  40585c:	ldr	x0, [sp, #88]
  405860:	add	x2, x0, #0x8
  405864:	ldr	x0, [sp, #88]
  405868:	ldr	x3, [x0, #40]
  40586c:	ldr	x0, [sp, #88]
  405870:	ldr	x0, [x0, #48]
  405874:	str	x0, [sp]
  405878:	mov	x7, x3
  40587c:	mov	x6, x2
  405880:	ldr	w5, [sp, #80]
  405884:	mov	w4, w1
  405888:	ldr	x3, [sp, #48]
  40588c:	ldr	x2, [sp, #56]
  405890:	ldr	x1, [sp, #72]
  405894:	ldr	x0, [sp, #64]
  405898:	bl	40428c <__fxstatat@plt+0x265c>
  40589c:	bl	401bc0 <__errno_location@plt>
  4058a0:	mov	x1, x0
  4058a4:	ldr	w0, [sp, #84]
  4058a8:	str	w0, [x1]
  4058ac:	ldr	x0, [sp, #40]
  4058b0:	cmp	x0, #0x0
  4058b4:	b.eq	4058c8 <__fxstatat@plt+0x3c98>  // b.none
  4058b8:	ldr	x0, [sp, #72]
  4058bc:	sub	x1, x0, #0x1
  4058c0:	ldr	x0, [sp, #40]
  4058c4:	str	x1, [x0]
  4058c8:	ldr	x0, [sp, #64]
  4058cc:	ldp	x29, x30, [sp, #16]
  4058d0:	add	sp, sp, #0x60
  4058d4:	ret
  4058d8:	stp	x29, x30, [sp, #-32]!
  4058dc:	mov	x29, sp
  4058e0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4058e4:	add	x0, x0, #0x270
  4058e8:	ldr	x0, [x0]
  4058ec:	str	x0, [sp, #16]
  4058f0:	mov	w0, #0x1                   	// #1
  4058f4:	str	w0, [sp, #28]
  4058f8:	b	405920 <__fxstatat@plt+0x3cf0>
  4058fc:	ldrsw	x0, [sp, #28]
  405900:	lsl	x0, x0, #4
  405904:	ldr	x1, [sp, #16]
  405908:	add	x0, x1, x0
  40590c:	ldr	x0, [x0, #8]
  405910:	bl	401aa0 <free@plt>
  405914:	ldr	w0, [sp, #28]
  405918:	add	w0, w0, #0x1
  40591c:	str	w0, [sp, #28]
  405920:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405924:	add	x0, x0, #0x258
  405928:	ldr	w0, [x0]
  40592c:	ldr	w1, [sp, #28]
  405930:	cmp	w1, w0
  405934:	b.lt	4058fc <__fxstatat@plt+0x3ccc>  // b.tstop
  405938:	ldr	x0, [sp, #16]
  40593c:	ldr	x1, [x0, #8]
  405940:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405944:	add	x0, x0, #0x368
  405948:	cmp	x1, x0
  40594c:	b.eq	405980 <__fxstatat@plt+0x3d50>  // b.none
  405950:	ldr	x0, [sp, #16]
  405954:	ldr	x0, [x0, #8]
  405958:	bl	401aa0 <free@plt>
  40595c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405960:	add	x0, x0, #0x260
  405964:	mov	x1, #0x100                 	// #256
  405968:	str	x1, [x0]
  40596c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405970:	add	x0, x0, #0x260
  405974:	adrp	x1, 422000 <__fxstatat@plt+0x203d0>
  405978:	add	x1, x1, #0x368
  40597c:	str	x1, [x0, #8]
  405980:	ldr	x1, [sp, #16]
  405984:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405988:	add	x0, x0, #0x260
  40598c:	cmp	x1, x0
  405990:	b.eq	4059b0 <__fxstatat@plt+0x3d80>  // b.none
  405994:	ldr	x0, [sp, #16]
  405998:	bl	401aa0 <free@plt>
  40599c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4059a0:	add	x0, x0, #0x270
  4059a4:	adrp	x1, 422000 <__fxstatat@plt+0x203d0>
  4059a8:	add	x1, x1, #0x260
  4059ac:	str	x1, [x0]
  4059b0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4059b4:	add	x0, x0, #0x258
  4059b8:	mov	w1, #0x1                   	// #1
  4059bc:	str	w1, [x0]
  4059c0:	nop
  4059c4:	ldp	x29, x30, [sp], #32
  4059c8:	ret
  4059cc:	sub	sp, sp, #0x80
  4059d0:	stp	x29, x30, [sp, #16]
  4059d4:	add	x29, sp, #0x10
  4059d8:	str	w0, [sp, #60]
  4059dc:	str	x1, [sp, #48]
  4059e0:	str	x2, [sp, #40]
  4059e4:	str	x3, [sp, #32]
  4059e8:	bl	401bc0 <__errno_location@plt>
  4059ec:	ldr	w0, [x0]
  4059f0:	str	w0, [sp, #108]
  4059f4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4059f8:	add	x0, x0, #0x270
  4059fc:	ldr	x0, [x0]
  405a00:	str	x0, [sp, #120]
  405a04:	ldr	w0, [sp, #60]
  405a08:	cmp	w0, #0x0
  405a0c:	b.ge	405a14 <__fxstatat@plt+0x3de4>  // b.tcont
  405a10:	bl	401a10 <abort@plt>
  405a14:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405a18:	add	x0, x0, #0x258
  405a1c:	ldr	w0, [x0]
  405a20:	ldr	w1, [sp, #60]
  405a24:	cmp	w1, w0
  405a28:	b.lt	405b20 <__fxstatat@plt+0x3ef0>  // b.tstop
  405a2c:	ldr	x1, [sp, #120]
  405a30:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405a34:	add	x0, x0, #0x260
  405a38:	cmp	x1, x0
  405a3c:	cset	w0, eq  // eq = none
  405a40:	strb	w0, [sp, #107]
  405a44:	mov	w0, #0x7ffffffe            	// #2147483646
  405a48:	str	w0, [sp, #100]
  405a4c:	ldr	w1, [sp, #100]
  405a50:	ldr	w0, [sp, #60]
  405a54:	cmp	w1, w0
  405a58:	b.ge	405a60 <__fxstatat@plt+0x3e30>  // b.tcont
  405a5c:	bl	4072ac <__fxstatat@plt+0x567c>
  405a60:	ldrb	w0, [sp, #107]
  405a64:	cmp	w0, #0x0
  405a68:	b.eq	405a74 <__fxstatat@plt+0x3e44>  // b.none
  405a6c:	mov	x0, #0x0                   	// #0
  405a70:	b	405a78 <__fxstatat@plt+0x3e48>
  405a74:	ldr	x0, [sp, #120]
  405a78:	ldr	w1, [sp, #60]
  405a7c:	add	w1, w1, #0x1
  405a80:	sxtw	x1, w1
  405a84:	lsl	x1, x1, #4
  405a88:	bl	40710c <__fxstatat@plt+0x54dc>
  405a8c:	str	x0, [sp, #120]
  405a90:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405a94:	add	x0, x0, #0x270
  405a98:	ldr	x1, [sp, #120]
  405a9c:	str	x1, [x0]
  405aa0:	ldrb	w0, [sp, #107]
  405aa4:	cmp	w0, #0x0
  405aa8:	b.eq	405ac0 <__fxstatat@plt+0x3e90>  // b.none
  405aac:	ldr	x2, [sp, #120]
  405ab0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405ab4:	add	x0, x0, #0x260
  405ab8:	ldp	x0, x1, [x0]
  405abc:	stp	x0, x1, [x2]
  405ac0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405ac4:	add	x0, x0, #0x258
  405ac8:	ldr	w0, [x0]
  405acc:	sxtw	x0, w0
  405ad0:	lsl	x0, x0, #4
  405ad4:	ldr	x1, [sp, #120]
  405ad8:	add	x3, x1, x0
  405adc:	ldr	w0, [sp, #60]
  405ae0:	add	w1, w0, #0x1
  405ae4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405ae8:	add	x0, x0, #0x258
  405aec:	ldr	w0, [x0]
  405af0:	sub	w0, w1, w0
  405af4:	sxtw	x0, w0
  405af8:	lsl	x0, x0, #4
  405afc:	mov	x2, x0
  405b00:	mov	w1, #0x0                   	// #0
  405b04:	mov	x0, x3
  405b08:	bl	401970 <memset@plt>
  405b0c:	ldr	w0, [sp, #60]
  405b10:	add	w1, w0, #0x1
  405b14:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405b18:	add	x0, x0, #0x258
  405b1c:	str	w1, [x0]
  405b20:	ldrsw	x0, [sp, #60]
  405b24:	lsl	x0, x0, #4
  405b28:	ldr	x1, [sp, #120]
  405b2c:	add	x0, x1, x0
  405b30:	ldr	x0, [x0]
  405b34:	str	x0, [sp, #88]
  405b38:	ldrsw	x0, [sp, #60]
  405b3c:	lsl	x0, x0, #4
  405b40:	ldr	x1, [sp, #120]
  405b44:	add	x0, x1, x0
  405b48:	ldr	x0, [x0, #8]
  405b4c:	str	x0, [sp, #112]
  405b50:	ldr	x0, [sp, #32]
  405b54:	ldr	w0, [x0, #4]
  405b58:	orr	w0, w0, #0x1
  405b5c:	str	w0, [sp, #84]
  405b60:	ldr	x0, [sp, #32]
  405b64:	ldr	w1, [x0]
  405b68:	ldr	x0, [sp, #32]
  405b6c:	add	x2, x0, #0x8
  405b70:	ldr	x0, [sp, #32]
  405b74:	ldr	x3, [x0, #40]
  405b78:	ldr	x0, [sp, #32]
  405b7c:	ldr	x0, [x0, #48]
  405b80:	str	x0, [sp]
  405b84:	mov	x7, x3
  405b88:	mov	x6, x2
  405b8c:	ldr	w5, [sp, #84]
  405b90:	mov	w4, w1
  405b94:	ldr	x3, [sp, #40]
  405b98:	ldr	x2, [sp, #48]
  405b9c:	ldr	x1, [sp, #88]
  405ba0:	ldr	x0, [sp, #112]
  405ba4:	bl	40428c <__fxstatat@plt+0x265c>
  405ba8:	str	x0, [sp, #72]
  405bac:	ldr	x1, [sp, #88]
  405bb0:	ldr	x0, [sp, #72]
  405bb4:	cmp	x1, x0
  405bb8:	b.hi	405c68 <__fxstatat@plt+0x4038>  // b.pmore
  405bbc:	ldr	x0, [sp, #72]
  405bc0:	add	x0, x0, #0x1
  405bc4:	str	x0, [sp, #88]
  405bc8:	ldrsw	x0, [sp, #60]
  405bcc:	lsl	x0, x0, #4
  405bd0:	ldr	x1, [sp, #120]
  405bd4:	add	x0, x1, x0
  405bd8:	ldr	x1, [sp, #88]
  405bdc:	str	x1, [x0]
  405be0:	ldr	x1, [sp, #112]
  405be4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405be8:	add	x0, x0, #0x368
  405bec:	cmp	x1, x0
  405bf0:	b.eq	405bfc <__fxstatat@plt+0x3fcc>  // b.none
  405bf4:	ldr	x0, [sp, #112]
  405bf8:	bl	401aa0 <free@plt>
  405bfc:	ldr	x0, [sp, #88]
  405c00:	bl	4070b0 <__fxstatat@plt+0x5480>
  405c04:	str	x0, [sp, #112]
  405c08:	ldrsw	x0, [sp, #60]
  405c0c:	lsl	x0, x0, #4
  405c10:	ldr	x1, [sp, #120]
  405c14:	add	x0, x1, x0
  405c18:	ldr	x1, [sp, #112]
  405c1c:	str	x1, [x0, #8]
  405c20:	ldr	x0, [sp, #32]
  405c24:	ldr	w1, [x0]
  405c28:	ldr	x0, [sp, #32]
  405c2c:	add	x2, x0, #0x8
  405c30:	ldr	x0, [sp, #32]
  405c34:	ldr	x3, [x0, #40]
  405c38:	ldr	x0, [sp, #32]
  405c3c:	ldr	x0, [x0, #48]
  405c40:	str	x0, [sp]
  405c44:	mov	x7, x3
  405c48:	mov	x6, x2
  405c4c:	ldr	w5, [sp, #84]
  405c50:	mov	w4, w1
  405c54:	ldr	x3, [sp, #40]
  405c58:	ldr	x2, [sp, #48]
  405c5c:	ldr	x1, [sp, #88]
  405c60:	ldr	x0, [sp, #112]
  405c64:	bl	40428c <__fxstatat@plt+0x265c>
  405c68:	bl	401bc0 <__errno_location@plt>
  405c6c:	mov	x1, x0
  405c70:	ldr	w0, [sp, #108]
  405c74:	str	w0, [x1]
  405c78:	ldr	x0, [sp, #112]
  405c7c:	ldp	x29, x30, [sp, #16]
  405c80:	add	sp, sp, #0x80
  405c84:	ret
  405c88:	stp	x29, x30, [sp, #-32]!
  405c8c:	mov	x29, sp
  405c90:	str	w0, [sp, #28]
  405c94:	str	x1, [sp, #16]
  405c98:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405c9c:	add	x3, x0, #0x330
  405ca0:	mov	x2, #0xffffffffffffffff    	// #-1
  405ca4:	ldr	x1, [sp, #16]
  405ca8:	ldr	w0, [sp, #28]
  405cac:	bl	4059cc <__fxstatat@plt+0x3d9c>
  405cb0:	ldp	x29, x30, [sp], #32
  405cb4:	ret
  405cb8:	stp	x29, x30, [sp, #-48]!
  405cbc:	mov	x29, sp
  405cc0:	str	w0, [sp, #44]
  405cc4:	str	x1, [sp, #32]
  405cc8:	str	x2, [sp, #24]
  405ccc:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405cd0:	add	x3, x0, #0x330
  405cd4:	ldr	x2, [sp, #24]
  405cd8:	ldr	x1, [sp, #32]
  405cdc:	ldr	w0, [sp, #44]
  405ce0:	bl	4059cc <__fxstatat@plt+0x3d9c>
  405ce4:	ldp	x29, x30, [sp], #48
  405ce8:	ret
  405cec:	stp	x29, x30, [sp, #-32]!
  405cf0:	mov	x29, sp
  405cf4:	str	x0, [sp, #24]
  405cf8:	ldr	x1, [sp, #24]
  405cfc:	mov	w0, #0x0                   	// #0
  405d00:	bl	405c88 <__fxstatat@plt+0x4058>
  405d04:	ldp	x29, x30, [sp], #32
  405d08:	ret
  405d0c:	stp	x29, x30, [sp, #-32]!
  405d10:	mov	x29, sp
  405d14:	str	x0, [sp, #24]
  405d18:	str	x1, [sp, #16]
  405d1c:	ldr	x2, [sp, #16]
  405d20:	ldr	x1, [sp, #24]
  405d24:	mov	w0, #0x0                   	// #0
  405d28:	bl	405cb8 <__fxstatat@plt+0x4088>
  405d2c:	ldp	x29, x30, [sp], #32
  405d30:	ret
  405d34:	stp	x29, x30, [sp, #-96]!
  405d38:	mov	x29, sp
  405d3c:	str	w0, [sp, #28]
  405d40:	str	w1, [sp, #24]
  405d44:	str	x2, [sp, #16]
  405d48:	add	x0, sp, #0x28
  405d4c:	mov	x8, x0
  405d50:	ldr	w0, [sp, #24]
  405d54:	bl	404144 <__fxstatat@plt+0x2514>
  405d58:	add	x0, sp, #0x28
  405d5c:	mov	x3, x0
  405d60:	mov	x2, #0xffffffffffffffff    	// #-1
  405d64:	ldr	x1, [sp, #16]
  405d68:	ldr	w0, [sp, #28]
  405d6c:	bl	4059cc <__fxstatat@plt+0x3d9c>
  405d70:	ldp	x29, x30, [sp], #96
  405d74:	ret
  405d78:	stp	x29, x30, [sp, #-112]!
  405d7c:	mov	x29, sp
  405d80:	str	w0, [sp, #44]
  405d84:	str	w1, [sp, #40]
  405d88:	str	x2, [sp, #32]
  405d8c:	str	x3, [sp, #24]
  405d90:	add	x0, sp, #0x38
  405d94:	mov	x8, x0
  405d98:	ldr	w0, [sp, #40]
  405d9c:	bl	404144 <__fxstatat@plt+0x2514>
  405da0:	add	x0, sp, #0x38
  405da4:	mov	x3, x0
  405da8:	ldr	x2, [sp, #24]
  405dac:	ldr	x1, [sp, #32]
  405db0:	ldr	w0, [sp, #44]
  405db4:	bl	4059cc <__fxstatat@plt+0x3d9c>
  405db8:	ldp	x29, x30, [sp], #112
  405dbc:	ret
  405dc0:	stp	x29, x30, [sp, #-32]!
  405dc4:	mov	x29, sp
  405dc8:	str	w0, [sp, #28]
  405dcc:	str	x1, [sp, #16]
  405dd0:	ldr	x2, [sp, #16]
  405dd4:	ldr	w1, [sp, #28]
  405dd8:	mov	w0, #0x0                   	// #0
  405ddc:	bl	405d34 <__fxstatat@plt+0x4104>
  405de0:	ldp	x29, x30, [sp], #32
  405de4:	ret
  405de8:	stp	x29, x30, [sp, #-48]!
  405dec:	mov	x29, sp
  405df0:	str	w0, [sp, #44]
  405df4:	str	x1, [sp, #32]
  405df8:	str	x2, [sp, #24]
  405dfc:	ldr	x3, [sp, #24]
  405e00:	ldr	x2, [sp, #32]
  405e04:	ldr	w1, [sp, #44]
  405e08:	mov	w0, #0x0                   	// #0
  405e0c:	bl	405d78 <__fxstatat@plt+0x4148>
  405e10:	ldp	x29, x30, [sp], #48
  405e14:	ret
  405e18:	stp	x29, x30, [sp, #-112]!
  405e1c:	mov	x29, sp
  405e20:	str	x0, [sp, #40]
  405e24:	str	x1, [sp, #32]
  405e28:	strb	w2, [sp, #31]
  405e2c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405e30:	add	x1, x0, #0x330
  405e34:	add	x0, sp, #0x38
  405e38:	ldp	x2, x3, [x1]
  405e3c:	stp	x2, x3, [x0]
  405e40:	ldp	x2, x3, [x1, #16]
  405e44:	stp	x2, x3, [x0, #16]
  405e48:	ldp	x2, x3, [x1, #32]
  405e4c:	stp	x2, x3, [x0, #32]
  405e50:	ldr	x1, [x1, #48]
  405e54:	str	x1, [x0, #48]
  405e58:	add	x0, sp, #0x38
  405e5c:	mov	w2, #0x1                   	// #1
  405e60:	ldrb	w1, [sp, #31]
  405e64:	bl	403fd4 <__fxstatat@plt+0x23a4>
  405e68:	add	x0, sp, #0x38
  405e6c:	mov	x3, x0
  405e70:	ldr	x2, [sp, #32]
  405e74:	ldr	x1, [sp, #40]
  405e78:	mov	w0, #0x0                   	// #0
  405e7c:	bl	4059cc <__fxstatat@plt+0x3d9c>
  405e80:	ldp	x29, x30, [sp], #112
  405e84:	ret
  405e88:	stp	x29, x30, [sp, #-32]!
  405e8c:	mov	x29, sp
  405e90:	str	x0, [sp, #24]
  405e94:	strb	w1, [sp, #23]
  405e98:	ldrb	w2, [sp, #23]
  405e9c:	mov	x1, #0xffffffffffffffff    	// #-1
  405ea0:	ldr	x0, [sp, #24]
  405ea4:	bl	405e18 <__fxstatat@plt+0x41e8>
  405ea8:	ldp	x29, x30, [sp], #32
  405eac:	ret
  405eb0:	stp	x29, x30, [sp, #-32]!
  405eb4:	mov	x29, sp
  405eb8:	str	x0, [sp, #24]
  405ebc:	mov	w1, #0x3a                  	// #58
  405ec0:	ldr	x0, [sp, #24]
  405ec4:	bl	405e88 <__fxstatat@plt+0x4258>
  405ec8:	ldp	x29, x30, [sp], #32
  405ecc:	ret
  405ed0:	stp	x29, x30, [sp, #-32]!
  405ed4:	mov	x29, sp
  405ed8:	str	x0, [sp, #24]
  405edc:	str	x1, [sp, #16]
  405ee0:	mov	w2, #0x3a                  	// #58
  405ee4:	ldr	x1, [sp, #16]
  405ee8:	ldr	x0, [sp, #24]
  405eec:	bl	405e18 <__fxstatat@plt+0x41e8>
  405ef0:	ldp	x29, x30, [sp], #32
  405ef4:	ret
  405ef8:	stp	x29, x30, [sp, #-160]!
  405efc:	mov	x29, sp
  405f00:	str	w0, [sp, #92]
  405f04:	str	w1, [sp, #88]
  405f08:	str	x2, [sp, #80]
  405f0c:	add	x0, sp, #0x10
  405f10:	mov	x8, x0
  405f14:	ldr	w0, [sp, #88]
  405f18:	bl	404144 <__fxstatat@plt+0x2514>
  405f1c:	add	x0, sp, #0x68
  405f20:	add	x1, sp, #0x10
  405f24:	ldp	x2, x3, [x1]
  405f28:	stp	x2, x3, [x0]
  405f2c:	ldp	x2, x3, [x1, #16]
  405f30:	stp	x2, x3, [x0, #16]
  405f34:	ldp	x2, x3, [x1, #32]
  405f38:	stp	x2, x3, [x0, #32]
  405f3c:	ldr	x1, [x1, #48]
  405f40:	str	x1, [x0, #48]
  405f44:	add	x0, sp, #0x68
  405f48:	mov	w2, #0x1                   	// #1
  405f4c:	mov	w1, #0x3a                  	// #58
  405f50:	bl	403fd4 <__fxstatat@plt+0x23a4>
  405f54:	add	x0, sp, #0x68
  405f58:	mov	x3, x0
  405f5c:	mov	x2, #0xffffffffffffffff    	// #-1
  405f60:	ldr	x1, [sp, #80]
  405f64:	ldr	w0, [sp, #92]
  405f68:	bl	4059cc <__fxstatat@plt+0x3d9c>
  405f6c:	ldp	x29, x30, [sp], #160
  405f70:	ret
  405f74:	stp	x29, x30, [sp, #-48]!
  405f78:	mov	x29, sp
  405f7c:	str	w0, [sp, #44]
  405f80:	str	x1, [sp, #32]
  405f84:	str	x2, [sp, #24]
  405f88:	str	x3, [sp, #16]
  405f8c:	mov	x4, #0xffffffffffffffff    	// #-1
  405f90:	ldr	x3, [sp, #16]
  405f94:	ldr	x2, [sp, #24]
  405f98:	ldr	x1, [sp, #32]
  405f9c:	ldr	w0, [sp, #44]
  405fa0:	bl	405fac <__fxstatat@plt+0x437c>
  405fa4:	ldp	x29, x30, [sp], #48
  405fa8:	ret
  405fac:	stp	x29, x30, [sp, #-128]!
  405fb0:	mov	x29, sp
  405fb4:	str	w0, [sp, #60]
  405fb8:	str	x1, [sp, #48]
  405fbc:	str	x2, [sp, #40]
  405fc0:	str	x3, [sp, #32]
  405fc4:	str	x4, [sp, #24]
  405fc8:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  405fcc:	add	x1, x0, #0x330
  405fd0:	add	x0, sp, #0x48
  405fd4:	ldp	x2, x3, [x1]
  405fd8:	stp	x2, x3, [x0]
  405fdc:	ldp	x2, x3, [x1, #16]
  405fe0:	stp	x2, x3, [x0, #16]
  405fe4:	ldp	x2, x3, [x1, #32]
  405fe8:	stp	x2, x3, [x0, #32]
  405fec:	ldr	x1, [x1, #48]
  405ff0:	str	x1, [x0, #48]
  405ff4:	add	x0, sp, #0x48
  405ff8:	ldr	x2, [sp, #40]
  405ffc:	ldr	x1, [sp, #48]
  406000:	bl	4040cc <__fxstatat@plt+0x249c>
  406004:	add	x0, sp, #0x48
  406008:	mov	x3, x0
  40600c:	ldr	x2, [sp, #24]
  406010:	ldr	x1, [sp, #32]
  406014:	ldr	w0, [sp, #60]
  406018:	bl	4059cc <__fxstatat@plt+0x3d9c>
  40601c:	ldp	x29, x30, [sp], #128
  406020:	ret
  406024:	stp	x29, x30, [sp, #-48]!
  406028:	mov	x29, sp
  40602c:	str	x0, [sp, #40]
  406030:	str	x1, [sp, #32]
  406034:	str	x2, [sp, #24]
  406038:	ldr	x3, [sp, #24]
  40603c:	ldr	x2, [sp, #32]
  406040:	ldr	x1, [sp, #40]
  406044:	mov	w0, #0x0                   	// #0
  406048:	bl	405f74 <__fxstatat@plt+0x4344>
  40604c:	ldp	x29, x30, [sp], #48
  406050:	ret
  406054:	stp	x29, x30, [sp, #-48]!
  406058:	mov	x29, sp
  40605c:	str	x0, [sp, #40]
  406060:	str	x1, [sp, #32]
  406064:	str	x2, [sp, #24]
  406068:	str	x3, [sp, #16]
  40606c:	ldr	x4, [sp, #16]
  406070:	ldr	x3, [sp, #24]
  406074:	ldr	x2, [sp, #32]
  406078:	ldr	x1, [sp, #40]
  40607c:	mov	w0, #0x0                   	// #0
  406080:	bl	405fac <__fxstatat@plt+0x437c>
  406084:	ldp	x29, x30, [sp], #48
  406088:	ret
  40608c:	stp	x29, x30, [sp, #-48]!
  406090:	mov	x29, sp
  406094:	str	w0, [sp, #44]
  406098:	str	x1, [sp, #32]
  40609c:	str	x2, [sp, #24]
  4060a0:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4060a4:	add	x3, x0, #0x278
  4060a8:	ldr	x2, [sp, #24]
  4060ac:	ldr	x1, [sp, #32]
  4060b0:	ldr	w0, [sp, #44]
  4060b4:	bl	4059cc <__fxstatat@plt+0x3d9c>
  4060b8:	ldp	x29, x30, [sp], #48
  4060bc:	ret
  4060c0:	stp	x29, x30, [sp, #-32]!
  4060c4:	mov	x29, sp
  4060c8:	str	x0, [sp, #24]
  4060cc:	str	x1, [sp, #16]
  4060d0:	ldr	x2, [sp, #16]
  4060d4:	ldr	x1, [sp, #24]
  4060d8:	mov	w0, #0x0                   	// #0
  4060dc:	bl	40608c <__fxstatat@plt+0x445c>
  4060e0:	ldp	x29, x30, [sp], #32
  4060e4:	ret
  4060e8:	stp	x29, x30, [sp, #-32]!
  4060ec:	mov	x29, sp
  4060f0:	str	w0, [sp, #28]
  4060f4:	str	x1, [sp, #16]
  4060f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4060fc:	ldr	x1, [sp, #16]
  406100:	ldr	w0, [sp, #28]
  406104:	bl	40608c <__fxstatat@plt+0x445c>
  406108:	ldp	x29, x30, [sp], #32
  40610c:	ret
  406110:	stp	x29, x30, [sp, #-32]!
  406114:	mov	x29, sp
  406118:	str	x0, [sp, #24]
  40611c:	ldr	x1, [sp, #24]
  406120:	mov	w0, #0x0                   	// #0
  406124:	bl	4060e8 <__fxstatat@plt+0x44b8>
  406128:	ldp	x29, x30, [sp], #32
  40612c:	ret
  406130:	stp	x29, x30, [sp, #-160]!
  406134:	mov	x29, sp
  406138:	str	x0, [sp, #24]
  40613c:	add	x0, sp, #0x20
  406140:	mov	x1, x0
  406144:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406148:	add	x0, x0, #0xa0
  40614c:	bl	40d988 <__fxstatat@plt+0xbd58>
  406150:	cmp	w0, #0x0
  406154:	b.eq	406160 <__fxstatat@plt+0x4530>  // b.none
  406158:	mov	x0, #0x0                   	// #0
  40615c:	b	40617c <__fxstatat@plt+0x454c>
  406160:	ldr	x1, [sp, #40]
  406164:	ldr	x0, [sp, #24]
  406168:	str	x1, [x0]
  40616c:	ldr	x1, [sp, #32]
  406170:	ldr	x0, [sp, #24]
  406174:	str	x1, [x0, #8]
  406178:	ldr	x0, [sp, #24]
  40617c:	ldp	x29, x30, [sp], #160
  406180:	ret
  406184:	stp	x29, x30, [sp, #-176]!
  406188:	mov	x29, sp
  40618c:	str	x0, [sp, #56]
  406190:	str	x1, [sp, #48]
  406194:	str	x2, [sp, #40]
  406198:	str	x3, [sp, #32]
  40619c:	str	x4, [sp, #24]
  4061a0:	str	x5, [sp, #16]
  4061a4:	str	xzr, [sp, #152]
  4061a8:	ldr	x0, [sp, #40]
  4061ac:	ldr	w0, [x0]
  4061b0:	str	w0, [sp, #148]
  4061b4:	ldr	x0, [sp, #32]
  4061b8:	cmp	x0, #0x0
  4061bc:	b.eq	4061cc <__fxstatat@plt+0x459c>  // b.none
  4061c0:	ldr	x0, [sp, #32]
  4061c4:	ldr	w0, [x0]
  4061c8:	b	4061d0 <__fxstatat@plt+0x45a0>
  4061cc:	mov	w0, #0xffffffff            	// #-1
  4061d0:	str	w0, [sp, #144]
  4061d4:	str	xzr, [sp, #168]
  4061d8:	ldr	x0, [sp, #24]
  4061dc:	cmp	x0, #0x0
  4061e0:	b.eq	4061ec <__fxstatat@plt+0x45bc>  // b.none
  4061e4:	ldr	x0, [sp, #24]
  4061e8:	str	xzr, [x0]
  4061ec:	ldr	x0, [sp, #16]
  4061f0:	cmp	x0, #0x0
  4061f4:	b.eq	406200 <__fxstatat@plt+0x45d0>  // b.none
  4061f8:	ldr	x0, [sp, #16]
  4061fc:	str	xzr, [x0]
  406200:	str	xzr, [sp, #160]
  406204:	ldr	x0, [sp, #48]
  406208:	cmp	x0, #0x0
  40620c:	b.ne	406230 <__fxstatat@plt+0x4600>  // b.any
  406210:	ldr	x0, [sp, #56]
  406214:	ldrb	w0, [x0]
  406218:	cmp	w0, #0x0
  40621c:	b.eq	406274 <__fxstatat@plt+0x4644>  // b.none
  406220:	ldr	x0, [sp, #56]
  406224:	bl	407280 <__fxstatat@plt+0x5650>
  406228:	str	x0, [sp, #160]
  40622c:	b	406274 <__fxstatat@plt+0x4644>
  406230:	ldr	x1, [sp, #48]
  406234:	ldr	x0, [sp, #56]
  406238:	sub	x0, x1, x0
  40623c:	str	x0, [sp, #136]
  406240:	ldr	x0, [sp, #136]
  406244:	cmp	x0, #0x0
  406248:	b.eq	406274 <__fxstatat@plt+0x4644>  // b.none
  40624c:	ldr	x0, [sp, #136]
  406250:	add	x0, x0, #0x1
  406254:	mov	x1, x0
  406258:	ldr	x0, [sp, #56]
  40625c:	bl	407254 <__fxstatat@plt+0x5624>
  406260:	str	x0, [sp, #160]
  406264:	ldr	x1, [sp, #160]
  406268:	ldr	x0, [sp, #136]
  40626c:	add	x0, x1, x0
  406270:	strb	wzr, [x0]
  406274:	ldr	x0, [sp, #48]
  406278:	cmp	x0, #0x0
  40627c:	b.eq	4062a0 <__fxstatat@plt+0x4670>  // b.none
  406280:	ldr	x0, [sp, #48]
  406284:	add	x0, x0, #0x1
  406288:	ldrb	w0, [x0]
  40628c:	cmp	w0, #0x0
  406290:	b.eq	4062a0 <__fxstatat@plt+0x4670>  // b.none
  406294:	ldr	x0, [sp, #48]
  406298:	add	x0, x0, #0x1
  40629c:	b	4062a4 <__fxstatat@plt+0x4674>
  4062a0:	mov	x0, #0x0                   	// #0
  4062a4:	str	x0, [sp, #128]
  4062a8:	ldr	x0, [sp, #160]
  4062ac:	cmp	x0, #0x0
  4062b0:	b.eq	40640c <__fxstatat@plt+0x47dc>  // b.none
  4062b4:	ldr	x0, [sp, #160]
  4062b8:	ldrb	w0, [x0]
  4062bc:	cmp	w0, #0x2b
  4062c0:	b.eq	4062d0 <__fxstatat@plt+0x46a0>  // b.none
  4062c4:	ldr	x0, [sp, #160]
  4062c8:	bl	401980 <getpwnam@plt>
  4062cc:	b	4062d4 <__fxstatat@plt+0x46a4>
  4062d0:	mov	x0, #0x0                   	// #0
  4062d4:	str	x0, [sp, #120]
  4062d8:	ldr	x0, [sp, #120]
  4062dc:	cmp	x0, #0x0
  4062e0:	b.ne	40639c <__fxstatat@plt+0x476c>  // b.any
  4062e4:	ldr	x0, [sp, #48]
  4062e8:	cmp	x0, #0x0
  4062ec:	b.eq	406304 <__fxstatat@plt+0x46d4>  // b.none
  4062f0:	ldr	x0, [sp, #128]
  4062f4:	cmp	x0, #0x0
  4062f8:	b.ne	406304 <__fxstatat@plt+0x46d4>  // b.any
  4062fc:	mov	w0, #0x1                   	// #1
  406300:	b	406308 <__fxstatat@plt+0x46d8>
  406304:	mov	w0, #0x0                   	// #0
  406308:	strb	w0, [sp, #111]
  40630c:	ldrb	w0, [sp, #111]
  406310:	and	w0, w0, #0x1
  406314:	strb	w0, [sp, #111]
  406318:	ldrb	w0, [sp, #111]
  40631c:	cmp	w0, #0x0
  406320:	b.eq	406338 <__fxstatat@plt+0x4708>  // b.none
  406324:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  406328:	add	x0, x0, #0x2b0
  40632c:	ldr	x0, [x0]
  406330:	str	x0, [sp, #168]
  406334:	b	406408 <__fxstatat@plt+0x47d8>
  406338:	add	x1, sp, #0x60
  40633c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406340:	add	x4, x0, #0xa8
  406344:	mov	x3, x1
  406348:	mov	w2, #0xa                   	// #10
  40634c:	mov	x1, #0x0                   	// #0
  406350:	ldr	x0, [sp, #160]
  406354:	bl	4074b8 <__fxstatat@plt+0x5888>
  406358:	cmp	w0, #0x0
  40635c:	b.ne	406388 <__fxstatat@plt+0x4758>  // b.any
  406360:	ldr	x1, [sp, #96]
  406364:	mov	x0, #0xffffffff            	// #4294967295
  406368:	cmp	x1, x0
  40636c:	b.hi	406388 <__fxstatat@plt+0x4758>  // b.pmore
  406370:	ldr	x0, [sp, #96]
  406374:	cmn	w0, #0x1
  406378:	b.eq	406388 <__fxstatat@plt+0x4758>  // b.none
  40637c:	ldr	x0, [sp, #96]
  406380:	str	w0, [sp, #148]
  406384:	b	406408 <__fxstatat@plt+0x47d8>
  406388:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  40638c:	add	x0, x0, #0x2b8
  406390:	ldr	x0, [x0]
  406394:	str	x0, [sp, #168]
  406398:	b	406408 <__fxstatat@plt+0x47d8>
  40639c:	ldr	x0, [sp, #120]
  4063a0:	ldr	w0, [x0, #16]
  4063a4:	str	w0, [sp, #148]
  4063a8:	ldr	x0, [sp, #128]
  4063ac:	cmp	x0, #0x0
  4063b0:	b.ne	406408 <__fxstatat@plt+0x47d8>  // b.any
  4063b4:	ldr	x0, [sp, #48]
  4063b8:	cmp	x0, #0x0
  4063bc:	b.eq	406408 <__fxstatat@plt+0x47d8>  // b.none
  4063c0:	ldr	x0, [sp, #120]
  4063c4:	ldr	w0, [x0, #20]
  4063c8:	str	w0, [sp, #144]
  4063cc:	ldr	w0, [sp, #144]
  4063d0:	bl	401be0 <getgrgid@plt>
  4063d4:	str	x0, [sp, #112]
  4063d8:	ldr	x0, [sp, #112]
  4063dc:	cmp	x0, #0x0
  4063e0:	b.eq	4063f0 <__fxstatat@plt+0x47c0>  // b.none
  4063e4:	ldr	x0, [sp, #112]
  4063e8:	ldr	x0, [x0]
  4063ec:	b	4063fc <__fxstatat@plt+0x47cc>
  4063f0:	ldr	w0, [sp, #144]
  4063f4:	add	x1, sp, #0x48
  4063f8:	bl	403d60 <__fxstatat@plt+0x2130>
  4063fc:	bl	407280 <__fxstatat@plt+0x5650>
  406400:	str	x0, [sp, #152]
  406404:	bl	4018a0 <endgrent@plt>
  406408:	bl	401b30 <endpwent@plt>
  40640c:	ldr	x0, [sp, #128]
  406410:	cmp	x0, #0x0
  406414:	b.eq	4064d4 <__fxstatat@plt+0x48a4>  // b.none
  406418:	ldr	x0, [sp, #168]
  40641c:	cmp	x0, #0x0
  406420:	b.ne	4064d4 <__fxstatat@plt+0x48a4>  // b.any
  406424:	ldr	x0, [sp, #128]
  406428:	ldrb	w0, [x0]
  40642c:	cmp	w0, #0x2b
  406430:	b.eq	406440 <__fxstatat@plt+0x4810>  // b.none
  406434:	ldr	x0, [sp, #128]
  406438:	bl	401860 <getgrnam@plt>
  40643c:	b	406444 <__fxstatat@plt+0x4814>
  406440:	mov	x0, #0x0                   	// #0
  406444:	str	x0, [sp, #112]
  406448:	ldr	x0, [sp, #112]
  40644c:	cmp	x0, #0x0
  406450:	b.ne	4064b8 <__fxstatat@plt+0x4888>  // b.any
  406454:	add	x1, sp, #0x40
  406458:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40645c:	add	x4, x0, #0xa8
  406460:	mov	x3, x1
  406464:	mov	w2, #0xa                   	// #10
  406468:	mov	x1, #0x0                   	// #0
  40646c:	ldr	x0, [sp, #128]
  406470:	bl	4074b8 <__fxstatat@plt+0x5888>
  406474:	cmp	w0, #0x0
  406478:	b.ne	4064a4 <__fxstatat@plt+0x4874>  // b.any
  40647c:	ldr	x1, [sp, #64]
  406480:	mov	x0, #0xffffffff            	// #4294967295
  406484:	cmp	x1, x0
  406488:	b.hi	4064a4 <__fxstatat@plt+0x4874>  // b.pmore
  40648c:	ldr	x0, [sp, #64]
  406490:	cmn	w0, #0x1
  406494:	b.eq	4064a4 <__fxstatat@plt+0x4874>  // b.none
  406498:	ldr	x0, [sp, #64]
  40649c:	str	w0, [sp, #144]
  4064a0:	b	4064c4 <__fxstatat@plt+0x4894>
  4064a4:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4064a8:	add	x0, x0, #0x2c0
  4064ac:	ldr	x0, [x0]
  4064b0:	str	x0, [sp, #168]
  4064b4:	b	4064c4 <__fxstatat@plt+0x4894>
  4064b8:	ldr	x0, [sp, #112]
  4064bc:	ldr	w0, [x0, #16]
  4064c0:	str	w0, [sp, #144]
  4064c4:	bl	4018a0 <endgrent@plt>
  4064c8:	ldr	x0, [sp, #128]
  4064cc:	bl	407280 <__fxstatat@plt+0x5650>
  4064d0:	str	x0, [sp, #152]
  4064d4:	ldr	x0, [sp, #168]
  4064d8:	cmp	x0, #0x0
  4064dc:	b.ne	40653c <__fxstatat@plt+0x490c>  // b.any
  4064e0:	ldr	x0, [sp, #40]
  4064e4:	ldr	w1, [sp, #148]
  4064e8:	str	w1, [x0]
  4064ec:	ldr	x0, [sp, #32]
  4064f0:	cmp	x0, #0x0
  4064f4:	b.eq	406504 <__fxstatat@plt+0x48d4>  // b.none
  4064f8:	ldr	x0, [sp, #32]
  4064fc:	ldr	w1, [sp, #144]
  406500:	str	w1, [x0]
  406504:	ldr	x0, [sp, #24]
  406508:	cmp	x0, #0x0
  40650c:	b.eq	406520 <__fxstatat@plt+0x48f0>  // b.none
  406510:	ldr	x0, [sp, #24]
  406514:	ldr	x1, [sp, #160]
  406518:	str	x1, [x0]
  40651c:	str	xzr, [sp, #160]
  406520:	ldr	x0, [sp, #16]
  406524:	cmp	x0, #0x0
  406528:	b.eq	40653c <__fxstatat@plt+0x490c>  // b.none
  40652c:	ldr	x0, [sp, #16]
  406530:	ldr	x1, [sp, #152]
  406534:	str	x1, [x0]
  406538:	str	xzr, [sp, #152]
  40653c:	ldr	x0, [sp, #160]
  406540:	bl	401aa0 <free@plt>
  406544:	ldr	x0, [sp, #152]
  406548:	bl	401aa0 <free@plt>
  40654c:	ldr	x0, [sp, #168]
  406550:	cmp	x0, #0x0
  406554:	b.eq	406564 <__fxstatat@plt+0x4934>  // b.none
  406558:	ldr	x0, [sp, #168]
  40655c:	bl	401bf0 <gettext@plt>
  406560:	b	406568 <__fxstatat@plt+0x4938>
  406564:	mov	x0, #0x0                   	// #0
  406568:	ldp	x29, x30, [sp], #176
  40656c:	ret
  406570:	stp	x29, x30, [sp, #-96]!
  406574:	mov	x29, sp
  406578:	str	x0, [sp, #56]
  40657c:	str	x1, [sp, #48]
  406580:	str	x2, [sp, #40]
  406584:	str	x3, [sp, #32]
  406588:	str	x4, [sp, #24]
  40658c:	ldr	x0, [sp, #40]
  406590:	cmp	x0, #0x0
  406594:	b.eq	4065a8 <__fxstatat@plt+0x4978>  // b.none
  406598:	mov	w1, #0x3a                  	// #58
  40659c:	ldr	x0, [sp, #56]
  4065a0:	bl	401ad0 <strchr@plt>
  4065a4:	b	4065ac <__fxstatat@plt+0x497c>
  4065a8:	mov	x0, #0x0                   	// #0
  4065ac:	str	x0, [sp, #80]
  4065b0:	ldr	x5, [sp, #24]
  4065b4:	ldr	x4, [sp, #32]
  4065b8:	ldr	x3, [sp, #40]
  4065bc:	ldr	x2, [sp, #48]
  4065c0:	ldr	x1, [sp, #80]
  4065c4:	ldr	x0, [sp, #56]
  4065c8:	bl	406184 <__fxstatat@plt+0x4554>
  4065cc:	str	x0, [sp, #88]
  4065d0:	ldr	x0, [sp, #40]
  4065d4:	cmp	x0, #0x0
  4065d8:	b.eq	406638 <__fxstatat@plt+0x4a08>  // b.none
  4065dc:	ldr	x0, [sp, #80]
  4065e0:	cmp	x0, #0x0
  4065e4:	b.ne	406638 <__fxstatat@plt+0x4a08>  // b.any
  4065e8:	ldr	x0, [sp, #88]
  4065ec:	cmp	x0, #0x0
  4065f0:	b.eq	406638 <__fxstatat@plt+0x4a08>  // b.none
  4065f4:	mov	w1, #0x2e                  	// #46
  4065f8:	ldr	x0, [sp, #56]
  4065fc:	bl	401ad0 <strchr@plt>
  406600:	str	x0, [sp, #72]
  406604:	ldr	x0, [sp, #72]
  406608:	cmp	x0, #0x0
  40660c:	b.eq	406638 <__fxstatat@plt+0x4a08>  // b.none
  406610:	ldr	x5, [sp, #24]
  406614:	ldr	x4, [sp, #32]
  406618:	ldr	x3, [sp, #40]
  40661c:	ldr	x2, [sp, #48]
  406620:	ldr	x1, [sp, #72]
  406624:	ldr	x0, [sp, #56]
  406628:	bl	406184 <__fxstatat@plt+0x4554>
  40662c:	cmp	x0, #0x0
  406630:	b.ne	406638 <__fxstatat@plt+0x4a08>  // b.any
  406634:	str	xzr, [sp, #88]
  406638:	ldr	x0, [sp, #88]
  40663c:	ldp	x29, x30, [sp], #96
  406640:	ret
  406644:	sub	sp, sp, #0x60
  406648:	stp	x29, x30, [sp, #32]
  40664c:	add	x29, sp, #0x20
  406650:	str	x0, [sp, #88]
  406654:	str	x1, [sp, #80]
  406658:	str	x2, [sp, #72]
  40665c:	str	x3, [sp, #64]
  406660:	str	x4, [sp, #56]
  406664:	str	x5, [sp, #48]
  406668:	ldr	x0, [sp, #80]
  40666c:	cmp	x0, #0x0
  406670:	b.eq	406694 <__fxstatat@plt+0x4a64>  // b.none
  406674:	ldr	x4, [sp, #64]
  406678:	ldr	x3, [sp, #72]
  40667c:	ldr	x2, [sp, #80]
  406680:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406684:	add	x1, x0, #0xe0
  406688:	ldr	x0, [sp, #88]
  40668c:	bl	401c10 <fprintf@plt>
  406690:	b	4066ac <__fxstatat@plt+0x4a7c>
  406694:	ldr	x3, [sp, #64]
  406698:	ldr	x2, [sp, #72]
  40669c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4066a0:	add	x1, x0, #0xf0
  4066a4:	ldr	x0, [sp, #88]
  4066a8:	bl	401c10 <fprintf@plt>
  4066ac:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4066b0:	add	x0, x0, #0xf8
  4066b4:	bl	401bf0 <gettext@plt>
  4066b8:	mov	w3, #0x7e3                 	// #2019
  4066bc:	mov	x2, x0
  4066c0:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4066c4:	add	x1, x0, #0x428
  4066c8:	ldr	x0, [sp, #88]
  4066cc:	bl	401c10 <fprintf@plt>
  4066d0:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4066d4:	add	x0, x0, #0x100
  4066d8:	bl	401bf0 <gettext@plt>
  4066dc:	ldr	x1, [sp, #88]
  4066e0:	bl	401b60 <fputs_unlocked@plt>
  4066e4:	ldr	x0, [sp, #48]
  4066e8:	cmp	x0, #0x9
  4066ec:	b.eq	406ac0 <__fxstatat@plt+0x4e90>  // b.none
  4066f0:	ldr	x0, [sp, #48]
  4066f4:	cmp	x0, #0x9
  4066f8:	b.hi	406b58 <__fxstatat@plt+0x4f28>  // b.pmore
  4066fc:	ldr	x0, [sp, #48]
  406700:	cmp	x0, #0x8
  406704:	b.eq	406a3c <__fxstatat@plt+0x4e0c>  // b.none
  406708:	ldr	x0, [sp, #48]
  40670c:	cmp	x0, #0x8
  406710:	b.hi	406b58 <__fxstatat@plt+0x4f28>  // b.pmore
  406714:	ldr	x0, [sp, #48]
  406718:	cmp	x0, #0x7
  40671c:	b.eq	4069b0 <__fxstatat@plt+0x4d80>  // b.none
  406720:	ldr	x0, [sp, #48]
  406724:	cmp	x0, #0x7
  406728:	b.hi	406b58 <__fxstatat@plt+0x4f28>  // b.pmore
  40672c:	ldr	x0, [sp, #48]
  406730:	cmp	x0, #0x6
  406734:	b.eq	406934 <__fxstatat@plt+0x4d04>  // b.none
  406738:	ldr	x0, [sp, #48]
  40673c:	cmp	x0, #0x6
  406740:	b.hi	406b58 <__fxstatat@plt+0x4f28>  // b.pmore
  406744:	ldr	x0, [sp, #48]
  406748:	cmp	x0, #0x5
  40674c:	b.eq	4068c8 <__fxstatat@plt+0x4c98>  // b.none
  406750:	ldr	x0, [sp, #48]
  406754:	cmp	x0, #0x5
  406758:	b.hi	406b58 <__fxstatat@plt+0x4f28>  // b.pmore
  40675c:	ldr	x0, [sp, #48]
  406760:	cmp	x0, #0x4
  406764:	b.eq	40686c <__fxstatat@plt+0x4c3c>  // b.none
  406768:	ldr	x0, [sp, #48]
  40676c:	cmp	x0, #0x4
  406770:	b.hi	406b58 <__fxstatat@plt+0x4f28>  // b.pmore
  406774:	ldr	x0, [sp, #48]
  406778:	cmp	x0, #0x3
  40677c:	b.eq	406820 <__fxstatat@plt+0x4bf0>  // b.none
  406780:	ldr	x0, [sp, #48]
  406784:	cmp	x0, #0x3
  406788:	b.hi	406b58 <__fxstatat@plt+0x4f28>  // b.pmore
  40678c:	ldr	x0, [sp, #48]
  406790:	cmp	x0, #0x2
  406794:	b.eq	4067e4 <__fxstatat@plt+0x4bb4>  // b.none
  406798:	ldr	x0, [sp, #48]
  40679c:	cmp	x0, #0x2
  4067a0:	b.hi	406b58 <__fxstatat@plt+0x4f28>  // b.pmore
  4067a4:	ldr	x0, [sp, #48]
  4067a8:	cmp	x0, #0x0
  4067ac:	b.eq	406bf0 <__fxstatat@plt+0x4fc0>  // b.none
  4067b0:	ldr	x0, [sp, #48]
  4067b4:	cmp	x0, #0x1
  4067b8:	b.ne	406b58 <__fxstatat@plt+0x4f28>  // b.any
  4067bc:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4067c0:	add	x0, x0, #0x1d0
  4067c4:	bl	401bf0 <gettext@plt>
  4067c8:	mov	x1, x0
  4067cc:	ldr	x0, [sp, #56]
  4067d0:	ldr	x0, [x0]
  4067d4:	mov	x2, x0
  4067d8:	ldr	x0, [sp, #88]
  4067dc:	bl	401c10 <fprintf@plt>
  4067e0:	b	406bf4 <__fxstatat@plt+0x4fc4>
  4067e4:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4067e8:	add	x0, x0, #0x1e0
  4067ec:	bl	401bf0 <gettext@plt>
  4067f0:	mov	x4, x0
  4067f4:	ldr	x0, [sp, #56]
  4067f8:	ldr	x1, [x0]
  4067fc:	ldr	x0, [sp, #56]
  406800:	add	x0, x0, #0x8
  406804:	ldr	x0, [x0]
  406808:	mov	x3, x0
  40680c:	mov	x2, x1
  406810:	mov	x1, x4
  406814:	ldr	x0, [sp, #88]
  406818:	bl	401c10 <fprintf@plt>
  40681c:	b	406bf4 <__fxstatat@plt+0x4fc4>
  406820:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406824:	add	x0, x0, #0x1f8
  406828:	bl	401bf0 <gettext@plt>
  40682c:	mov	x5, x0
  406830:	ldr	x0, [sp, #56]
  406834:	ldr	x1, [x0]
  406838:	ldr	x0, [sp, #56]
  40683c:	add	x0, x0, #0x8
  406840:	ldr	x2, [x0]
  406844:	ldr	x0, [sp, #56]
  406848:	add	x0, x0, #0x10
  40684c:	ldr	x0, [x0]
  406850:	mov	x4, x0
  406854:	mov	x3, x2
  406858:	mov	x2, x1
  40685c:	mov	x1, x5
  406860:	ldr	x0, [sp, #88]
  406864:	bl	401c10 <fprintf@plt>
  406868:	b	406bf4 <__fxstatat@plt+0x4fc4>
  40686c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406870:	add	x0, x0, #0x218
  406874:	bl	401bf0 <gettext@plt>
  406878:	mov	x6, x0
  40687c:	ldr	x0, [sp, #56]
  406880:	ldr	x1, [x0]
  406884:	ldr	x0, [sp, #56]
  406888:	add	x0, x0, #0x8
  40688c:	ldr	x2, [x0]
  406890:	ldr	x0, [sp, #56]
  406894:	add	x0, x0, #0x10
  406898:	ldr	x3, [x0]
  40689c:	ldr	x0, [sp, #56]
  4068a0:	add	x0, x0, #0x18
  4068a4:	ldr	x0, [x0]
  4068a8:	mov	x5, x0
  4068ac:	mov	x4, x3
  4068b0:	mov	x3, x2
  4068b4:	mov	x2, x1
  4068b8:	mov	x1, x6
  4068bc:	ldr	x0, [sp, #88]
  4068c0:	bl	401c10 <fprintf@plt>
  4068c4:	b	406bf4 <__fxstatat@plt+0x4fc4>
  4068c8:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4068cc:	add	x0, x0, #0x238
  4068d0:	bl	401bf0 <gettext@plt>
  4068d4:	mov	x7, x0
  4068d8:	ldr	x0, [sp, #56]
  4068dc:	ldr	x1, [x0]
  4068e0:	ldr	x0, [sp, #56]
  4068e4:	add	x0, x0, #0x8
  4068e8:	ldr	x2, [x0]
  4068ec:	ldr	x0, [sp, #56]
  4068f0:	add	x0, x0, #0x10
  4068f4:	ldr	x3, [x0]
  4068f8:	ldr	x0, [sp, #56]
  4068fc:	add	x0, x0, #0x18
  406900:	ldr	x4, [x0]
  406904:	ldr	x0, [sp, #56]
  406908:	add	x0, x0, #0x20
  40690c:	ldr	x0, [x0]
  406910:	mov	x6, x0
  406914:	mov	x5, x4
  406918:	mov	x4, x3
  40691c:	mov	x3, x2
  406920:	mov	x2, x1
  406924:	mov	x1, x7
  406928:	ldr	x0, [sp, #88]
  40692c:	bl	401c10 <fprintf@plt>
  406930:	b	406bf4 <__fxstatat@plt+0x4fc4>
  406934:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406938:	add	x0, x0, #0x260
  40693c:	bl	401bf0 <gettext@plt>
  406940:	mov	x8, x0
  406944:	ldr	x0, [sp, #56]
  406948:	ldr	x1, [x0]
  40694c:	ldr	x0, [sp, #56]
  406950:	add	x0, x0, #0x8
  406954:	ldr	x2, [x0]
  406958:	ldr	x0, [sp, #56]
  40695c:	add	x0, x0, #0x10
  406960:	ldr	x3, [x0]
  406964:	ldr	x0, [sp, #56]
  406968:	add	x0, x0, #0x18
  40696c:	ldr	x4, [x0]
  406970:	ldr	x0, [sp, #56]
  406974:	add	x0, x0, #0x20
  406978:	ldr	x5, [x0]
  40697c:	ldr	x0, [sp, #56]
  406980:	add	x0, x0, #0x28
  406984:	ldr	x0, [x0]
  406988:	mov	x7, x0
  40698c:	mov	x6, x5
  406990:	mov	x5, x4
  406994:	mov	x4, x3
  406998:	mov	x3, x2
  40699c:	mov	x2, x1
  4069a0:	mov	x1, x8
  4069a4:	ldr	x0, [sp, #88]
  4069a8:	bl	401c10 <fprintf@plt>
  4069ac:	b	406bf4 <__fxstatat@plt+0x4fc4>
  4069b0:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4069b4:	add	x0, x0, #0x288
  4069b8:	bl	401bf0 <gettext@plt>
  4069bc:	mov	x8, x0
  4069c0:	ldr	x0, [sp, #56]
  4069c4:	ldr	x1, [x0]
  4069c8:	ldr	x0, [sp, #56]
  4069cc:	add	x0, x0, #0x8
  4069d0:	ldr	x2, [x0]
  4069d4:	ldr	x0, [sp, #56]
  4069d8:	add	x0, x0, #0x10
  4069dc:	ldr	x3, [x0]
  4069e0:	ldr	x0, [sp, #56]
  4069e4:	add	x0, x0, #0x18
  4069e8:	ldr	x4, [x0]
  4069ec:	ldr	x0, [sp, #56]
  4069f0:	add	x0, x0, #0x20
  4069f4:	ldr	x5, [x0]
  4069f8:	ldr	x0, [sp, #56]
  4069fc:	add	x0, x0, #0x28
  406a00:	ldr	x6, [x0]
  406a04:	ldr	x0, [sp, #56]
  406a08:	add	x0, x0, #0x30
  406a0c:	ldr	x0, [x0]
  406a10:	str	x0, [sp]
  406a14:	mov	x7, x6
  406a18:	mov	x6, x5
  406a1c:	mov	x5, x4
  406a20:	mov	x4, x3
  406a24:	mov	x3, x2
  406a28:	mov	x2, x1
  406a2c:	mov	x1, x8
  406a30:	ldr	x0, [sp, #88]
  406a34:	bl	401c10 <fprintf@plt>
  406a38:	b	406bf4 <__fxstatat@plt+0x4fc4>
  406a3c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406a40:	add	x0, x0, #0x2b8
  406a44:	bl	401bf0 <gettext@plt>
  406a48:	mov	x8, x0
  406a4c:	ldr	x0, [sp, #56]
  406a50:	ldr	x2, [x0]
  406a54:	ldr	x0, [sp, #56]
  406a58:	add	x0, x0, #0x8
  406a5c:	ldr	x3, [x0]
  406a60:	ldr	x0, [sp, #56]
  406a64:	add	x0, x0, #0x10
  406a68:	ldr	x4, [x0]
  406a6c:	ldr	x0, [sp, #56]
  406a70:	add	x0, x0, #0x18
  406a74:	ldr	x5, [x0]
  406a78:	ldr	x0, [sp, #56]
  406a7c:	add	x0, x0, #0x20
  406a80:	ldr	x6, [x0]
  406a84:	ldr	x0, [sp, #56]
  406a88:	add	x0, x0, #0x28
  406a8c:	ldr	x7, [x0]
  406a90:	ldr	x0, [sp, #56]
  406a94:	add	x0, x0, #0x30
  406a98:	ldr	x0, [x0]
  406a9c:	ldr	x1, [sp, #56]
  406aa0:	add	x1, x1, #0x38
  406aa4:	ldr	x1, [x1]
  406aa8:	str	x1, [sp, #8]
  406aac:	str	x0, [sp]
  406ab0:	mov	x1, x8
  406ab4:	ldr	x0, [sp, #88]
  406ab8:	bl	401c10 <fprintf@plt>
  406abc:	b	406bf4 <__fxstatat@plt+0x4fc4>
  406ac0:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406ac4:	add	x0, x0, #0x2e8
  406ac8:	bl	401bf0 <gettext@plt>
  406acc:	mov	x9, x0
  406ad0:	ldr	x0, [sp, #56]
  406ad4:	ldr	x8, [x0]
  406ad8:	ldr	x0, [sp, #56]
  406adc:	add	x0, x0, #0x8
  406ae0:	ldr	x3, [x0]
  406ae4:	ldr	x0, [sp, #56]
  406ae8:	add	x0, x0, #0x10
  406aec:	ldr	x4, [x0]
  406af0:	ldr	x0, [sp, #56]
  406af4:	add	x0, x0, #0x18
  406af8:	ldr	x5, [x0]
  406afc:	ldr	x0, [sp, #56]
  406b00:	add	x0, x0, #0x20
  406b04:	ldr	x6, [x0]
  406b08:	ldr	x0, [sp, #56]
  406b0c:	add	x0, x0, #0x28
  406b10:	ldr	x7, [x0]
  406b14:	ldr	x0, [sp, #56]
  406b18:	add	x0, x0, #0x30
  406b1c:	ldr	x0, [x0]
  406b20:	ldr	x1, [sp, #56]
  406b24:	add	x1, x1, #0x38
  406b28:	ldr	x1, [x1]
  406b2c:	ldr	x2, [sp, #56]
  406b30:	add	x2, x2, #0x40
  406b34:	ldr	x2, [x2]
  406b38:	str	x2, [sp, #16]
  406b3c:	str	x1, [sp, #8]
  406b40:	str	x0, [sp]
  406b44:	mov	x2, x8
  406b48:	mov	x1, x9
  406b4c:	ldr	x0, [sp, #88]
  406b50:	bl	401c10 <fprintf@plt>
  406b54:	b	406bf4 <__fxstatat@plt+0x4fc4>
  406b58:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406b5c:	add	x0, x0, #0x320
  406b60:	bl	401bf0 <gettext@plt>
  406b64:	mov	x9, x0
  406b68:	ldr	x0, [sp, #56]
  406b6c:	ldr	x8, [x0]
  406b70:	ldr	x0, [sp, #56]
  406b74:	add	x0, x0, #0x8
  406b78:	ldr	x3, [x0]
  406b7c:	ldr	x0, [sp, #56]
  406b80:	add	x0, x0, #0x10
  406b84:	ldr	x4, [x0]
  406b88:	ldr	x0, [sp, #56]
  406b8c:	add	x0, x0, #0x18
  406b90:	ldr	x5, [x0]
  406b94:	ldr	x0, [sp, #56]
  406b98:	add	x0, x0, #0x20
  406b9c:	ldr	x6, [x0]
  406ba0:	ldr	x0, [sp, #56]
  406ba4:	add	x0, x0, #0x28
  406ba8:	ldr	x7, [x0]
  406bac:	ldr	x0, [sp, #56]
  406bb0:	add	x0, x0, #0x30
  406bb4:	ldr	x0, [x0]
  406bb8:	ldr	x1, [sp, #56]
  406bbc:	add	x1, x1, #0x38
  406bc0:	ldr	x1, [x1]
  406bc4:	ldr	x2, [sp, #56]
  406bc8:	add	x2, x2, #0x40
  406bcc:	ldr	x2, [x2]
  406bd0:	str	x2, [sp, #16]
  406bd4:	str	x1, [sp, #8]
  406bd8:	str	x0, [sp]
  406bdc:	mov	x2, x8
  406be0:	mov	x1, x9
  406be4:	ldr	x0, [sp, #88]
  406be8:	bl	401c10 <fprintf@plt>
  406bec:	b	406bf4 <__fxstatat@plt+0x4fc4>
  406bf0:	nop
  406bf4:	nop
  406bf8:	ldp	x29, x30, [sp, #32]
  406bfc:	add	sp, sp, #0x60
  406c00:	ret
  406c04:	stp	x29, x30, [sp, #-80]!
  406c08:	mov	x29, sp
  406c0c:	str	x0, [sp, #56]
  406c10:	str	x1, [sp, #48]
  406c14:	str	x2, [sp, #40]
  406c18:	str	x3, [sp, #32]
  406c1c:	str	x4, [sp, #24]
  406c20:	str	xzr, [sp, #72]
  406c24:	b	406c34 <__fxstatat@plt+0x5004>
  406c28:	ldr	x0, [sp, #72]
  406c2c:	add	x0, x0, #0x1
  406c30:	str	x0, [sp, #72]
  406c34:	ldr	x0, [sp, #72]
  406c38:	lsl	x0, x0, #3
  406c3c:	ldr	x1, [sp, #24]
  406c40:	add	x0, x1, x0
  406c44:	ldr	x0, [x0]
  406c48:	cmp	x0, #0x0
  406c4c:	b.ne	406c28 <__fxstatat@plt+0x4ff8>  // b.any
  406c50:	ldr	x5, [sp, #72]
  406c54:	ldr	x4, [sp, #24]
  406c58:	ldr	x3, [sp, #32]
  406c5c:	ldr	x2, [sp, #40]
  406c60:	ldr	x1, [sp, #48]
  406c64:	ldr	x0, [sp, #56]
  406c68:	bl	406644 <__fxstatat@plt+0x4a14>
  406c6c:	nop
  406c70:	ldp	x29, x30, [sp], #80
  406c74:	ret
  406c78:	stp	x29, x30, [sp, #-160]!
  406c7c:	mov	x29, sp
  406c80:	str	x19, [sp, #16]
  406c84:	str	x0, [sp, #56]
  406c88:	str	x1, [sp, #48]
  406c8c:	str	x2, [sp, #40]
  406c90:	str	x3, [sp, #32]
  406c94:	mov	x19, x4
  406c98:	str	xzr, [sp, #152]
  406c9c:	b	406cac <__fxstatat@plt+0x507c>
  406ca0:	ldr	x0, [sp, #152]
  406ca4:	add	x0, x0, #0x1
  406ca8:	str	x0, [sp, #152]
  406cac:	ldr	x0, [sp, #152]
  406cb0:	cmp	x0, #0x9
  406cb4:	b.hi	406d34 <__fxstatat@plt+0x5104>  // b.pmore
  406cb8:	ldr	w1, [x19, #24]
  406cbc:	ldr	x0, [x19]
  406cc0:	cmp	w1, #0x0
  406cc4:	b.lt	406cd8 <__fxstatat@plt+0x50a8>  // b.tstop
  406cc8:	add	x1, x0, #0xf
  406ccc:	and	x1, x1, #0xfffffffffffffff8
  406cd0:	str	x1, [x19]
  406cd4:	b	406d08 <__fxstatat@plt+0x50d8>
  406cd8:	add	w2, w1, #0x8
  406cdc:	str	w2, [x19, #24]
  406ce0:	ldr	w2, [x19, #24]
  406ce4:	cmp	w2, #0x0
  406ce8:	b.le	406cfc <__fxstatat@plt+0x50cc>
  406cec:	add	x1, x0, #0xf
  406cf0:	and	x1, x1, #0xfffffffffffffff8
  406cf4:	str	x1, [x19]
  406cf8:	b	406d08 <__fxstatat@plt+0x50d8>
  406cfc:	ldr	x2, [x19, #8]
  406d00:	sxtw	x0, w1
  406d04:	add	x0, x2, x0
  406d08:	ldr	x2, [x0]
  406d0c:	ldr	x0, [sp, #152]
  406d10:	lsl	x0, x0, #3
  406d14:	add	x1, sp, #0x48
  406d18:	str	x2, [x1, x0]
  406d1c:	ldr	x0, [sp, #152]
  406d20:	lsl	x0, x0, #3
  406d24:	add	x1, sp, #0x48
  406d28:	ldr	x0, [x1, x0]
  406d2c:	cmp	x0, #0x0
  406d30:	b.ne	406ca0 <__fxstatat@plt+0x5070>  // b.any
  406d34:	add	x0, sp, #0x48
  406d38:	ldr	x5, [sp, #152]
  406d3c:	mov	x4, x0
  406d40:	ldr	x3, [sp, #32]
  406d44:	ldr	x2, [sp, #40]
  406d48:	ldr	x1, [sp, #48]
  406d4c:	ldr	x0, [sp, #56]
  406d50:	bl	406644 <__fxstatat@plt+0x4a14>
  406d54:	nop
  406d58:	ldr	x19, [sp, #16]
  406d5c:	ldp	x29, x30, [sp], #160
  406d60:	ret
  406d64:	stp	x29, x30, [sp, #-272]!
  406d68:	mov	x29, sp
  406d6c:	str	x0, [sp, #72]
  406d70:	str	x1, [sp, #64]
  406d74:	str	x2, [sp, #56]
  406d78:	str	x3, [sp, #48]
  406d7c:	str	x4, [sp, #240]
  406d80:	str	x5, [sp, #248]
  406d84:	str	x6, [sp, #256]
  406d88:	str	x7, [sp, #264]
  406d8c:	str	q0, [sp, #112]
  406d90:	str	q1, [sp, #128]
  406d94:	str	q2, [sp, #144]
  406d98:	str	q3, [sp, #160]
  406d9c:	str	q4, [sp, #176]
  406da0:	str	q5, [sp, #192]
  406da4:	str	q6, [sp, #208]
  406da8:	str	q7, [sp, #224]
  406dac:	add	x0, sp, #0x110
  406db0:	str	x0, [sp, #80]
  406db4:	add	x0, sp, #0x110
  406db8:	str	x0, [sp, #88]
  406dbc:	add	x0, sp, #0xf0
  406dc0:	str	x0, [sp, #96]
  406dc4:	mov	w0, #0xffffffe0            	// #-32
  406dc8:	str	w0, [sp, #104]
  406dcc:	mov	w0, #0xffffff80            	// #-128
  406dd0:	str	w0, [sp, #108]
  406dd4:	add	x2, sp, #0x10
  406dd8:	add	x3, sp, #0x50
  406ddc:	ldp	x0, x1, [x3]
  406de0:	stp	x0, x1, [x2]
  406de4:	ldp	x0, x1, [x3, #16]
  406de8:	stp	x0, x1, [x2, #16]
  406dec:	add	x0, sp, #0x10
  406df0:	mov	x4, x0
  406df4:	ldr	x3, [sp, #48]
  406df8:	ldr	x2, [sp, #56]
  406dfc:	ldr	x1, [sp, #64]
  406e00:	ldr	x0, [sp, #72]
  406e04:	bl	406c78 <__fxstatat@plt+0x5048>
  406e08:	nop
  406e0c:	ldp	x29, x30, [sp], #272
  406e10:	ret
  406e14:	stp	x29, x30, [sp, #-16]!
  406e18:	mov	x29, sp
  406e1c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406e20:	add	x0, x0, #0x360
  406e24:	bl	401bf0 <gettext@plt>
  406e28:	mov	x2, x0
  406e2c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406e30:	add	x1, x0, #0x378
  406e34:	mov	x0, x2
  406e38:	bl	401ba0 <printf@plt>
  406e3c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406e40:	add	x0, x0, #0x390
  406e44:	bl	401bf0 <gettext@plt>
  406e48:	mov	x3, x0
  406e4c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406e50:	add	x2, x0, #0x3a8
  406e54:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406e58:	add	x1, x0, #0x3d0
  406e5c:	mov	x0, x3
  406e60:	bl	401ba0 <printf@plt>
  406e64:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  406e68:	add	x0, x0, #0x3e0
  406e6c:	bl	401bf0 <gettext@plt>
  406e70:	mov	x2, x0
  406e74:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  406e78:	add	x0, x0, #0x2e8
  406e7c:	ldr	x0, [x0]
  406e80:	mov	x1, x0
  406e84:	mov	x0, x2
  406e88:	bl	401b60 <fputs_unlocked@plt>
  406e8c:	nop
  406e90:	ldp	x29, x30, [sp], #16
  406e94:	ret
  406e98:	stp	x29, x30, [sp, #-32]!
  406e9c:	mov	x29, sp
  406ea0:	str	x0, [sp, #24]
  406ea4:	str	x1, [sp, #16]
  406ea8:	mov	x0, #0x0                   	// #0
  406eac:	ldr	x6, [sp, #24]
  406eb0:	ldr	x1, [sp, #16]
  406eb4:	mul	x7, x6, x1
  406eb8:	umulh	x1, x6, x1
  406ebc:	mov	x2, x7
  406ec0:	mov	x3, x1
  406ec4:	mov	x4, x3
  406ec8:	mov	x5, #0x0                   	// #0
  406ecc:	cmp	x4, #0x0
  406ed0:	b.eq	406ed8 <__fxstatat@plt+0x52a8>  // b.none
  406ed4:	mov	x0, #0x1                   	// #1
  406ed8:	cmp	x2, #0x0
  406edc:	b.ge	406ee4 <__fxstatat@plt+0x52b4>  // b.tcont
  406ee0:	mov	x0, #0x1                   	// #1
  406ee4:	and	w0, w0, #0x1
  406ee8:	and	w0, w0, #0xff
  406eec:	cmp	w0, #0x0
  406ef0:	b.eq	406ef8 <__fxstatat@plt+0x52c8>  // b.none
  406ef4:	bl	4072ac <__fxstatat@plt+0x567c>
  406ef8:	ldr	x1, [sp, #24]
  406efc:	ldr	x0, [sp, #16]
  406f00:	mul	x0, x1, x0
  406f04:	bl	4070cc <__fxstatat@plt+0x549c>
  406f08:	ldp	x29, x30, [sp], #32
  406f0c:	ret
  406f10:	stp	x29, x30, [sp, #-48]!
  406f14:	mov	x29, sp
  406f18:	str	x0, [sp, #40]
  406f1c:	str	x1, [sp, #32]
  406f20:	str	x2, [sp, #24]
  406f24:	mov	x0, #0x0                   	// #0
  406f28:	ldr	x2, [sp, #32]
  406f2c:	ldr	x1, [sp, #24]
  406f30:	mul	x3, x2, x1
  406f34:	umulh	x1, x2, x1
  406f38:	mov	x4, x3
  406f3c:	mov	x5, x1
  406f40:	mov	x6, x5
  406f44:	mov	x7, #0x0                   	// #0
  406f48:	cmp	x6, #0x0
  406f4c:	b.eq	406f54 <__fxstatat@plt+0x5324>  // b.none
  406f50:	mov	x0, #0x1                   	// #1
  406f54:	cmp	x4, #0x0
  406f58:	b.ge	406f60 <__fxstatat@plt+0x5330>  // b.tcont
  406f5c:	mov	x0, #0x1                   	// #1
  406f60:	and	w0, w0, #0x1
  406f64:	and	w0, w0, #0xff
  406f68:	cmp	w0, #0x0
  406f6c:	b.eq	406f74 <__fxstatat@plt+0x5344>  // b.none
  406f70:	bl	4072ac <__fxstatat@plt+0x567c>
  406f74:	ldr	x1, [sp, #32]
  406f78:	ldr	x0, [sp, #24]
  406f7c:	mul	x0, x1, x0
  406f80:	mov	x1, x0
  406f84:	ldr	x0, [sp, #40]
  406f88:	bl	40710c <__fxstatat@plt+0x54dc>
  406f8c:	ldp	x29, x30, [sp], #48
  406f90:	ret
  406f94:	stp	x29, x30, [sp, #-64]!
  406f98:	mov	x29, sp
  406f9c:	str	x0, [sp, #40]
  406fa0:	str	x1, [sp, #32]
  406fa4:	str	x2, [sp, #24]
  406fa8:	ldr	x0, [sp, #32]
  406fac:	ldr	x0, [x0]
  406fb0:	str	x0, [sp, #56]
  406fb4:	ldr	x0, [sp, #40]
  406fb8:	cmp	x0, #0x0
  406fbc:	b.ne	40704c <__fxstatat@plt+0x541c>  // b.any
  406fc0:	ldr	x0, [sp, #56]
  406fc4:	cmp	x0, #0x0
  406fc8:	b.ne	406ffc <__fxstatat@plt+0x53cc>  // b.any
  406fcc:	mov	x1, #0x80                  	// #128
  406fd0:	ldr	x0, [sp, #24]
  406fd4:	udiv	x0, x1, x0
  406fd8:	str	x0, [sp, #56]
  406fdc:	ldr	x0, [sp, #56]
  406fe0:	cmp	x0, #0x0
  406fe4:	cset	w0, eq  // eq = none
  406fe8:	and	w0, w0, #0xff
  406fec:	and	x0, x0, #0xff
  406ff0:	ldr	x1, [sp, #56]
  406ff4:	add	x0, x1, x0
  406ff8:	str	x0, [sp, #56]
  406ffc:	mov	x0, #0x0                   	// #0
  407000:	ldr	x2, [sp, #56]
  407004:	ldr	x1, [sp, #24]
  407008:	mul	x3, x2, x1
  40700c:	umulh	x1, x2, x1
  407010:	mov	x4, x3
  407014:	mov	x5, x1
  407018:	mov	x6, x5
  40701c:	mov	x7, #0x0                   	// #0
  407020:	cmp	x6, #0x0
  407024:	b.eq	40702c <__fxstatat@plt+0x53fc>  // b.none
  407028:	mov	x0, #0x1                   	// #1
  40702c:	cmp	x4, #0x0
  407030:	b.ge	407038 <__fxstatat@plt+0x5408>  // b.tcont
  407034:	mov	x0, #0x1                   	// #1
  407038:	and	w0, w0, #0x1
  40703c:	and	w0, w0, #0xff
  407040:	cmp	w0, #0x0
  407044:	b.eq	407084 <__fxstatat@plt+0x5454>  // b.none
  407048:	bl	4072ac <__fxstatat@plt+0x567c>
  40704c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  407050:	movk	x1, #0x5554
  407054:	ldr	x0, [sp, #24]
  407058:	udiv	x0, x1, x0
  40705c:	ldr	x1, [sp, #56]
  407060:	cmp	x1, x0
  407064:	b.cc	40706c <__fxstatat@plt+0x543c>  // b.lo, b.ul, b.last
  407068:	bl	4072ac <__fxstatat@plt+0x567c>
  40706c:	ldr	x0, [sp, #56]
  407070:	lsr	x1, x0, #1
  407074:	ldr	x0, [sp, #56]
  407078:	add	x0, x1, x0
  40707c:	add	x0, x0, #0x1
  407080:	str	x0, [sp, #56]
  407084:	ldr	x0, [sp, #32]
  407088:	ldr	x1, [sp, #56]
  40708c:	str	x1, [x0]
  407090:	ldr	x1, [sp, #56]
  407094:	ldr	x0, [sp, #24]
  407098:	mul	x0, x1, x0
  40709c:	mov	x1, x0
  4070a0:	ldr	x0, [sp, #40]
  4070a4:	bl	40710c <__fxstatat@plt+0x54dc>
  4070a8:	ldp	x29, x30, [sp], #64
  4070ac:	ret
  4070b0:	stp	x29, x30, [sp, #-32]!
  4070b4:	mov	x29, sp
  4070b8:	str	x0, [sp, #24]
  4070bc:	ldr	x0, [sp, #24]
  4070c0:	bl	4070cc <__fxstatat@plt+0x549c>
  4070c4:	ldp	x29, x30, [sp], #32
  4070c8:	ret
  4070cc:	stp	x29, x30, [sp, #-48]!
  4070d0:	mov	x29, sp
  4070d4:	str	x0, [sp, #24]
  4070d8:	ldr	x0, [sp, #24]
  4070dc:	bl	401910 <malloc@plt>
  4070e0:	str	x0, [sp, #40]
  4070e4:	ldr	x0, [sp, #40]
  4070e8:	cmp	x0, #0x0
  4070ec:	b.ne	407100 <__fxstatat@plt+0x54d0>  // b.any
  4070f0:	ldr	x0, [sp, #24]
  4070f4:	cmp	x0, #0x0
  4070f8:	b.eq	407100 <__fxstatat@plt+0x54d0>  // b.none
  4070fc:	bl	4072ac <__fxstatat@plt+0x567c>
  407100:	ldr	x0, [sp, #40]
  407104:	ldp	x29, x30, [sp], #48
  407108:	ret
  40710c:	stp	x29, x30, [sp, #-32]!
  407110:	mov	x29, sp
  407114:	str	x0, [sp, #24]
  407118:	str	x1, [sp, #16]
  40711c:	ldr	x0, [sp, #16]
  407120:	cmp	x0, #0x0
  407124:	b.ne	407144 <__fxstatat@plt+0x5514>  // b.any
  407128:	ldr	x0, [sp, #24]
  40712c:	cmp	x0, #0x0
  407130:	b.eq	407144 <__fxstatat@plt+0x5514>  // b.none
  407134:	ldr	x0, [sp, #24]
  407138:	bl	401aa0 <free@plt>
  40713c:	mov	x0, #0x0                   	// #0
  407140:	b	407174 <__fxstatat@plt+0x5544>
  407144:	ldr	x1, [sp, #16]
  407148:	ldr	x0, [sp, #24]
  40714c:	bl	4019b0 <realloc@plt>
  407150:	str	x0, [sp, #24]
  407154:	ldr	x0, [sp, #24]
  407158:	cmp	x0, #0x0
  40715c:	b.ne	407170 <__fxstatat@plt+0x5540>  // b.any
  407160:	ldr	x0, [sp, #16]
  407164:	cmp	x0, #0x0
  407168:	b.eq	407170 <__fxstatat@plt+0x5540>  // b.none
  40716c:	bl	4072ac <__fxstatat@plt+0x567c>
  407170:	ldr	x0, [sp, #24]
  407174:	ldp	x29, x30, [sp], #32
  407178:	ret
  40717c:	stp	x29, x30, [sp, #-32]!
  407180:	mov	x29, sp
  407184:	str	x0, [sp, #24]
  407188:	str	x1, [sp, #16]
  40718c:	mov	x2, #0x1                   	// #1
  407190:	ldr	x1, [sp, #16]
  407194:	ldr	x0, [sp, #24]
  407198:	bl	406f94 <__fxstatat@plt+0x5364>
  40719c:	ldp	x29, x30, [sp], #32
  4071a0:	ret
  4071a4:	stp	x29, x30, [sp, #-32]!
  4071a8:	mov	x29, sp
  4071ac:	str	x0, [sp, #24]
  4071b0:	ldr	x0, [sp, #24]
  4071b4:	bl	4070cc <__fxstatat@plt+0x549c>
  4071b8:	ldr	x2, [sp, #24]
  4071bc:	mov	w1, #0x0                   	// #0
  4071c0:	bl	401970 <memset@plt>
  4071c4:	ldp	x29, x30, [sp], #32
  4071c8:	ret
  4071cc:	stp	x29, x30, [sp, #-48]!
  4071d0:	mov	x29, sp
  4071d4:	str	x0, [sp, #24]
  4071d8:	str	x1, [sp, #16]
  4071dc:	mov	x0, #0x0                   	// #0
  4071e0:	ldr	x6, [sp, #24]
  4071e4:	ldr	x1, [sp, #16]
  4071e8:	mul	x7, x6, x1
  4071ec:	umulh	x1, x6, x1
  4071f0:	mov	x2, x7
  4071f4:	mov	x3, x1
  4071f8:	mov	x4, x3
  4071fc:	mov	x5, #0x0                   	// #0
  407200:	cmp	x4, #0x0
  407204:	b.eq	40720c <__fxstatat@plt+0x55dc>  // b.none
  407208:	mov	x0, #0x1                   	// #1
  40720c:	cmp	x2, #0x0
  407210:	b.ge	407218 <__fxstatat@plt+0x55e8>  // b.tcont
  407214:	mov	x0, #0x1                   	// #1
  407218:	and	w0, w0, #0x1
  40721c:	and	w0, w0, #0xff
  407220:	cmp	w0, #0x0
  407224:	b.ne	407244 <__fxstatat@plt+0x5614>  // b.any
  407228:	ldr	x1, [sp, #16]
  40722c:	ldr	x0, [sp, #24]
  407230:	bl	401990 <calloc@plt>
  407234:	str	x0, [sp, #40]
  407238:	ldr	x0, [sp, #40]
  40723c:	cmp	x0, #0x0
  407240:	b.ne	407248 <__fxstatat@plt+0x5618>  // b.any
  407244:	bl	4072ac <__fxstatat@plt+0x567c>
  407248:	ldr	x0, [sp, #40]
  40724c:	ldp	x29, x30, [sp], #48
  407250:	ret
  407254:	stp	x29, x30, [sp, #-32]!
  407258:	mov	x29, sp
  40725c:	str	x0, [sp, #24]
  407260:	str	x1, [sp, #16]
  407264:	ldr	x0, [sp, #16]
  407268:	bl	4070cc <__fxstatat@plt+0x549c>
  40726c:	ldr	x2, [sp, #16]
  407270:	ldr	x1, [sp, #24]
  407274:	bl	4017e0 <memcpy@plt>
  407278:	ldp	x29, x30, [sp], #32
  40727c:	ret
  407280:	stp	x29, x30, [sp, #-32]!
  407284:	mov	x29, sp
  407288:	str	x0, [sp, #24]
  40728c:	ldr	x0, [sp, #24]
  407290:	bl	401820 <strlen@plt>
  407294:	add	x0, x0, #0x1
  407298:	mov	x1, x0
  40729c:	ldr	x0, [sp, #24]
  4072a0:	bl	407254 <__fxstatat@plt+0x5624>
  4072a4:	ldp	x29, x30, [sp], #32
  4072a8:	ret
  4072ac:	stp	x29, x30, [sp, #-32]!
  4072b0:	mov	x29, sp
  4072b4:	str	x19, [sp, #16]
  4072b8:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  4072bc:	add	x0, x0, #0x250
  4072c0:	ldr	w19, [x0]
  4072c4:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4072c8:	add	x0, x0, #0x458
  4072cc:	bl	401bf0 <gettext@plt>
  4072d0:	mov	x3, x0
  4072d4:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4072d8:	add	x2, x0, #0x470
  4072dc:	mov	w1, #0x0                   	// #0
  4072e0:	mov	w0, w19
  4072e4:	bl	401840 <error@plt>
  4072e8:	bl	401a10 <abort@plt>
  4072ec:	stp	x29, x30, [sp, #-64]!
  4072f0:	mov	x29, sp
  4072f4:	str	x0, [sp, #40]
  4072f8:	str	w1, [sp, #36]
  4072fc:	str	x2, [sp, #24]
  407300:	ldr	w0, [sp, #36]
  407304:	orr	w0, w0, #0x200
  407308:	ldr	x2, [sp, #24]
  40730c:	mov	w1, w0
  407310:	ldr	x0, [sp, #40]
  407314:	bl	4080c4 <__fxstatat@plt+0x6494>
  407318:	str	x0, [sp, #56]
  40731c:	ldr	x0, [sp, #56]
  407320:	cmp	x0, #0x0
  407324:	b.ne	40735c <__fxstatat@plt+0x572c>  // b.any
  407328:	bl	401bc0 <__errno_location@plt>
  40732c:	ldr	w0, [x0]
  407330:	cmp	w0, #0x16
  407334:	b.ne	407358 <__fxstatat@plt+0x5728>  // b.any
  407338:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40733c:	add	x3, x0, #0x498
  407340:	mov	w2, #0x29                  	// #41
  407344:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  407348:	add	x1, x0, #0x478
  40734c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  407350:	add	x0, x0, #0x488
  407354:	bl	401bb0 <__assert_fail@plt>
  407358:	bl	4072ac <__fxstatat@plt+0x567c>
  40735c:	ldr	x0, [sp, #56]
  407360:	ldp	x29, x30, [sp], #64
  407364:	ret
  407368:	sub	sp, sp, #0x10
  40736c:	str	x0, [sp, #8]
  407370:	str	x1, [sp]
  407374:	ldr	x0, [sp, #8]
  407378:	ldr	w0, [x0, #72]
  40737c:	and	w0, w0, #0x10
  407380:	cmp	w0, #0x0
  407384:	b.eq	40739c <__fxstatat@plt+0x576c>  // b.none
  407388:	ldr	x0, [sp, #8]
  40738c:	ldr	w0, [x0, #72]
  407390:	and	w0, w0, #0x1
  407394:	cmp	w0, #0x0
  407398:	b.eq	4073d4 <__fxstatat@plt+0x57a4>  // b.none
  40739c:	ldr	x0, [sp, #8]
  4073a0:	ldr	w0, [x0, #72]
  4073a4:	and	w0, w0, #0x10
  4073a8:	cmp	w0, #0x0
  4073ac:	b.eq	4073dc <__fxstatat@plt+0x57ac>  // b.none
  4073b0:	ldr	x0, [sp, #8]
  4073b4:	ldr	w0, [x0, #72]
  4073b8:	and	w0, w0, #0x1
  4073bc:	cmp	w0, #0x0
  4073c0:	b.eq	4073dc <__fxstatat@plt+0x57ac>  // b.none
  4073c4:	ldr	x0, [sp]
  4073c8:	ldr	x0, [x0, #88]
  4073cc:	cmp	x0, #0x0
  4073d0:	b.eq	4073dc <__fxstatat@plt+0x57ac>  // b.none
  4073d4:	mov	w0, #0x1                   	// #1
  4073d8:	b	4073e0 <__fxstatat@plt+0x57b0>
  4073dc:	mov	w0, #0x0                   	// #0
  4073e0:	and	w0, w0, #0x1
  4073e4:	and	w0, w0, #0xff
  4073e8:	add	sp, sp, #0x10
  4073ec:	ret
  4073f0:	sub	sp, sp, #0x10
  4073f4:	str	x0, [sp, #8]
  4073f8:	str	w1, [sp, #4]
  4073fc:	ldr	x0, [sp, #8]
  407400:	ldr	x1, [x0]
  407404:	ldrsw	x0, [sp, #4]
  407408:	mov	x2, #0x0                   	// #0
  40740c:	umulh	x0, x1, x0
  407410:	cmp	x0, #0x0
  407414:	b.eq	40741c <__fxstatat@plt+0x57ec>  // b.none
  407418:	mov	x2, #0x1                   	// #1
  40741c:	mov	x0, x2
  407420:	cmp	x0, #0x0
  407424:	b.eq	40743c <__fxstatat@plt+0x580c>  // b.none
  407428:	ldr	x0, [sp, #8]
  40742c:	mov	x1, #0xffffffffffffffff    	// #-1
  407430:	str	x1, [x0]
  407434:	mov	w0, #0x1                   	// #1
  407438:	b	407458 <__fxstatat@plt+0x5828>
  40743c:	ldr	x0, [sp, #8]
  407440:	ldr	x1, [x0]
  407444:	ldrsw	x0, [sp, #4]
  407448:	mul	x1, x1, x0
  40744c:	ldr	x0, [sp, #8]
  407450:	str	x1, [x0]
  407454:	mov	w0, #0x0                   	// #0
  407458:	add	sp, sp, #0x10
  40745c:	ret
  407460:	stp	x29, x30, [sp, #-48]!
  407464:	mov	x29, sp
  407468:	str	x0, [sp, #24]
  40746c:	str	w1, [sp, #20]
  407470:	str	w2, [sp, #16]
  407474:	str	wzr, [sp, #44]
  407478:	b	407498 <__fxstatat@plt+0x5868>
  40747c:	ldr	w1, [sp, #20]
  407480:	ldr	x0, [sp, #24]
  407484:	bl	4073f0 <__fxstatat@plt+0x57c0>
  407488:	mov	w1, w0
  40748c:	ldr	w0, [sp, #44]
  407490:	orr	w0, w0, w1
  407494:	str	w0, [sp, #44]
  407498:	ldr	w0, [sp, #16]
  40749c:	sub	w1, w0, #0x1
  4074a0:	str	w1, [sp, #16]
  4074a4:	cmp	w0, #0x0
  4074a8:	b.ne	40747c <__fxstatat@plt+0x584c>  // b.any
  4074ac:	ldr	w0, [sp, #44]
  4074b0:	ldp	x29, x30, [sp], #48
  4074b4:	ret
  4074b8:	stp	x29, x30, [sp, #-128]!
  4074bc:	mov	x29, sp
  4074c0:	str	x0, [sp, #56]
  4074c4:	str	x1, [sp, #48]
  4074c8:	str	w2, [sp, #44]
  4074cc:	str	x3, [sp, #32]
  4074d0:	str	x4, [sp, #24]
  4074d4:	str	wzr, [sp, #124]
  4074d8:	ldr	w0, [sp, #44]
  4074dc:	cmp	w0, #0x0
  4074e0:	b.lt	4074f0 <__fxstatat@plt+0x58c0>  // b.tstop
  4074e4:	ldr	w0, [sp, #44]
  4074e8:	cmp	w0, #0x24
  4074ec:	b.le	407510 <__fxstatat@plt+0x58e0>
  4074f0:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4074f4:	add	x3, x0, #0x4e0
  4074f8:	mov	w2, #0x54                  	// #84
  4074fc:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  407500:	add	x1, x0, #0x4a8
  407504:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  407508:	add	x0, x0, #0x4b8
  40750c:	bl	401bb0 <__assert_fail@plt>
  407510:	ldr	x0, [sp, #48]
  407514:	cmp	x0, #0x0
  407518:	b.ne	407524 <__fxstatat@plt+0x58f4>  // b.any
  40751c:	add	x0, sp, #0x50
  407520:	b	407528 <__fxstatat@plt+0x58f8>
  407524:	ldr	x0, [sp, #48]
  407528:	str	x0, [sp, #88]
  40752c:	bl	401bc0 <__errno_location@plt>
  407530:	str	wzr, [x0]
  407534:	ldr	x0, [sp, #56]
  407538:	str	x0, [sp, #112]
  40753c:	ldr	x0, [sp, #112]
  407540:	ldrb	w0, [x0]
  407544:	strb	w0, [sp, #111]
  407548:	b	407564 <__fxstatat@plt+0x5934>
  40754c:	ldr	x0, [sp, #112]
  407550:	add	x0, x0, #0x1
  407554:	str	x0, [sp, #112]
  407558:	ldr	x0, [sp, #112]
  40755c:	ldrb	w0, [x0]
  407560:	strb	w0, [sp, #111]
  407564:	bl	401a80 <__ctype_b_loc@plt>
  407568:	ldr	x1, [x0]
  40756c:	ldrb	w0, [sp, #111]
  407570:	lsl	x0, x0, #1
  407574:	add	x0, x1, x0
  407578:	ldrh	w0, [x0]
  40757c:	and	w0, w0, #0x2000
  407580:	cmp	w0, #0x0
  407584:	b.ne	40754c <__fxstatat@plt+0x591c>  // b.any
  407588:	ldrb	w0, [sp, #111]
  40758c:	cmp	w0, #0x2d
  407590:	b.ne	40759c <__fxstatat@plt+0x596c>  // b.any
  407594:	mov	w0, #0x4                   	// #4
  407598:	b	407a1c <__fxstatat@plt+0x5dec>
  40759c:	ldr	w2, [sp, #44]
  4075a0:	ldr	x1, [sp, #88]
  4075a4:	ldr	x0, [sp, #56]
  4075a8:	bl	401810 <strtoul@plt>
  4075ac:	str	x0, [sp, #72]
  4075b0:	ldr	x0, [sp, #88]
  4075b4:	ldr	x0, [x0]
  4075b8:	ldr	x1, [sp, #56]
  4075bc:	cmp	x1, x0
  4075c0:	b.ne	407618 <__fxstatat@plt+0x59e8>  // b.any
  4075c4:	ldr	x0, [sp, #24]
  4075c8:	cmp	x0, #0x0
  4075cc:	b.eq	407610 <__fxstatat@plt+0x59e0>  // b.none
  4075d0:	ldr	x0, [sp, #88]
  4075d4:	ldr	x0, [x0]
  4075d8:	ldrb	w0, [x0]
  4075dc:	cmp	w0, #0x0
  4075e0:	b.eq	407610 <__fxstatat@plt+0x59e0>  // b.none
  4075e4:	ldr	x0, [sp, #88]
  4075e8:	ldr	x0, [x0]
  4075ec:	ldrb	w0, [x0]
  4075f0:	mov	w1, w0
  4075f4:	ldr	x0, [sp, #24]
  4075f8:	bl	401ad0 <strchr@plt>
  4075fc:	cmp	x0, #0x0
  407600:	b.eq	407610 <__fxstatat@plt+0x59e0>  // b.none
  407604:	mov	x0, #0x1                   	// #1
  407608:	str	x0, [sp, #72]
  40760c:	b	407648 <__fxstatat@plt+0x5a18>
  407610:	mov	w0, #0x4                   	// #4
  407614:	b	407a1c <__fxstatat@plt+0x5dec>
  407618:	bl	401bc0 <__errno_location@plt>
  40761c:	ldr	w0, [x0]
  407620:	cmp	w0, #0x0
  407624:	b.eq	407648 <__fxstatat@plt+0x5a18>  // b.none
  407628:	bl	401bc0 <__errno_location@plt>
  40762c:	ldr	w0, [x0]
  407630:	cmp	w0, #0x22
  407634:	b.eq	407640 <__fxstatat@plt+0x5a10>  // b.none
  407638:	mov	w0, #0x4                   	// #4
  40763c:	b	407a1c <__fxstatat@plt+0x5dec>
  407640:	mov	w0, #0x1                   	// #1
  407644:	str	w0, [sp, #124]
  407648:	ldr	x0, [sp, #24]
  40764c:	cmp	x0, #0x0
  407650:	b.ne	407668 <__fxstatat@plt+0x5a38>  // b.any
  407654:	ldr	x1, [sp, #72]
  407658:	ldr	x0, [sp, #32]
  40765c:	str	x1, [x0]
  407660:	ldr	w0, [sp, #124]
  407664:	b	407a1c <__fxstatat@plt+0x5dec>
  407668:	ldr	x0, [sp, #88]
  40766c:	ldr	x0, [x0]
  407670:	ldrb	w0, [x0]
  407674:	cmp	w0, #0x0
  407678:	b.eq	407a0c <__fxstatat@plt+0x5ddc>  // b.none
  40767c:	mov	w0, #0x400                 	// #1024
  407680:	str	w0, [sp, #104]
  407684:	mov	w0, #0x1                   	// #1
  407688:	str	w0, [sp, #100]
  40768c:	ldr	x0, [sp, #88]
  407690:	ldr	x0, [x0]
  407694:	ldrb	w0, [x0]
  407698:	mov	w1, w0
  40769c:	ldr	x0, [sp, #24]
  4076a0:	bl	401ad0 <strchr@plt>
  4076a4:	cmp	x0, #0x0
  4076a8:	b.ne	4076c4 <__fxstatat@plt+0x5a94>  // b.any
  4076ac:	ldr	x1, [sp, #72]
  4076b0:	ldr	x0, [sp, #32]
  4076b4:	str	x1, [x0]
  4076b8:	ldr	w0, [sp, #124]
  4076bc:	orr	w0, w0, #0x2
  4076c0:	b	407a1c <__fxstatat@plt+0x5dec>
  4076c4:	ldr	x0, [sp, #88]
  4076c8:	ldr	x0, [x0]
  4076cc:	ldrb	w0, [x0]
  4076d0:	sub	w0, w0, #0x45
  4076d4:	cmp	w0, #0x2f
  4076d8:	cset	w1, hi  // hi = pmore
  4076dc:	and	w1, w1, #0xff
  4076e0:	cmp	w1, #0x0
  4076e4:	b.ne	4077a8 <__fxstatat@plt+0x5b78>  // b.any
  4076e8:	mov	x1, #0x1                   	// #1
  4076ec:	lsl	x1, x1, x0
  4076f0:	mov	x0, #0x8945                	// #35141
  4076f4:	movk	x0, #0x30, lsl #16
  4076f8:	movk	x0, #0x8144, lsl #32
  4076fc:	and	x0, x1, x0
  407700:	cmp	x0, #0x0
  407704:	cset	w0, ne  // ne = any
  407708:	and	w0, w0, #0xff
  40770c:	cmp	w0, #0x0
  407710:	b.eq	4077a8 <__fxstatat@plt+0x5b78>  // b.none
  407714:	mov	w1, #0x30                  	// #48
  407718:	ldr	x0, [sp, #24]
  40771c:	bl	401ad0 <strchr@plt>
  407720:	cmp	x0, #0x0
  407724:	b.eq	40779c <__fxstatat@plt+0x5b6c>  // b.none
  407728:	ldr	x0, [sp, #88]
  40772c:	ldr	x0, [x0]
  407730:	add	x0, x0, #0x1
  407734:	ldrb	w0, [x0]
  407738:	cmp	w0, #0x69
  40773c:	b.eq	40775c <__fxstatat@plt+0x5b2c>  // b.none
  407740:	cmp	w0, #0x69
  407744:	b.gt	4077a8 <__fxstatat@plt+0x5b78>
  407748:	cmp	w0, #0x42
  40774c:	b.eq	407784 <__fxstatat@plt+0x5b54>  // b.none
  407750:	cmp	w0, #0x44
  407754:	b.eq	407784 <__fxstatat@plt+0x5b54>  // b.none
  407758:	b	4077a8 <__fxstatat@plt+0x5b78>
  40775c:	ldr	x0, [sp, #88]
  407760:	ldr	x0, [x0]
  407764:	add	x0, x0, #0x2
  407768:	ldrb	w0, [x0]
  40776c:	cmp	w0, #0x42
  407770:	b.ne	4077a4 <__fxstatat@plt+0x5b74>  // b.any
  407774:	ldr	w0, [sp, #100]
  407778:	add	w0, w0, #0x2
  40777c:	str	w0, [sp, #100]
  407780:	b	4077a4 <__fxstatat@plt+0x5b74>
  407784:	mov	w0, #0x3e8                 	// #1000
  407788:	str	w0, [sp, #104]
  40778c:	ldr	w0, [sp, #100]
  407790:	add	w0, w0, #0x1
  407794:	str	w0, [sp, #100]
  407798:	b	4077a8 <__fxstatat@plt+0x5b78>
  40779c:	nop
  4077a0:	b	4077a8 <__fxstatat@plt+0x5b78>
  4077a4:	nop
  4077a8:	ldr	x0, [sp, #88]
  4077ac:	ldr	x0, [x0]
  4077b0:	ldrb	w0, [x0]
  4077b4:	cmp	w0, #0x77
  4077b8:	b.eq	407968 <__fxstatat@plt+0x5d38>  // b.none
  4077bc:	cmp	w0, #0x77
  4077c0:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  4077c4:	cmp	w0, #0x74
  4077c8:	b.eq	407950 <__fxstatat@plt+0x5d20>  // b.none
  4077cc:	cmp	w0, #0x74
  4077d0:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  4077d4:	cmp	w0, #0x6d
  4077d8:	b.eq	407920 <__fxstatat@plt+0x5cf0>  // b.none
  4077dc:	cmp	w0, #0x6d
  4077e0:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  4077e4:	cmp	w0, #0x6b
  4077e8:	b.eq	407908 <__fxstatat@plt+0x5cd8>  // b.none
  4077ec:	cmp	w0, #0x6b
  4077f0:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  4077f4:	cmp	w0, #0x67
  4077f8:	b.eq	4078f0 <__fxstatat@plt+0x5cc0>  // b.none
  4077fc:	cmp	w0, #0x67
  407800:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  407804:	cmp	w0, #0x63
  407808:	b.eq	4078d0 <__fxstatat@plt+0x5ca0>  // b.none
  40780c:	cmp	w0, #0x63
  407810:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  407814:	cmp	w0, #0x62
  407818:	b.eq	4078a8 <__fxstatat@plt+0x5c78>  // b.none
  40781c:	cmp	w0, #0x62
  407820:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  407824:	cmp	w0, #0x5a
  407828:	b.eq	407994 <__fxstatat@plt+0x5d64>  // b.none
  40782c:	cmp	w0, #0x5a
  407830:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  407834:	cmp	w0, #0x59
  407838:	b.eq	40797c <__fxstatat@plt+0x5d4c>  // b.none
  40783c:	cmp	w0, #0x59
  407840:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  407844:	cmp	w0, #0x54
  407848:	b.eq	407950 <__fxstatat@plt+0x5d20>  // b.none
  40784c:	cmp	w0, #0x54
  407850:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  407854:	cmp	w0, #0x50
  407858:	b.eq	407938 <__fxstatat@plt+0x5d08>  // b.none
  40785c:	cmp	w0, #0x50
  407860:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  407864:	cmp	w0, #0x4d
  407868:	b.eq	407920 <__fxstatat@plt+0x5cf0>  // b.none
  40786c:	cmp	w0, #0x4d
  407870:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  407874:	cmp	w0, #0x4b
  407878:	b.eq	407908 <__fxstatat@plt+0x5cd8>  // b.none
  40787c:	cmp	w0, #0x4b
  407880:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  407884:	cmp	w0, #0x47
  407888:	b.eq	4078f0 <__fxstatat@plt+0x5cc0>  // b.none
  40788c:	cmp	w0, #0x47
  407890:	b.gt	4079ac <__fxstatat@plt+0x5d7c>
  407894:	cmp	w0, #0x42
  407898:	b.eq	4078bc <__fxstatat@plt+0x5c8c>  // b.none
  40789c:	cmp	w0, #0x45
  4078a0:	b.eq	4078d8 <__fxstatat@plt+0x5ca8>  // b.none
  4078a4:	b	4079ac <__fxstatat@plt+0x5d7c>
  4078a8:	add	x0, sp, #0x48
  4078ac:	mov	w1, #0x200                 	// #512
  4078b0:	bl	4073f0 <__fxstatat@plt+0x57c0>
  4078b4:	str	w0, [sp, #96]
  4078b8:	b	4079c4 <__fxstatat@plt+0x5d94>
  4078bc:	add	x0, sp, #0x48
  4078c0:	mov	w1, #0x400                 	// #1024
  4078c4:	bl	4073f0 <__fxstatat@plt+0x57c0>
  4078c8:	str	w0, [sp, #96]
  4078cc:	b	4079c4 <__fxstatat@plt+0x5d94>
  4078d0:	str	wzr, [sp, #96]
  4078d4:	b	4079c4 <__fxstatat@plt+0x5d94>
  4078d8:	add	x0, sp, #0x48
  4078dc:	mov	w2, #0x6                   	// #6
  4078e0:	ldr	w1, [sp, #104]
  4078e4:	bl	407460 <__fxstatat@plt+0x5830>
  4078e8:	str	w0, [sp, #96]
  4078ec:	b	4079c4 <__fxstatat@plt+0x5d94>
  4078f0:	add	x0, sp, #0x48
  4078f4:	mov	w2, #0x3                   	// #3
  4078f8:	ldr	w1, [sp, #104]
  4078fc:	bl	407460 <__fxstatat@plt+0x5830>
  407900:	str	w0, [sp, #96]
  407904:	b	4079c4 <__fxstatat@plt+0x5d94>
  407908:	add	x0, sp, #0x48
  40790c:	mov	w2, #0x1                   	// #1
  407910:	ldr	w1, [sp, #104]
  407914:	bl	407460 <__fxstatat@plt+0x5830>
  407918:	str	w0, [sp, #96]
  40791c:	b	4079c4 <__fxstatat@plt+0x5d94>
  407920:	add	x0, sp, #0x48
  407924:	mov	w2, #0x2                   	// #2
  407928:	ldr	w1, [sp, #104]
  40792c:	bl	407460 <__fxstatat@plt+0x5830>
  407930:	str	w0, [sp, #96]
  407934:	b	4079c4 <__fxstatat@plt+0x5d94>
  407938:	add	x0, sp, #0x48
  40793c:	mov	w2, #0x5                   	// #5
  407940:	ldr	w1, [sp, #104]
  407944:	bl	407460 <__fxstatat@plt+0x5830>
  407948:	str	w0, [sp, #96]
  40794c:	b	4079c4 <__fxstatat@plt+0x5d94>
  407950:	add	x0, sp, #0x48
  407954:	mov	w2, #0x4                   	// #4
  407958:	ldr	w1, [sp, #104]
  40795c:	bl	407460 <__fxstatat@plt+0x5830>
  407960:	str	w0, [sp, #96]
  407964:	b	4079c4 <__fxstatat@plt+0x5d94>
  407968:	add	x0, sp, #0x48
  40796c:	mov	w1, #0x2                   	// #2
  407970:	bl	4073f0 <__fxstatat@plt+0x57c0>
  407974:	str	w0, [sp, #96]
  407978:	b	4079c4 <__fxstatat@plt+0x5d94>
  40797c:	add	x0, sp, #0x48
  407980:	mov	w2, #0x8                   	// #8
  407984:	ldr	w1, [sp, #104]
  407988:	bl	407460 <__fxstatat@plt+0x5830>
  40798c:	str	w0, [sp, #96]
  407990:	b	4079c4 <__fxstatat@plt+0x5d94>
  407994:	add	x0, sp, #0x48
  407998:	mov	w2, #0x7                   	// #7
  40799c:	ldr	w1, [sp, #104]
  4079a0:	bl	407460 <__fxstatat@plt+0x5830>
  4079a4:	str	w0, [sp, #96]
  4079a8:	b	4079c4 <__fxstatat@plt+0x5d94>
  4079ac:	ldr	x1, [sp, #72]
  4079b0:	ldr	x0, [sp, #32]
  4079b4:	str	x1, [x0]
  4079b8:	ldr	w0, [sp, #124]
  4079bc:	orr	w0, w0, #0x2
  4079c0:	b	407a1c <__fxstatat@plt+0x5dec>
  4079c4:	ldr	w1, [sp, #124]
  4079c8:	ldr	w0, [sp, #96]
  4079cc:	orr	w0, w1, w0
  4079d0:	str	w0, [sp, #124]
  4079d4:	ldr	x0, [sp, #88]
  4079d8:	ldr	x1, [x0]
  4079dc:	ldrsw	x0, [sp, #100]
  4079e0:	add	x1, x1, x0
  4079e4:	ldr	x0, [sp, #88]
  4079e8:	str	x1, [x0]
  4079ec:	ldr	x0, [sp, #88]
  4079f0:	ldr	x0, [x0]
  4079f4:	ldrb	w0, [x0]
  4079f8:	cmp	w0, #0x0
  4079fc:	b.eq	407a0c <__fxstatat@plt+0x5ddc>  // b.none
  407a00:	ldr	w0, [sp, #124]
  407a04:	orr	w0, w0, #0x2
  407a08:	str	w0, [sp, #124]
  407a0c:	ldr	x1, [sp, #72]
  407a10:	ldr	x0, [sp, #32]
  407a14:	str	x1, [x0]
  407a18:	ldr	w0, [sp, #124]
  407a1c:	ldp	x29, x30, [sp], #128
  407a20:	ret
  407a24:	sub	sp, sp, #0x20
  407a28:	str	x0, [sp, #8]
  407a2c:	str	x1, [sp]
  407a30:	ldr	x0, [sp, #8]
  407a34:	str	x0, [sp, #24]
  407a38:	ldr	x0, [sp]
  407a3c:	str	x0, [sp, #16]
  407a40:	ldr	x0, [sp, #24]
  407a44:	ldr	x1, [x0, #8]
  407a48:	ldr	x0, [sp, #16]
  407a4c:	ldr	x0, [x0, #8]
  407a50:	cmp	x1, x0
  407a54:	b.ne	407a78 <__fxstatat@plt+0x5e48>  // b.any
  407a58:	ldr	x0, [sp, #24]
  407a5c:	ldr	x1, [x0]
  407a60:	ldr	x0, [sp, #16]
  407a64:	ldr	x0, [x0]
  407a68:	cmp	x1, x0
  407a6c:	b.ne	407a78 <__fxstatat@plt+0x5e48>  // b.any
  407a70:	mov	w0, #0x1                   	// #1
  407a74:	b	407a7c <__fxstatat@plt+0x5e4c>
  407a78:	mov	w0, #0x0                   	// #0
  407a7c:	and	w0, w0, #0x1
  407a80:	and	w0, w0, #0xff
  407a84:	add	sp, sp, #0x20
  407a88:	ret
  407a8c:	sub	sp, sp, #0x20
  407a90:	str	x0, [sp, #8]
  407a94:	str	x1, [sp]
  407a98:	ldr	x0, [sp, #8]
  407a9c:	str	x0, [sp, #24]
  407aa0:	ldr	x0, [sp, #24]
  407aa4:	ldr	x0, [x0, #8]
  407aa8:	ldr	x1, [sp]
  407aac:	udiv	x2, x0, x1
  407ab0:	ldr	x1, [sp]
  407ab4:	mul	x1, x2, x1
  407ab8:	sub	x0, x0, x1
  407abc:	add	sp, sp, #0x20
  407ac0:	ret
  407ac4:	stp	x29, x30, [sp, #-32]!
  407ac8:	mov	x29, sp
  407acc:	str	x0, [sp, #24]
  407ad0:	ldr	x0, [sp, #24]
  407ad4:	ldr	w1, [x0, #72]
  407ad8:	mov	w0, #0x102                 	// #258
  407adc:	and	w0, w1, w0
  407ae0:	cmp	w0, #0x0
  407ae4:	b.eq	407b30 <__fxstatat@plt+0x5f00>  // b.none
  407ae8:	adrp	x0, 401000 <mbrtowc@plt-0x7d0>
  407aec:	add	x4, x0, #0xaa0
  407af0:	adrp	x0, 407000 <__fxstatat@plt+0x53d0>
  407af4:	add	x3, x0, #0xa24
  407af8:	adrp	x0, 407000 <__fxstatat@plt+0x53d0>
  407afc:	add	x2, x0, #0xa8c
  407b00:	mov	x1, #0x0                   	// #0
  407b04:	mov	x0, #0x1f                  	// #31
  407b08:	bl	40b974 <__fxstatat@plt+0x9d44>
  407b0c:	mov	x1, x0
  407b10:	ldr	x0, [sp, #24]
  407b14:	str	x1, [x0, #88]
  407b18:	ldr	x0, [sp, #24]
  407b1c:	ldr	x0, [x0, #88]
  407b20:	cmp	x0, #0x0
  407b24:	b.ne	407b68 <__fxstatat@plt+0x5f38>  // b.any
  407b28:	mov	w0, #0x0                   	// #0
  407b2c:	b	407b6c <__fxstatat@plt+0x5f3c>
  407b30:	mov	x0, #0x20                  	// #32
  407b34:	bl	401910 <malloc@plt>
  407b38:	mov	x1, x0
  407b3c:	ldr	x0, [sp, #24]
  407b40:	str	x1, [x0, #88]
  407b44:	ldr	x0, [sp, #24]
  407b48:	ldr	x0, [x0, #88]
  407b4c:	cmp	x0, #0x0
  407b50:	b.ne	407b5c <__fxstatat@plt+0x5f2c>  // b.any
  407b54:	mov	w0, #0x0                   	// #0
  407b58:	b	407b6c <__fxstatat@plt+0x5f3c>
  407b5c:	ldr	x0, [sp, #24]
  407b60:	ldr	x0, [x0, #88]
  407b64:	bl	40ac88 <__fxstatat@plt+0x9058>
  407b68:	mov	w0, #0x1                   	// #1
  407b6c:	ldp	x29, x30, [sp], #32
  407b70:	ret
  407b74:	stp	x29, x30, [sp, #-64]!
  407b78:	mov	x29, sp
  407b7c:	str	x0, [sp, #24]
  407b80:	str	x1, [sp, #16]
  407b84:	ldr	x0, [sp, #24]
  407b88:	ldr	w1, [x0, #72]
  407b8c:	mov	w0, #0x102                 	// #258
  407b90:	and	w0, w1, w0
  407b94:	cmp	w0, #0x0
  407b98:	b.eq	407c54 <__fxstatat@plt+0x6024>  // b.none
  407b9c:	ldr	x0, [sp, #16]
  407ba0:	add	x0, x0, #0x78
  407ba4:	str	x0, [sp, #56]
  407ba8:	mov	x0, #0x18                  	// #24
  407bac:	bl	401910 <malloc@plt>
  407bb0:	str	x0, [sp, #48]
  407bb4:	ldr	x0, [sp, #48]
  407bb8:	cmp	x0, #0x0
  407bbc:	b.ne	407bc8 <__fxstatat@plt+0x5f98>  // b.any
  407bc0:	mov	w0, #0x0                   	// #0
  407bc4:	b	407c98 <__fxstatat@plt+0x6068>
  407bc8:	ldr	x0, [sp, #56]
  407bcc:	ldr	x1, [x0]
  407bd0:	ldr	x0, [sp, #48]
  407bd4:	str	x1, [x0]
  407bd8:	ldr	x0, [sp, #56]
  407bdc:	ldr	x1, [x0, #8]
  407be0:	ldr	x0, [sp, #48]
  407be4:	str	x1, [x0, #8]
  407be8:	ldr	x0, [sp, #48]
  407bec:	ldr	x1, [sp, #16]
  407bf0:	str	x1, [x0, #16]
  407bf4:	ldr	x0, [sp, #24]
  407bf8:	ldr	x0, [x0, #88]
  407bfc:	ldr	x1, [sp, #48]
  407c00:	bl	40c5f4 <__fxstatat@plt+0xa9c4>
  407c04:	str	x0, [sp, #40]
  407c08:	ldr	x1, [sp, #40]
  407c0c:	ldr	x0, [sp, #48]
  407c10:	cmp	x1, x0
  407c14:	b.eq	407c94 <__fxstatat@plt+0x6064>  // b.none
  407c18:	ldr	x0, [sp, #48]
  407c1c:	bl	401aa0 <free@plt>
  407c20:	ldr	x0, [sp, #40]
  407c24:	cmp	x0, #0x0
  407c28:	b.ne	407c34 <__fxstatat@plt+0x6004>  // b.any
  407c2c:	mov	w0, #0x0                   	// #0
  407c30:	b	407c98 <__fxstatat@plt+0x6068>
  407c34:	ldr	x0, [sp, #40]
  407c38:	ldr	x1, [x0, #16]
  407c3c:	ldr	x0, [sp, #16]
  407c40:	str	x1, [x0]
  407c44:	ldr	x0, [sp, #16]
  407c48:	mov	w1, #0x2                   	// #2
  407c4c:	strh	w1, [x0, #108]
  407c50:	b	407c94 <__fxstatat@plt+0x6064>
  407c54:	ldr	x0, [sp, #24]
  407c58:	ldr	x2, [x0, #88]
  407c5c:	ldr	x0, [sp, #16]
  407c60:	add	x0, x0, #0x78
  407c64:	mov	x1, x0
  407c68:	mov	x0, x2
  407c6c:	bl	40acb4 <__fxstatat@plt+0x9084>
  407c70:	and	w0, w0, #0xff
  407c74:	cmp	w0, #0x0
  407c78:	b.eq	407c94 <__fxstatat@plt+0x6064>  // b.none
  407c7c:	ldr	x0, [sp, #16]
  407c80:	ldr	x1, [sp, #16]
  407c84:	str	x1, [x0]
  407c88:	ldr	x0, [sp, #16]
  407c8c:	mov	w1, #0x2                   	// #2
  407c90:	strh	w1, [x0, #108]
  407c94:	mov	w0, #0x1                   	// #1
  407c98:	ldp	x29, x30, [sp], #64
  407c9c:	ret
  407ca0:	stp	x29, x30, [sp, #-80]!
  407ca4:	mov	x29, sp
  407ca8:	str	x0, [sp, #24]
  407cac:	str	x1, [sp, #16]
  407cb0:	ldr	x0, [sp, #16]
  407cb4:	add	x0, x0, #0x78
  407cb8:	str	x0, [sp, #72]
  407cbc:	ldr	x0, [sp, #24]
  407cc0:	ldr	w1, [x0, #72]
  407cc4:	mov	w0, #0x102                 	// #258
  407cc8:	and	w0, w1, w0
  407ccc:	cmp	w0, #0x0
  407cd0:	b.eq	407d1c <__fxstatat@plt+0x60ec>  // b.none
  407cd4:	ldr	x0, [sp, #72]
  407cd8:	ldr	x0, [x0]
  407cdc:	str	x0, [sp, #32]
  407ce0:	ldr	x0, [sp, #72]
  407ce4:	ldr	x0, [x0, #8]
  407ce8:	str	x0, [sp, #40]
  407cec:	ldr	x0, [sp, #24]
  407cf0:	ldr	x0, [x0, #88]
  407cf4:	add	x1, sp, #0x20
  407cf8:	bl	40c650 <__fxstatat@plt+0xaa20>
  407cfc:	str	x0, [sp, #56]
  407d00:	ldr	x0, [sp, #56]
  407d04:	cmp	x0, #0x0
  407d08:	b.ne	407d10 <__fxstatat@plt+0x60e0>  // b.any
  407d0c:	bl	401a10 <abort@plt>
  407d10:	ldr	x0, [sp, #56]
  407d14:	bl	401aa0 <free@plt>
  407d18:	b	407dbc <__fxstatat@plt+0x618c>
  407d1c:	ldr	x0, [sp, #16]
  407d20:	ldr	x0, [x0, #8]
  407d24:	str	x0, [sp, #64]
  407d28:	ldr	x0, [sp, #64]
  407d2c:	cmp	x0, #0x0
  407d30:	b.eq	407dbc <__fxstatat@plt+0x618c>  // b.none
  407d34:	ldr	x0, [sp, #64]
  407d38:	ldr	x0, [x0, #88]
  407d3c:	cmp	x0, #0x0
  407d40:	b.lt	407dbc <__fxstatat@plt+0x618c>  // b.tstop
  407d44:	ldr	x0, [sp, #24]
  407d48:	ldr	x0, [x0, #88]
  407d4c:	ldr	x0, [x0, #16]
  407d50:	cmp	x0, #0x0
  407d54:	b.ne	407d5c <__fxstatat@plt+0x612c>  // b.any
  407d58:	bl	401a10 <abort@plt>
  407d5c:	ldr	x0, [sp, #24]
  407d60:	ldr	x0, [x0, #88]
  407d64:	ldr	x1, [x0]
  407d68:	ldr	x0, [sp, #72]
  407d6c:	ldr	x0, [x0, #8]
  407d70:	cmp	x1, x0
  407d74:	b.ne	407dbc <__fxstatat@plt+0x618c>  // b.any
  407d78:	ldr	x0, [sp, #24]
  407d7c:	ldr	x0, [x0, #88]
  407d80:	ldr	x1, [x0, #8]
  407d84:	ldr	x0, [sp, #72]
  407d88:	ldr	x0, [x0]
  407d8c:	cmp	x1, x0
  407d90:	b.ne	407dbc <__fxstatat@plt+0x618c>  // b.any
  407d94:	ldr	x0, [sp, #24]
  407d98:	ldr	x0, [x0, #88]
  407d9c:	ldr	x1, [sp, #64]
  407da0:	ldr	x1, [x1, #120]
  407da4:	str	x1, [x0, #8]
  407da8:	ldr	x0, [sp, #24]
  407dac:	ldr	x0, [x0, #88]
  407db0:	ldr	x1, [sp, #64]
  407db4:	ldr	x1, [x1, #128]
  407db8:	str	x1, [x0]
  407dbc:	nop
  407dc0:	ldp	x29, x30, [sp], #80
  407dc4:	ret
  407dc8:	stp	x29, x30, [sp, #-32]!
  407dcc:	mov	x29, sp
  407dd0:	str	x0, [sp, #24]
  407dd4:	ldr	x0, [sp, #24]
  407dd8:	ldr	w1, [x0, #72]
  407ddc:	mov	w0, #0x102                 	// #258
  407de0:	and	w0, w1, w0
  407de4:	cmp	w0, #0x0
  407de8:	b.eq	407e0c <__fxstatat@plt+0x61dc>  // b.none
  407dec:	ldr	x0, [sp, #24]
  407df0:	ldr	x0, [x0, #88]
  407df4:	cmp	x0, #0x0
  407df8:	b.eq	407e18 <__fxstatat@plt+0x61e8>  // b.none
  407dfc:	ldr	x0, [sp, #24]
  407e00:	ldr	x0, [x0, #88]
  407e04:	bl	40bc14 <__fxstatat@plt+0x9fe4>
  407e08:	b	407e18 <__fxstatat@plt+0x61e8>
  407e0c:	ldr	x0, [sp, #24]
  407e10:	ldr	x0, [x0, #88]
  407e14:	bl	401aa0 <free@plt>
  407e18:	nop
  407e1c:	ldp	x29, x30, [sp], #32
  407e20:	ret
  407e24:	stp	x29, x30, [sp, #-48]!
  407e28:	mov	x29, sp
  407e2c:	str	x0, [sp, #24]
  407e30:	b	407e54 <__fxstatat@plt+0x6224>
  407e34:	ldr	x0, [sp, #24]
  407e38:	bl	40c938 <__fxstatat@plt+0xad08>
  407e3c:	str	w0, [sp, #44]
  407e40:	ldr	w0, [sp, #44]
  407e44:	cmp	w0, #0x0
  407e48:	b.lt	407e54 <__fxstatat@plt+0x6224>  // b.tstop
  407e4c:	ldr	w0, [sp, #44]
  407e50:	bl	4019d0 <close@plt>
  407e54:	ldr	x0, [sp, #24]
  407e58:	bl	40c874 <__fxstatat@plt+0xac44>
  407e5c:	and	w0, w0, #0xff
  407e60:	eor	w0, w0, #0x1
  407e64:	and	w0, w0, #0xff
  407e68:	cmp	w0, #0x0
  407e6c:	b.ne	407e34 <__fxstatat@plt+0x6204>  // b.any
  407e70:	nop
  407e74:	nop
  407e78:	ldp	x29, x30, [sp], #48
  407e7c:	ret
  407e80:	stp	x29, x30, [sp, #-32]!
  407e84:	mov	x29, sp
  407e88:	str	x0, [sp, #24]
  407e8c:	strb	w1, [sp, #23]
  407e90:	ldr	x0, [sp, #24]
  407e94:	ldrh	w0, [x0, #108]
  407e98:	cmp	w0, #0xb
  407e9c:	b.eq	407ea4 <__fxstatat@plt+0x6274>  // b.none
  407ea0:	bl	401a10 <abort@plt>
  407ea4:	ldrb	w0, [sp, #23]
  407ea8:	cmp	w0, #0x0
  407eac:	b.eq	407eb8 <__fxstatat@plt+0x6288>  // b.none
  407eb0:	mov	x0, #0x2                   	// #2
  407eb4:	b	407ebc <__fxstatat@plt+0x628c>
  407eb8:	mov	x0, #0x1                   	// #1
  407ebc:	ldr	x1, [sp, #24]
  407ec0:	str	x0, [x1, #168]
  407ec4:	nop
  407ec8:	ldp	x29, x30, [sp], #32
  407ecc:	ret
  407ed0:	stp	x29, x30, [sp, #-48]!
  407ed4:	mov	x29, sp
  407ed8:	str	x0, [sp, #24]
  407edc:	str	w1, [sp, #20]
  407ee0:	strb	w2, [sp, #19]
  407ee4:	ldr	x0, [sp, #24]
  407ee8:	ldr	w0, [x0, #44]
  407eec:	str	w0, [sp, #44]
  407ef0:	ldr	w1, [sp, #44]
  407ef4:	ldr	w0, [sp, #20]
  407ef8:	cmp	w1, w0
  407efc:	b.ne	407f10 <__fxstatat@plt+0x62e0>  // b.any
  407f00:	ldr	w0, [sp, #44]
  407f04:	cmn	w0, #0x64
  407f08:	b.eq	407f10 <__fxstatat@plt+0x62e0>  // b.none
  407f0c:	bl	401a10 <abort@plt>
  407f10:	ldrb	w0, [sp, #19]
  407f14:	cmp	w0, #0x0
  407f18:	b.eq	407f48 <__fxstatat@plt+0x6318>  // b.none
  407f1c:	ldr	x0, [sp, #24]
  407f20:	add	x0, x0, #0x60
  407f24:	ldr	w1, [sp, #44]
  407f28:	bl	40c88c <__fxstatat@plt+0xac5c>
  407f2c:	str	w0, [sp, #40]
  407f30:	ldr	w0, [sp, #40]
  407f34:	cmp	w0, #0x0
  407f38:	b.lt	407f70 <__fxstatat@plt+0x6340>  // b.tstop
  407f3c:	ldr	w0, [sp, #40]
  407f40:	bl	4019d0 <close@plt>
  407f44:	b	407f70 <__fxstatat@plt+0x6340>
  407f48:	ldr	x0, [sp, #24]
  407f4c:	ldr	w0, [x0, #72]
  407f50:	and	w0, w0, #0x4
  407f54:	cmp	w0, #0x0
  407f58:	b.ne	407f70 <__fxstatat@plt+0x6340>  // b.any
  407f5c:	ldr	w0, [sp, #44]
  407f60:	cmp	w0, #0x0
  407f64:	b.lt	407f70 <__fxstatat@plt+0x6340>  // b.tstop
  407f68:	ldr	w0, [sp, #44]
  407f6c:	bl	4019d0 <close@plt>
  407f70:	ldr	x0, [sp, #24]
  407f74:	ldr	w1, [sp, #20]
  407f78:	str	w1, [x0, #44]
  407f7c:	nop
  407f80:	ldp	x29, x30, [sp], #48
  407f84:	ret
  407f88:	stp	x29, x30, [sp, #-48]!
  407f8c:	mov	x29, sp
  407f90:	str	x0, [sp, #24]
  407f94:	ldr	x0, [sp, #24]
  407f98:	ldr	w0, [x0, #72]
  407f9c:	and	w0, w0, #0x4
  407fa0:	cmp	w0, #0x0
  407fa4:	b.ne	40802c <__fxstatat@plt+0x63fc>  // b.any
  407fa8:	ldr	x0, [sp, #24]
  407fac:	ldr	w0, [x0, #72]
  407fb0:	and	w0, w0, #0x200
  407fb4:	cmp	w0, #0x0
  407fb8:	b.eq	407ff4 <__fxstatat@plt+0x63c4>  // b.none
  407fbc:	ldr	x0, [sp, #24]
  407fc0:	ldr	w0, [x0, #72]
  407fc4:	and	w0, w0, #0x200
  407fc8:	cmp	w0, #0x0
  407fcc:	b.ne	407fdc <__fxstatat@plt+0x63ac>  // b.any
  407fd0:	ldr	x0, [sp, #24]
  407fd4:	ldr	w0, [x0, #40]
  407fd8:	b	407fe0 <__fxstatat@plt+0x63b0>
  407fdc:	mov	w0, #0xffffff9c            	// #-100
  407fe0:	mov	w2, #0x1                   	// #1
  407fe4:	mov	w1, w0
  407fe8:	ldr	x0, [sp, #24]
  407fec:	bl	407ed0 <__fxstatat@plt+0x62a0>
  407ff0:	b	40802c <__fxstatat@plt+0x63fc>
  407ff4:	ldr	x0, [sp, #24]
  407ff8:	ldr	w0, [x0, #72]
  407ffc:	and	w0, w0, #0x200
  408000:	cmp	w0, #0x0
  408004:	b.ne	408014 <__fxstatat@plt+0x63e4>  // b.any
  408008:	ldr	x0, [sp, #24]
  40800c:	ldr	w0, [x0, #40]
  408010:	b	408018 <__fxstatat@plt+0x63e8>
  408014:	mov	w0, #0xffffff9c            	// #-100
  408018:	bl	401850 <fchdir@plt>
  40801c:	cmp	w0, #0x0
  408020:	b.eq	40802c <__fxstatat@plt+0x63fc>  // b.none
  408024:	mov	w0, #0x1                   	// #1
  408028:	b	408030 <__fxstatat@plt+0x6400>
  40802c:	mov	w0, #0x0                   	// #0
  408030:	str	w0, [sp, #44]
  408034:	ldr	x0, [sp, #24]
  408038:	add	x0, x0, #0x60
  40803c:	bl	407e24 <__fxstatat@plt+0x61f4>
  408040:	ldr	w0, [sp, #44]
  408044:	ldp	x29, x30, [sp], #48
  408048:	ret
  40804c:	stp	x29, x30, [sp, #-48]!
  408050:	mov	x29, sp
  408054:	str	x0, [sp, #24]
  408058:	str	x1, [sp, #16]
  40805c:	ldr	x0, [sp, #24]
  408060:	ldr	w0, [x0, #72]
  408064:	lsl	w0, w0, #11
  408068:	and	w1, w0, #0x8000
  40806c:	mov	w0, #0x4900                	// #18688
  408070:	movk	w0, #0x8, lsl #16
  408074:	orr	w0, w1, w0
  408078:	str	w0, [sp, #44]
  40807c:	ldr	x0, [sp, #24]
  408080:	ldr	w0, [x0, #72]
  408084:	and	w0, w0, #0x200
  408088:	cmp	w0, #0x0
  40808c:	b.eq	4080a8 <__fxstatat@plt+0x6478>  // b.none
  408090:	ldr	x0, [sp, #24]
  408094:	ldr	w0, [x0, #44]
  408098:	ldr	w2, [sp, #44]
  40809c:	ldr	x1, [sp, #16]
  4080a0:	bl	40ca30 <__fxstatat@plt+0xae00>
  4080a4:	b	4080b4 <__fxstatat@plt+0x6484>
  4080a8:	ldr	w1, [sp, #44]
  4080ac:	ldr	x0, [sp, #16]
  4080b0:	bl	40adb4 <__fxstatat@plt+0x9184>
  4080b4:	str	w0, [sp, #40]
  4080b8:	ldr	w0, [sp, #40]
  4080bc:	ldp	x29, x30, [sp], #48
  4080c0:	ret
  4080c4:	stp	x29, x30, [sp, #-128]!
  4080c8:	mov	x29, sp
  4080cc:	stp	x19, x20, [sp, #16]
  4080d0:	stp	x21, x22, [sp, #32]
  4080d4:	str	x23, [sp, #48]
  4080d8:	str	x0, [sp, #72]
  4080dc:	mov	w22, w1
  4080e0:	str	x2, [sp, #64]
  4080e4:	str	xzr, [sp, #120]
  4080e8:	str	xzr, [sp, #112]
  4080ec:	and	w0, w22, #0xfffff000
  4080f0:	cmp	w0, #0x0
  4080f4:	b.eq	408110 <__fxstatat@plt+0x64e0>  // b.none
  4080f8:	bl	401bc0 <__errno_location@plt>
  4080fc:	mov	x1, x0
  408100:	mov	w0, #0x16                  	// #22
  408104:	str	w0, [x1]
  408108:	mov	x0, #0x0                   	// #0
  40810c:	b	408530 <__fxstatat@plt+0x6900>
  408110:	and	w0, w22, #0x4
  408114:	cmp	w0, #0x0
  408118:	b.eq	408140 <__fxstatat@plt+0x6510>  // b.none
  40811c:	and	w0, w22, #0x200
  408120:	cmp	w0, #0x0
  408124:	b.eq	408140 <__fxstatat@plt+0x6510>  // b.none
  408128:	bl	401bc0 <__errno_location@plt>
  40812c:	mov	x1, x0
  408130:	mov	w0, #0x16                  	// #22
  408134:	str	w0, [x1]
  408138:	mov	x0, #0x0                   	// #0
  40813c:	b	408530 <__fxstatat@plt+0x6900>
  408140:	mov	w0, #0x12                  	// #18
  408144:	and	w0, w22, w0
  408148:	cmp	w0, #0x0
  40814c:	b.ne	408168 <__fxstatat@plt+0x6538>  // b.any
  408150:	bl	401bc0 <__errno_location@plt>
  408154:	mov	x1, x0
  408158:	mov	w0, #0x16                  	// #22
  40815c:	str	w0, [x1]
  408160:	mov	x0, #0x0                   	// #0
  408164:	b	408530 <__fxstatat@plt+0x6900>
  408168:	mov	x0, #0x80                  	// #128
  40816c:	bl	401910 <malloc@plt>
  408170:	mov	x19, x0
  408174:	cmp	x19, #0x0
  408178:	b.ne	408184 <__fxstatat@plt+0x6554>  // b.any
  40817c:	mov	x0, #0x0                   	// #0
  408180:	b	408530 <__fxstatat@plt+0x6900>
  408184:	mov	x2, #0x80                  	// #128
  408188:	mov	w1, #0x0                   	// #0
  40818c:	mov	x0, x19
  408190:	bl	401970 <memset@plt>
  408194:	ldr	x0, [sp, #64]
  408198:	str	x0, [x19, #64]
  40819c:	str	w22, [x19, #72]
  4081a0:	ldr	w0, [x19, #72]
  4081a4:	and	w0, w0, #0x2
  4081a8:	cmp	w0, #0x0
  4081ac:	b.eq	4081c8 <__fxstatat@plt+0x6598>  // b.none
  4081b0:	ldr	w0, [x19, #72]
  4081b4:	orr	w0, w0, #0x4
  4081b8:	str	w0, [x19, #72]
  4081bc:	ldr	w0, [x19, #72]
  4081c0:	and	w0, w0, #0xfffffdff
  4081c4:	str	w0, [x19, #72]
  4081c8:	mov	w0, #0xffffff9c            	// #-100
  4081cc:	str	w0, [x19, #44]
  4081d0:	ldr	x0, [sp, #72]
  4081d4:	bl	40a798 <__fxstatat@plt+0x8b68>
  4081d8:	str	x0, [sp, #96]
  4081dc:	ldr	x2, [sp, #96]
  4081e0:	ldr	x1, [sp, #96]
  4081e4:	mov	x0, #0x1000                	// #4096
  4081e8:	cmp	x2, #0x1, lsl #12
  4081ec:	csel	x0, x1, x0, cs  // cs = hs, nlast
  4081f0:	mov	x1, x0
  4081f4:	mov	x0, x19
  4081f8:	bl	40a598 <__fxstatat@plt+0x8968>
  4081fc:	and	w0, w0, #0xff
  408200:	eor	w0, w0, #0x1
  408204:	and	w0, w0, #0xff
  408208:	cmp	w0, #0x0
  40820c:	b.ne	408520 <__fxstatat@plt+0x68f0>  // b.any
  408210:	ldr	x0, [sp, #72]
  408214:	ldr	x0, [x0]
  408218:	cmp	x0, #0x0
  40821c:	b.eq	40825c <__fxstatat@plt+0x662c>  // b.none
  408220:	mov	x2, #0x0                   	// #0
  408224:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  408228:	add	x1, x0, #0x4f0
  40822c:	mov	x0, x19
  408230:	bl	40a4a8 <__fxstatat@plt+0x8878>
  408234:	str	x0, [sp, #120]
  408238:	ldr	x0, [sp, #120]
  40823c:	cmp	x0, #0x0
  408240:	b.eq	408510 <__fxstatat@plt+0x68e0>  // b.none
  408244:	ldr	x0, [sp, #120]
  408248:	mov	x1, #0xffffffffffffffff    	// #-1
  40824c:	str	x1, [x0, #88]
  408250:	ldr	x0, [sp, #120]
  408254:	mov	w1, #0xffffffff            	// #-1
  408258:	str	w1, [x0, #104]
  40825c:	ldr	x0, [sp, #64]
  408260:	cmp	x0, #0x0
  408264:	b.eq	408278 <__fxstatat@plt+0x6648>  // b.none
  408268:	ldr	w0, [x19, #72]
  40826c:	and	w0, w0, #0x400
  408270:	cmp	w0, #0x0
  408274:	b.eq	408280 <__fxstatat@plt+0x6650>  // b.none
  408278:	mov	w0, #0x1                   	// #1
  40827c:	b	408284 <__fxstatat@plt+0x6654>
  408280:	mov	w0, #0x0                   	// #0
  408284:	strb	w0, [sp, #95]
  408288:	ldrb	w0, [sp, #95]
  40828c:	and	w0, w0, #0x1
  408290:	strb	w0, [sp, #95]
  408294:	mov	x21, #0x0                   	// #0
  408298:	mov	x23, #0x0                   	// #0
  40829c:	b	4083f0 <__fxstatat@plt+0x67c0>
  4082a0:	ldr	x0, [sp, #72]
  4082a4:	ldr	x0, [x0]
  4082a8:	bl	401820 <strlen@plt>
  4082ac:	str	x0, [sp, #104]
  4082b0:	and	w0, w22, #0x800
  4082b4:	cmp	w0, #0x0
  4082b8:	b.ne	408328 <__fxstatat@plt+0x66f8>  // b.any
  4082bc:	ldr	x0, [sp, #72]
  4082c0:	ldr	x0, [x0]
  4082c4:	str	x0, [sp, #80]
  4082c8:	ldr	x0, [sp, #104]
  4082cc:	cmp	x0, #0x2
  4082d0:	b.ls	408328 <__fxstatat@plt+0x66f8>  // b.plast
  4082d4:	ldr	x0, [sp, #104]
  4082d8:	sub	x0, x0, #0x1
  4082dc:	ldr	x1, [sp, #80]
  4082e0:	add	x0, x1, x0
  4082e4:	ldrb	w0, [x0]
  4082e8:	cmp	w0, #0x2f
  4082ec:	b.ne	408328 <__fxstatat@plt+0x66f8>  // b.any
  4082f0:	b	408300 <__fxstatat@plt+0x66d0>
  4082f4:	ldr	x0, [sp, #104]
  4082f8:	sub	x0, x0, #0x1
  4082fc:	str	x0, [sp, #104]
  408300:	ldr	x0, [sp, #104]
  408304:	cmp	x0, #0x1
  408308:	b.ls	408328 <__fxstatat@plt+0x66f8>  // b.plast
  40830c:	ldr	x0, [sp, #104]
  408310:	sub	x0, x0, #0x2
  408314:	ldr	x1, [sp, #80]
  408318:	add	x0, x1, x0
  40831c:	ldrb	w0, [x0]
  408320:	cmp	w0, #0x2f
  408324:	b.eq	4082f4 <__fxstatat@plt+0x66c4>  // b.none
  408328:	ldr	x0, [sp, #72]
  40832c:	ldr	x0, [x0]
  408330:	ldr	x2, [sp, #104]
  408334:	mov	x1, x0
  408338:	mov	x0, x19
  40833c:	bl	40a4a8 <__fxstatat@plt+0x8878>
  408340:	mov	x20, x0
  408344:	cmp	x20, #0x0
  408348:	b.eq	4084e8 <__fxstatat@plt+0x68b8>  // b.none
  40834c:	str	xzr, [x20, #88]
  408350:	ldr	x0, [sp, #120]
  408354:	str	x0, [x20, #8]
  408358:	add	x0, x20, #0xf8
  40835c:	str	x0, [x20, #48]
  408360:	ldrb	w0, [sp, #95]
  408364:	cmp	w0, #0x0
  408368:	b.eq	40838c <__fxstatat@plt+0x675c>  // b.none
  40836c:	cmp	x21, #0x0
  408370:	b.eq	40838c <__fxstatat@plt+0x675c>  // b.none
  408374:	mov	w0, #0xb                   	// #11
  408378:	strh	w0, [x20, #108]
  40837c:	mov	w1, #0x1                   	// #1
  408380:	mov	x0, x20
  408384:	bl	407e80 <__fxstatat@plt+0x6250>
  408388:	b	4083a4 <__fxstatat@plt+0x6774>
  40838c:	mov	w2, #0x0                   	// #0
  408390:	mov	x1, x20
  408394:	mov	x0, x19
  408398:	bl	40a118 <__fxstatat@plt+0x84e8>
  40839c:	and	w0, w0, #0xffff
  4083a0:	strh	w0, [x20, #108]
  4083a4:	ldr	x0, [sp, #64]
  4083a8:	cmp	x0, #0x0
  4083ac:	b.eq	4083bc <__fxstatat@plt+0x678c>  // b.none
  4083b0:	str	x21, [x20, #16]
  4083b4:	mov	x21, x20
  4083b8:	b	4083e0 <__fxstatat@plt+0x67b0>
  4083bc:	str	xzr, [x20, #16]
  4083c0:	cmp	x21, #0x0
  4083c4:	b.ne	4083d4 <__fxstatat@plt+0x67a4>  // b.any
  4083c8:	mov	x21, x20
  4083cc:	str	x21, [sp, #112]
  4083d0:	b	4083e0 <__fxstatat@plt+0x67b0>
  4083d4:	ldr	x0, [sp, #112]
  4083d8:	str	x20, [x0, #16]
  4083dc:	str	x20, [sp, #112]
  4083e0:	ldr	x0, [sp, #72]
  4083e4:	add	x0, x0, #0x8
  4083e8:	str	x0, [sp, #72]
  4083ec:	add	x23, x23, #0x1
  4083f0:	ldr	x0, [sp, #72]
  4083f4:	ldr	x0, [x0]
  4083f8:	cmp	x0, #0x0
  4083fc:	b.ne	4082a0 <__fxstatat@plt+0x6670>  // b.any
  408400:	ldr	x0, [sp, #64]
  408404:	cmp	x0, #0x0
  408408:	b.eq	408428 <__fxstatat@plt+0x67f8>  // b.none
  40840c:	cmp	x23, #0x1
  408410:	b.ls	408428 <__fxstatat@plt+0x67f8>  // b.plast
  408414:	mov	x2, x23
  408418:	mov	x1, x21
  40841c:	mov	x0, x19
  408420:	bl	40a364 <__fxstatat@plt+0x8734>
  408424:	mov	x21, x0
  408428:	mov	x2, #0x0                   	// #0
  40842c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  408430:	add	x1, x0, #0x4f0
  408434:	mov	x0, x19
  408438:	bl	40a4a8 <__fxstatat@plt+0x8878>
  40843c:	str	x0, [x19]
  408440:	ldr	x0, [x19]
  408444:	cmp	x0, #0x0
  408448:	b.eq	4084f0 <__fxstatat@plt+0x68c0>  // b.none
  40844c:	ldr	x0, [x19]
  408450:	str	x21, [x0, #16]
  408454:	ldr	x0, [x19]
  408458:	mov	w1, #0x9                   	// #9
  40845c:	strh	w1, [x0, #108]
  408460:	ldr	x0, [x19]
  408464:	mov	x1, #0x1                   	// #1
  408468:	str	x1, [x0, #88]
  40846c:	mov	x0, x19
  408470:	bl	407ac4 <__fxstatat@plt+0x5e94>
  408474:	and	w0, w0, #0xff
  408478:	eor	w0, w0, #0x1
  40847c:	and	w0, w0, #0xff
  408480:	cmp	w0, #0x0
  408484:	b.ne	4084f8 <__fxstatat@plt+0x68c8>  // b.any
  408488:	ldr	w0, [x19, #72]
  40848c:	and	w0, w0, #0x4
  408490:	cmp	w0, #0x0
  408494:	b.ne	4084d4 <__fxstatat@plt+0x68a4>  // b.any
  408498:	ldr	w0, [x19, #72]
  40849c:	and	w0, w0, #0x200
  4084a0:	cmp	w0, #0x0
  4084a4:	b.ne	4084d4 <__fxstatat@plt+0x68a4>  // b.any
  4084a8:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  4084ac:	add	x1, x0, #0x4f8
  4084b0:	mov	x0, x19
  4084b4:	bl	40804c <__fxstatat@plt+0x641c>
  4084b8:	str	w0, [x19, #40]
  4084bc:	ldr	w0, [x19, #40]
  4084c0:	cmp	w0, #0x0
  4084c4:	b.ge	4084d4 <__fxstatat@plt+0x68a4>  // b.tcont
  4084c8:	ldr	w0, [x19, #72]
  4084cc:	orr	w0, w0, #0x4
  4084d0:	str	w0, [x19, #72]
  4084d4:	add	x0, x19, #0x60
  4084d8:	mov	w1, #0xffffffff            	// #-1
  4084dc:	bl	40c804 <__fxstatat@plt+0xabd4>
  4084e0:	mov	x0, x19
  4084e4:	b	408530 <__fxstatat@plt+0x6900>
  4084e8:	nop
  4084ec:	b	4084fc <__fxstatat@plt+0x68cc>
  4084f0:	nop
  4084f4:	b	4084fc <__fxstatat@plt+0x68cc>
  4084f8:	nop
  4084fc:	mov	x0, x21
  408500:	bl	40a544 <__fxstatat@plt+0x8914>
  408504:	ldr	x0, [sp, #120]
  408508:	bl	401aa0 <free@plt>
  40850c:	b	408514 <__fxstatat@plt+0x68e4>
  408510:	nop
  408514:	ldr	x0, [x19, #32]
  408518:	bl	401aa0 <free@plt>
  40851c:	b	408524 <__fxstatat@plt+0x68f4>
  408520:	nop
  408524:	mov	x0, x19
  408528:	bl	401aa0 <free@plt>
  40852c:	mov	x0, #0x0                   	// #0
  408530:	ldp	x19, x20, [sp, #16]
  408534:	ldp	x21, x22, [sp, #32]
  408538:	ldr	x23, [sp, #48]
  40853c:	ldp	x29, x30, [sp], #128
  408540:	ret
  408544:	stp	x29, x30, [sp, #-64]!
  408548:	mov	x29, sp
  40854c:	stp	x19, x20, [sp, #16]
  408550:	str	x21, [sp, #32]
  408554:	str	x0, [sp, #56]
  408558:	mov	x19, x1
  40855c:	ldr	x0, [x19, #96]
  408560:	str	x0, [x19, #72]
  408564:	ldr	x21, [x19, #72]
  408568:	ldr	x0, [sp, #56]
  40856c:	ldr	x0, [x0, #32]
  408570:	add	x1, x19, #0xf8
  408574:	add	x2, x21, #0x1
  408578:	bl	4017f0 <memmove@plt>
  40857c:	add	x0, x19, #0xf8
  408580:	mov	w1, #0x2f                  	// #47
  408584:	bl	4019e0 <strrchr@plt>
  408588:	mov	x20, x0
  40858c:	cmp	x20, #0x0
  408590:	b.eq	4085d8 <__fxstatat@plt+0x69a8>  // b.none
  408594:	add	x0, x19, #0xf8
  408598:	cmp	x20, x0
  40859c:	b.ne	4085b0 <__fxstatat@plt+0x6980>  // b.any
  4085a0:	add	x0, x20, #0x1
  4085a4:	ldrb	w0, [x0]
  4085a8:	cmp	w0, #0x0
  4085ac:	b.eq	4085d8 <__fxstatat@plt+0x69a8>  // b.none
  4085b0:	add	x20, x20, #0x1
  4085b4:	mov	x0, x20
  4085b8:	bl	401820 <strlen@plt>
  4085bc:	mov	x21, x0
  4085c0:	add	x0, x19, #0xf8
  4085c4:	add	x1, x21, #0x1
  4085c8:	mov	x2, x1
  4085cc:	mov	x1, x20
  4085d0:	bl	4017f0 <memmove@plt>
  4085d4:	str	x21, [x19, #96]
  4085d8:	ldr	x0, [sp, #56]
  4085dc:	ldr	x0, [x0, #32]
  4085e0:	str	x0, [x19, #56]
  4085e4:	ldr	x0, [x19, #56]
  4085e8:	str	x0, [x19, #48]
  4085ec:	nop
  4085f0:	ldp	x19, x20, [sp, #16]
  4085f4:	ldr	x21, [sp, #32]
  4085f8:	ldp	x29, x30, [sp], #64
  4085fc:	ret
  408600:	stp	x29, x30, [sp, #-64]!
  408604:	mov	x29, sp
  408608:	stp	x19, x20, [sp, #16]
  40860c:	str	x0, [sp, #40]
  408610:	str	wzr, [sp, #60]
  408614:	ldr	x0, [sp, #40]
  408618:	ldr	x0, [x0]
  40861c:	cmp	x0, #0x0
  408620:	b.eq	40866c <__fxstatat@plt+0x6a3c>  // b.none
  408624:	ldr	x0, [sp, #40]
  408628:	ldr	x19, [x0]
  40862c:	b	408658 <__fxstatat@plt+0x6a28>
  408630:	mov	x20, x19
  408634:	ldr	x0, [x19, #16]
  408638:	cmp	x0, #0x0
  40863c:	b.eq	408648 <__fxstatat@plt+0x6a18>  // b.none
  408640:	ldr	x0, [x19, #16]
  408644:	b	40864c <__fxstatat@plt+0x6a1c>
  408648:	ldr	x0, [x19, #8]
  40864c:	mov	x19, x0
  408650:	mov	x0, x20
  408654:	bl	401aa0 <free@plt>
  408658:	ldr	x0, [x19, #88]
  40865c:	cmp	x0, #0x0
  408660:	b.ge	408630 <__fxstatat@plt+0x6a00>  // b.tcont
  408664:	mov	x0, x19
  408668:	bl	401aa0 <free@plt>
  40866c:	ldr	x0, [sp, #40]
  408670:	ldr	x0, [x0, #8]
  408674:	cmp	x0, #0x0
  408678:	b.eq	408688 <__fxstatat@plt+0x6a58>  // b.none
  40867c:	ldr	x0, [sp, #40]
  408680:	ldr	x0, [x0, #8]
  408684:	bl	40a544 <__fxstatat@plt+0x8914>
  408688:	ldr	x0, [sp, #40]
  40868c:	ldr	x0, [x0, #16]
  408690:	bl	401aa0 <free@plt>
  408694:	ldr	x0, [sp, #40]
  408698:	ldr	x0, [x0, #32]
  40869c:	bl	401aa0 <free@plt>
  4086a0:	ldr	x0, [sp, #40]
  4086a4:	ldr	w0, [x0, #72]
  4086a8:	and	w0, w0, #0x200
  4086ac:	cmp	w0, #0x0
  4086b0:	b.eq	4086e8 <__fxstatat@plt+0x6ab8>  // b.none
  4086b4:	ldr	x0, [sp, #40]
  4086b8:	ldr	w0, [x0, #44]
  4086bc:	cmp	w0, #0x0
  4086c0:	b.lt	408748 <__fxstatat@plt+0x6b18>  // b.tstop
  4086c4:	ldr	x0, [sp, #40]
  4086c8:	ldr	w0, [x0, #44]
  4086cc:	bl	4019d0 <close@plt>
  4086d0:	cmp	w0, #0x0
  4086d4:	b.eq	408748 <__fxstatat@plt+0x6b18>  // b.none
  4086d8:	bl	401bc0 <__errno_location@plt>
  4086dc:	ldr	w0, [x0]
  4086e0:	str	w0, [sp, #60]
  4086e4:	b	408748 <__fxstatat@plt+0x6b18>
  4086e8:	ldr	x0, [sp, #40]
  4086ec:	ldr	w0, [x0, #72]
  4086f0:	and	w0, w0, #0x4
  4086f4:	cmp	w0, #0x0
  4086f8:	b.ne	408748 <__fxstatat@plt+0x6b18>  // b.any
  4086fc:	ldr	x0, [sp, #40]
  408700:	ldr	w0, [x0, #40]
  408704:	bl	401850 <fchdir@plt>
  408708:	cmp	w0, #0x0
  40870c:	b.eq	40871c <__fxstatat@plt+0x6aec>  // b.none
  408710:	bl	401bc0 <__errno_location@plt>
  408714:	ldr	w0, [x0]
  408718:	str	w0, [sp, #60]
  40871c:	ldr	x0, [sp, #40]
  408720:	ldr	w0, [x0, #40]
  408724:	bl	4019d0 <close@plt>
  408728:	cmp	w0, #0x0
  40872c:	b.eq	408748 <__fxstatat@plt+0x6b18>  // b.none
  408730:	ldr	w0, [sp, #60]
  408734:	cmp	w0, #0x0
  408738:	b.ne	408748 <__fxstatat@plt+0x6b18>  // b.any
  40873c:	bl	401bc0 <__errno_location@plt>
  408740:	ldr	w0, [x0]
  408744:	str	w0, [sp, #60]
  408748:	ldr	x0, [sp, #40]
  40874c:	add	x0, x0, #0x60
  408750:	bl	407e24 <__fxstatat@plt+0x61f4>
  408754:	ldr	x0, [sp, #40]
  408758:	ldr	x0, [x0, #80]
  40875c:	cmp	x0, #0x0
  408760:	b.eq	408770 <__fxstatat@plt+0x6b40>  // b.none
  408764:	ldr	x0, [sp, #40]
  408768:	ldr	x0, [x0, #80]
  40876c:	bl	40bc14 <__fxstatat@plt+0x9fe4>
  408770:	ldr	x0, [sp, #40]
  408774:	bl	407dc8 <__fxstatat@plt+0x6198>
  408778:	ldr	x0, [sp, #40]
  40877c:	bl	401aa0 <free@plt>
  408780:	ldr	w0, [sp, #60]
  408784:	cmp	w0, #0x0
  408788:	b.eq	4087a4 <__fxstatat@plt+0x6b74>  // b.none
  40878c:	bl	401bc0 <__errno_location@plt>
  408790:	mov	x1, x0
  408794:	ldr	w0, [sp, #60]
  408798:	str	w0, [x1]
  40879c:	mov	w0, #0xffffffff            	// #-1
  4087a0:	b	4087a8 <__fxstatat@plt+0x6b78>
  4087a4:	mov	w0, #0x0                   	// #0
  4087a8:	ldp	x19, x20, [sp, #16]
  4087ac:	ldp	x29, x30, [sp], #64
  4087b0:	ret
  4087b4:	sub	sp, sp, #0x20
  4087b8:	str	x0, [sp, #8]
  4087bc:	str	x1, [sp]
  4087c0:	ldr	x0, [sp, #8]
  4087c4:	str	x0, [sp, #24]
  4087c8:	ldr	x0, [sp, #24]
  4087cc:	ldr	x0, [x0]
  4087d0:	str	x0, [sp, #16]
  4087d4:	ldr	x0, [sp, #16]
  4087d8:	ldr	x1, [sp]
  4087dc:	udiv	x2, x0, x1
  4087e0:	ldr	x1, [sp]
  4087e4:	mul	x1, x2, x1
  4087e8:	sub	x0, x0, x1
  4087ec:	add	sp, sp, #0x20
  4087f0:	ret
  4087f4:	sub	sp, sp, #0x20
  4087f8:	str	x0, [sp, #8]
  4087fc:	str	x1, [sp]
  408800:	ldr	x0, [sp, #8]
  408804:	str	x0, [sp, #24]
  408808:	ldr	x0, [sp]
  40880c:	str	x0, [sp, #16]
  408810:	ldr	x0, [sp, #24]
  408814:	ldr	x1, [x0]
  408818:	ldr	x0, [sp, #16]
  40881c:	ldr	x0, [x0]
  408820:	cmp	x1, x0
  408824:	cset	w0, eq  // eq = none
  408828:	and	w0, w0, #0xff
  40882c:	add	sp, sp, #0x20
  408830:	ret
  408834:	stp	x29, x30, [sp, #-208]!
  408838:	mov	x29, sp
  40883c:	str	x0, [sp, #24]
  408840:	str	w1, [sp, #20]
  408844:	ldr	x0, [sp, #24]
  408848:	ldr	x0, [x0, #80]
  40884c:	str	x0, [sp, #192]
  408850:	ldr	x0, [sp, #192]
  408854:	ldr	x0, [x0, #80]
  408858:	str	x0, [sp, #200]
  40885c:	ldr	x0, [sp, #192]
  408860:	ldr	w0, [x0, #72]
  408864:	and	w0, w0, #0x200
  408868:	cmp	w0, #0x0
  40886c:	b.ne	408878 <__fxstatat@plt+0x6c48>  // b.any
  408870:	mov	x0, #0x0                   	// #0
  408874:	b	4089ac <__fxstatat@plt+0x6d7c>
  408878:	ldr	x0, [sp, #200]
  40887c:	cmp	x0, #0x0
  408880:	b.ne	4088c0 <__fxstatat@plt+0x6c90>  // b.any
  408884:	adrp	x0, 401000 <mbrtowc@plt-0x7d0>
  408888:	add	x4, x0, #0xaa0
  40888c:	adrp	x0, 408000 <__fxstatat@plt+0x63d0>
  408890:	add	x3, x0, #0x7f4
  408894:	adrp	x0, 408000 <__fxstatat@plt+0x63d0>
  408898:	add	x2, x0, #0x7b4
  40889c:	mov	x1, #0x0                   	// #0
  4088a0:	mov	x0, #0xd                   	// #13
  4088a4:	bl	40b974 <__fxstatat@plt+0x9d44>
  4088a8:	mov	x1, x0
  4088ac:	ldr	x0, [sp, #192]
  4088b0:	str	x1, [x0, #80]
  4088b4:	ldr	x0, [sp, #192]
  4088b8:	ldr	x0, [x0, #80]
  4088bc:	str	x0, [sp, #200]
  4088c0:	ldr	x0, [sp, #200]
  4088c4:	cmp	x0, #0x0
  4088c8:	b.eq	408904 <__fxstatat@plt+0x6cd4>  // b.none
  4088cc:	ldr	x0, [sp, #24]
  4088d0:	ldr	x0, [x0, #120]
  4088d4:	str	x0, [sp, #40]
  4088d8:	add	x0, sp, #0x28
  4088dc:	mov	x1, x0
  4088e0:	ldr	x0, [sp, #200]
  4088e4:	bl	40b200 <__fxstatat@plt+0x95d0>
  4088e8:	str	x0, [sp, #184]
  4088ec:	ldr	x0, [sp, #184]
  4088f0:	cmp	x0, #0x0
  4088f4:	b.eq	408904 <__fxstatat@plt+0x6cd4>  // b.none
  4088f8:	ldr	x0, [sp, #184]
  4088fc:	ldr	x0, [x0, #8]
  408900:	b	4089ac <__fxstatat@plt+0x6d7c>
  408904:	ldr	w0, [sp, #20]
  408908:	cmp	w0, #0x0
  40890c:	b.lt	408928 <__fxstatat@plt+0x6cf8>  // b.tstop
  408910:	add	x0, sp, #0x38
  408914:	mov	x1, x0
  408918:	ldr	w0, [sp, #20]
  40891c:	bl	401960 <fstatfs@plt>
  408920:	cmp	w0, #0x0
  408924:	b.eq	408930 <__fxstatat@plt+0x6d00>  // b.none
  408928:	mov	x0, #0x0                   	// #0
  40892c:	b	4089ac <__fxstatat@plt+0x6d7c>
  408930:	ldr	x0, [sp, #200]
  408934:	cmp	x0, #0x0
  408938:	b.eq	4089a8 <__fxstatat@plt+0x6d78>  // b.none
  40893c:	mov	x0, #0x10                  	// #16
  408940:	bl	401910 <malloc@plt>
  408944:	str	x0, [sp, #176]
  408948:	ldr	x0, [sp, #176]
  40894c:	cmp	x0, #0x0
  408950:	b.eq	4089a8 <__fxstatat@plt+0x6d78>  // b.none
  408954:	ldr	x0, [sp, #24]
  408958:	ldr	x1, [x0, #120]
  40895c:	ldr	x0, [sp, #176]
  408960:	str	x1, [x0]
  408964:	ldr	x1, [sp, #56]
  408968:	ldr	x0, [sp, #176]
  40896c:	str	x1, [x0, #8]
  408970:	ldr	x1, [sp, #176]
  408974:	ldr	x0, [sp, #200]
  408978:	bl	40c5f4 <__fxstatat@plt+0xa9c4>
  40897c:	str	x0, [sp, #184]
  408980:	ldr	x0, [sp, #184]
  408984:	cmp	x0, #0x0
  408988:	b.eq	4089a0 <__fxstatat@plt+0x6d70>  // b.none
  40898c:	ldr	x1, [sp, #184]
  408990:	ldr	x0, [sp, #176]
  408994:	cmp	x1, x0
  408998:	b.eq	4089a8 <__fxstatat@plt+0x6d78>  // b.none
  40899c:	bl	401a10 <abort@plt>
  4089a0:	ldr	x0, [sp, #176]
  4089a4:	bl	401aa0 <free@plt>
  4089a8:	ldr	x0, [sp, #56]
  4089ac:	ldp	x29, x30, [sp], #208
  4089b0:	ret
  4089b4:	stp	x29, x30, [sp, #-32]!
  4089b8:	mov	x29, sp
  4089bc:	str	x0, [sp, #24]
  4089c0:	str	w1, [sp, #20]
  4089c4:	ldr	w1, [sp, #20]
  4089c8:	ldr	x0, [sp, #24]
  4089cc:	bl	408834 <__fxstatat@plt+0x6c04>
  4089d0:	mov	x1, #0x4d42                	// #19778
  4089d4:	movk	x1, #0xff53, lsl #16
  4089d8:	cmp	x0, x1
  4089dc:	b.eq	408a0c <__fxstatat@plt+0x6ddc>  // b.none
  4089e0:	mov	x1, #0x4d42                	// #19778
  4089e4:	movk	x1, #0xff53, lsl #16
  4089e8:	cmp	x0, x1
  4089ec:	b.gt	408a14 <__fxstatat@plt+0x6de4>
  4089f0:	mov	x1, #0x6969                	// #26985
  4089f4:	cmp	x0, x1
  4089f8:	b.eq	408a0c <__fxstatat@plt+0x6ddc>  // b.none
  4089fc:	mov	x1, #0x1994                	// #6548
  408a00:	movk	x1, #0x102, lsl #16
  408a04:	cmp	x0, x1
  408a08:	b.ne	408a14 <__fxstatat@plt+0x6de4>  // b.any
  408a0c:	mov	w0, #0x0                   	// #0
  408a10:	b	408a18 <__fxstatat@plt+0x6de8>
  408a14:	mov	w0, #0x1                   	// #1
  408a18:	ldp	x29, x30, [sp], #32
  408a1c:	ret
  408a20:	stp	x29, x30, [sp, #-32]!
  408a24:	mov	x29, sp
  408a28:	str	x0, [sp, #24]
  408a2c:	str	w1, [sp, #20]
  408a30:	ldr	w1, [sp, #20]
  408a34:	ldr	x0, [sp, #24]
  408a38:	bl	408834 <__fxstatat@plt+0x6c04>
  408a3c:	mov	x1, #0x4d42                	// #19778
  408a40:	movk	x1, #0xff53, lsl #16
  408a44:	cmp	x0, x1
  408a48:	b.eq	408af4 <__fxstatat@plt+0x6ec4>  // b.none
  408a4c:	mov	x1, #0x4d42                	// #19778
  408a50:	movk	x1, #0xff53, lsl #16
  408a54:	cmp	x0, x1
  408a58:	b.gt	408afc <__fxstatat@plt+0x6ecc>
  408a5c:	mov	x1, #0x5342                	// #21314
  408a60:	movk	x1, #0x5846, lsl #16
  408a64:	cmp	x0, x1
  408a68:	b.eq	408aec <__fxstatat@plt+0x6ebc>  // b.none
  408a6c:	mov	x1, #0x5342                	// #21314
  408a70:	movk	x1, #0x5846, lsl #16
  408a74:	cmp	x0, x1
  408a78:	b.gt	408afc <__fxstatat@plt+0x6ecc>
  408a7c:	mov	x1, #0x414f                	// #16719
  408a80:	movk	x1, #0x5346, lsl #16
  408a84:	cmp	x0, x1
  408a88:	b.eq	408af4 <__fxstatat@plt+0x6ec4>  // b.none
  408a8c:	mov	x1, #0x414f                	// #16719
  408a90:	movk	x1, #0x5346, lsl #16
  408a94:	cmp	x0, x1
  408a98:	b.gt	408afc <__fxstatat@plt+0x6ecc>
  408a9c:	mov	x1, #0x4973                	// #18803
  408aa0:	movk	x1, #0x5265, lsl #16
  408aa4:	cmp	x0, x1
  408aa8:	b.eq	408aec <__fxstatat@plt+0x6ebc>  // b.none
  408aac:	mov	x1, #0x4973                	// #18803
  408ab0:	movk	x1, #0x5265, lsl #16
  408ab4:	cmp	x0, x1
  408ab8:	b.gt	408afc <__fxstatat@plt+0x6ecc>
  408abc:	mov	x1, #0x9fa0                	// #40864
  408ac0:	cmp	x0, x1
  408ac4:	b.eq	408af4 <__fxstatat@plt+0x6ec4>  // b.none
  408ac8:	mov	x1, #0x9fa0                	// #40864
  408acc:	cmp	x0, x1
  408ad0:	b.gt	408afc <__fxstatat@plt+0x6ecc>
  408ad4:	cmp	x0, #0x0
  408ad8:	b.eq	408af4 <__fxstatat@plt+0x6ec4>  // b.none
  408adc:	mov	x1, #0x6969                	// #26985
  408ae0:	cmp	x0, x1
  408ae4:	b.eq	408af4 <__fxstatat@plt+0x6ec4>  // b.none
  408ae8:	b	408afc <__fxstatat@plt+0x6ecc>
  408aec:	mov	w0, #0x2                   	// #2
  408af0:	b	408b00 <__fxstatat@plt+0x6ed0>
  408af4:	mov	w0, #0x0                   	// #0
  408af8:	b	408b00 <__fxstatat@plt+0x6ed0>
  408afc:	mov	w0, #0x1                   	// #1
  408b00:	ldp	x29, x30, [sp], #32
  408b04:	ret
  408b08:	stp	x29, x30, [sp, #-64]!
  408b0c:	mov	x29, sp
  408b10:	stp	x19, x20, [sp, #16]
  408b14:	str	x21, [sp, #32]
  408b18:	mov	x20, x0
  408b1c:	ldr	x0, [x20]
  408b20:	cmp	x0, #0x0
  408b24:	b.eq	408b38 <__fxstatat@plt+0x6f08>  // b.none
  408b28:	ldr	w0, [x20, #72]
  408b2c:	and	w0, w0, #0x2000
  408b30:	cmp	w0, #0x0
  408b34:	b.eq	408b40 <__fxstatat@plt+0x6f10>  // b.none
  408b38:	mov	x0, #0x0                   	// #0
  408b3c:	b	4092bc <__fxstatat@plt+0x768c>
  408b40:	ldr	x19, [x20]
  408b44:	ldrh	w21, [x19, #112]
  408b48:	mov	w0, #0x3                   	// #3
  408b4c:	strh	w0, [x19, #112]
  408b50:	cmp	w21, #0x1
  408b54:	b.ne	408b78 <__fxstatat@plt+0x6f48>  // b.any
  408b58:	mov	w2, #0x0                   	// #0
  408b5c:	mov	x1, x19
  408b60:	mov	x0, x20
  408b64:	bl	40a118 <__fxstatat@plt+0x84e8>
  408b68:	and	w0, w0, #0xffff
  408b6c:	strh	w0, [x19, #108]
  408b70:	mov	x0, x19
  408b74:	b	4092bc <__fxstatat@plt+0x768c>
  408b78:	cmp	w21, #0x2
  408b7c:	b.ne	408c18 <__fxstatat@plt+0x6fe8>  // b.any
  408b80:	ldrh	w0, [x19, #108]
  408b84:	cmp	w0, #0xc
  408b88:	b.eq	408b98 <__fxstatat@plt+0x6f68>  // b.none
  408b8c:	ldrh	w0, [x19, #108]
  408b90:	cmp	w0, #0xd
  408b94:	b.ne	408c18 <__fxstatat@plt+0x6fe8>  // b.any
  408b98:	mov	w2, #0x1                   	// #1
  408b9c:	mov	x1, x19
  408ba0:	mov	x0, x20
  408ba4:	bl	40a118 <__fxstatat@plt+0x84e8>
  408ba8:	and	w0, w0, #0xffff
  408bac:	strh	w0, [x19, #108]
  408bb0:	ldrh	w0, [x19, #108]
  408bb4:	cmp	w0, #0x1
  408bb8:	b.ne	408fa4 <__fxstatat@plt+0x7374>  // b.any
  408bbc:	ldr	w0, [x20, #72]
  408bc0:	and	w0, w0, #0x4
  408bc4:	cmp	w0, #0x0
  408bc8:	b.ne	408fa4 <__fxstatat@plt+0x7374>  // b.any
  408bcc:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  408bd0:	add	x1, x0, #0x4f8
  408bd4:	mov	x0, x20
  408bd8:	bl	40804c <__fxstatat@plt+0x641c>
  408bdc:	str	w0, [x19, #68]
  408be0:	ldr	w0, [x19, #68]
  408be4:	cmp	w0, #0x0
  408be8:	b.ge	408c04 <__fxstatat@plt+0x6fd4>  // b.tcont
  408bec:	bl	401bc0 <__errno_location@plt>
  408bf0:	ldr	w0, [x0]
  408bf4:	str	w0, [x19, #64]
  408bf8:	mov	w0, #0x7                   	// #7
  408bfc:	strh	w0, [x19, #108]
  408c00:	b	408fa4 <__fxstatat@plt+0x7374>
  408c04:	ldrh	w0, [x19, #110]
  408c08:	orr	w0, w0, #0x2
  408c0c:	and	w0, w0, #0xffff
  408c10:	strh	w0, [x19, #110]
  408c14:	b	408fa4 <__fxstatat@plt+0x7374>
  408c18:	ldrh	w0, [x19, #108]
  408c1c:	cmp	w0, #0x1
  408c20:	b.ne	408dac <__fxstatat@plt+0x717c>  // b.any
  408c24:	cmp	w21, #0x4
  408c28:	b.eq	408c4c <__fxstatat@plt+0x701c>  // b.none
  408c2c:	ldr	w0, [x20, #72]
  408c30:	and	w0, w0, #0x40
  408c34:	cmp	w0, #0x0
  408c38:	b.eq	408c98 <__fxstatat@plt+0x7068>  // b.none
  408c3c:	ldr	x1, [x19, #120]
  408c40:	ldr	x0, [x20, #24]
  408c44:	cmp	x1, x0
  408c48:	b.eq	408c98 <__fxstatat@plt+0x7068>  // b.none
  408c4c:	ldrh	w0, [x19, #110]
  408c50:	and	w0, w0, #0x2
  408c54:	cmp	w0, #0x0
  408c58:	b.eq	408c64 <__fxstatat@plt+0x7034>  // b.none
  408c5c:	ldr	w0, [x19, #68]
  408c60:	bl	4019d0 <close@plt>
  408c64:	ldr	x0, [x20, #8]
  408c68:	cmp	x0, #0x0
  408c6c:	b.eq	408c7c <__fxstatat@plt+0x704c>  // b.none
  408c70:	ldr	x0, [x20, #8]
  408c74:	bl	40a544 <__fxstatat@plt+0x8914>
  408c78:	str	xzr, [x20, #8]
  408c7c:	mov	w0, #0x6                   	// #6
  408c80:	strh	w0, [x19, #108]
  408c84:	mov	x1, x19
  408c88:	mov	x0, x20
  408c8c:	bl	407ca0 <__fxstatat@plt+0x6070>
  408c90:	mov	x0, x19
  408c94:	b	4092bc <__fxstatat@plt+0x768c>
  408c98:	ldr	x0, [x20, #8]
  408c9c:	cmp	x0, #0x0
  408ca0:	b.eq	408ccc <__fxstatat@plt+0x709c>  // b.none
  408ca4:	ldr	w0, [x20, #72]
  408ca8:	and	w0, w0, #0x1000
  408cac:	cmp	w0, #0x0
  408cb0:	b.eq	408ccc <__fxstatat@plt+0x709c>  // b.none
  408cb4:	ldr	w0, [x20, #72]
  408cb8:	and	w0, w0, #0xffffefff
  408cbc:	str	w0, [x20, #72]
  408cc0:	ldr	x0, [x20, #8]
  408cc4:	bl	40a544 <__fxstatat@plt+0x8914>
  408cc8:	str	xzr, [x20, #8]
  408ccc:	ldr	x0, [x20, #8]
  408cd0:	cmp	x0, #0x0
  408cd4:	b.eq	408d38 <__fxstatat@plt+0x7108>  // b.none
  408cd8:	ldr	x0, [x19, #48]
  408cdc:	mov	x3, x0
  408ce0:	mov	w2, #0xffffffff            	// #-1
  408ce4:	mov	x1, x19
  408ce8:	mov	x0, x20
  408cec:	bl	40a800 <__fxstatat@plt+0x8bd0>
  408cf0:	cmp	w0, #0x0
  408cf4:	b.eq	408da0 <__fxstatat@plt+0x7170>  // b.none
  408cf8:	bl	401bc0 <__errno_location@plt>
  408cfc:	ldr	w0, [x0]
  408d00:	str	w0, [x19, #64]
  408d04:	ldrh	w0, [x19, #110]
  408d08:	orr	w0, w0, #0x1
  408d0c:	and	w0, w0, #0xffff
  408d10:	strh	w0, [x19, #110]
  408d14:	ldr	x19, [x20, #8]
  408d18:	b	408d2c <__fxstatat@plt+0x70fc>
  408d1c:	ldr	x0, [x19, #8]
  408d20:	ldr	x0, [x0, #48]
  408d24:	str	x0, [x19, #48]
  408d28:	ldr	x19, [x19, #16]
  408d2c:	cmp	x19, #0x0
  408d30:	b.ne	408d1c <__fxstatat@plt+0x70ec>  // b.any
  408d34:	b	408da0 <__fxstatat@plt+0x7170>
  408d38:	mov	w1, #0x3                   	// #3
  408d3c:	mov	x0, x20
  408d40:	bl	409688 <__fxstatat@plt+0x7a58>
  408d44:	str	x0, [x20, #8]
  408d48:	ldr	x0, [x20, #8]
  408d4c:	cmp	x0, #0x0
  408d50:	b.ne	408da0 <__fxstatat@plt+0x7170>  // b.any
  408d54:	ldr	w0, [x20, #72]
  408d58:	and	w0, w0, #0x2000
  408d5c:	cmp	w0, #0x0
  408d60:	b.eq	408d6c <__fxstatat@plt+0x713c>  // b.none
  408d64:	mov	x0, #0x0                   	// #0
  408d68:	b	4092bc <__fxstatat@plt+0x768c>
  408d6c:	ldr	w0, [x19, #64]
  408d70:	cmp	w0, #0x0
  408d74:	b.eq	408d8c <__fxstatat@plt+0x715c>  // b.none
  408d78:	ldrh	w0, [x19, #108]
  408d7c:	cmp	w0, #0x4
  408d80:	b.eq	408d8c <__fxstatat@plt+0x715c>  // b.none
  408d84:	mov	w0, #0x7                   	// #7
  408d88:	strh	w0, [x19, #108]
  408d8c:	mov	x1, x19
  408d90:	mov	x0, x20
  408d94:	bl	407ca0 <__fxstatat@plt+0x6070>
  408d98:	mov	x0, x19
  408d9c:	b	4092bc <__fxstatat@plt+0x768c>
  408da0:	ldr	x19, [x20, #8]
  408da4:	str	xzr, [x20, #8]
  408da8:	b	408f34 <__fxstatat@plt+0x7304>
  408dac:	nop
  408db0:	mov	x21, x19
  408db4:	ldr	x0, [x19, #16]
  408db8:	cmp	x0, #0x0
  408dbc:	b.ne	408e24 <__fxstatat@plt+0x71f4>  // b.any
  408dc0:	ldr	x0, [x19, #8]
  408dc4:	ldr	x0, [x0, #24]
  408dc8:	cmp	x0, #0x0
  408dcc:	b.eq	408e24 <__fxstatat@plt+0x71f4>  // b.none
  408dd0:	ldr	x19, [x21, #8]
  408dd4:	str	x19, [x20]
  408dd8:	ldr	x1, [x20, #32]
  408ddc:	ldr	x0, [x19, #72]
  408de0:	add	x0, x1, x0
  408de4:	strb	wzr, [x0]
  408de8:	mov	w1, #0x3                   	// #3
  408dec:	mov	x0, x20
  408df0:	bl	409688 <__fxstatat@plt+0x7a58>
  408df4:	mov	x19, x0
  408df8:	cmp	x19, #0x0
  408dfc:	b.ne	408e18 <__fxstatat@plt+0x71e8>  // b.any
  408e00:	ldr	w0, [x20, #72]
  408e04:	and	w0, w0, #0x2000
  408e08:	cmp	w0, #0x0
  408e0c:	b.eq	4090f0 <__fxstatat@plt+0x74c0>  // b.none
  408e10:	mov	x0, #0x0                   	// #0
  408e14:	b	4092bc <__fxstatat@plt+0x768c>
  408e18:	mov	x0, x21
  408e1c:	bl	401aa0 <free@plt>
  408e20:	b	408f34 <__fxstatat@plt+0x7304>
  408e24:	ldr	x19, [x19, #16]
  408e28:	cmp	x19, #0x0
  408e2c:	b.eq	4090f8 <__fxstatat@plt+0x74c8>  // b.none
  408e30:	str	x19, [x20]
  408e34:	mov	x0, x21
  408e38:	bl	401aa0 <free@plt>
  408e3c:	ldr	x0, [x19, #88]
  408e40:	cmp	x0, #0x0
  408e44:	b.ne	408e8c <__fxstatat@plt+0x725c>  // b.any
  408e48:	mov	x0, x20
  408e4c:	bl	407f88 <__fxstatat@plt+0x6358>
  408e50:	cmp	w0, #0x0
  408e54:	b.eq	408e6c <__fxstatat@plt+0x723c>  // b.none
  408e58:	ldr	w0, [x20, #72]
  408e5c:	orr	w0, w0, #0x2000
  408e60:	str	w0, [x20, #72]
  408e64:	mov	x0, #0x0                   	// #0
  408e68:	b	4092bc <__fxstatat@plt+0x768c>
  408e6c:	mov	x0, x20
  408e70:	bl	407dc8 <__fxstatat@plt+0x6198>
  408e74:	mov	x1, x19
  408e78:	mov	x0, x20
  408e7c:	bl	408544 <__fxstatat@plt+0x6914>
  408e80:	mov	x0, x20
  408e84:	bl	407ac4 <__fxstatat@plt+0x5e94>
  408e88:	b	408fa8 <__fxstatat@plt+0x7378>
  408e8c:	ldrh	w0, [x19, #112]
  408e90:	cmp	w0, #0x4
  408e94:	b.ne	408e9c <__fxstatat@plt+0x726c>  // b.any
  408e98:	b	408db0 <__fxstatat@plt+0x7180>
  408e9c:	ldrh	w0, [x19, #112]
  408ea0:	cmp	w0, #0x2
  408ea4:	b.ne	408f30 <__fxstatat@plt+0x7300>  // b.any
  408ea8:	mov	w2, #0x1                   	// #1
  408eac:	mov	x1, x19
  408eb0:	mov	x0, x20
  408eb4:	bl	40a118 <__fxstatat@plt+0x84e8>
  408eb8:	and	w0, w0, #0xffff
  408ebc:	strh	w0, [x19, #108]
  408ec0:	ldrh	w0, [x19, #108]
  408ec4:	cmp	w0, #0x1
  408ec8:	b.ne	408f24 <__fxstatat@plt+0x72f4>  // b.any
  408ecc:	ldr	w0, [x20, #72]
  408ed0:	and	w0, w0, #0x4
  408ed4:	cmp	w0, #0x0
  408ed8:	b.ne	408f24 <__fxstatat@plt+0x72f4>  // b.any
  408edc:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  408ee0:	add	x1, x0, #0x4f8
  408ee4:	mov	x0, x20
  408ee8:	bl	40804c <__fxstatat@plt+0x641c>
  408eec:	str	w0, [x19, #68]
  408ef0:	ldr	w0, [x19, #68]
  408ef4:	cmp	w0, #0x0
  408ef8:	b.ge	408f14 <__fxstatat@plt+0x72e4>  // b.tcont
  408efc:	bl	401bc0 <__errno_location@plt>
  408f00:	ldr	w0, [x0]
  408f04:	str	w0, [x19, #64]
  408f08:	mov	w0, #0x7                   	// #7
  408f0c:	strh	w0, [x19, #108]
  408f10:	b	408f24 <__fxstatat@plt+0x72f4>
  408f14:	ldrh	w0, [x19, #110]
  408f18:	orr	w0, w0, #0x2
  408f1c:	and	w0, w0, #0xffff
  408f20:	strh	w0, [x19, #110]
  408f24:	mov	w0, #0x3                   	// #3
  408f28:	strh	w0, [x19, #112]
  408f2c:	b	408f34 <__fxstatat@plt+0x7304>
  408f30:	nop
  408f34:	ldr	x1, [x20, #32]
  408f38:	ldr	x0, [x19, #8]
  408f3c:	ldr	x2, [x0, #56]
  408f40:	ldr	x0, [x19, #8]
  408f44:	ldr	x0, [x0, #72]
  408f48:	sub	x0, x0, #0x1
  408f4c:	add	x0, x2, x0
  408f50:	ldrb	w0, [x0]
  408f54:	cmp	w0, #0x2f
  408f58:	b.ne	408f6c <__fxstatat@plt+0x733c>  // b.any
  408f5c:	ldr	x0, [x19, #8]
  408f60:	ldr	x0, [x0, #72]
  408f64:	sub	x0, x0, #0x1
  408f68:	b	408f74 <__fxstatat@plt+0x7344>
  408f6c:	ldr	x0, [x19, #8]
  408f70:	ldr	x0, [x0, #72]
  408f74:	add	x21, x1, x0
  408f78:	mov	x0, x21
  408f7c:	add	x21, x0, #0x1
  408f80:	mov	w1, #0x2f                  	// #47
  408f84:	strb	w1, [x0]
  408f88:	add	x1, x19, #0xf8
  408f8c:	ldr	x0, [x19, #96]
  408f90:	add	x0, x0, #0x1
  408f94:	mov	x2, x0
  408f98:	mov	x0, x21
  408f9c:	bl	4017f0 <memmove@plt>
  408fa0:	b	408fa8 <__fxstatat@plt+0x7378>
  408fa4:	nop
  408fa8:	str	x19, [x20]
  408fac:	ldrh	w0, [x19, #108]
  408fb0:	cmp	w0, #0xb
  408fb4:	b.ne	409090 <__fxstatat@plt+0x7460>  // b.any
  408fb8:	ldr	x0, [x19, #168]
  408fbc:	cmp	x0, #0x2
  408fc0:	b.ne	409080 <__fxstatat@plt+0x7450>  // b.any
  408fc4:	ldr	x0, [x19, #8]
  408fc8:	str	x0, [sp, #56]
  408fcc:	ldr	x0, [sp, #56]
  408fd0:	ldr	w0, [x0, #104]
  408fd4:	cmp	w0, #0x0
  408fd8:	b.ne	409014 <__fxstatat@plt+0x73e4>  // b.any
  408fdc:	ldr	w0, [x20, #72]
  408fe0:	and	w0, w0, #0x8
  408fe4:	cmp	w0, #0x0
  408fe8:	b.eq	409014 <__fxstatat@plt+0x73e4>  // b.none
  408fec:	ldr	w0, [x20, #72]
  408ff0:	and	w0, w0, #0x10
  408ff4:	cmp	w0, #0x0
  408ff8:	b.eq	409014 <__fxstatat@plt+0x73e4>  // b.none
  408ffc:	ldr	w0, [x20, #44]
  409000:	mov	w1, w0
  409004:	ldr	x0, [sp, #56]
  409008:	bl	408a20 <__fxstatat@plt+0x6df0>
  40900c:	cmp	w0, #0x2
  409010:	b.eq	409090 <__fxstatat@plt+0x7460>  // b.none
  409014:	mov	w2, #0x0                   	// #0
  409018:	mov	x1, x19
  40901c:	mov	x0, x20
  409020:	bl	40a118 <__fxstatat@plt+0x84e8>
  409024:	and	w0, w0, #0xffff
  409028:	strh	w0, [x19, #108]
  40902c:	ldr	w0, [x19, #136]
  409030:	and	w0, w0, #0xf000
  409034:	cmp	w0, #0x4, lsl #12
  409038:	b.ne	409090 <__fxstatat@plt+0x7460>  // b.any
  40903c:	ldr	x0, [x19, #88]
  409040:	cmp	x0, #0x0
  409044:	b.eq	409090 <__fxstatat@plt+0x7460>  // b.none
  409048:	ldr	x0, [sp, #56]
  40904c:	ldr	w0, [x0, #104]
  409050:	cmp	w0, #0x0
  409054:	b.eq	409090 <__fxstatat@plt+0x7460>  // b.none
  409058:	ldr	x0, [sp, #56]
  40905c:	ldr	w0, [x0, #104]
  409060:	cmn	w0, #0x1
  409064:	b.eq	409090 <__fxstatat@plt+0x7460>  // b.none
  409068:	ldr	x0, [sp, #56]
  40906c:	ldr	w0, [x0, #104]
  409070:	sub	w1, w0, #0x1
  409074:	ldr	x0, [sp, #56]
  409078:	str	w1, [x0, #104]
  40907c:	b	409090 <__fxstatat@plt+0x7460>
  409080:	ldr	x0, [x19, #168]
  409084:	cmp	x0, #0x1
  409088:	b.eq	409090 <__fxstatat@plt+0x7460>  // b.none
  40908c:	bl	401a10 <abort@plt>
  409090:	ldrh	w0, [x19, #108]
  409094:	cmp	w0, #0x1
  409098:	b.ne	4090e8 <__fxstatat@plt+0x74b8>  // b.any
  40909c:	ldr	x0, [x19, #88]
  4090a0:	cmp	x0, #0x0
  4090a4:	b.ne	4090b0 <__fxstatat@plt+0x7480>  // b.any
  4090a8:	ldr	x0, [x19, #120]
  4090ac:	str	x0, [x20, #24]
  4090b0:	mov	x1, x19
  4090b4:	mov	x0, x20
  4090b8:	bl	407b74 <__fxstatat@plt+0x5f44>
  4090bc:	and	w0, w0, #0xff
  4090c0:	eor	w0, w0, #0x1
  4090c4:	and	w0, w0, #0xff
  4090c8:	cmp	w0, #0x0
  4090cc:	b.eq	4090e8 <__fxstatat@plt+0x74b8>  // b.none
  4090d0:	bl	401bc0 <__errno_location@plt>
  4090d4:	mov	x1, x0
  4090d8:	mov	w0, #0xc                   	// #12
  4090dc:	str	w0, [x1]
  4090e0:	mov	x0, #0x0                   	// #0
  4090e4:	b	4092bc <__fxstatat@plt+0x768c>
  4090e8:	mov	x0, x19
  4090ec:	b	4092bc <__fxstatat@plt+0x768c>
  4090f0:	nop
  4090f4:	b	4090fc <__fxstatat@plt+0x74cc>
  4090f8:	nop
  4090fc:	ldr	x19, [x21, #8]
  409100:	str	x19, [x20]
  409104:	mov	x0, x21
  409108:	bl	401aa0 <free@plt>
  40910c:	ldr	x0, [x19, #88]
  409110:	cmn	x0, #0x1
  409114:	b.ne	409134 <__fxstatat@plt+0x7504>  // b.any
  409118:	mov	x0, x19
  40911c:	bl	401aa0 <free@plt>
  409120:	bl	401bc0 <__errno_location@plt>
  409124:	str	wzr, [x0]
  409128:	str	xzr, [x20]
  40912c:	mov	x0, #0x0                   	// #0
  409130:	b	4092bc <__fxstatat@plt+0x768c>
  409134:	ldrh	w0, [x19, #108]
  409138:	cmp	w0, #0xb
  40913c:	b.ne	409144 <__fxstatat@plt+0x7514>  // b.any
  409140:	bl	401a10 <abort@plt>
  409144:	ldr	x1, [x20, #32]
  409148:	ldr	x0, [x19, #72]
  40914c:	add	x0, x1, x0
  409150:	strb	wzr, [x0]
  409154:	ldr	x0, [x19, #88]
  409158:	cmp	x0, #0x0
  40915c:	b.ne	40918c <__fxstatat@plt+0x755c>  // b.any
  409160:	mov	x0, x20
  409164:	bl	407f88 <__fxstatat@plt+0x6358>
  409168:	cmp	w0, #0x0
  40916c:	b.eq	409260 <__fxstatat@plt+0x7630>  // b.none
  409170:	bl	401bc0 <__errno_location@plt>
  409174:	ldr	w0, [x0]
  409178:	str	w0, [x19, #64]
  40917c:	ldr	w0, [x20, #72]
  409180:	orr	w0, w0, #0x2000
  409184:	str	w0, [x20, #72]
  409188:	b	409260 <__fxstatat@plt+0x7630>
  40918c:	ldrh	w0, [x19, #110]
  409190:	and	w0, w0, #0x2
  409194:	cmp	w0, #0x0
  409198:	b.eq	409218 <__fxstatat@plt+0x75e8>  // b.none
  40919c:	ldr	w0, [x20, #72]
  4091a0:	and	w0, w0, #0x4
  4091a4:	cmp	w0, #0x0
  4091a8:	b.ne	40920c <__fxstatat@plt+0x75dc>  // b.any
  4091ac:	ldr	w0, [x20, #72]
  4091b0:	and	w0, w0, #0x200
  4091b4:	cmp	w0, #0x0
  4091b8:	b.eq	4091d8 <__fxstatat@plt+0x75a8>  // b.none
  4091bc:	ldr	w0, [x19, #68]
  4091c0:	mov	w2, #0x1                   	// #1
  4091c4:	mov	w1, w0
  4091c8:	mov	x0, x20
  4091cc:	bl	407ed0 <__fxstatat@plt+0x62a0>
  4091d0:	mov	w0, #0x0                   	// #0
  4091d4:	b	4091ec <__fxstatat@plt+0x75bc>
  4091d8:	ldr	w0, [x19, #68]
  4091dc:	bl	401850 <fchdir@plt>
  4091e0:	cmp	w0, #0x0
  4091e4:	cset	w0, ne  // ne = any
  4091e8:	and	w0, w0, #0xff
  4091ec:	cmp	w0, #0x0
  4091f0:	b.eq	40920c <__fxstatat@plt+0x75dc>  // b.none
  4091f4:	bl	401bc0 <__errno_location@plt>
  4091f8:	ldr	w0, [x0]
  4091fc:	str	w0, [x19, #64]
  409200:	ldr	w0, [x20, #72]
  409204:	orr	w0, w0, #0x2000
  409208:	str	w0, [x20, #72]
  40920c:	ldr	w0, [x19, #68]
  409210:	bl	4019d0 <close@plt>
  409214:	b	409260 <__fxstatat@plt+0x7630>
  409218:	ldrh	w0, [x19, #110]
  40921c:	and	w0, w0, #0x1
  409220:	cmp	w0, #0x0
  409224:	b.ne	409260 <__fxstatat@plt+0x7630>  // b.any
  409228:	ldr	x1, [x19, #8]
  40922c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  409230:	add	x3, x0, #0x500
  409234:	mov	w2, #0xffffffff            	// #-1
  409238:	mov	x0, x20
  40923c:	bl	40a800 <__fxstatat@plt+0x8bd0>
  409240:	cmp	w0, #0x0
  409244:	b.eq	409260 <__fxstatat@plt+0x7630>  // b.none
  409248:	bl	401bc0 <__errno_location@plt>
  40924c:	ldr	w0, [x0]
  409250:	str	w0, [x19, #64]
  409254:	ldr	w0, [x20, #72]
  409258:	orr	w0, w0, #0x2000
  40925c:	str	w0, [x20, #72]
  409260:	ldrh	w0, [x19, #108]
  409264:	cmp	w0, #0x2
  409268:	b.eq	4092a0 <__fxstatat@plt+0x7670>  // b.none
  40926c:	ldr	w0, [x19, #64]
  409270:	cmp	w0, #0x0
  409274:	b.eq	409280 <__fxstatat@plt+0x7650>  // b.none
  409278:	mov	w0, #0x7                   	// #7
  40927c:	b	409284 <__fxstatat@plt+0x7654>
  409280:	mov	w0, #0x6                   	// #6
  409284:	strh	w0, [x19, #108]
  409288:	ldr	w0, [x19, #64]
  40928c:	cmp	w0, #0x0
  409290:	b.ne	4092a0 <__fxstatat@plt+0x7670>  // b.any
  409294:	mov	x1, x19
  409298:	mov	x0, x20
  40929c:	bl	407ca0 <__fxstatat@plt+0x6070>
  4092a0:	ldr	w0, [x20, #72]
  4092a4:	and	w0, w0, #0x2000
  4092a8:	cmp	w0, #0x0
  4092ac:	b.ne	4092b8 <__fxstatat@plt+0x7688>  // b.any
  4092b0:	mov	x0, x19
  4092b4:	b	4092bc <__fxstatat@plt+0x768c>
  4092b8:	mov	x0, #0x0                   	// #0
  4092bc:	ldp	x19, x20, [sp, #16]
  4092c0:	ldr	x21, [sp, #32]
  4092c4:	ldp	x29, x30, [sp], #64
  4092c8:	ret
  4092cc:	stp	x29, x30, [sp, #-48]!
  4092d0:	mov	x29, sp
  4092d4:	str	x0, [sp, #40]
  4092d8:	str	x1, [sp, #32]
  4092dc:	str	w2, [sp, #28]
  4092e0:	ldr	w0, [sp, #28]
  4092e4:	cmp	w0, #0x0
  4092e8:	b.eq	409334 <__fxstatat@plt+0x7704>  // b.none
  4092ec:	ldr	w0, [sp, #28]
  4092f0:	cmp	w0, #0x1
  4092f4:	b.eq	409334 <__fxstatat@plt+0x7704>  // b.none
  4092f8:	ldr	w0, [sp, #28]
  4092fc:	cmp	w0, #0x2
  409300:	b.eq	409334 <__fxstatat@plt+0x7704>  // b.none
  409304:	ldr	w0, [sp, #28]
  409308:	cmp	w0, #0x3
  40930c:	b.eq	409334 <__fxstatat@plt+0x7704>  // b.none
  409310:	ldr	w0, [sp, #28]
  409314:	cmp	w0, #0x4
  409318:	b.eq	409334 <__fxstatat@plt+0x7704>  // b.none
  40931c:	bl	401bc0 <__errno_location@plt>
  409320:	mov	x1, x0
  409324:	mov	w0, #0x16                  	// #22
  409328:	str	w0, [x1]
  40932c:	mov	w0, #0x1                   	// #1
  409330:	b	409348 <__fxstatat@plt+0x7718>
  409334:	ldr	w0, [sp, #28]
  409338:	and	w1, w0, #0xffff
  40933c:	ldr	x0, [sp, #32]
  409340:	strh	w1, [x0, #112]
  409344:	mov	w0, #0x0                   	// #0
  409348:	ldp	x29, x30, [sp], #48
  40934c:	ret
  409350:	stp	x29, x30, [sp, #-64]!
  409354:	mov	x29, sp
  409358:	stp	x19, x20, [sp, #16]
  40935c:	mov	x19, x0
  409360:	str	w1, [sp, #44]
  409364:	ldr	w0, [sp, #44]
  409368:	cmp	w0, #0x0
  40936c:	b.eq	409394 <__fxstatat@plt+0x7764>  // b.none
  409370:	ldr	w0, [sp, #44]
  409374:	cmp	w0, #0x1, lsl #12
  409378:	b.eq	409394 <__fxstatat@plt+0x7764>  // b.none
  40937c:	bl	401bc0 <__errno_location@plt>
  409380:	mov	x1, x0
  409384:	mov	w0, #0x16                  	// #22
  409388:	str	w0, [x1]
  40938c:	mov	x0, #0x0                   	// #0
  409390:	b	40950c <__fxstatat@plt+0x78dc>
  409394:	ldr	x20, [x19]
  409398:	bl	401bc0 <__errno_location@plt>
  40939c:	str	wzr, [x0]
  4093a0:	ldr	w0, [x19, #72]
  4093a4:	and	w0, w0, #0x2000
  4093a8:	cmp	w0, #0x0
  4093ac:	b.eq	4093b8 <__fxstatat@plt+0x7788>  // b.none
  4093b0:	mov	x0, #0x0                   	// #0
  4093b4:	b	40950c <__fxstatat@plt+0x78dc>
  4093b8:	ldrh	w0, [x20, #108]
  4093bc:	cmp	w0, #0x9
  4093c0:	b.ne	4093cc <__fxstatat@plt+0x779c>  // b.any
  4093c4:	ldr	x0, [x20, #16]
  4093c8:	b	40950c <__fxstatat@plt+0x78dc>
  4093cc:	ldrh	w0, [x20, #108]
  4093d0:	cmp	w0, #0x1
  4093d4:	b.eq	4093e0 <__fxstatat@plt+0x77b0>  // b.none
  4093d8:	mov	x0, #0x0                   	// #0
  4093dc:	b	40950c <__fxstatat@plt+0x78dc>
  4093e0:	ldr	x0, [x19, #8]
  4093e4:	cmp	x0, #0x0
  4093e8:	b.eq	4093f4 <__fxstatat@plt+0x77c4>  // b.none
  4093ec:	ldr	x0, [x19, #8]
  4093f0:	bl	40a544 <__fxstatat@plt+0x8914>
  4093f4:	ldr	w0, [sp, #44]
  4093f8:	cmp	w0, #0x1, lsl #12
  4093fc:	b.ne	409418 <__fxstatat@plt+0x77e8>  // b.any
  409400:	ldr	w0, [x19, #72]
  409404:	orr	w0, w0, #0x1000
  409408:	str	w0, [x19, #72]
  40940c:	mov	w0, #0x2                   	// #2
  409410:	str	w0, [sp, #44]
  409414:	b	409420 <__fxstatat@plt+0x77f0>
  409418:	mov	w0, #0x1                   	// #1
  40941c:	str	w0, [sp, #44]
  409420:	ldr	x0, [x20, #88]
  409424:	cmp	x0, #0x0
  409428:	b.ne	40944c <__fxstatat@plt+0x781c>  // b.any
  40942c:	ldr	x0, [x20, #48]
  409430:	ldrb	w0, [x0]
  409434:	cmp	w0, #0x2f
  409438:	b.eq	40944c <__fxstatat@plt+0x781c>  // b.none
  40943c:	ldr	w0, [x19, #72]
  409440:	and	w0, w0, #0x4
  409444:	cmp	w0, #0x0
  409448:	b.eq	409464 <__fxstatat@plt+0x7834>  // b.none
  40944c:	ldr	w1, [sp, #44]
  409450:	mov	x0, x19
  409454:	bl	409688 <__fxstatat@plt+0x7a58>
  409458:	str	x0, [x19, #8]
  40945c:	ldr	x0, [x19, #8]
  409460:	b	40950c <__fxstatat@plt+0x78dc>
  409464:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  409468:	add	x1, x0, #0x4f8
  40946c:	mov	x0, x19
  409470:	bl	40804c <__fxstatat@plt+0x641c>
  409474:	str	w0, [sp, #60]
  409478:	ldr	w0, [sp, #60]
  40947c:	cmp	w0, #0x0
  409480:	b.ge	409490 <__fxstatat@plt+0x7860>  // b.tcont
  409484:	str	xzr, [x19, #8]
  409488:	mov	x0, #0x0                   	// #0
  40948c:	b	40950c <__fxstatat@plt+0x78dc>
  409490:	ldr	w1, [sp, #44]
  409494:	mov	x0, x19
  409498:	bl	409688 <__fxstatat@plt+0x7a58>
  40949c:	str	x0, [x19, #8]
  4094a0:	ldr	w0, [x19, #72]
  4094a4:	and	w0, w0, #0x200
  4094a8:	cmp	w0, #0x0
  4094ac:	b.eq	4094c4 <__fxstatat@plt+0x7894>  // b.none
  4094b0:	mov	w2, #0x1                   	// #1
  4094b4:	ldr	w1, [sp, #60]
  4094b8:	mov	x0, x19
  4094bc:	bl	407ed0 <__fxstatat@plt+0x62a0>
  4094c0:	b	409508 <__fxstatat@plt+0x78d8>
  4094c4:	ldr	w0, [sp, #60]
  4094c8:	bl	401850 <fchdir@plt>
  4094cc:	cmp	w0, #0x0
  4094d0:	b.eq	409500 <__fxstatat@plt+0x78d0>  // b.none
  4094d4:	bl	401bc0 <__errno_location@plt>
  4094d8:	ldr	w0, [x0]
  4094dc:	str	w0, [sp, #56]
  4094e0:	ldr	w0, [sp, #60]
  4094e4:	bl	4019d0 <close@plt>
  4094e8:	bl	401bc0 <__errno_location@plt>
  4094ec:	mov	x1, x0
  4094f0:	ldr	w0, [sp, #56]
  4094f4:	str	w0, [x1]
  4094f8:	mov	x0, #0x0                   	// #0
  4094fc:	b	40950c <__fxstatat@plt+0x78dc>
  409500:	ldr	w0, [sp, #60]
  409504:	bl	4019d0 <close@plt>
  409508:	ldr	x0, [x19, #8]
  40950c:	ldp	x19, x20, [sp, #16]
  409510:	ldp	x29, x30, [sp], #64
  409514:	ret
  409518:	sub	sp, sp, #0x10
  40951c:	str	x0, [sp, #8]
  409520:	str	x1, [sp]
  409524:	ldr	x0, [sp, #8]
  409528:	ldr	x0, [x0]
  40952c:	ldr	x1, [x0, #128]
  409530:	ldr	x0, [sp]
  409534:	ldr	x0, [x0]
  409538:	ldr	x0, [x0, #128]
  40953c:	cmp	x1, x0
  409540:	b.cc	40956c <__fxstatat@plt+0x793c>  // b.lo, b.ul, b.last
  409544:	ldr	x0, [sp]
  409548:	ldr	x0, [x0]
  40954c:	ldr	x1, [x0, #128]
  409550:	ldr	x0, [sp, #8]
  409554:	ldr	x0, [x0]
  409558:	ldr	x0, [x0, #128]
  40955c:	cmp	x1, x0
  409560:	cset	w0, cc  // cc = lo, ul, last
  409564:	and	w0, w0, #0xff
  409568:	b	409570 <__fxstatat@plt+0x7940>
  40956c:	mov	w0, #0xffffffff            	// #-1
  409570:	add	sp, sp, #0x10
  409574:	ret
  409578:	sub	sp, sp, #0x20
  40957c:	str	x0, [sp, #8]
  409580:	str	w1, [sp, #4]
  409584:	ldr	w0, [sp, #4]
  409588:	cmp	w0, #0xc
  40958c:	b.eq	409660 <__fxstatat@plt+0x7a30>  // b.none
  409590:	ldr	w0, [sp, #4]
  409594:	cmp	w0, #0xc
  409598:	b.hi	40966c <__fxstatat@plt+0x7a3c>  // b.pmore
  40959c:	ldr	w0, [sp, #4]
  4095a0:	cmp	w0, #0xa
  4095a4:	b.eq	409648 <__fxstatat@plt+0x7a18>  // b.none
  4095a8:	ldr	w0, [sp, #4]
  4095ac:	cmp	w0, #0xa
  4095b0:	b.hi	40966c <__fxstatat@plt+0x7a3c>  // b.pmore
  4095b4:	ldr	w0, [sp, #4]
  4095b8:	cmp	w0, #0x8
  4095bc:	b.eq	409654 <__fxstatat@plt+0x7a24>  // b.none
  4095c0:	ldr	w0, [sp, #4]
  4095c4:	cmp	w0, #0x8
  4095c8:	b.hi	40966c <__fxstatat@plt+0x7a3c>  // b.pmore
  4095cc:	ldr	w0, [sp, #4]
  4095d0:	cmp	w0, #0x6
  4095d4:	b.eq	409618 <__fxstatat@plt+0x79e8>  // b.none
  4095d8:	ldr	w0, [sp, #4]
  4095dc:	cmp	w0, #0x6
  4095e0:	b.hi	40966c <__fxstatat@plt+0x7a3c>  // b.pmore
  4095e4:	ldr	w0, [sp, #4]
  4095e8:	cmp	w0, #0x4
  4095ec:	b.eq	409630 <__fxstatat@plt+0x7a00>  // b.none
  4095f0:	ldr	w0, [sp, #4]
  4095f4:	cmp	w0, #0x4
  4095f8:	b.hi	40966c <__fxstatat@plt+0x7a3c>  // b.pmore
  4095fc:	ldr	w0, [sp, #4]
  409600:	cmp	w0, #0x1
  409604:	b.eq	40963c <__fxstatat@plt+0x7a0c>  // b.none
  409608:	ldr	w0, [sp, #4]
  40960c:	cmp	w0, #0x2
  409610:	b.eq	409624 <__fxstatat@plt+0x79f4>  // b.none
  409614:	b	40966c <__fxstatat@plt+0x7a3c>
  409618:	mov	w0, #0x6000                	// #24576
  40961c:	str	w0, [sp, #28]
  409620:	b	409670 <__fxstatat@plt+0x7a40>
  409624:	mov	w0, #0x2000                	// #8192
  409628:	str	w0, [sp, #28]
  40962c:	b	409670 <__fxstatat@plt+0x7a40>
  409630:	mov	w0, #0x4000                	// #16384
  409634:	str	w0, [sp, #28]
  409638:	b	409670 <__fxstatat@plt+0x7a40>
  40963c:	mov	w0, #0x1000                	// #4096
  409640:	str	w0, [sp, #28]
  409644:	b	409670 <__fxstatat@plt+0x7a40>
  409648:	mov	w0, #0xa000                	// #40960
  40964c:	str	w0, [sp, #28]
  409650:	b	409670 <__fxstatat@plt+0x7a40>
  409654:	mov	w0, #0x8000                	// #32768
  409658:	str	w0, [sp, #28]
  40965c:	b	409670 <__fxstatat@plt+0x7a40>
  409660:	mov	w0, #0xc000                	// #49152
  409664:	str	w0, [sp, #28]
  409668:	b	409670 <__fxstatat@plt+0x7a40>
  40966c:	str	wzr, [sp, #28]
  409670:	ldr	x0, [sp, #8]
  409674:	ldr	w1, [sp, #28]
  409678:	str	w1, [x0, #16]
  40967c:	nop
  409680:	add	sp, sp, #0x20
  409684:	ret
  409688:	stp	x29, x30, [sp, #-208]!
  40968c:	mov	x29, sp
  409690:	stp	x19, x20, [sp, #16]
  409694:	stp	x21, x22, [sp, #32]
  409698:	mov	x19, x0
  40969c:	str	w1, [sp, #60]
  4096a0:	ldr	x0, [x19]
  4096a4:	str	x0, [sp, #160]
  4096a8:	ldr	x0, [sp, #160]
  4096ac:	ldr	x0, [x0, #24]
  4096b0:	cmp	x0, #0x0
  4096b4:	cset	w0, ne  // ne = any
  4096b8:	strb	w0, [sp, #159]
  4096bc:	strb	wzr, [sp, #175]
  4096c0:	ldrb	w0, [sp, #159]
  4096c4:	cmp	w0, #0x0
  4096c8:	b.eq	409734 <__fxstatat@plt+0x7b04>  // b.none
  4096cc:	ldr	x0, [sp, #160]
  4096d0:	ldr	x0, [x0, #24]
  4096d4:	str	x0, [sp, #144]
  4096d8:	ldr	x0, [sp, #144]
  4096dc:	bl	401b20 <dirfd@plt>
  4096e0:	str	w0, [sp, #76]
  4096e4:	ldr	w0, [sp, #76]
  4096e8:	cmp	w0, #0x0
  4096ec:	b.ge	409898 <__fxstatat@plt+0x7c68>  // b.tcont
  4096f0:	ldr	x0, [sp, #160]
  4096f4:	ldr	x0, [x0, #24]
  4096f8:	bl	4019c0 <closedir@plt>
  4096fc:	ldr	x0, [sp, #160]
  409700:	str	xzr, [x0, #24]
  409704:	ldr	w0, [sp, #60]
  409708:	cmp	w0, #0x3
  40970c:	b.ne	40972c <__fxstatat@plt+0x7afc>  // b.any
  409710:	ldr	x0, [sp, #160]
  409714:	mov	w1, #0x4                   	// #4
  409718:	strh	w1, [x0, #108]
  40971c:	bl	401bc0 <__errno_location@plt>
  409720:	ldr	w1, [x0]
  409724:	ldr	x0, [sp, #160]
  409728:	str	w1, [x0, #64]
  40972c:	mov	x0, #0x0                   	// #0
  409730:	b	40a108 <__fxstatat@plt+0x84d8>
  409734:	ldr	w0, [x19, #72]
  409738:	and	w0, w0, #0x4
  40973c:	cmp	w0, #0x0
  409740:	b.ne	40975c <__fxstatat@plt+0x7b2c>  // b.any
  409744:	ldr	w0, [x19, #72]
  409748:	and	w0, w0, #0x200
  40974c:	cmp	w0, #0x0
  409750:	b.eq	40975c <__fxstatat@plt+0x7b2c>  // b.none
  409754:	ldr	w0, [x19, #44]
  409758:	b	409760 <__fxstatat@plt+0x7b30>
  40975c:	mov	w0, #0xffffff9c            	// #-100
  409760:	ldr	x1, [sp, #160]
  409764:	ldr	x4, [x1, #48]
  409768:	ldr	w1, [x19, #72]
  40976c:	and	w1, w1, #0x10
  409770:	cmp	w1, #0x0
  409774:	b.eq	4097a0 <__fxstatat@plt+0x7b70>  // b.none
  409778:	ldr	w1, [x19, #72]
  40977c:	and	w1, w1, #0x1
  409780:	cmp	w1, #0x0
  409784:	b.eq	409798 <__fxstatat@plt+0x7b68>  // b.none
  409788:	ldr	x1, [sp, #160]
  40978c:	ldr	x1, [x1, #88]
  409790:	cmp	x1, #0x0
  409794:	b.eq	4097a0 <__fxstatat@plt+0x7b70>  // b.none
  409798:	mov	w1, #0x8000                	// #32768
  40979c:	b	4097a4 <__fxstatat@plt+0x7b74>
  4097a0:	mov	w1, #0x0                   	// #0
  4097a4:	add	x2, sp, #0x4c
  4097a8:	mov	x3, x2
  4097ac:	mov	w2, w1
  4097b0:	mov	x1, x4
  4097b4:	bl	40cb2c <__fxstatat@plt+0xaefc>
  4097b8:	mov	x1, x0
  4097bc:	ldr	x0, [sp, #160]
  4097c0:	str	x1, [x0, #24]
  4097c4:	ldr	x0, [sp, #160]
  4097c8:	ldr	x0, [x0, #24]
  4097cc:	cmp	x0, #0x0
  4097d0:	b.ne	409804 <__fxstatat@plt+0x7bd4>  // b.any
  4097d4:	ldr	w0, [sp, #60]
  4097d8:	cmp	w0, #0x3
  4097dc:	b.ne	4097fc <__fxstatat@plt+0x7bcc>  // b.any
  4097e0:	ldr	x0, [sp, #160]
  4097e4:	mov	w1, #0x4                   	// #4
  4097e8:	strh	w1, [x0, #108]
  4097ec:	bl	401bc0 <__errno_location@plt>
  4097f0:	ldr	w1, [x0]
  4097f4:	ldr	x0, [sp, #160]
  4097f8:	str	w1, [x0, #64]
  4097fc:	mov	x0, #0x0                   	// #0
  409800:	b	40a108 <__fxstatat@plt+0x84d8>
  409804:	ldr	x0, [sp, #160]
  409808:	ldrh	w0, [x0, #108]
  40980c:	cmp	w0, #0xb
  409810:	b.ne	409834 <__fxstatat@plt+0x7c04>  // b.any
  409814:	mov	w2, #0x0                   	// #0
  409818:	ldr	x1, [sp, #160]
  40981c:	mov	x0, x19
  409820:	bl	40a118 <__fxstatat@plt+0x84e8>
  409824:	and	w1, w0, #0xffff
  409828:	ldr	x0, [sp, #160]
  40982c:	strh	w1, [x0, #108]
  409830:	b	409898 <__fxstatat@plt+0x7c68>
  409834:	ldr	w0, [x19, #72]
  409838:	and	w0, w0, #0x100
  40983c:	cmp	w0, #0x0
  409840:	b.eq	409898 <__fxstatat@plt+0x7c68>  // b.none
  409844:	ldr	x1, [sp, #160]
  409848:	mov	x0, x19
  40984c:	bl	407ca0 <__fxstatat@plt+0x6070>
  409850:	mov	w2, #0x0                   	// #0
  409854:	ldr	x1, [sp, #160]
  409858:	mov	x0, x19
  40985c:	bl	40a118 <__fxstatat@plt+0x84e8>
  409860:	ldr	x1, [sp, #160]
  409864:	mov	x0, x19
  409868:	bl	407b74 <__fxstatat@plt+0x5f44>
  40986c:	and	w0, w0, #0xff
  409870:	eor	w0, w0, #0x1
  409874:	and	w0, w0, #0xff
  409878:	cmp	w0, #0x0
  40987c:	b.eq	409898 <__fxstatat@plt+0x7c68>  // b.none
  409880:	bl	401bc0 <__errno_location@plt>
  409884:	mov	x1, x0
  409888:	mov	w0, #0xc                   	// #12
  40988c:	str	w0, [x1]
  409890:	mov	x0, #0x0                   	// #0
  409894:	b	40a108 <__fxstatat@plt+0x84d8>
  409898:	ldr	x0, [x19, #64]
  40989c:	cmp	x0, #0x0
  4098a0:	b.eq	4098ac <__fxstatat@plt+0x7c7c>  // b.none
  4098a4:	mov	x0, #0xffffffffffffffff    	// #-1
  4098a8:	b	4098b4 <__fxstatat@plt+0x7c84>
  4098ac:	mov	x0, #0x86a0                	// #34464
  4098b0:	movk	x0, #0x1, lsl #16
  4098b4:	str	x0, [sp, #136]
  4098b8:	ldrb	w0, [sp, #159]
  4098bc:	cmp	w0, #0x0
  4098c0:	b.eq	4098d0 <__fxstatat@plt+0x7ca0>  // b.none
  4098c4:	mov	w0, #0x1                   	// #1
  4098c8:	strb	w0, [sp, #199]
  4098cc:	b	409a48 <__fxstatat@plt+0x7e18>
  4098d0:	ldr	w0, [sp, #60]
  4098d4:	cmp	w0, #0x2
  4098d8:	b.eq	40993c <__fxstatat@plt+0x7d0c>  // b.none
  4098dc:	ldr	w0, [x19, #72]
  4098e0:	and	w0, w0, #0x8
  4098e4:	cmp	w0, #0x0
  4098e8:	b.eq	409934 <__fxstatat@plt+0x7d04>  // b.none
  4098ec:	ldr	w0, [x19, #72]
  4098f0:	and	w0, w0, #0x10
  4098f4:	cmp	w0, #0x0
  4098f8:	b.eq	409934 <__fxstatat@plt+0x7d04>  // b.none
  4098fc:	ldr	w0, [x19, #72]
  409900:	and	w0, w0, #0x20
  409904:	cmp	w0, #0x0
  409908:	b.ne	409934 <__fxstatat@plt+0x7d04>  // b.any
  40990c:	ldr	x0, [sp, #160]
  409910:	ldr	w0, [x0, #140]
  409914:	cmp	w0, #0x2
  409918:	b.ne	409934 <__fxstatat@plt+0x7d04>  // b.any
  40991c:	ldr	w0, [sp, #76]
  409920:	mov	w1, w0
  409924:	ldr	x0, [sp, #160]
  409928:	bl	408a20 <__fxstatat@plt+0x6df0>
  40992c:	cmp	w0, #0x0
  409930:	b.ne	40993c <__fxstatat@plt+0x7d0c>  // b.any
  409934:	mov	w0, #0x1                   	// #1
  409938:	b	409940 <__fxstatat@plt+0x7d10>
  40993c:	mov	w0, #0x0                   	// #0
  409940:	strb	w0, [sp, #199]
  409944:	ldrb	w0, [sp, #199]
  409948:	and	w0, w0, #0x1
  40994c:	strb	w0, [sp, #199]
  409950:	ldrb	w0, [sp, #199]
  409954:	cmp	w0, #0x0
  409958:	b.ne	409968 <__fxstatat@plt+0x7d38>  // b.any
  40995c:	ldr	w0, [sp, #60]
  409960:	cmp	w0, #0x3
  409964:	b.ne	409a48 <__fxstatat@plt+0x7e18>  // b.any
  409968:	ldr	w0, [x19, #72]
  40996c:	and	w0, w0, #0x200
  409970:	cmp	w0, #0x0
  409974:	b.eq	40998c <__fxstatat@plt+0x7d5c>  // b.none
  409978:	ldr	w0, [sp, #76]
  40997c:	mov	w2, #0x3                   	// #3
  409980:	mov	w1, #0x406                 	// #1030
  409984:	bl	40ccfc <__fxstatat@plt+0xb0cc>
  409988:	str	w0, [sp, #76]
  40998c:	ldr	w0, [sp, #76]
  409990:	cmp	w0, #0x0
  409994:	b.lt	4099b8 <__fxstatat@plt+0x7d88>  // b.tstop
  409998:	ldr	w0, [sp, #76]
  40999c:	mov	x3, #0x0                   	// #0
  4099a0:	mov	w2, w0
  4099a4:	ldr	x1, [sp, #160]
  4099a8:	mov	x0, x19
  4099ac:	bl	40a800 <__fxstatat@plt+0x8bd0>
  4099b0:	cmp	w0, #0x0
  4099b4:	b.eq	409a40 <__fxstatat@plt+0x7e10>  // b.none
  4099b8:	ldrb	w0, [sp, #199]
  4099bc:	cmp	w0, #0x0
  4099c0:	b.eq	4099e0 <__fxstatat@plt+0x7db0>  // b.none
  4099c4:	ldr	w0, [sp, #60]
  4099c8:	cmp	w0, #0x3
  4099cc:	b.ne	4099e0 <__fxstatat@plt+0x7db0>  // b.any
  4099d0:	bl	401bc0 <__errno_location@plt>
  4099d4:	ldr	w1, [x0]
  4099d8:	ldr	x0, [sp, #160]
  4099dc:	str	w1, [x0, #64]
  4099e0:	ldr	x0, [sp, #160]
  4099e4:	ldrh	w0, [x0, #110]
  4099e8:	orr	w0, w0, #0x1
  4099ec:	and	w1, w0, #0xffff
  4099f0:	ldr	x0, [sp, #160]
  4099f4:	strh	w1, [x0, #110]
  4099f8:	strb	wzr, [sp, #199]
  4099fc:	ldr	x0, [sp, #160]
  409a00:	ldr	x0, [x0, #24]
  409a04:	bl	4019c0 <closedir@plt>
  409a08:	ldr	x0, [sp, #160]
  409a0c:	str	xzr, [x0, #24]
  409a10:	ldr	w0, [x19, #72]
  409a14:	and	w0, w0, #0x200
  409a18:	cmp	w0, #0x0
  409a1c:	b.eq	409a34 <__fxstatat@plt+0x7e04>  // b.none
  409a20:	ldr	w0, [sp, #76]
  409a24:	cmp	w0, #0x0
  409a28:	b.lt	409a34 <__fxstatat@plt+0x7e04>  // b.tstop
  409a2c:	ldr	w0, [sp, #76]
  409a30:	bl	4019d0 <close@plt>
  409a34:	ldr	x0, [sp, #160]
  409a38:	str	xzr, [x0, #24]
  409a3c:	b	409a48 <__fxstatat@plt+0x7e18>
  409a40:	mov	w0, #0x1                   	// #1
  409a44:	strb	w0, [sp, #199]
  409a48:	ldr	x0, [sp, #160]
  409a4c:	ldr	x1, [x0, #56]
  409a50:	ldr	x0, [sp, #160]
  409a54:	ldr	x0, [x0, #72]
  409a58:	sub	x0, x0, #0x1
  409a5c:	add	x0, x1, x0
  409a60:	ldrb	w0, [x0]
  409a64:	cmp	w0, #0x2f
  409a68:	b.ne	409a7c <__fxstatat@plt+0x7e4c>  // b.any
  409a6c:	ldr	x0, [sp, #160]
  409a70:	ldr	x0, [x0, #72]
  409a74:	sub	x0, x0, #0x1
  409a78:	b	409a84 <__fxstatat@plt+0x7e54>
  409a7c:	ldr	x0, [sp, #160]
  409a80:	ldr	x0, [x0, #72]
  409a84:	str	x0, [sp, #128]
  409a88:	ldr	w0, [x19, #72]
  409a8c:	and	w0, w0, #0x4
  409a90:	cmp	w0, #0x0
  409a94:	b.eq	409ac0 <__fxstatat@plt+0x7e90>  // b.none
  409a98:	ldr	x1, [x19, #32]
  409a9c:	ldr	x0, [sp, #128]
  409aa0:	add	x0, x1, x0
  409aa4:	str	x0, [sp, #176]
  409aa8:	ldr	x0, [sp, #176]
  409aac:	add	x1, x0, #0x1
  409ab0:	str	x1, [sp, #176]
  409ab4:	mov	w1, #0x2f                  	// #47
  409ab8:	strb	w1, [x0]
  409abc:	b	409ac4 <__fxstatat@plt+0x7e94>
  409ac0:	str	xzr, [sp, #176]
  409ac4:	ldr	x0, [sp, #128]
  409ac8:	add	x0, x0, #0x1
  409acc:	str	x0, [sp, #128]
  409ad0:	ldr	x1, [x19, #48]
  409ad4:	ldr	x0, [sp, #128]
  409ad8:	sub	x0, x1, x0
  409adc:	str	x0, [sp, #184]
  409ae0:	ldr	x0, [sp, #160]
  409ae4:	ldr	x0, [x0, #88]
  409ae8:	add	x0, x0, #0x1
  409aec:	str	x0, [sp, #120]
  409af0:	strb	wzr, [sp, #198]
  409af4:	mov	x22, #0x0                   	// #0
  409af8:	str	xzr, [sp, #200]
  409afc:	mov	x21, #0x0                   	// #0
  409b00:	b	409f08 <__fxstatat@plt+0x82d8>
  409b04:	bl	401bc0 <__errno_location@plt>
  409b08:	str	wzr, [x0]
  409b0c:	ldr	x0, [sp, #160]
  409b10:	ldr	x0, [x0, #24]
  409b14:	bl	4019a0 <readdir@plt>
  409b18:	str	x0, [sp, #112]
  409b1c:	ldr	x0, [sp, #112]
  409b20:	cmp	x0, #0x0
  409b24:	b.ne	409b74 <__fxstatat@plt+0x7f44>  // b.any
  409b28:	bl	401bc0 <__errno_location@plt>
  409b2c:	ldr	w0, [x0]
  409b30:	cmp	w0, #0x0
  409b34:	b.eq	409f1c <__fxstatat@plt+0x82ec>  // b.none
  409b38:	bl	401bc0 <__errno_location@plt>
  409b3c:	ldr	w1, [x0]
  409b40:	ldr	x0, [sp, #160]
  409b44:	str	w1, [x0, #64]
  409b48:	ldrb	w0, [sp, #159]
  409b4c:	cmp	w0, #0x0
  409b50:	b.ne	409b5c <__fxstatat@plt+0x7f2c>  // b.any
  409b54:	cmp	x21, #0x0
  409b58:	b.eq	409b64 <__fxstatat@plt+0x7f34>  // b.none
  409b5c:	mov	w0, #0x7                   	// #7
  409b60:	b	409b68 <__fxstatat@plt+0x7f38>
  409b64:	mov	w0, #0x4                   	// #4
  409b68:	ldr	x1, [sp, #160]
  409b6c:	strh	w0, [x1, #108]
  409b70:	b	409f1c <__fxstatat@plt+0x82ec>
  409b74:	ldr	w0, [x19, #72]
  409b78:	and	w0, w0, #0x20
  409b7c:	cmp	w0, #0x0
  409b80:	b.ne	409bc8 <__fxstatat@plt+0x7f98>  // b.any
  409b84:	ldr	x0, [sp, #112]
  409b88:	ldrb	w0, [x0, #19]
  409b8c:	cmp	w0, #0x2e
  409b90:	b.ne	409bc8 <__fxstatat@plt+0x7f98>  // b.any
  409b94:	ldr	x0, [sp, #112]
  409b98:	ldrb	w0, [x0, #20]
  409b9c:	cmp	w0, #0x0
  409ba0:	b.eq	409f08 <__fxstatat@plt+0x82d8>  // b.none
  409ba4:	ldr	x0, [sp, #112]
  409ba8:	ldrb	w0, [x0, #20]
  409bac:	cmp	w0, #0x2e
  409bb0:	b.ne	409bc8 <__fxstatat@plt+0x7f98>  // b.any
  409bb4:	ldr	x0, [sp, #112]
  409bb8:	ldrb	w0, [x0, #21]
  409bbc:	cmp	w0, #0x0
  409bc0:	b.ne	409bc8 <__fxstatat@plt+0x7f98>  // b.any
  409bc4:	b	409f08 <__fxstatat@plt+0x82d8>
  409bc8:	ldr	x0, [sp, #112]
  409bcc:	add	x0, x0, #0x13
  409bd0:	bl	401820 <strlen@plt>
  409bd4:	str	x0, [sp, #104]
  409bd8:	ldr	x0, [sp, #112]
  409bdc:	add	x0, x0, #0x13
  409be0:	ldr	x2, [sp, #104]
  409be4:	mov	x1, x0
  409be8:	mov	x0, x19
  409bec:	bl	40a4a8 <__fxstatat@plt+0x8878>
  409bf0:	mov	x20, x0
  409bf4:	cmp	x20, #0x0
  409bf8:	b.eq	409c48 <__fxstatat@plt+0x8018>  // b.none
  409bfc:	ldr	x1, [sp, #104]
  409c00:	ldr	x0, [sp, #184]
  409c04:	cmp	x1, x0
  409c08:	b.cc	409cf4 <__fxstatat@plt+0x80c4>  // b.lo, b.ul, b.last
  409c0c:	ldr	x0, [x19, #32]
  409c10:	str	x0, [sp, #96]
  409c14:	ldr	x1, [sp, #104]
  409c18:	ldr	x0, [sp, #128]
  409c1c:	add	x0, x1, x0
  409c20:	add	x0, x0, #0x1
  409c24:	mov	x1, x0
  409c28:	mov	x0, x19
  409c2c:	bl	40a598 <__fxstatat@plt+0x8968>
  409c30:	and	w0, w0, #0xff
  409c34:	eor	w0, w0, #0x1
  409c38:	and	w0, w0, #0xff
  409c3c:	cmp	w0, #0x0
  409c40:	b.eq	409cac <__fxstatat@plt+0x807c>  // b.none
  409c44:	b	409c4c <__fxstatat@plt+0x801c>
  409c48:	nop
  409c4c:	bl	401bc0 <__errno_location@plt>
  409c50:	ldr	w0, [x0]
  409c54:	str	w0, [sp, #80]
  409c58:	mov	x0, x20
  409c5c:	bl	401aa0 <free@plt>
  409c60:	mov	x0, x22
  409c64:	bl	40a544 <__fxstatat@plt+0x8914>
  409c68:	ldr	x0, [sp, #160]
  409c6c:	ldr	x0, [x0, #24]
  409c70:	bl	4019c0 <closedir@plt>
  409c74:	ldr	x0, [sp, #160]
  409c78:	str	xzr, [x0, #24]
  409c7c:	ldr	x0, [sp, #160]
  409c80:	mov	w1, #0x7                   	// #7
  409c84:	strh	w1, [x0, #108]
  409c88:	ldr	w0, [x19, #72]
  409c8c:	orr	w0, w0, #0x2000
  409c90:	str	w0, [x19, #72]
  409c94:	bl	401bc0 <__errno_location@plt>
  409c98:	mov	x1, x0
  409c9c:	ldr	w0, [sp, #80]
  409ca0:	str	w0, [x1]
  409ca4:	mov	x0, #0x0                   	// #0
  409ca8:	b	40a108 <__fxstatat@plt+0x84d8>
  409cac:	ldr	x0, [x19, #32]
  409cb0:	ldr	x1, [sp, #96]
  409cb4:	cmp	x1, x0
  409cb8:	b.eq	409ce4 <__fxstatat@plt+0x80b4>  // b.none
  409cbc:	mov	w0, #0x1                   	// #1
  409cc0:	strb	w0, [sp, #198]
  409cc4:	ldr	w0, [x19, #72]
  409cc8:	and	w0, w0, #0x4
  409ccc:	cmp	w0, #0x0
  409cd0:	b.eq	409ce4 <__fxstatat@plt+0x80b4>  // b.none
  409cd4:	ldr	x1, [x19, #32]
  409cd8:	ldr	x0, [sp, #128]
  409cdc:	add	x0, x1, x0
  409ce0:	str	x0, [sp, #176]
  409ce4:	ldr	x1, [x19, #48]
  409ce8:	ldr	x0, [sp, #128]
  409cec:	sub	x0, x1, x0
  409cf0:	str	x0, [sp, #184]
  409cf4:	ldr	x1, [sp, #128]
  409cf8:	ldr	x0, [sp, #104]
  409cfc:	add	x0, x1, x0
  409d00:	str	x0, [sp, #88]
  409d04:	ldr	x1, [sp, #88]
  409d08:	ldr	x0, [sp, #128]
  409d0c:	cmp	x1, x0
  409d10:	b.cs	409d68 <__fxstatat@plt+0x8138>  // b.hs, b.nlast
  409d14:	mov	x0, x20
  409d18:	bl	401aa0 <free@plt>
  409d1c:	mov	x0, x22
  409d20:	bl	40a544 <__fxstatat@plt+0x8914>
  409d24:	ldr	x0, [sp, #160]
  409d28:	ldr	x0, [x0, #24]
  409d2c:	bl	4019c0 <closedir@plt>
  409d30:	ldr	x0, [sp, #160]
  409d34:	str	xzr, [x0, #24]
  409d38:	ldr	x0, [sp, #160]
  409d3c:	mov	w1, #0x7                   	// #7
  409d40:	strh	w1, [x0, #108]
  409d44:	ldr	w0, [x19, #72]
  409d48:	orr	w0, w0, #0x2000
  409d4c:	str	w0, [x19, #72]
  409d50:	bl	401bc0 <__errno_location@plt>
  409d54:	mov	x1, x0
  409d58:	mov	w0, #0x24                  	// #36
  409d5c:	str	w0, [x1]
  409d60:	mov	x0, #0x0                   	// #0
  409d64:	b	40a108 <__fxstatat@plt+0x84d8>
  409d68:	ldr	x0, [sp, #120]
  409d6c:	str	x0, [x20, #88]
  409d70:	ldr	x0, [x19]
  409d74:	str	x0, [x20, #8]
  409d78:	ldr	x0, [sp, #88]
  409d7c:	str	x0, [x20, #72]
  409d80:	ldr	x0, [sp, #112]
  409d84:	ldr	x0, [x0]
  409d88:	str	x0, [x20, #128]
  409d8c:	ldr	w0, [x19, #72]
  409d90:	and	w0, w0, #0x4
  409d94:	cmp	w0, #0x0
  409d98:	b.eq	409dc0 <__fxstatat@plt+0x8190>  // b.none
  409d9c:	ldr	x0, [x20, #56]
  409da0:	str	x0, [x20, #48]
  409da4:	add	x1, x20, #0xf8
  409da8:	ldr	x0, [x20, #96]
  409dac:	add	x0, x0, #0x1
  409db0:	mov	x2, x0
  409db4:	ldr	x0, [sp, #176]
  409db8:	bl	4017f0 <memmove@plt>
  409dbc:	b	409dc8 <__fxstatat@plt+0x8198>
  409dc0:	add	x0, x20, #0xf8
  409dc4:	str	x0, [x20, #48]
  409dc8:	ldr	x0, [x19, #64]
  409dcc:	cmp	x0, #0x0
  409dd0:	b.eq	409de4 <__fxstatat@plt+0x81b4>  // b.none
  409dd4:	ldr	w0, [x19, #72]
  409dd8:	and	w0, w0, #0x400
  409ddc:	cmp	w0, #0x0
  409de0:	b.eq	409e90 <__fxstatat@plt+0x8260>  // b.none
  409de4:	ldr	w0, [x19, #72]
  409de8:	and	w0, w0, #0x10
  409dec:	cmp	w0, #0x0
  409df0:	b.eq	409e2c <__fxstatat@plt+0x81fc>  // b.none
  409df4:	ldr	w0, [x19, #72]
  409df8:	and	w0, w0, #0x8
  409dfc:	cmp	w0, #0x0
  409e00:	b.eq	409e2c <__fxstatat@plt+0x81fc>  // b.none
  409e04:	ldr	x0, [sp, #112]
  409e08:	ldrb	w0, [x0, #18]
  409e0c:	cmp	w0, #0x0
  409e10:	b.eq	409e2c <__fxstatat@plt+0x81fc>  // b.none
  409e14:	ldr	x0, [sp, #112]
  409e18:	ldrb	w0, [x0, #18]
  409e1c:	cmp	w0, #0x4
  409e20:	b.eq	409e2c <__fxstatat@plt+0x81fc>  // b.none
  409e24:	mov	w0, #0x1                   	// #1
  409e28:	b	409e30 <__fxstatat@plt+0x8200>
  409e2c:	mov	w0, #0x0                   	// #0
  409e30:	strb	w0, [sp, #87]
  409e34:	ldrb	w0, [sp, #87]
  409e38:	and	w0, w0, #0x1
  409e3c:	strb	w0, [sp, #87]
  409e40:	mov	w0, #0xb                   	// #11
  409e44:	strh	w0, [x20, #108]
  409e48:	add	x2, x20, #0x78
  409e4c:	ldr	x0, [sp, #112]
  409e50:	ldrb	w0, [x0, #18]
  409e54:	mov	w1, w0
  409e58:	mov	x0, x2
  409e5c:	bl	409578 <__fxstatat@plt+0x7948>
  409e60:	ldrb	w0, [sp, #87]
  409e64:	cmp	w0, #0x0
  409e68:	cset	w0, ne  // ne = any
  409e6c:	and	w0, w0, #0xff
  409e70:	eor	w0, w0, #0x1
  409e74:	and	w0, w0, #0xff
  409e78:	and	w0, w0, #0x1
  409e7c:	and	w0, w0, #0xff
  409e80:	mov	w1, w0
  409e84:	mov	x0, x20
  409e88:	bl	407e80 <__fxstatat@plt+0x6250>
  409e8c:	b	409ea8 <__fxstatat@plt+0x8278>
  409e90:	mov	w2, #0x0                   	// #0
  409e94:	mov	x1, x20
  409e98:	mov	x0, x19
  409e9c:	bl	40a118 <__fxstatat@plt+0x84e8>
  409ea0:	and	w0, w0, #0xffff
  409ea4:	strh	w0, [x20, #108]
  409ea8:	str	xzr, [x20, #16]
  409eac:	cmp	x22, #0x0
  409eb0:	b.ne	409ec0 <__fxstatat@plt+0x8290>  // b.any
  409eb4:	str	x20, [sp, #200]
  409eb8:	ldr	x22, [sp, #200]
  409ebc:	b	409ecc <__fxstatat@plt+0x829c>
  409ec0:	ldr	x0, [sp, #200]
  409ec4:	str	x20, [x0, #16]
  409ec8:	str	x20, [sp, #200]
  409ecc:	mov	x0, #0x2710                	// #10000
  409ed0:	cmp	x21, x0
  409ed4:	b.ne	409ef8 <__fxstatat@plt+0x82c8>  // b.any
  409ed8:	ldr	x0, [x19, #64]
  409edc:	cmp	x0, #0x0
  409ee0:	b.ne	409ef8 <__fxstatat@plt+0x82c8>  // b.any
  409ee4:	ldr	w0, [sp, #76]
  409ee8:	mov	w1, w0
  409eec:	ldr	x0, [sp, #160]
  409ef0:	bl	4089b4 <__fxstatat@plt+0x6d84>
  409ef4:	strb	w0, [sp, #175]
  409ef8:	add	x21, x21, #0x1
  409efc:	ldr	x0, [sp, #136]
  409f00:	cmp	x0, x21
  409f04:	b.ls	409f48 <__fxstatat@plt+0x8318>  // b.plast
  409f08:	ldr	x0, [sp, #160]
  409f0c:	ldr	x0, [x0, #24]
  409f10:	cmp	x0, #0x0
  409f14:	b.ne	409b04 <__fxstatat@plt+0x7ed4>  // b.any
  409f18:	b	409f20 <__fxstatat@plt+0x82f0>
  409f1c:	nop
  409f20:	ldr	x0, [sp, #160]
  409f24:	ldr	x0, [x0, #24]
  409f28:	cmp	x0, #0x0
  409f2c:	b.eq	409f50 <__fxstatat@plt+0x8320>  // b.none
  409f30:	ldr	x0, [sp, #160]
  409f34:	ldr	x0, [x0, #24]
  409f38:	bl	4019c0 <closedir@plt>
  409f3c:	ldr	x0, [sp, #160]
  409f40:	str	xzr, [x0, #24]
  409f44:	b	409f54 <__fxstatat@plt+0x8324>
  409f48:	nop
  409f4c:	b	409f54 <__fxstatat@plt+0x8324>
  409f50:	nop
  409f54:	ldrb	w0, [sp, #198]
  409f58:	cmp	w0, #0x0
  409f5c:	b.eq	409f6c <__fxstatat@plt+0x833c>  // b.none
  409f60:	mov	x1, x22
  409f64:	mov	x0, x19
  409f68:	bl	40a66c <__fxstatat@plt+0x8a3c>
  409f6c:	ldr	w0, [x19, #72]
  409f70:	and	w0, w0, #0x4
  409f74:	cmp	w0, #0x0
  409f78:	b.eq	409fa8 <__fxstatat@plt+0x8378>  // b.none
  409f7c:	ldr	x0, [x19, #48]
  409f80:	ldr	x1, [sp, #128]
  409f84:	cmp	x1, x0
  409f88:	b.eq	409f94 <__fxstatat@plt+0x8364>  // b.none
  409f8c:	cmp	x21, #0x0
  409f90:	b.ne	409fa0 <__fxstatat@plt+0x8370>  // b.any
  409f94:	ldr	x0, [sp, #176]
  409f98:	sub	x0, x0, #0x1
  409f9c:	str	x0, [sp, #176]
  409fa0:	ldr	x0, [sp, #176]
  409fa4:	strb	wzr, [x0]
  409fa8:	ldrb	w0, [sp, #159]
  409fac:	eor	w0, w0, #0x1
  409fb0:	and	w0, w0, #0xff
  409fb4:	cmp	w0, #0x0
  409fb8:	b.eq	40a05c <__fxstatat@plt+0x842c>  // b.none
  409fbc:	ldrb	w0, [sp, #199]
  409fc0:	cmp	w0, #0x0
  409fc4:	b.eq	40a05c <__fxstatat@plt+0x842c>  // b.none
  409fc8:	ldr	w0, [sp, #60]
  409fcc:	cmp	w0, #0x1
  409fd0:	b.eq	409fdc <__fxstatat@plt+0x83ac>  // b.none
  409fd4:	cmp	x21, #0x0
  409fd8:	b.ne	40a05c <__fxstatat@plt+0x842c>  // b.any
  409fdc:	ldr	x0, [sp, #160]
  409fe0:	ldr	x0, [x0, #88]
  409fe4:	cmp	x0, #0x0
  409fe8:	b.ne	40a004 <__fxstatat@plt+0x83d4>  // b.any
  409fec:	mov	x0, x19
  409ff0:	bl	407f88 <__fxstatat@plt+0x6358>
  409ff4:	cmp	w0, #0x0
  409ff8:	cset	w0, ne  // ne = any
  409ffc:	and	w0, w0, #0xff
  40a000:	b	40a02c <__fxstatat@plt+0x83fc>
  40a004:	ldr	x0, [sp, #160]
  40a008:	ldr	x1, [x0, #8]
  40a00c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40a010:	add	x3, x0, #0x500
  40a014:	mov	w2, #0xffffffff            	// #-1
  40a018:	mov	x0, x19
  40a01c:	bl	40a800 <__fxstatat@plt+0x8bd0>
  40a020:	cmp	w0, #0x0
  40a024:	cset	w0, ne  // ne = any
  40a028:	and	w0, w0, #0xff
  40a02c:	cmp	w0, #0x0
  40a030:	b.eq	40a05c <__fxstatat@plt+0x842c>  // b.none
  40a034:	ldr	x0, [sp, #160]
  40a038:	mov	w1, #0x7                   	// #7
  40a03c:	strh	w1, [x0, #108]
  40a040:	ldr	w0, [x19, #72]
  40a044:	orr	w0, w0, #0x2000
  40a048:	str	w0, [x19, #72]
  40a04c:	mov	x0, x22
  40a050:	bl	40a544 <__fxstatat@plt+0x8914>
  40a054:	mov	x0, #0x0                   	// #0
  40a058:	b	40a108 <__fxstatat@plt+0x84d8>
  40a05c:	cmp	x21, #0x0
  40a060:	b.ne	40a0ac <__fxstatat@plt+0x847c>  // b.any
  40a064:	ldr	w0, [sp, #60]
  40a068:	cmp	w0, #0x3
  40a06c:	b.ne	40a09c <__fxstatat@plt+0x846c>  // b.any
  40a070:	ldr	x0, [sp, #160]
  40a074:	ldrh	w0, [x0, #108]
  40a078:	cmp	w0, #0x4
  40a07c:	b.eq	40a09c <__fxstatat@plt+0x846c>  // b.none
  40a080:	ldr	x0, [sp, #160]
  40a084:	ldrh	w0, [x0, #108]
  40a088:	cmp	w0, #0x7
  40a08c:	b.eq	40a09c <__fxstatat@plt+0x846c>  // b.none
  40a090:	ldr	x0, [sp, #160]
  40a094:	mov	w1, #0x6                   	// #6
  40a098:	strh	w1, [x0, #108]
  40a09c:	mov	x0, x22
  40a0a0:	bl	40a544 <__fxstatat@plt+0x8914>
  40a0a4:	mov	x0, #0x0                   	// #0
  40a0a8:	b	40a108 <__fxstatat@plt+0x84d8>
  40a0ac:	ldrb	w0, [sp, #175]
  40a0b0:	cmp	w0, #0x0
  40a0b4:	b.eq	40a0dc <__fxstatat@plt+0x84ac>  // b.none
  40a0b8:	adrp	x0, 409000 <__fxstatat@plt+0x73d0>
  40a0bc:	add	x0, x0, #0x518
  40a0c0:	str	x0, [x19, #64]
  40a0c4:	mov	x2, x21
  40a0c8:	mov	x1, x22
  40a0cc:	mov	x0, x19
  40a0d0:	bl	40a364 <__fxstatat@plt+0x8734>
  40a0d4:	mov	x22, x0
  40a0d8:	str	xzr, [x19, #64]
  40a0dc:	ldr	x0, [x19, #64]
  40a0e0:	cmp	x0, #0x0
  40a0e4:	b.eq	40a104 <__fxstatat@plt+0x84d4>  // b.none
  40a0e8:	cmp	x21, #0x1
  40a0ec:	b.ls	40a104 <__fxstatat@plt+0x84d4>  // b.plast
  40a0f0:	mov	x2, x21
  40a0f4:	mov	x1, x22
  40a0f8:	mov	x0, x19
  40a0fc:	bl	40a364 <__fxstatat@plt+0x8734>
  40a100:	mov	x22, x0
  40a104:	mov	x0, x22
  40a108:	ldp	x19, x20, [sp, #16]
  40a10c:	ldp	x21, x22, [sp, #32]
  40a110:	ldp	x29, x30, [sp], #208
  40a114:	ret
  40a118:	stp	x29, x30, [sp, #-64]!
  40a11c:	mov	x29, sp
  40a120:	str	x19, [sp, #16]
  40a124:	str	x0, [sp, #40]
  40a128:	mov	x19, x1
  40a12c:	strb	w2, [sp, #39]
  40a130:	add	x0, x19, #0x78
  40a134:	str	x0, [sp, #56]
  40a138:	ldr	x0, [x19, #88]
  40a13c:	cmp	x0, #0x0
  40a140:	b.ne	40a160 <__fxstatat@plt+0x8530>  // b.any
  40a144:	ldr	x0, [sp, #40]
  40a148:	ldr	w0, [x0, #72]
  40a14c:	and	w0, w0, #0x1
  40a150:	cmp	w0, #0x0
  40a154:	b.eq	40a160 <__fxstatat@plt+0x8530>  // b.none
  40a158:	mov	w0, #0x1                   	// #1
  40a15c:	strb	w0, [sp, #39]
  40a160:	ldr	x0, [sp, #40]
  40a164:	ldr	w0, [x0, #72]
  40a168:	and	w0, w0, #0x2
  40a16c:	cmp	w0, #0x0
  40a170:	b.ne	40a180 <__fxstatat@plt+0x8550>  // b.any
  40a174:	ldrb	w0, [sp, #39]
  40a178:	cmp	w0, #0x0
  40a17c:	b.eq	40a1d8 <__fxstatat@plt+0x85a8>  // b.none
  40a180:	ldr	x0, [x19, #48]
  40a184:	ldr	x1, [sp, #56]
  40a188:	bl	40d968 <__fxstatat@plt+0xbd38>
  40a18c:	cmp	w0, #0x0
  40a190:	b.eq	40a21c <__fxstatat@plt+0x85ec>  // b.none
  40a194:	bl	401bc0 <__errno_location@plt>
  40a198:	ldr	w0, [x0]
  40a19c:	cmp	w0, #0x2
  40a1a0:	b.ne	40a1c8 <__fxstatat@plt+0x8598>  // b.any
  40a1a4:	ldr	x0, [x19, #48]
  40a1a8:	ldr	x1, [sp, #56]
  40a1ac:	bl	40d988 <__fxstatat@plt+0xbd58>
  40a1b0:	cmp	w0, #0x0
  40a1b4:	b.ne	40a1c8 <__fxstatat@plt+0x8598>  // b.any
  40a1b8:	bl	401bc0 <__errno_location@plt>
  40a1bc:	str	wzr, [x0]
  40a1c0:	mov	w0, #0xd                   	// #13
  40a1c4:	b	40a314 <__fxstatat@plt+0x86e4>
  40a1c8:	bl	401bc0 <__errno_location@plt>
  40a1cc:	ldr	w0, [x0]
  40a1d0:	str	w0, [x19, #64]
  40a1d4:	b	40a204 <__fxstatat@plt+0x85d4>
  40a1d8:	ldr	x0, [sp, #40]
  40a1dc:	ldr	w0, [x0, #44]
  40a1e0:	ldr	x1, [x19, #48]
  40a1e4:	mov	w3, #0x100                 	// #256
  40a1e8:	ldr	x2, [sp, #56]
  40a1ec:	bl	40d998 <__fxstatat@plt+0xbd68>
  40a1f0:	cmp	w0, #0x0
  40a1f4:	b.eq	40a21c <__fxstatat@plt+0x85ec>  // b.none
  40a1f8:	bl	401bc0 <__errno_location@plt>
  40a1fc:	ldr	w0, [x0]
  40a200:	str	w0, [x19, #64]
  40a204:	mov	x2, #0x80                  	// #128
  40a208:	mov	w1, #0x0                   	// #0
  40a20c:	ldr	x0, [sp, #56]
  40a210:	bl	401970 <memset@plt>
  40a214:	mov	w0, #0xa                   	// #10
  40a218:	b	40a314 <__fxstatat@plt+0x86e4>
  40a21c:	ldr	x0, [sp, #56]
  40a220:	ldr	w0, [x0, #16]
  40a224:	and	w0, w0, #0xf000
  40a228:	cmp	w0, #0x4, lsl #12
  40a22c:	b.ne	40a2d8 <__fxstatat@plt+0x86a8>  // b.any
  40a230:	ldr	x0, [sp, #56]
  40a234:	ldr	w0, [x0, #20]
  40a238:	cmp	w0, #0x1
  40a23c:	b.ls	40a27c <__fxstatat@plt+0x864c>  // b.plast
  40a240:	ldr	x0, [x19, #88]
  40a244:	cmp	x0, #0x0
  40a248:	b.le	40a27c <__fxstatat@plt+0x864c>
  40a24c:	ldr	x0, [sp, #56]
  40a250:	ldr	w1, [x0, #20]
  40a254:	ldr	x0, [sp, #40]
  40a258:	ldr	w0, [x0, #72]
  40a25c:	and	w0, w0, #0x20
  40a260:	cmp	w0, #0x0
  40a264:	b.eq	40a270 <__fxstatat@plt+0x8640>  // b.none
  40a268:	mov	w0, #0x0                   	// #0
  40a26c:	b	40a274 <__fxstatat@plt+0x8644>
  40a270:	mov	w0, #0x2                   	// #2
  40a274:	sub	w0, w1, w0
  40a278:	b	40a280 <__fxstatat@plt+0x8650>
  40a27c:	mov	w0, #0xffffffff            	// #-1
  40a280:	str	w0, [x19, #104]
  40a284:	ldrb	w0, [x19, #248]
  40a288:	cmp	w0, #0x2e
  40a28c:	b.ne	40a2d0 <__fxstatat@plt+0x86a0>  // b.any
  40a290:	ldrb	w0, [x19, #249]
  40a294:	cmp	w0, #0x0
  40a298:	b.eq	40a2b4 <__fxstatat@plt+0x8684>  // b.none
  40a29c:	ldrb	w0, [x19, #249]
  40a2a0:	cmp	w0, #0x2e
  40a2a4:	b.ne	40a2d0 <__fxstatat@plt+0x86a0>  // b.any
  40a2a8:	ldrb	w0, [x19, #250]
  40a2ac:	cmp	w0, #0x0
  40a2b0:	b.ne	40a2d0 <__fxstatat@plt+0x86a0>  // b.any
  40a2b4:	ldr	x0, [x19, #88]
  40a2b8:	cmp	x0, #0x0
  40a2bc:	b.ne	40a2c8 <__fxstatat@plt+0x8698>  // b.any
  40a2c0:	mov	w0, #0x1                   	// #1
  40a2c4:	b	40a314 <__fxstatat@plt+0x86e4>
  40a2c8:	mov	w0, #0x5                   	// #5
  40a2cc:	b	40a314 <__fxstatat@plt+0x86e4>
  40a2d0:	mov	w0, #0x1                   	// #1
  40a2d4:	b	40a314 <__fxstatat@plt+0x86e4>
  40a2d8:	ldr	x0, [sp, #56]
  40a2dc:	ldr	w0, [x0, #16]
  40a2e0:	and	w0, w0, #0xf000
  40a2e4:	cmp	w0, #0xa, lsl #12
  40a2e8:	b.ne	40a2f4 <__fxstatat@plt+0x86c4>  // b.any
  40a2ec:	mov	w0, #0xc                   	// #12
  40a2f0:	b	40a314 <__fxstatat@plt+0x86e4>
  40a2f4:	ldr	x0, [sp, #56]
  40a2f8:	ldr	w0, [x0, #16]
  40a2fc:	and	w0, w0, #0xf000
  40a300:	cmp	w0, #0x8, lsl #12
  40a304:	b.ne	40a310 <__fxstatat@plt+0x86e0>  // b.any
  40a308:	mov	w0, #0x8                   	// #8
  40a30c:	b	40a314 <__fxstatat@plt+0x86e4>
  40a310:	mov	w0, #0x3                   	// #3
  40a314:	ldr	x19, [sp, #16]
  40a318:	ldp	x29, x30, [sp], #64
  40a31c:	ret
  40a320:	stp	x29, x30, [sp, #-48]!
  40a324:	mov	x29, sp
  40a328:	str	x0, [sp, #24]
  40a32c:	str	x1, [sp, #16]
  40a330:	ldr	x0, [sp, #24]
  40a334:	str	x0, [sp, #40]
  40a338:	ldr	x0, [sp, #16]
  40a33c:	str	x0, [sp, #32]
  40a340:	ldr	x0, [sp, #40]
  40a344:	ldr	x0, [x0]
  40a348:	ldr	x0, [x0, #80]
  40a34c:	ldr	x2, [x0, #64]
  40a350:	ldr	x1, [sp, #32]
  40a354:	ldr	x0, [sp, #40]
  40a358:	blr	x2
  40a35c:	ldp	x29, x30, [sp], #48
  40a360:	ret
  40a364:	stp	x29, x30, [sp, #-96]!
  40a368:	mov	x29, sp
  40a36c:	stp	x19, x20, [sp, #16]
  40a370:	str	x21, [sp, #32]
  40a374:	str	x0, [sp, #56]
  40a378:	str	x1, [sp, #48]
  40a37c:	mov	x20, x2
  40a380:	ldr	x0, [sp, #56]
  40a384:	ldr	x0, [x0, #64]
  40a388:	str	x0, [sp, #88]
  40a38c:	ldr	x0, [sp, #56]
  40a390:	ldr	x0, [x0, #56]
  40a394:	cmp	x20, x0
  40a398:	b.ls	40a41c <__fxstatat@plt+0x87ec>  // b.plast
  40a39c:	add	x1, x20, #0x28
  40a3a0:	ldr	x0, [sp, #56]
  40a3a4:	str	x1, [x0, #56]
  40a3a8:	ldr	x0, [sp, #56]
  40a3ac:	ldr	x1, [x0, #56]
  40a3b0:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  40a3b4:	cmp	x1, x0
  40a3b8:	b.hi	40a3ec <__fxstatat@plt+0x87bc>  // b.pmore
  40a3bc:	ldr	x0, [sp, #56]
  40a3c0:	ldr	x2, [x0, #16]
  40a3c4:	ldr	x0, [sp, #56]
  40a3c8:	ldr	x0, [x0, #56]
  40a3cc:	lsl	x0, x0, #3
  40a3d0:	mov	x1, x0
  40a3d4:	mov	x0, x2
  40a3d8:	bl	4019b0 <realloc@plt>
  40a3dc:	str	x0, [sp, #80]
  40a3e0:	ldr	x0, [sp, #80]
  40a3e4:	cmp	x0, #0x0
  40a3e8:	b.ne	40a410 <__fxstatat@plt+0x87e0>  // b.any
  40a3ec:	ldr	x0, [sp, #56]
  40a3f0:	ldr	x0, [x0, #16]
  40a3f4:	bl	401aa0 <free@plt>
  40a3f8:	ldr	x0, [sp, #56]
  40a3fc:	str	xzr, [x0, #16]
  40a400:	ldr	x0, [sp, #56]
  40a404:	str	xzr, [x0, #56]
  40a408:	ldr	x0, [sp, #48]
  40a40c:	b	40a498 <__fxstatat@plt+0x8868>
  40a410:	ldr	x0, [sp, #56]
  40a414:	ldr	x1, [sp, #80]
  40a418:	str	x1, [x0, #16]
  40a41c:	ldr	x0, [sp, #56]
  40a420:	ldr	x19, [x0, #16]
  40a424:	ldr	x21, [sp, #48]
  40a428:	b	40a43c <__fxstatat@plt+0x880c>
  40a42c:	mov	x0, x19
  40a430:	add	x19, x0, #0x8
  40a434:	str	x21, [x0]
  40a438:	ldr	x21, [x21, #16]
  40a43c:	cmp	x21, #0x0
  40a440:	b.ne	40a42c <__fxstatat@plt+0x87fc>  // b.any
  40a444:	ldr	x0, [sp, #56]
  40a448:	ldr	x0, [x0, #16]
  40a44c:	ldr	x3, [sp, #88]
  40a450:	mov	x2, #0x8                   	// #8
  40a454:	mov	x1, x20
  40a458:	bl	401890 <qsort@plt>
  40a45c:	ldr	x0, [sp, #56]
  40a460:	ldr	x19, [x0, #16]
  40a464:	ldr	x0, [x19]
  40a468:	str	x0, [sp, #48]
  40a46c:	b	40a480 <__fxstatat@plt+0x8850>
  40a470:	ldr	x0, [x19]
  40a474:	ldr	x1, [x19, #8]
  40a478:	str	x1, [x0, #16]
  40a47c:	add	x19, x19, #0x8
  40a480:	sub	x20, x20, #0x1
  40a484:	cmp	x20, #0x0
  40a488:	b.ne	40a470 <__fxstatat@plt+0x8840>  // b.any
  40a48c:	ldr	x0, [x19]
  40a490:	str	xzr, [x0, #16]
  40a494:	ldr	x0, [sp, #48]
  40a498:	ldp	x19, x20, [sp, #16]
  40a49c:	ldr	x21, [sp, #32]
  40a4a0:	ldp	x29, x30, [sp], #96
  40a4a4:	ret
  40a4a8:	stp	x29, x30, [sp, #-64]!
  40a4ac:	mov	x29, sp
  40a4b0:	stp	x19, x20, [sp, #16]
  40a4b4:	str	x0, [sp, #40]
  40a4b8:	str	x1, [sp, #32]
  40a4bc:	mov	x20, x2
  40a4c0:	add	x0, x20, #0x100
  40a4c4:	and	x0, x0, #0xfffffffffffffff8
  40a4c8:	str	x0, [sp, #56]
  40a4cc:	ldr	x0, [sp, #56]
  40a4d0:	bl	401910 <malloc@plt>
  40a4d4:	mov	x19, x0
  40a4d8:	cmp	x19, #0x0
  40a4dc:	b.ne	40a4e8 <__fxstatat@plt+0x88b8>  // b.any
  40a4e0:	mov	x0, #0x0                   	// #0
  40a4e4:	b	40a538 <__fxstatat@plt+0x8908>
  40a4e8:	add	x0, x19, #0xf8
  40a4ec:	mov	x2, x20
  40a4f0:	ldr	x1, [sp, #32]
  40a4f4:	bl	4017e0 <memcpy@plt>
  40a4f8:	add	x0, x19, x20
  40a4fc:	strb	wzr, [x0, #248]
  40a500:	str	x20, [x19, #96]
  40a504:	ldr	x0, [sp, #40]
  40a508:	str	x0, [x19, #80]
  40a50c:	ldr	x0, [sp, #40]
  40a510:	ldr	x0, [x0, #32]
  40a514:	str	x0, [x19, #56]
  40a518:	str	wzr, [x19, #64]
  40a51c:	str	xzr, [x19, #24]
  40a520:	strh	wzr, [x19, #110]
  40a524:	mov	w0, #0x3                   	// #3
  40a528:	strh	w0, [x19, #112]
  40a52c:	str	xzr, [x19, #32]
  40a530:	str	xzr, [x19, #40]
  40a534:	mov	x0, x19
  40a538:	ldp	x19, x20, [sp, #16]
  40a53c:	ldp	x29, x30, [sp], #64
  40a540:	ret
  40a544:	stp	x29, x30, [sp, #-32]!
  40a548:	mov	x29, sp
  40a54c:	stp	x19, x20, [sp, #16]
  40a550:	mov	x20, x0
  40a554:	b	40a578 <__fxstatat@plt+0x8948>
  40a558:	ldr	x20, [x20, #16]
  40a55c:	ldr	x0, [x19, #24]
  40a560:	cmp	x0, #0x0
  40a564:	b.eq	40a570 <__fxstatat@plt+0x8940>  // b.none
  40a568:	ldr	x0, [x19, #24]
  40a56c:	bl	4019c0 <closedir@plt>
  40a570:	mov	x0, x19
  40a574:	bl	401aa0 <free@plt>
  40a578:	mov	x19, x20
  40a57c:	cmp	x19, #0x0
  40a580:	b.ne	40a558 <__fxstatat@plt+0x8928>  // b.any
  40a584:	nop
  40a588:	nop
  40a58c:	ldp	x19, x20, [sp, #16]
  40a590:	ldp	x29, x30, [sp], #32
  40a594:	ret
  40a598:	stp	x29, x30, [sp, #-48]!
  40a59c:	mov	x29, sp
  40a5a0:	str	x0, [sp, #24]
  40a5a4:	str	x1, [sp, #16]
  40a5a8:	ldr	x0, [sp, #24]
  40a5ac:	ldr	x1, [x0, #48]
  40a5b0:	ldr	x0, [sp, #16]
  40a5b4:	add	x0, x1, x0
  40a5b8:	add	x0, x0, #0x100
  40a5bc:	str	x0, [sp, #40]
  40a5c0:	ldr	x0, [sp, #24]
  40a5c4:	ldr	x0, [x0, #48]
  40a5c8:	ldr	x1, [sp, #40]
  40a5cc:	cmp	x1, x0
  40a5d0:	b.cs	40a600 <__fxstatat@plt+0x89d0>  // b.hs, b.nlast
  40a5d4:	ldr	x0, [sp, #24]
  40a5d8:	ldr	x0, [x0, #32]
  40a5dc:	bl	401aa0 <free@plt>
  40a5e0:	ldr	x0, [sp, #24]
  40a5e4:	str	xzr, [x0, #32]
  40a5e8:	bl	401bc0 <__errno_location@plt>
  40a5ec:	mov	x1, x0
  40a5f0:	mov	w0, #0x24                  	// #36
  40a5f4:	str	w0, [x1]
  40a5f8:	mov	w0, #0x0                   	// #0
  40a5fc:	b	40a664 <__fxstatat@plt+0x8a34>
  40a600:	ldr	x0, [sp, #24]
  40a604:	ldr	x1, [sp, #40]
  40a608:	str	x1, [x0, #48]
  40a60c:	ldr	x0, [sp, #24]
  40a610:	ldr	x2, [x0, #32]
  40a614:	ldr	x0, [sp, #24]
  40a618:	ldr	x0, [x0, #48]
  40a61c:	mov	x1, x0
  40a620:	mov	x0, x2
  40a624:	bl	4019b0 <realloc@plt>
  40a628:	str	x0, [sp, #32]
  40a62c:	ldr	x0, [sp, #32]
  40a630:	cmp	x0, #0x0
  40a634:	b.ne	40a654 <__fxstatat@plt+0x8a24>  // b.any
  40a638:	ldr	x0, [sp, #24]
  40a63c:	ldr	x0, [x0, #32]
  40a640:	bl	401aa0 <free@plt>
  40a644:	ldr	x0, [sp, #24]
  40a648:	str	xzr, [x0, #32]
  40a64c:	mov	w0, #0x0                   	// #0
  40a650:	b	40a664 <__fxstatat@plt+0x8a34>
  40a654:	ldr	x0, [sp, #24]
  40a658:	ldr	x1, [sp, #32]
  40a65c:	str	x1, [x0, #32]
  40a660:	mov	w0, #0x1                   	// #1
  40a664:	ldp	x29, x30, [sp], #48
  40a668:	ret
  40a66c:	sub	sp, sp, #0x20
  40a670:	str	x0, [sp, #8]
  40a674:	str	x1, [sp]
  40a678:	ldr	x0, [sp, #8]
  40a67c:	ldr	x0, [x0, #32]
  40a680:	str	x0, [sp, #16]
  40a684:	ldr	x0, [sp, #8]
  40a688:	ldr	x0, [x0, #8]
  40a68c:	str	x0, [sp, #24]
  40a690:	b	40a6ec <__fxstatat@plt+0x8abc>
  40a694:	ldr	x0, [sp, #24]
  40a698:	ldr	x1, [x0, #48]
  40a69c:	ldr	x0, [sp, #24]
  40a6a0:	add	x0, x0, #0xf8
  40a6a4:	cmp	x1, x0
  40a6a8:	b.eq	40a6d4 <__fxstatat@plt+0x8aa4>  // b.none
  40a6ac:	ldr	x0, [sp, #24]
  40a6b0:	ldr	x1, [x0, #48]
  40a6b4:	ldr	x0, [sp, #24]
  40a6b8:	ldr	x0, [x0, #56]
  40a6bc:	sub	x0, x1, x0
  40a6c0:	mov	x1, x0
  40a6c4:	ldr	x0, [sp, #16]
  40a6c8:	add	x1, x0, x1
  40a6cc:	ldr	x0, [sp, #24]
  40a6d0:	str	x1, [x0, #48]
  40a6d4:	ldr	x0, [sp, #24]
  40a6d8:	ldr	x1, [sp, #16]
  40a6dc:	str	x1, [x0, #56]
  40a6e0:	ldr	x0, [sp, #24]
  40a6e4:	ldr	x0, [x0, #16]
  40a6e8:	str	x0, [sp, #24]
  40a6ec:	ldr	x0, [sp, #24]
  40a6f0:	cmp	x0, #0x0
  40a6f4:	b.ne	40a694 <__fxstatat@plt+0x8a64>  // b.any
  40a6f8:	ldr	x0, [sp]
  40a6fc:	str	x0, [sp, #24]
  40a700:	b	40a778 <__fxstatat@plt+0x8b48>
  40a704:	ldr	x0, [sp, #24]
  40a708:	ldr	x1, [x0, #48]
  40a70c:	ldr	x0, [sp, #24]
  40a710:	add	x0, x0, #0xf8
  40a714:	cmp	x1, x0
  40a718:	b.eq	40a744 <__fxstatat@plt+0x8b14>  // b.none
  40a71c:	ldr	x0, [sp, #24]
  40a720:	ldr	x1, [x0, #48]
  40a724:	ldr	x0, [sp, #24]
  40a728:	ldr	x0, [x0, #56]
  40a72c:	sub	x0, x1, x0
  40a730:	mov	x1, x0
  40a734:	ldr	x0, [sp, #16]
  40a738:	add	x1, x0, x1
  40a73c:	ldr	x0, [sp, #24]
  40a740:	str	x1, [x0, #48]
  40a744:	ldr	x0, [sp, #24]
  40a748:	ldr	x1, [sp, #16]
  40a74c:	str	x1, [x0, #56]
  40a750:	ldr	x0, [sp, #24]
  40a754:	ldr	x0, [x0, #16]
  40a758:	cmp	x0, #0x0
  40a75c:	b.eq	40a76c <__fxstatat@plt+0x8b3c>  // b.none
  40a760:	ldr	x0, [sp, #24]
  40a764:	ldr	x0, [x0, #16]
  40a768:	b	40a774 <__fxstatat@plt+0x8b44>
  40a76c:	ldr	x0, [sp, #24]
  40a770:	ldr	x0, [x0, #8]
  40a774:	str	x0, [sp, #24]
  40a778:	ldr	x0, [sp, #24]
  40a77c:	ldr	x0, [x0, #88]
  40a780:	cmp	x0, #0x0
  40a784:	b.ge	40a704 <__fxstatat@plt+0x8ad4>  // b.tcont
  40a788:	nop
  40a78c:	nop
  40a790:	add	sp, sp, #0x20
  40a794:	ret
  40a798:	stp	x29, x30, [sp, #-48]!
  40a79c:	mov	x29, sp
  40a7a0:	str	x0, [sp, #24]
  40a7a4:	str	xzr, [sp, #40]
  40a7a8:	b	40a7e0 <__fxstatat@plt+0x8bb0>
  40a7ac:	ldr	x0, [sp, #24]
  40a7b0:	ldr	x0, [x0]
  40a7b4:	bl	401820 <strlen@plt>
  40a7b8:	str	x0, [sp, #32]
  40a7bc:	ldr	x1, [sp, #32]
  40a7c0:	ldr	x0, [sp, #40]
  40a7c4:	cmp	x1, x0
  40a7c8:	b.ls	40a7d4 <__fxstatat@plt+0x8ba4>  // b.plast
  40a7cc:	ldr	x0, [sp, #32]
  40a7d0:	str	x0, [sp, #40]
  40a7d4:	ldr	x0, [sp, #24]
  40a7d8:	add	x0, x0, #0x8
  40a7dc:	str	x0, [sp, #24]
  40a7e0:	ldr	x0, [sp, #24]
  40a7e4:	ldr	x0, [x0]
  40a7e8:	cmp	x0, #0x0
  40a7ec:	b.ne	40a7ac <__fxstatat@plt+0x8b7c>  // b.any
  40a7f0:	ldr	x0, [sp, #40]
  40a7f4:	add	x0, x0, #0x1
  40a7f8:	ldp	x29, x30, [sp], #48
  40a7fc:	ret
  40a800:	stp	x29, x30, [sp, #-208]!
  40a804:	mov	x29, sp
  40a808:	str	x0, [sp, #40]
  40a80c:	str	x1, [sp, #32]
  40a810:	str	w2, [sp, #28]
  40a814:	str	x3, [sp, #16]
  40a818:	ldr	x0, [sp, #16]
  40a81c:	cmp	x0, #0x0
  40a820:	b.eq	40a844 <__fxstatat@plt+0x8c14>  // b.none
  40a824:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40a828:	add	x1, x0, #0x500
  40a82c:	ldr	x0, [sp, #16]
  40a830:	bl	401a60 <strcmp@plt>
  40a834:	cmp	w0, #0x0
  40a838:	b.ne	40a844 <__fxstatat@plt+0x8c14>  // b.any
  40a83c:	mov	w0, #0x1                   	// #1
  40a840:	b	40a848 <__fxstatat@plt+0x8c18>
  40a844:	mov	w0, #0x0                   	// #0
  40a848:	strb	w0, [sp, #203]
  40a84c:	ldrb	w0, [sp, #203]
  40a850:	and	w0, w0, #0x1
  40a854:	strb	w0, [sp, #203]
  40a858:	ldr	x0, [sp, #40]
  40a85c:	ldr	w0, [x0, #72]
  40a860:	and	w0, w0, #0x4
  40a864:	cmp	w0, #0x0
  40a868:	b.eq	40a89c <__fxstatat@plt+0x8c6c>  // b.none
  40a86c:	ldr	x0, [sp, #40]
  40a870:	ldr	w0, [x0, #72]
  40a874:	and	w0, w0, #0x200
  40a878:	cmp	w0, #0x0
  40a87c:	b.eq	40a894 <__fxstatat@plt+0x8c64>  // b.none
  40a880:	ldr	w0, [sp, #28]
  40a884:	cmp	w0, #0x0
  40a888:	b.lt	40a894 <__fxstatat@plt+0x8c64>  // b.tstop
  40a88c:	ldr	w0, [sp, #28]
  40a890:	bl	4019d0 <close@plt>
  40a894:	mov	w0, #0x0                   	// #0
  40a898:	b	40aa7c <__fxstatat@plt+0x8e4c>
  40a89c:	ldr	w0, [sp, #28]
  40a8a0:	cmp	w0, #0x0
  40a8a4:	b.ge	40a918 <__fxstatat@plt+0x8ce8>  // b.tcont
  40a8a8:	ldrb	w0, [sp, #203]
  40a8ac:	cmp	w0, #0x0
  40a8b0:	b.eq	40a918 <__fxstatat@plt+0x8ce8>  // b.none
  40a8b4:	ldr	x0, [sp, #40]
  40a8b8:	ldr	w0, [x0, #72]
  40a8bc:	and	w0, w0, #0x200
  40a8c0:	cmp	w0, #0x0
  40a8c4:	b.eq	40a918 <__fxstatat@plt+0x8ce8>  // b.none
  40a8c8:	ldr	x0, [sp, #40]
  40a8cc:	add	x0, x0, #0x60
  40a8d0:	bl	40c874 <__fxstatat@plt+0xac44>
  40a8d4:	and	w0, w0, #0xff
  40a8d8:	eor	w0, w0, #0x1
  40a8dc:	and	w0, w0, #0xff
  40a8e0:	cmp	w0, #0x0
  40a8e4:	b.eq	40a918 <__fxstatat@plt+0x8ce8>  // b.none
  40a8e8:	ldr	x0, [sp, #40]
  40a8ec:	add	x0, x0, #0x60
  40a8f0:	bl	40c938 <__fxstatat@plt+0xad08>
  40a8f4:	str	w0, [sp, #192]
  40a8f8:	mov	w0, #0x1                   	// #1
  40a8fc:	strb	w0, [sp, #203]
  40a900:	ldr	w0, [sp, #192]
  40a904:	cmp	w0, #0x0
  40a908:	b.lt	40a918 <__fxstatat@plt+0x8ce8>  // b.tstop
  40a90c:	ldr	w0, [sp, #192]
  40a910:	str	w0, [sp, #28]
  40a914:	str	xzr, [sp, #16]
  40a918:	ldr	w0, [sp, #28]
  40a91c:	str	w0, [sp, #196]
  40a920:	ldr	w0, [sp, #28]
  40a924:	cmp	w0, #0x0
  40a928:	b.ge	40a950 <__fxstatat@plt+0x8d20>  // b.tcont
  40a92c:	ldr	x1, [sp, #16]
  40a930:	ldr	x0, [sp, #40]
  40a934:	bl	40804c <__fxstatat@plt+0x641c>
  40a938:	str	w0, [sp, #196]
  40a93c:	ldr	w0, [sp, #196]
  40a940:	cmp	w0, #0x0
  40a944:	b.ge	40a950 <__fxstatat@plt+0x8d20>  // b.tcont
  40a948:	mov	w0, #0xffffffff            	// #-1
  40a94c:	b	40aa7c <__fxstatat@plt+0x8e4c>
  40a950:	ldr	x0, [sp, #40]
  40a954:	ldr	w0, [x0, #72]
  40a958:	and	w0, w0, #0x2
  40a95c:	cmp	w0, #0x0
  40a960:	b.ne	40a988 <__fxstatat@plt+0x8d58>  // b.any
  40a964:	ldr	x0, [sp, #16]
  40a968:	cmp	x0, #0x0
  40a96c:	b.eq	40a9f0 <__fxstatat@plt+0x8dc0>  // b.none
  40a970:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40a974:	add	x1, x0, #0x500
  40a978:	ldr	x0, [sp, #16]
  40a97c:	bl	401a60 <strcmp@plt>
  40a980:	cmp	w0, #0x0
  40a984:	b.ne	40a9f0 <__fxstatat@plt+0x8dc0>  // b.any
  40a988:	add	x0, sp, #0x38
  40a98c:	mov	x1, x0
  40a990:	ldr	w0, [sp, #196]
  40a994:	bl	40d978 <__fxstatat@plt+0xbd48>
  40a998:	cmp	w0, #0x0
  40a99c:	b.eq	40a9ac <__fxstatat@plt+0x8d7c>  // b.none
  40a9a0:	mov	w0, #0xffffffff            	// #-1
  40a9a4:	str	w0, [sp, #204]
  40a9a8:	b	40aa48 <__fxstatat@plt+0x8e18>
  40a9ac:	ldr	x0, [sp, #32]
  40a9b0:	ldr	x1, [x0, #120]
  40a9b4:	ldr	x0, [sp, #56]
  40a9b8:	cmp	x1, x0
  40a9bc:	b.ne	40a9d4 <__fxstatat@plt+0x8da4>  // b.any
  40a9c0:	ldr	x0, [sp, #32]
  40a9c4:	ldr	x1, [x0, #128]
  40a9c8:	ldr	x0, [sp, #64]
  40a9cc:	cmp	x1, x0
  40a9d0:	b.eq	40a9f0 <__fxstatat@plt+0x8dc0>  // b.none
  40a9d4:	bl	401bc0 <__errno_location@plt>
  40a9d8:	mov	x1, x0
  40a9dc:	mov	w0, #0x2                   	// #2
  40a9e0:	str	w0, [x1]
  40a9e4:	mov	w0, #0xffffffff            	// #-1
  40a9e8:	str	w0, [sp, #204]
  40a9ec:	b	40aa48 <__fxstatat@plt+0x8e18>
  40a9f0:	ldr	x0, [sp, #40]
  40a9f4:	ldr	w0, [x0, #72]
  40a9f8:	and	w0, w0, #0x200
  40a9fc:	cmp	w0, #0x0
  40aa00:	b.eq	40aa3c <__fxstatat@plt+0x8e0c>  // b.none
  40aa04:	ldrb	w0, [sp, #203]
  40aa08:	cmp	w0, #0x0
  40aa0c:	cset	w0, ne  // ne = any
  40aa10:	and	w0, w0, #0xff
  40aa14:	eor	w0, w0, #0x1
  40aa18:	and	w0, w0, #0xff
  40aa1c:	and	w0, w0, #0x1
  40aa20:	and	w0, w0, #0xff
  40aa24:	mov	w2, w0
  40aa28:	ldr	w1, [sp, #196]
  40aa2c:	ldr	x0, [sp, #40]
  40aa30:	bl	407ed0 <__fxstatat@plt+0x62a0>
  40aa34:	mov	w0, #0x0                   	// #0
  40aa38:	b	40aa7c <__fxstatat@plt+0x8e4c>
  40aa3c:	ldr	w0, [sp, #196]
  40aa40:	bl	401850 <fchdir@plt>
  40aa44:	str	w0, [sp, #204]
  40aa48:	ldr	w0, [sp, #28]
  40aa4c:	cmp	w0, #0x0
  40aa50:	b.ge	40aa78 <__fxstatat@plt+0x8e48>  // b.tcont
  40aa54:	bl	401bc0 <__errno_location@plt>
  40aa58:	ldr	w0, [x0]
  40aa5c:	str	w0, [sp, #188]
  40aa60:	ldr	w0, [sp, #196]
  40aa64:	bl	4019d0 <close@plt>
  40aa68:	bl	401bc0 <__errno_location@plt>
  40aa6c:	mov	x1, x0
  40aa70:	ldr	w0, [sp, #188]
  40aa74:	str	w0, [x1]
  40aa78:	ldr	w0, [sp, #204]
  40aa7c:	ldp	x29, x30, [sp], #208
  40aa80:	ret
  40aa84:	stp	x29, x30, [sp, #-64]!
  40aa88:	mov	x29, sp
  40aa8c:	str	x0, [sp, #40]
  40aa90:	str	x1, [sp, #32]
  40aa94:	str	x2, [sp, #24]
  40aa98:	str	x3, [sp, #16]
  40aa9c:	ldr	x0, [sp, #40]
  40aaa0:	cmp	x0, #0x0
  40aaa4:	b.ne	40aab0 <__fxstatat@plt+0x8e80>  // b.any
  40aaa8:	add	x0, sp, #0x30
  40aaac:	str	x0, [sp, #40]
  40aab0:	ldr	x3, [sp, #16]
  40aab4:	ldr	x2, [sp, #24]
  40aab8:	ldr	x1, [sp, #32]
  40aabc:	ldr	x0, [sp, #40]
  40aac0:	bl	4017d0 <mbrtowc@plt>
  40aac4:	str	x0, [sp, #56]
  40aac8:	ldr	x0, [sp, #56]
  40aacc:	cmn	x0, #0x3
  40aad0:	b.ls	40ab1c <__fxstatat@plt+0x8eec>  // b.plast
  40aad4:	ldr	x0, [sp, #24]
  40aad8:	cmp	x0, #0x0
  40aadc:	b.eq	40ab1c <__fxstatat@plt+0x8eec>  // b.none
  40aae0:	mov	w0, #0x0                   	// #0
  40aae4:	bl	40aeac <__fxstatat@plt+0x927c>
  40aae8:	and	w0, w0, #0xff
  40aaec:	eor	w0, w0, #0x1
  40aaf0:	and	w0, w0, #0xff
  40aaf4:	cmp	w0, #0x0
  40aaf8:	b.eq	40ab1c <__fxstatat@plt+0x8eec>  // b.none
  40aafc:	ldr	x0, [sp, #32]
  40ab00:	ldrb	w0, [x0]
  40ab04:	strb	w0, [sp, #55]
  40ab08:	ldrb	w1, [sp, #55]
  40ab0c:	ldr	x0, [sp, #40]
  40ab10:	str	w1, [x0]
  40ab14:	mov	x0, #0x1                   	// #1
  40ab18:	b	40ab20 <__fxstatat@plt+0x8ef0>
  40ab1c:	ldr	x0, [sp, #56]
  40ab20:	ldp	x29, x30, [sp], #64
  40ab24:	ret
  40ab28:	stp	x29, x30, [sp, #-64]!
  40ab2c:	mov	x29, sp
  40ab30:	stp	x19, x20, [sp, #16]
  40ab34:	str	x0, [sp, #40]
  40ab38:	str	x1, [sp, #32]
  40ab3c:	ldr	x20, [sp, #40]
  40ab40:	ldr	x19, [sp, #32]
  40ab44:	cmp	x20, x19
  40ab48:	b.ne	40ab54 <__fxstatat@plt+0x8f24>  // b.any
  40ab4c:	mov	w0, #0x0                   	// #0
  40ab50:	b	40aba4 <__fxstatat@plt+0x8f74>
  40ab54:	ldrb	w0, [x20]
  40ab58:	bl	40d84c <__fxstatat@plt+0xbc1c>
  40ab5c:	strb	w0, [sp, #63]
  40ab60:	ldrb	w0, [x19]
  40ab64:	bl	40d84c <__fxstatat@plt+0xbc1c>
  40ab68:	strb	w0, [sp, #62]
  40ab6c:	ldrb	w0, [sp, #63]
  40ab70:	cmp	w0, #0x0
  40ab74:	b.eq	40ab94 <__fxstatat@plt+0x8f64>  // b.none
  40ab78:	add	x20, x20, #0x1
  40ab7c:	add	x19, x19, #0x1
  40ab80:	ldrb	w1, [sp, #63]
  40ab84:	ldrb	w0, [sp, #62]
  40ab88:	cmp	w1, w0
  40ab8c:	b.eq	40ab54 <__fxstatat@plt+0x8f24>  // b.none
  40ab90:	b	40ab98 <__fxstatat@plt+0x8f68>
  40ab94:	nop
  40ab98:	ldrb	w1, [sp, #63]
  40ab9c:	ldrb	w0, [sp, #62]
  40aba0:	sub	w0, w1, w0
  40aba4:	ldp	x19, x20, [sp, #16]
  40aba8:	ldp	x29, x30, [sp], #64
  40abac:	ret
  40abb0:	stp	x29, x30, [sp, #-48]!
  40abb4:	mov	x29, sp
  40abb8:	str	x0, [sp, #24]
  40abbc:	ldr	x0, [sp, #24]
  40abc0:	bl	4018c0 <__fpending@plt>
  40abc4:	cmp	x0, #0x0
  40abc8:	cset	w0, ne  // ne = any
  40abcc:	strb	w0, [sp, #47]
  40abd0:	ldr	x0, [sp, #24]
  40abd4:	bl	401870 <ferror_unlocked@plt>
  40abd8:	cmp	w0, #0x0
  40abdc:	cset	w0, ne  // ne = any
  40abe0:	strb	w0, [sp, #46]
  40abe4:	ldr	x0, [sp, #24]
  40abe8:	bl	40cc40 <__fxstatat@plt+0xb010>
  40abec:	cmp	w0, #0x0
  40abf0:	cset	w0, ne  // ne = any
  40abf4:	strb	w0, [sp, #45]
  40abf8:	ldrb	w0, [sp, #46]
  40abfc:	cmp	w0, #0x0
  40ac00:	b.ne	40ac2c <__fxstatat@plt+0x8ffc>  // b.any
  40ac04:	ldrb	w0, [sp, #45]
  40ac08:	cmp	w0, #0x0
  40ac0c:	b.eq	40ac50 <__fxstatat@plt+0x9020>  // b.none
  40ac10:	ldrb	w0, [sp, #47]
  40ac14:	cmp	w0, #0x0
  40ac18:	b.ne	40ac2c <__fxstatat@plt+0x8ffc>  // b.any
  40ac1c:	bl	401bc0 <__errno_location@plt>
  40ac20:	ldr	w0, [x0]
  40ac24:	cmp	w0, #0x9
  40ac28:	b.eq	40ac50 <__fxstatat@plt+0x9020>  // b.none
  40ac2c:	ldrb	w0, [sp, #45]
  40ac30:	eor	w0, w0, #0x1
  40ac34:	and	w0, w0, #0xff
  40ac38:	cmp	w0, #0x0
  40ac3c:	b.eq	40ac48 <__fxstatat@plt+0x9018>  // b.none
  40ac40:	bl	401bc0 <__errno_location@plt>
  40ac44:	str	wzr, [x0]
  40ac48:	mov	w0, #0xffffffff            	// #-1
  40ac4c:	b	40ac54 <__fxstatat@plt+0x9024>
  40ac50:	mov	w0, #0x0                   	// #0
  40ac54:	ldp	x29, x30, [sp], #48
  40ac58:	ret
  40ac5c:	sub	sp, sp, #0x10
  40ac60:	str	x0, [sp, #8]
  40ac64:	ldr	x0, [sp, #8]
  40ac68:	sub	x1, x0, #0x1
  40ac6c:	ldr	x0, [sp, #8]
  40ac70:	and	x0, x1, x0
  40ac74:	cmp	x0, #0x0
  40ac78:	cset	w0, eq  // eq = none
  40ac7c:	and	w0, w0, #0xff
  40ac80:	add	sp, sp, #0x10
  40ac84:	ret
  40ac88:	sub	sp, sp, #0x10
  40ac8c:	str	x0, [sp, #8]
  40ac90:	ldr	x0, [sp, #8]
  40ac94:	str	xzr, [x0, #16]
  40ac98:	ldr	x0, [sp, #8]
  40ac9c:	mov	w1, #0xf616                	// #62998
  40aca0:	movk	w1, #0x95, lsl #16
  40aca4:	str	w1, [x0, #24]
  40aca8:	nop
  40acac:	add	sp, sp, #0x10
  40acb0:	ret
  40acb4:	stp	x29, x30, [sp, #-32]!
  40acb8:	mov	x29, sp
  40acbc:	str	x0, [sp, #24]
  40acc0:	str	x1, [sp, #16]
  40acc4:	ldr	x0, [sp, #24]
  40acc8:	ldr	w1, [x0, #24]
  40accc:	mov	w0, #0xf616                	// #62998
  40acd0:	movk	w0, #0x95, lsl #16
  40acd4:	cmp	w1, w0
  40acd8:	b.eq	40acfc <__fxstatat@plt+0x90cc>  // b.none
  40acdc:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40ace0:	add	x3, x0, #0x538
  40ace4:	mov	w2, #0x3c                  	// #60
  40ace8:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40acec:	add	x1, x0, #0x508
  40acf0:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40acf4:	add	x0, x0, #0x520
  40acf8:	bl	401bb0 <__assert_fail@plt>
  40acfc:	ldr	x0, [sp, #24]
  40ad00:	ldr	x0, [x0, #16]
  40ad04:	cmp	x0, #0x0
  40ad08:	b.eq	40ad44 <__fxstatat@plt+0x9114>  // b.none
  40ad0c:	ldr	x0, [sp, #16]
  40ad10:	ldr	x1, [x0, #8]
  40ad14:	ldr	x0, [sp, #24]
  40ad18:	ldr	x0, [x0]
  40ad1c:	cmp	x1, x0
  40ad20:	b.ne	40ad44 <__fxstatat@plt+0x9114>  // b.any
  40ad24:	ldr	x0, [sp, #16]
  40ad28:	ldr	x1, [x0]
  40ad2c:	ldr	x0, [sp, #24]
  40ad30:	ldr	x0, [x0, #8]
  40ad34:	cmp	x1, x0
  40ad38:	b.ne	40ad44 <__fxstatat@plt+0x9114>  // b.any
  40ad3c:	mov	w0, #0x1                   	// #1
  40ad40:	b	40adac <__fxstatat@plt+0x917c>
  40ad44:	ldr	x0, [sp, #24]
  40ad48:	ldr	x0, [x0, #16]
  40ad4c:	add	x1, x0, #0x1
  40ad50:	ldr	x0, [sp, #24]
  40ad54:	str	x1, [x0, #16]
  40ad58:	ldr	x0, [sp, #24]
  40ad5c:	ldr	x0, [x0, #16]
  40ad60:	bl	40ac5c <__fxstatat@plt+0x902c>
  40ad64:	and	w0, w0, #0xff
  40ad68:	cmp	w0, #0x0
  40ad6c:	b.eq	40ada8 <__fxstatat@plt+0x9178>  // b.none
  40ad70:	ldr	x0, [sp, #24]
  40ad74:	ldr	x0, [x0, #16]
  40ad78:	cmp	x0, #0x0
  40ad7c:	b.ne	40ad88 <__fxstatat@plt+0x9158>  // b.any
  40ad80:	mov	w0, #0x1                   	// #1
  40ad84:	b	40adac <__fxstatat@plt+0x917c>
  40ad88:	ldr	x0, [sp, #16]
  40ad8c:	ldr	x1, [x0]
  40ad90:	ldr	x0, [sp, #24]
  40ad94:	str	x1, [x0, #8]
  40ad98:	ldr	x0, [sp, #16]
  40ad9c:	ldr	x1, [x0, #8]
  40ada0:	ldr	x0, [sp, #24]
  40ada4:	str	x1, [x0]
  40ada8:	mov	w0, #0x0                   	// #0
  40adac:	ldp	x29, x30, [sp], #32
  40adb0:	ret
  40adb4:	stp	x29, x30, [sp, #-256]!
  40adb8:	mov	x29, sp
  40adbc:	str	x0, [sp, #24]
  40adc0:	str	w1, [sp, #20]
  40adc4:	str	x2, [sp, #208]
  40adc8:	str	x3, [sp, #216]
  40adcc:	str	x4, [sp, #224]
  40add0:	str	x5, [sp, #232]
  40add4:	str	x6, [sp, #240]
  40add8:	str	x7, [sp, #248]
  40addc:	str	q0, [sp, #80]
  40ade0:	str	q1, [sp, #96]
  40ade4:	str	q2, [sp, #112]
  40ade8:	str	q3, [sp, #128]
  40adec:	str	q4, [sp, #144]
  40adf0:	str	q5, [sp, #160]
  40adf4:	str	q6, [sp, #176]
  40adf8:	str	q7, [sp, #192]
  40adfc:	str	wzr, [sp, #76]
  40ae00:	ldr	w0, [sp, #20]
  40ae04:	and	w0, w0, #0x40
  40ae08:	cmp	w0, #0x0
  40ae0c:	b.eq	40ae90 <__fxstatat@plt+0x9260>  // b.none
  40ae10:	add	x0, sp, #0x100
  40ae14:	str	x0, [sp, #40]
  40ae18:	add	x0, sp, #0x100
  40ae1c:	str	x0, [sp, #48]
  40ae20:	add	x0, sp, #0xd0
  40ae24:	str	x0, [sp, #56]
  40ae28:	mov	w0, #0xffffffd0            	// #-48
  40ae2c:	str	w0, [sp, #64]
  40ae30:	mov	w0, #0xffffff80            	// #-128
  40ae34:	str	w0, [sp, #68]
  40ae38:	ldr	w1, [sp, #64]
  40ae3c:	ldr	x0, [sp, #40]
  40ae40:	cmp	w1, #0x0
  40ae44:	b.lt	40ae58 <__fxstatat@plt+0x9228>  // b.tstop
  40ae48:	add	x1, x0, #0xb
  40ae4c:	and	x1, x1, #0xfffffffffffffff8
  40ae50:	str	x1, [sp, #40]
  40ae54:	b	40ae88 <__fxstatat@plt+0x9258>
  40ae58:	add	w2, w1, #0x8
  40ae5c:	str	w2, [sp, #64]
  40ae60:	ldr	w2, [sp, #64]
  40ae64:	cmp	w2, #0x0
  40ae68:	b.le	40ae7c <__fxstatat@plt+0x924c>
  40ae6c:	add	x1, x0, #0xb
  40ae70:	and	x1, x1, #0xfffffffffffffff8
  40ae74:	str	x1, [sp, #40]
  40ae78:	b	40ae88 <__fxstatat@plt+0x9258>
  40ae7c:	ldr	x2, [sp, #48]
  40ae80:	sxtw	x0, w1
  40ae84:	add	x0, x2, x0
  40ae88:	ldr	w0, [x0]
  40ae8c:	str	w0, [sp, #76]
  40ae90:	ldr	w2, [sp, #76]
  40ae94:	ldr	w1, [sp, #20]
  40ae98:	ldr	x0, [sp, #24]
  40ae9c:	bl	401920 <open@plt>
  40aea0:	bl	40cbd8 <__fxstatat@plt+0xafa8>
  40aea4:	ldp	x29, x30, [sp], #256
  40aea8:	ret
  40aeac:	stp	x29, x30, [sp, #-48]!
  40aeb0:	mov	x29, sp
  40aeb4:	str	w0, [sp, #28]
  40aeb8:	mov	w0, #0x1                   	// #1
  40aebc:	strb	w0, [sp, #47]
  40aec0:	mov	x1, #0x0                   	// #0
  40aec4:	ldr	w0, [sp, #28]
  40aec8:	bl	401c20 <setlocale@plt>
  40aecc:	str	x0, [sp, #32]
  40aed0:	ldr	x0, [sp, #32]
  40aed4:	cmp	x0, #0x0
  40aed8:	b.eq	40af10 <__fxstatat@plt+0x92e0>  // b.none
  40aedc:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40aee0:	add	x1, x0, #0x548
  40aee4:	ldr	x0, [sp, #32]
  40aee8:	bl	401a60 <strcmp@plt>
  40aeec:	cmp	w0, #0x0
  40aef0:	b.eq	40af0c <__fxstatat@plt+0x92dc>  // b.none
  40aef4:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40aef8:	add	x1, x0, #0x550
  40aefc:	ldr	x0, [sp, #32]
  40af00:	bl	401a60 <strcmp@plt>
  40af04:	cmp	w0, #0x0
  40af08:	b.ne	40af10 <__fxstatat@plt+0x92e0>  // b.any
  40af0c:	strb	wzr, [sp, #47]
  40af10:	ldrb	w0, [sp, #47]
  40af14:	ldp	x29, x30, [sp], #48
  40af18:	ret
  40af1c:	sub	sp, sp, #0x10
  40af20:	str	x0, [sp, #8]
  40af24:	ldr	x0, [sp, #8]
  40af28:	ldr	x0, [x0, #16]
  40af2c:	add	sp, sp, #0x10
  40af30:	ret
  40af34:	sub	sp, sp, #0x10
  40af38:	str	x0, [sp, #8]
  40af3c:	ldr	x0, [sp, #8]
  40af40:	ldr	x0, [x0, #24]
  40af44:	add	sp, sp, #0x10
  40af48:	ret
  40af4c:	sub	sp, sp, #0x10
  40af50:	str	x0, [sp, #8]
  40af54:	ldr	x0, [sp, #8]
  40af58:	ldr	x0, [x0, #32]
  40af5c:	add	sp, sp, #0x10
  40af60:	ret
  40af64:	sub	sp, sp, #0x30
  40af68:	str	x0, [sp, #8]
  40af6c:	str	xzr, [sp, #32]
  40af70:	ldr	x0, [sp, #8]
  40af74:	ldr	x0, [x0]
  40af78:	str	x0, [sp, #40]
  40af7c:	b	40afec <__fxstatat@plt+0x93bc>
  40af80:	ldr	x0, [sp, #40]
  40af84:	ldr	x0, [x0]
  40af88:	cmp	x0, #0x0
  40af8c:	b.eq	40afe0 <__fxstatat@plt+0x93b0>  // b.none
  40af90:	ldr	x0, [sp, #40]
  40af94:	str	x0, [sp, #24]
  40af98:	mov	x0, #0x1                   	// #1
  40af9c:	str	x0, [sp, #16]
  40afa0:	b	40afb0 <__fxstatat@plt+0x9380>
  40afa4:	ldr	x0, [sp, #16]
  40afa8:	add	x0, x0, #0x1
  40afac:	str	x0, [sp, #16]
  40afb0:	ldr	x0, [sp, #24]
  40afb4:	ldr	x0, [x0, #8]
  40afb8:	str	x0, [sp, #24]
  40afbc:	ldr	x0, [sp, #24]
  40afc0:	cmp	x0, #0x0
  40afc4:	b.ne	40afa4 <__fxstatat@plt+0x9374>  // b.any
  40afc8:	ldr	x1, [sp, #16]
  40afcc:	ldr	x0, [sp, #32]
  40afd0:	cmp	x1, x0
  40afd4:	b.ls	40afe0 <__fxstatat@plt+0x93b0>  // b.plast
  40afd8:	ldr	x0, [sp, #16]
  40afdc:	str	x0, [sp, #32]
  40afe0:	ldr	x0, [sp, #40]
  40afe4:	add	x0, x0, #0x10
  40afe8:	str	x0, [sp, #40]
  40afec:	ldr	x0, [sp, #8]
  40aff0:	ldr	x0, [x0, #8]
  40aff4:	ldr	x1, [sp, #40]
  40aff8:	cmp	x1, x0
  40affc:	b.cc	40af80 <__fxstatat@plt+0x9350>  // b.lo, b.ul, b.last
  40b000:	ldr	x0, [sp, #32]
  40b004:	add	sp, sp, #0x30
  40b008:	ret
  40b00c:	sub	sp, sp, #0x30
  40b010:	str	x0, [sp, #8]
  40b014:	str	xzr, [sp, #32]
  40b018:	str	xzr, [sp, #24]
  40b01c:	ldr	x0, [sp, #8]
  40b020:	ldr	x0, [x0]
  40b024:	str	x0, [sp, #40]
  40b028:	b	40b090 <__fxstatat@plt+0x9460>
  40b02c:	ldr	x0, [sp, #40]
  40b030:	ldr	x0, [x0]
  40b034:	cmp	x0, #0x0
  40b038:	b.eq	40b084 <__fxstatat@plt+0x9454>  // b.none
  40b03c:	ldr	x0, [sp, #40]
  40b040:	str	x0, [sp, #16]
  40b044:	ldr	x0, [sp, #32]
  40b048:	add	x0, x0, #0x1
  40b04c:	str	x0, [sp, #32]
  40b050:	ldr	x0, [sp, #24]
  40b054:	add	x0, x0, #0x1
  40b058:	str	x0, [sp, #24]
  40b05c:	b	40b06c <__fxstatat@plt+0x943c>
  40b060:	ldr	x0, [sp, #24]
  40b064:	add	x0, x0, #0x1
  40b068:	str	x0, [sp, #24]
  40b06c:	ldr	x0, [sp, #16]
  40b070:	ldr	x0, [x0, #8]
  40b074:	str	x0, [sp, #16]
  40b078:	ldr	x0, [sp, #16]
  40b07c:	cmp	x0, #0x0
  40b080:	b.ne	40b060 <__fxstatat@plt+0x9430>  // b.any
  40b084:	ldr	x0, [sp, #40]
  40b088:	add	x0, x0, #0x10
  40b08c:	str	x0, [sp, #40]
  40b090:	ldr	x0, [sp, #8]
  40b094:	ldr	x0, [x0, #8]
  40b098:	ldr	x1, [sp, #40]
  40b09c:	cmp	x1, x0
  40b0a0:	b.cc	40b02c <__fxstatat@plt+0x93fc>  // b.lo, b.ul, b.last
  40b0a4:	ldr	x0, [sp, #8]
  40b0a8:	ldr	x0, [x0, #24]
  40b0ac:	ldr	x1, [sp, #32]
  40b0b0:	cmp	x1, x0
  40b0b4:	b.ne	40b0d4 <__fxstatat@plt+0x94a4>  // b.any
  40b0b8:	ldr	x0, [sp, #8]
  40b0bc:	ldr	x0, [x0, #32]
  40b0c0:	ldr	x1, [sp, #24]
  40b0c4:	cmp	x1, x0
  40b0c8:	b.ne	40b0d4 <__fxstatat@plt+0x94a4>  // b.any
  40b0cc:	mov	w0, #0x1                   	// #1
  40b0d0:	b	40b0d8 <__fxstatat@plt+0x94a8>
  40b0d4:	mov	w0, #0x0                   	// #0
  40b0d8:	add	sp, sp, #0x30
  40b0dc:	ret
  40b0e0:	stp	x29, x30, [sp, #-64]!
  40b0e4:	mov	x29, sp
  40b0e8:	str	x0, [sp, #24]
  40b0ec:	str	x1, [sp, #16]
  40b0f0:	ldr	x0, [sp, #24]
  40b0f4:	bl	40af4c <__fxstatat@plt+0x931c>
  40b0f8:	str	x0, [sp, #56]
  40b0fc:	ldr	x0, [sp, #24]
  40b100:	bl	40af1c <__fxstatat@plt+0x92ec>
  40b104:	str	x0, [sp, #48]
  40b108:	ldr	x0, [sp, #24]
  40b10c:	bl	40af34 <__fxstatat@plt+0x9304>
  40b110:	str	x0, [sp, #40]
  40b114:	ldr	x0, [sp, #24]
  40b118:	bl	40af64 <__fxstatat@plt+0x9334>
  40b11c:	str	x0, [sp, #32]
  40b120:	ldr	x2, [sp, #56]
  40b124:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40b128:	add	x1, x0, #0x570
  40b12c:	ldr	x0, [sp, #16]
  40b130:	bl	401c10 <fprintf@plt>
  40b134:	ldr	x2, [sp, #48]
  40b138:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40b13c:	add	x1, x0, #0x588
  40b140:	ldr	x0, [sp, #16]
  40b144:	bl	401c10 <fprintf@plt>
  40b148:	ldr	d0, [sp, #40]
  40b14c:	ucvtf	d0, d0
  40b150:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40b154:	fmov	d1, x0
  40b158:	fmul	d1, d0, d1
  40b15c:	ldr	d0, [sp, #48]
  40b160:	ucvtf	d0, d0
  40b164:	fdiv	d0, d1, d0
  40b168:	ldr	x2, [sp, #40]
  40b16c:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40b170:	add	x1, x0, #0x5a0
  40b174:	ldr	x0, [sp, #16]
  40b178:	bl	401c10 <fprintf@plt>
  40b17c:	ldr	x2, [sp, #32]
  40b180:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40b184:	add	x1, x0, #0x5c8
  40b188:	ldr	x0, [sp, #16]
  40b18c:	bl	401c10 <fprintf@plt>
  40b190:	nop
  40b194:	ldp	x29, x30, [sp], #64
  40b198:	ret
  40b19c:	stp	x29, x30, [sp, #-48]!
  40b1a0:	mov	x29, sp
  40b1a4:	str	x0, [sp, #24]
  40b1a8:	str	x1, [sp, #16]
  40b1ac:	ldr	x0, [sp, #24]
  40b1b0:	ldr	x2, [x0, #48]
  40b1b4:	ldr	x0, [sp, #24]
  40b1b8:	ldr	x0, [x0, #16]
  40b1bc:	mov	x1, x0
  40b1c0:	ldr	x0, [sp, #16]
  40b1c4:	blr	x2
  40b1c8:	str	x0, [sp, #40]
  40b1cc:	ldr	x0, [sp, #24]
  40b1d0:	ldr	x0, [x0, #16]
  40b1d4:	ldr	x1, [sp, #40]
  40b1d8:	cmp	x1, x0
  40b1dc:	b.cc	40b1e4 <__fxstatat@plt+0x95b4>  // b.lo, b.ul, b.last
  40b1e0:	bl	401a10 <abort@plt>
  40b1e4:	ldr	x0, [sp, #24]
  40b1e8:	ldr	x1, [x0]
  40b1ec:	ldr	x0, [sp, #40]
  40b1f0:	lsl	x0, x0, #4
  40b1f4:	add	x0, x1, x0
  40b1f8:	ldp	x29, x30, [sp], #48
  40b1fc:	ret
  40b200:	stp	x29, x30, [sp, #-48]!
  40b204:	mov	x29, sp
  40b208:	str	x0, [sp, #24]
  40b20c:	str	x1, [sp, #16]
  40b210:	ldr	x1, [sp, #16]
  40b214:	ldr	x0, [sp, #24]
  40b218:	bl	40b19c <__fxstatat@plt+0x956c>
  40b21c:	str	x0, [sp, #32]
  40b220:	ldr	x0, [sp, #32]
  40b224:	ldr	x0, [x0]
  40b228:	cmp	x0, #0x0
  40b22c:	b.ne	40b238 <__fxstatat@plt+0x9608>  // b.any
  40b230:	mov	x0, #0x0                   	// #0
  40b234:	b	40b2a8 <__fxstatat@plt+0x9678>
  40b238:	ldr	x0, [sp, #32]
  40b23c:	str	x0, [sp, #40]
  40b240:	b	40b298 <__fxstatat@plt+0x9668>
  40b244:	ldr	x0, [sp, #40]
  40b248:	ldr	x0, [x0]
  40b24c:	ldr	x1, [sp, #16]
  40b250:	cmp	x1, x0
  40b254:	b.eq	40b280 <__fxstatat@plt+0x9650>  // b.none
  40b258:	ldr	x0, [sp, #24]
  40b25c:	ldr	x2, [x0, #56]
  40b260:	ldr	x0, [sp, #40]
  40b264:	ldr	x0, [x0]
  40b268:	mov	x1, x0
  40b26c:	ldr	x0, [sp, #16]
  40b270:	blr	x2
  40b274:	and	w0, w0, #0xff
  40b278:	cmp	w0, #0x0
  40b27c:	b.eq	40b28c <__fxstatat@plt+0x965c>  // b.none
  40b280:	ldr	x0, [sp, #40]
  40b284:	ldr	x0, [x0]
  40b288:	b	40b2a8 <__fxstatat@plt+0x9678>
  40b28c:	ldr	x0, [sp, #40]
  40b290:	ldr	x0, [x0, #8]
  40b294:	str	x0, [sp, #40]
  40b298:	ldr	x0, [sp, #40]
  40b29c:	cmp	x0, #0x0
  40b2a0:	b.ne	40b244 <__fxstatat@plt+0x9614>  // b.any
  40b2a4:	mov	x0, #0x0                   	// #0
  40b2a8:	ldp	x29, x30, [sp], #48
  40b2ac:	ret
  40b2b0:	stp	x29, x30, [sp, #-48]!
  40b2b4:	mov	x29, sp
  40b2b8:	str	x0, [sp, #24]
  40b2bc:	ldr	x0, [sp, #24]
  40b2c0:	ldr	x0, [x0, #32]
  40b2c4:	cmp	x0, #0x0
  40b2c8:	b.ne	40b2d4 <__fxstatat@plt+0x96a4>  // b.any
  40b2cc:	mov	x0, #0x0                   	// #0
  40b2d0:	b	40b324 <__fxstatat@plt+0x96f4>
  40b2d4:	ldr	x0, [sp, #24]
  40b2d8:	ldr	x0, [x0]
  40b2dc:	str	x0, [sp, #40]
  40b2e0:	ldr	x0, [sp, #24]
  40b2e4:	ldr	x0, [x0, #8]
  40b2e8:	ldr	x1, [sp, #40]
  40b2ec:	cmp	x1, x0
  40b2f0:	b.cc	40b2f8 <__fxstatat@plt+0x96c8>  // b.lo, b.ul, b.last
  40b2f4:	bl	401a10 <abort@plt>
  40b2f8:	ldr	x0, [sp, #40]
  40b2fc:	ldr	x0, [x0]
  40b300:	cmp	x0, #0x0
  40b304:	b.eq	40b314 <__fxstatat@plt+0x96e4>  // b.none
  40b308:	ldr	x0, [sp, #40]
  40b30c:	ldr	x0, [x0]
  40b310:	b	40b324 <__fxstatat@plt+0x96f4>
  40b314:	ldr	x0, [sp, #40]
  40b318:	add	x0, x0, #0x10
  40b31c:	str	x0, [sp, #40]
  40b320:	b	40b2e0 <__fxstatat@plt+0x96b0>
  40b324:	ldp	x29, x30, [sp], #48
  40b328:	ret
  40b32c:	stp	x29, x30, [sp, #-48]!
  40b330:	mov	x29, sp
  40b334:	str	x0, [sp, #24]
  40b338:	str	x1, [sp, #16]
  40b33c:	ldr	x1, [sp, #16]
  40b340:	ldr	x0, [sp, #24]
  40b344:	bl	40b19c <__fxstatat@plt+0x956c>
  40b348:	str	x0, [sp, #40]
  40b34c:	ldr	x0, [sp, #40]
  40b350:	str	x0, [sp, #32]
  40b354:	ldr	x0, [sp, #32]
  40b358:	ldr	x0, [x0]
  40b35c:	ldr	x1, [sp, #16]
  40b360:	cmp	x1, x0
  40b364:	b.ne	40b388 <__fxstatat@plt+0x9758>  // b.any
  40b368:	ldr	x0, [sp, #32]
  40b36c:	ldr	x0, [x0, #8]
  40b370:	cmp	x0, #0x0
  40b374:	b.eq	40b388 <__fxstatat@plt+0x9758>  // b.none
  40b378:	ldr	x0, [sp, #32]
  40b37c:	ldr	x0, [x0, #8]
  40b380:	ldr	x0, [x0]
  40b384:	b	40b3e4 <__fxstatat@plt+0x97b4>
  40b388:	ldr	x0, [sp, #32]
  40b38c:	ldr	x0, [x0, #8]
  40b390:	str	x0, [sp, #32]
  40b394:	ldr	x0, [sp, #32]
  40b398:	cmp	x0, #0x0
  40b39c:	b.ne	40b354 <__fxstatat@plt+0x9724>  // b.any
  40b3a0:	b	40b3c0 <__fxstatat@plt+0x9790>
  40b3a4:	ldr	x0, [sp, #40]
  40b3a8:	ldr	x0, [x0]
  40b3ac:	cmp	x0, #0x0
  40b3b0:	b.eq	40b3c0 <__fxstatat@plt+0x9790>  // b.none
  40b3b4:	ldr	x0, [sp, #40]
  40b3b8:	ldr	x0, [x0]
  40b3bc:	b	40b3e4 <__fxstatat@plt+0x97b4>
  40b3c0:	ldr	x0, [sp, #40]
  40b3c4:	add	x0, x0, #0x10
  40b3c8:	str	x0, [sp, #40]
  40b3cc:	ldr	x0, [sp, #24]
  40b3d0:	ldr	x0, [x0, #8]
  40b3d4:	ldr	x1, [sp, #40]
  40b3d8:	cmp	x1, x0
  40b3dc:	b.cc	40b3a4 <__fxstatat@plt+0x9774>  // b.lo, b.ul, b.last
  40b3e0:	mov	x0, #0x0                   	// #0
  40b3e4:	ldp	x29, x30, [sp], #48
  40b3e8:	ret
  40b3ec:	sub	sp, sp, #0x40
  40b3f0:	str	x0, [sp, #24]
  40b3f4:	str	x1, [sp, #16]
  40b3f8:	str	x2, [sp, #8]
  40b3fc:	str	xzr, [sp, #56]
  40b400:	ldr	x0, [sp, #24]
  40b404:	ldr	x0, [x0]
  40b408:	str	x0, [sp, #48]
  40b40c:	b	40b48c <__fxstatat@plt+0x985c>
  40b410:	ldr	x0, [sp, #48]
  40b414:	ldr	x0, [x0]
  40b418:	cmp	x0, #0x0
  40b41c:	b.eq	40b480 <__fxstatat@plt+0x9850>  // b.none
  40b420:	ldr	x0, [sp, #48]
  40b424:	str	x0, [sp, #40]
  40b428:	b	40b474 <__fxstatat@plt+0x9844>
  40b42c:	ldr	x1, [sp, #56]
  40b430:	ldr	x0, [sp, #8]
  40b434:	cmp	x1, x0
  40b438:	b.cc	40b444 <__fxstatat@plt+0x9814>  // b.lo, b.ul, b.last
  40b43c:	ldr	x0, [sp, #56]
  40b440:	b	40b4a4 <__fxstatat@plt+0x9874>
  40b444:	ldr	x0, [sp, #56]
  40b448:	add	x1, x0, #0x1
  40b44c:	str	x1, [sp, #56]
  40b450:	lsl	x0, x0, #3
  40b454:	ldr	x1, [sp, #16]
  40b458:	add	x0, x1, x0
  40b45c:	ldr	x1, [sp, #40]
  40b460:	ldr	x1, [x1]
  40b464:	str	x1, [x0]
  40b468:	ldr	x0, [sp, #40]
  40b46c:	ldr	x0, [x0, #8]
  40b470:	str	x0, [sp, #40]
  40b474:	ldr	x0, [sp, #40]
  40b478:	cmp	x0, #0x0
  40b47c:	b.ne	40b42c <__fxstatat@plt+0x97fc>  // b.any
  40b480:	ldr	x0, [sp, #48]
  40b484:	add	x0, x0, #0x10
  40b488:	str	x0, [sp, #48]
  40b48c:	ldr	x0, [sp, #24]
  40b490:	ldr	x0, [x0, #8]
  40b494:	ldr	x1, [sp, #48]
  40b498:	cmp	x1, x0
  40b49c:	b.cc	40b410 <__fxstatat@plt+0x97e0>  // b.lo, b.ul, b.last
  40b4a0:	ldr	x0, [sp, #56]
  40b4a4:	add	sp, sp, #0x40
  40b4a8:	ret
  40b4ac:	stp	x29, x30, [sp, #-80]!
  40b4b0:	mov	x29, sp
  40b4b4:	str	x0, [sp, #40]
  40b4b8:	str	x1, [sp, #32]
  40b4bc:	str	x2, [sp, #24]
  40b4c0:	str	xzr, [sp, #72]
  40b4c4:	ldr	x0, [sp, #40]
  40b4c8:	ldr	x0, [x0]
  40b4cc:	str	x0, [sp, #64]
  40b4d0:	b	40b550 <__fxstatat@plt+0x9920>
  40b4d4:	ldr	x0, [sp, #64]
  40b4d8:	ldr	x0, [x0]
  40b4dc:	cmp	x0, #0x0
  40b4e0:	b.eq	40b544 <__fxstatat@plt+0x9914>  // b.none
  40b4e4:	ldr	x0, [sp, #64]
  40b4e8:	str	x0, [sp, #56]
  40b4ec:	b	40b538 <__fxstatat@plt+0x9908>
  40b4f0:	ldr	x0, [sp, #56]
  40b4f4:	ldr	x0, [x0]
  40b4f8:	ldr	x2, [sp, #32]
  40b4fc:	ldr	x1, [sp, #24]
  40b500:	blr	x2
  40b504:	and	w0, w0, #0xff
  40b508:	eor	w0, w0, #0x1
  40b50c:	and	w0, w0, #0xff
  40b510:	cmp	w0, #0x0
  40b514:	b.eq	40b520 <__fxstatat@plt+0x98f0>  // b.none
  40b518:	ldr	x0, [sp, #72]
  40b51c:	b	40b568 <__fxstatat@plt+0x9938>
  40b520:	ldr	x0, [sp, #72]
  40b524:	add	x0, x0, #0x1
  40b528:	str	x0, [sp, #72]
  40b52c:	ldr	x0, [sp, #56]
  40b530:	ldr	x0, [x0, #8]
  40b534:	str	x0, [sp, #56]
  40b538:	ldr	x0, [sp, #56]
  40b53c:	cmp	x0, #0x0
  40b540:	b.ne	40b4f0 <__fxstatat@plt+0x98c0>  // b.any
  40b544:	ldr	x0, [sp, #64]
  40b548:	add	x0, x0, #0x10
  40b54c:	str	x0, [sp, #64]
  40b550:	ldr	x0, [sp, #40]
  40b554:	ldr	x0, [x0, #8]
  40b558:	ldr	x1, [sp, #64]
  40b55c:	cmp	x1, x0
  40b560:	b.cc	40b4d4 <__fxstatat@plt+0x98a4>  // b.lo, b.ul, b.last
  40b564:	ldr	x0, [sp, #72]
  40b568:	ldp	x29, x30, [sp], #80
  40b56c:	ret
  40b570:	sub	sp, sp, #0x20
  40b574:	str	x0, [sp, #8]
  40b578:	str	x1, [sp]
  40b57c:	str	xzr, [sp, #24]
  40b580:	b	40b5c0 <__fxstatat@plt+0x9990>
  40b584:	ldr	x1, [sp, #24]
  40b588:	mov	x0, x1
  40b58c:	lsl	x0, x0, #5
  40b590:	sub	x1, x0, x1
  40b594:	ldrb	w0, [sp, #23]
  40b598:	add	x0, x1, x0
  40b59c:	ldr	x1, [sp]
  40b5a0:	udiv	x2, x0, x1
  40b5a4:	ldr	x1, [sp]
  40b5a8:	mul	x1, x2, x1
  40b5ac:	sub	x0, x0, x1
  40b5b0:	str	x0, [sp, #24]
  40b5b4:	ldr	x0, [sp, #8]
  40b5b8:	add	x0, x0, #0x1
  40b5bc:	str	x0, [sp, #8]
  40b5c0:	ldr	x0, [sp, #8]
  40b5c4:	ldrb	w0, [x0]
  40b5c8:	strb	w0, [sp, #23]
  40b5cc:	ldrb	w0, [sp, #23]
  40b5d0:	cmp	w0, #0x0
  40b5d4:	b.ne	40b584 <__fxstatat@plt+0x9954>  // b.any
  40b5d8:	ldr	x0, [sp, #24]
  40b5dc:	add	sp, sp, #0x20
  40b5e0:	ret
  40b5e4:	sub	sp, sp, #0x20
  40b5e8:	str	x0, [sp, #8]
  40b5ec:	mov	x0, #0x3                   	// #3
  40b5f0:	str	x0, [sp, #24]
  40b5f4:	ldr	x0, [sp, #24]
  40b5f8:	mul	x0, x0, x0
  40b5fc:	str	x0, [sp, #16]
  40b600:	b	40b630 <__fxstatat@plt+0x9a00>
  40b604:	ldr	x0, [sp, #24]
  40b608:	add	x0, x0, #0x1
  40b60c:	str	x0, [sp, #24]
  40b610:	ldr	x0, [sp, #24]
  40b614:	lsl	x0, x0, #2
  40b618:	ldr	x1, [sp, #16]
  40b61c:	add	x0, x1, x0
  40b620:	str	x0, [sp, #16]
  40b624:	ldr	x0, [sp, #24]
  40b628:	add	x0, x0, #0x1
  40b62c:	str	x0, [sp, #24]
  40b630:	ldr	x1, [sp, #16]
  40b634:	ldr	x0, [sp, #8]
  40b638:	cmp	x1, x0
  40b63c:	b.cs	40b660 <__fxstatat@plt+0x9a30>  // b.hs, b.nlast
  40b640:	ldr	x0, [sp, #8]
  40b644:	ldr	x1, [sp, #24]
  40b648:	udiv	x2, x0, x1
  40b64c:	ldr	x1, [sp, #24]
  40b650:	mul	x1, x2, x1
  40b654:	sub	x0, x0, x1
  40b658:	cmp	x0, #0x0
  40b65c:	b.ne	40b604 <__fxstatat@plt+0x99d4>  // b.any
  40b660:	ldr	x0, [sp, #8]
  40b664:	ldr	x1, [sp, #24]
  40b668:	udiv	x2, x0, x1
  40b66c:	ldr	x1, [sp, #24]
  40b670:	mul	x1, x2, x1
  40b674:	sub	x0, x0, x1
  40b678:	cmp	x0, #0x0
  40b67c:	cset	w0, ne  // ne = any
  40b680:	and	w0, w0, #0xff
  40b684:	add	sp, sp, #0x20
  40b688:	ret
  40b68c:	stp	x29, x30, [sp, #-32]!
  40b690:	mov	x29, sp
  40b694:	str	x0, [sp, #24]
  40b698:	ldr	x0, [sp, #24]
  40b69c:	cmp	x0, #0x9
  40b6a0:	b.hi	40b6ac <__fxstatat@plt+0x9a7c>  // b.pmore
  40b6a4:	mov	x0, #0xa                   	// #10
  40b6a8:	str	x0, [sp, #24]
  40b6ac:	ldr	x0, [sp, #24]
  40b6b0:	orr	x0, x0, #0x1
  40b6b4:	str	x0, [sp, #24]
  40b6b8:	b	40b6c8 <__fxstatat@plt+0x9a98>
  40b6bc:	ldr	x0, [sp, #24]
  40b6c0:	add	x0, x0, #0x2
  40b6c4:	str	x0, [sp, #24]
  40b6c8:	ldr	x0, [sp, #24]
  40b6cc:	cmn	x0, #0x1
  40b6d0:	b.eq	40b6f0 <__fxstatat@plt+0x9ac0>  // b.none
  40b6d4:	ldr	x0, [sp, #24]
  40b6d8:	bl	40b5e4 <__fxstatat@plt+0x99b4>
  40b6dc:	and	w0, w0, #0xff
  40b6e0:	eor	w0, w0, #0x1
  40b6e4:	and	w0, w0, #0xff
  40b6e8:	cmp	w0, #0x0
  40b6ec:	b.ne	40b6bc <__fxstatat@plt+0x9a8c>  // b.any
  40b6f0:	ldr	x0, [sp, #24]
  40b6f4:	ldp	x29, x30, [sp], #32
  40b6f8:	ret
  40b6fc:	sub	sp, sp, #0x10
  40b700:	str	x0, [sp, #8]
  40b704:	ldr	x1, [sp, #8]
  40b708:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40b70c:	add	x0, x0, #0x558
  40b710:	mov	x2, x1
  40b714:	mov	x3, x0
  40b718:	ldp	x0, x1, [x3]
  40b71c:	stp	x0, x1, [x2]
  40b720:	ldr	w0, [x3, #16]
  40b724:	str	w0, [x2, #16]
  40b728:	nop
  40b72c:	add	sp, sp, #0x10
  40b730:	ret
  40b734:	stp	x29, x30, [sp, #-48]!
  40b738:	mov	x29, sp
  40b73c:	str	x0, [sp, #24]
  40b740:	str	x1, [sp, #16]
  40b744:	ldr	x0, [sp, #24]
  40b748:	mov	w1, #0x3                   	// #3
  40b74c:	bl	40d3ac <__fxstatat@plt+0xb77c>
  40b750:	str	x0, [sp, #40]
  40b754:	ldr	x0, [sp, #40]
  40b758:	ldr	x1, [sp, #16]
  40b75c:	udiv	x2, x0, x1
  40b760:	ldr	x1, [sp, #16]
  40b764:	mul	x1, x2, x1
  40b768:	sub	x0, x0, x1
  40b76c:	ldp	x29, x30, [sp], #48
  40b770:	ret
  40b774:	sub	sp, sp, #0x10
  40b778:	str	x0, [sp, #8]
  40b77c:	str	x1, [sp]
  40b780:	ldr	x1, [sp, #8]
  40b784:	ldr	x0, [sp]
  40b788:	cmp	x1, x0
  40b78c:	cset	w0, eq  // eq = none
  40b790:	and	w0, w0, #0xff
  40b794:	add	sp, sp, #0x10
  40b798:	ret
  40b79c:	sub	sp, sp, #0x20
  40b7a0:	str	x0, [sp, #8]
  40b7a4:	ldr	x0, [sp, #8]
  40b7a8:	ldr	x0, [x0, #40]
  40b7ac:	str	x0, [sp, #24]
  40b7b0:	ldr	x1, [sp, #24]
  40b7b4:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40b7b8:	add	x0, x0, #0x558
  40b7bc:	cmp	x1, x0
  40b7c0:	b.ne	40b7cc <__fxstatat@plt+0x9b9c>  // b.any
  40b7c4:	mov	w0, #0x1                   	// #1
  40b7c8:	b	40b8a8 <__fxstatat@plt+0x9c78>
  40b7cc:	mov	w0, #0xcccd                	// #52429
  40b7d0:	movk	w0, #0x3dcc, lsl #16
  40b7d4:	fmov	s0, w0
  40b7d8:	str	s0, [sp, #20]
  40b7dc:	ldr	x0, [sp, #24]
  40b7e0:	ldr	s0, [x0, #8]
  40b7e4:	ldr	s1, [sp, #20]
  40b7e8:	fcmpe	s1, s0
  40b7ec:	b.pl	40b894 <__fxstatat@plt+0x9c64>  // b.nfrst
  40b7f0:	ldr	x0, [sp, #24]
  40b7f4:	ldr	s1, [x0, #8]
  40b7f8:	fmov	s2, #1.000000000000000000e+00
  40b7fc:	ldr	s0, [sp, #20]
  40b800:	fsub	s0, s2, s0
  40b804:	fcmpe	s1, s0
  40b808:	b.pl	40b894 <__fxstatat@plt+0x9c64>  // b.nfrst
  40b80c:	ldr	s1, [sp, #20]
  40b810:	fmov	s0, #1.000000000000000000e+00
  40b814:	fadd	s1, s1, s0
  40b818:	ldr	x0, [sp, #24]
  40b81c:	ldr	s0, [x0, #12]
  40b820:	fcmpe	s1, s0
  40b824:	b.pl	40b894 <__fxstatat@plt+0x9c64>  // b.nfrst
  40b828:	ldr	x0, [sp, #24]
  40b82c:	ldr	s0, [x0]
  40b830:	fcmpe	s0, #0.0
  40b834:	b.lt	40b894 <__fxstatat@plt+0x9c64>  // b.tstop
  40b838:	ldr	x0, [sp, #24]
  40b83c:	ldr	s1, [x0]
  40b840:	ldr	s0, [sp, #20]
  40b844:	fadd	s1, s1, s0
  40b848:	ldr	x0, [sp, #24]
  40b84c:	ldr	s0, [x0, #4]
  40b850:	fcmpe	s1, s0
  40b854:	b.pl	40b894 <__fxstatat@plt+0x9c64>  // b.nfrst
  40b858:	ldr	x0, [sp, #24]
  40b85c:	ldr	s1, [x0, #4]
  40b860:	fmov	s0, #1.000000000000000000e+00
  40b864:	fcmpe	s1, s0
  40b868:	b.hi	40b894 <__fxstatat@plt+0x9c64>  // b.pmore
  40b86c:	ldr	x0, [sp, #24]
  40b870:	ldr	s1, [x0]
  40b874:	ldr	s0, [sp, #20]
  40b878:	fadd	s1, s1, s0
  40b87c:	ldr	x0, [sp, #24]
  40b880:	ldr	s0, [x0, #8]
  40b884:	fcmpe	s1, s0
  40b888:	b.pl	40b894 <__fxstatat@plt+0x9c64>  // b.nfrst
  40b88c:	mov	w0, #0x1                   	// #1
  40b890:	b	40b8a8 <__fxstatat@plt+0x9c78>
  40b894:	ldr	x0, [sp, #8]
  40b898:	adrp	x1, 40f000 <__fxstatat@plt+0xd3d0>
  40b89c:	add	x1, x1, #0x558
  40b8a0:	str	x1, [x0, #40]
  40b8a4:	mov	w0, #0x0                   	// #0
  40b8a8:	add	sp, sp, #0x20
  40b8ac:	ret
  40b8b0:	stp	x29, x30, [sp, #-48]!
  40b8b4:	mov	x29, sp
  40b8b8:	str	x0, [sp, #24]
  40b8bc:	str	x1, [sp, #16]
  40b8c0:	ldr	x0, [sp, #16]
  40b8c4:	ldrb	w0, [x0, #16]
  40b8c8:	eor	w0, w0, #0x1
  40b8cc:	and	w0, w0, #0xff
  40b8d0:	cmp	w0, #0x0
  40b8d4:	b.eq	40b918 <__fxstatat@plt+0x9ce8>  // b.none
  40b8d8:	ldr	x0, [sp, #24]
  40b8dc:	ucvtf	s1, x0
  40b8e0:	ldr	x0, [sp, #16]
  40b8e4:	ldr	s0, [x0, #8]
  40b8e8:	fdiv	s0, s1, s0
  40b8ec:	str	s0, [sp, #44]
  40b8f0:	ldr	s0, [sp, #44]
  40b8f4:	mov	w0, #0x5f800000            	// #1602224128
  40b8f8:	fmov	s1, w0
  40b8fc:	fcmpe	s0, s1
  40b900:	b.lt	40b90c <__fxstatat@plt+0x9cdc>  // b.tstop
  40b904:	mov	x0, #0x0                   	// #0
  40b908:	b	40b96c <__fxstatat@plt+0x9d3c>
  40b90c:	ldr	s0, [sp, #44]
  40b910:	fcvtzu	x0, s0
  40b914:	str	x0, [sp, #24]
  40b918:	ldr	x0, [sp, #24]
  40b91c:	bl	40b68c <__fxstatat@plt+0x9a5c>
  40b920:	str	x0, [sp, #24]
  40b924:	mov	x0, #0x0                   	// #0
  40b928:	ldr	x1, [sp, #24]
  40b92c:	lsl	x1, x1, #3
  40b930:	ldr	x2, [sp, #24]
  40b934:	lsr	x2, x2, #61
  40b938:	cmp	x2, #0x0
  40b93c:	b.eq	40b944 <__fxstatat@plt+0x9d14>  // b.none
  40b940:	mov	x0, #0x1                   	// #1
  40b944:	cmp	x1, #0x0
  40b948:	b.ge	40b950 <__fxstatat@plt+0x9d20>  // b.tcont
  40b94c:	mov	x0, #0x1                   	// #1
  40b950:	and	w0, w0, #0x1
  40b954:	and	w0, w0, #0xff
  40b958:	cmp	w0, #0x0
  40b95c:	b.eq	40b968 <__fxstatat@plt+0x9d38>  // b.none
  40b960:	mov	x0, #0x0                   	// #0
  40b964:	b	40b96c <__fxstatat@plt+0x9d3c>
  40b968:	ldr	x0, [sp, #24]
  40b96c:	ldp	x29, x30, [sp], #48
  40b970:	ret
  40b974:	stp	x29, x30, [sp, #-80]!
  40b978:	mov	x29, sp
  40b97c:	str	x0, [sp, #56]
  40b980:	str	x1, [sp, #48]
  40b984:	str	x2, [sp, #40]
  40b988:	str	x3, [sp, #32]
  40b98c:	str	x4, [sp, #24]
  40b990:	ldr	x0, [sp, #40]
  40b994:	cmp	x0, #0x0
  40b998:	b.ne	40b9a8 <__fxstatat@plt+0x9d78>  // b.any
  40b99c:	adrp	x0, 40b000 <__fxstatat@plt+0x93d0>
  40b9a0:	add	x0, x0, #0x734
  40b9a4:	str	x0, [sp, #40]
  40b9a8:	ldr	x0, [sp, #32]
  40b9ac:	cmp	x0, #0x0
  40b9b0:	b.ne	40b9c0 <__fxstatat@plt+0x9d90>  // b.any
  40b9b4:	adrp	x0, 40b000 <__fxstatat@plt+0x93d0>
  40b9b8:	add	x0, x0, #0x774
  40b9bc:	str	x0, [sp, #32]
  40b9c0:	mov	x0, #0x50                  	// #80
  40b9c4:	bl	401910 <malloc@plt>
  40b9c8:	str	x0, [sp, #72]
  40b9cc:	ldr	x0, [sp, #72]
  40b9d0:	cmp	x0, #0x0
  40b9d4:	b.ne	40b9e0 <__fxstatat@plt+0x9db0>  // b.any
  40b9d8:	mov	x0, #0x0                   	// #0
  40b9dc:	b	40baf8 <__fxstatat@plt+0x9ec8>
  40b9e0:	ldr	x0, [sp, #48]
  40b9e4:	cmp	x0, #0x0
  40b9e8:	b.ne	40b9f8 <__fxstatat@plt+0x9dc8>  // b.any
  40b9ec:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40b9f0:	add	x0, x0, #0x558
  40b9f4:	str	x0, [sp, #48]
  40b9f8:	ldr	x0, [sp, #72]
  40b9fc:	ldr	x1, [sp, #48]
  40ba00:	str	x1, [x0, #40]
  40ba04:	ldr	x0, [sp, #72]
  40ba08:	bl	40b79c <__fxstatat@plt+0x9b6c>
  40ba0c:	and	w0, w0, #0xff
  40ba10:	eor	w0, w0, #0x1
  40ba14:	and	w0, w0, #0xff
  40ba18:	cmp	w0, #0x0
  40ba1c:	b.ne	40bad8 <__fxstatat@plt+0x9ea8>  // b.any
  40ba20:	ldr	x1, [sp, #48]
  40ba24:	ldr	x0, [sp, #56]
  40ba28:	bl	40b8b0 <__fxstatat@plt+0x9c80>
  40ba2c:	mov	x1, x0
  40ba30:	ldr	x0, [sp, #72]
  40ba34:	str	x1, [x0, #16]
  40ba38:	ldr	x0, [sp, #72]
  40ba3c:	ldr	x0, [x0, #16]
  40ba40:	cmp	x0, #0x0
  40ba44:	b.eq	40bae0 <__fxstatat@plt+0x9eb0>  // b.none
  40ba48:	ldr	x0, [sp, #72]
  40ba4c:	ldr	x0, [x0, #16]
  40ba50:	mov	x1, #0x10                  	// #16
  40ba54:	bl	401990 <calloc@plt>
  40ba58:	mov	x1, x0
  40ba5c:	ldr	x0, [sp, #72]
  40ba60:	str	x1, [x0]
  40ba64:	ldr	x0, [sp, #72]
  40ba68:	ldr	x0, [x0]
  40ba6c:	cmp	x0, #0x0
  40ba70:	b.eq	40bae8 <__fxstatat@plt+0x9eb8>  // b.none
  40ba74:	ldr	x0, [sp, #72]
  40ba78:	ldr	x1, [x0]
  40ba7c:	ldr	x0, [sp, #72]
  40ba80:	ldr	x0, [x0, #16]
  40ba84:	lsl	x0, x0, #4
  40ba88:	add	x1, x1, x0
  40ba8c:	ldr	x0, [sp, #72]
  40ba90:	str	x1, [x0, #8]
  40ba94:	ldr	x0, [sp, #72]
  40ba98:	str	xzr, [x0, #24]
  40ba9c:	ldr	x0, [sp, #72]
  40baa0:	str	xzr, [x0, #32]
  40baa4:	ldr	x0, [sp, #72]
  40baa8:	ldr	x1, [sp, #40]
  40baac:	str	x1, [x0, #48]
  40bab0:	ldr	x0, [sp, #72]
  40bab4:	ldr	x1, [sp, #32]
  40bab8:	str	x1, [x0, #56]
  40babc:	ldr	x0, [sp, #72]
  40bac0:	ldr	x1, [sp, #24]
  40bac4:	str	x1, [x0, #64]
  40bac8:	ldr	x0, [sp, #72]
  40bacc:	str	xzr, [x0, #72]
  40bad0:	ldr	x0, [sp, #72]
  40bad4:	b	40baf8 <__fxstatat@plt+0x9ec8>
  40bad8:	nop
  40badc:	b	40baec <__fxstatat@plt+0x9ebc>
  40bae0:	nop
  40bae4:	b	40baec <__fxstatat@plt+0x9ebc>
  40bae8:	nop
  40baec:	ldr	x0, [sp, #72]
  40baf0:	bl	401aa0 <free@plt>
  40baf4:	mov	x0, #0x0                   	// #0
  40baf8:	ldp	x29, x30, [sp], #80
  40bafc:	ret
  40bb00:	stp	x29, x30, [sp, #-64]!
  40bb04:	mov	x29, sp
  40bb08:	str	x0, [sp, #24]
  40bb0c:	ldr	x0, [sp, #24]
  40bb10:	ldr	x0, [x0]
  40bb14:	str	x0, [sp, #56]
  40bb18:	b	40bbe4 <__fxstatat@plt+0x9fb4>
  40bb1c:	ldr	x0, [sp, #56]
  40bb20:	ldr	x0, [x0]
  40bb24:	cmp	x0, #0x0
  40bb28:	b.eq	40bbd8 <__fxstatat@plt+0x9fa8>  // b.none
  40bb2c:	ldr	x0, [sp, #56]
  40bb30:	ldr	x0, [x0, #8]
  40bb34:	str	x0, [sp, #48]
  40bb38:	b	40bb98 <__fxstatat@plt+0x9f68>
  40bb3c:	ldr	x0, [sp, #24]
  40bb40:	ldr	x0, [x0, #64]
  40bb44:	cmp	x0, #0x0
  40bb48:	b.eq	40bb60 <__fxstatat@plt+0x9f30>  // b.none
  40bb4c:	ldr	x0, [sp, #24]
  40bb50:	ldr	x1, [x0, #64]
  40bb54:	ldr	x0, [sp, #48]
  40bb58:	ldr	x0, [x0]
  40bb5c:	blr	x1
  40bb60:	ldr	x0, [sp, #48]
  40bb64:	str	xzr, [x0]
  40bb68:	ldr	x0, [sp, #48]
  40bb6c:	ldr	x0, [x0, #8]
  40bb70:	str	x0, [sp, #40]
  40bb74:	ldr	x0, [sp, #24]
  40bb78:	ldr	x1, [x0, #72]
  40bb7c:	ldr	x0, [sp, #48]
  40bb80:	str	x1, [x0, #8]
  40bb84:	ldr	x0, [sp, #24]
  40bb88:	ldr	x1, [sp, #48]
  40bb8c:	str	x1, [x0, #72]
  40bb90:	ldr	x0, [sp, #40]
  40bb94:	str	x0, [sp, #48]
  40bb98:	ldr	x0, [sp, #48]
  40bb9c:	cmp	x0, #0x0
  40bba0:	b.ne	40bb3c <__fxstatat@plt+0x9f0c>  // b.any
  40bba4:	ldr	x0, [sp, #24]
  40bba8:	ldr	x0, [x0, #64]
  40bbac:	cmp	x0, #0x0
  40bbb0:	b.eq	40bbc8 <__fxstatat@plt+0x9f98>  // b.none
  40bbb4:	ldr	x0, [sp, #24]
  40bbb8:	ldr	x1, [x0, #64]
  40bbbc:	ldr	x0, [sp, #56]
  40bbc0:	ldr	x0, [x0]
  40bbc4:	blr	x1
  40bbc8:	ldr	x0, [sp, #56]
  40bbcc:	str	xzr, [x0]
  40bbd0:	ldr	x0, [sp, #56]
  40bbd4:	str	xzr, [x0, #8]
  40bbd8:	ldr	x0, [sp, #56]
  40bbdc:	add	x0, x0, #0x10
  40bbe0:	str	x0, [sp, #56]
  40bbe4:	ldr	x0, [sp, #24]
  40bbe8:	ldr	x0, [x0, #8]
  40bbec:	ldr	x1, [sp, #56]
  40bbf0:	cmp	x1, x0
  40bbf4:	b.cc	40bb1c <__fxstatat@plt+0x9eec>  // b.lo, b.ul, b.last
  40bbf8:	ldr	x0, [sp, #24]
  40bbfc:	str	xzr, [x0, #24]
  40bc00:	ldr	x0, [sp, #24]
  40bc04:	str	xzr, [x0, #32]
  40bc08:	nop
  40bc0c:	ldp	x29, x30, [sp], #64
  40bc10:	ret
  40bc14:	stp	x29, x30, [sp, #-64]!
  40bc18:	mov	x29, sp
  40bc1c:	str	x0, [sp, #24]
  40bc20:	ldr	x0, [sp, #24]
  40bc24:	ldr	x0, [x0, #64]
  40bc28:	cmp	x0, #0x0
  40bc2c:	b.eq	40bcb8 <__fxstatat@plt+0xa088>  // b.none
  40bc30:	ldr	x0, [sp, #24]
  40bc34:	ldr	x0, [x0, #32]
  40bc38:	cmp	x0, #0x0
  40bc3c:	b.eq	40bcb8 <__fxstatat@plt+0xa088>  // b.none
  40bc40:	ldr	x0, [sp, #24]
  40bc44:	ldr	x0, [x0]
  40bc48:	str	x0, [sp, #56]
  40bc4c:	b	40bca4 <__fxstatat@plt+0xa074>
  40bc50:	ldr	x0, [sp, #56]
  40bc54:	ldr	x0, [x0]
  40bc58:	cmp	x0, #0x0
  40bc5c:	b.eq	40bc98 <__fxstatat@plt+0xa068>  // b.none
  40bc60:	ldr	x0, [sp, #56]
  40bc64:	str	x0, [sp, #48]
  40bc68:	b	40bc8c <__fxstatat@plt+0xa05c>
  40bc6c:	ldr	x0, [sp, #24]
  40bc70:	ldr	x1, [x0, #64]
  40bc74:	ldr	x0, [sp, #48]
  40bc78:	ldr	x0, [x0]
  40bc7c:	blr	x1
  40bc80:	ldr	x0, [sp, #48]
  40bc84:	ldr	x0, [x0, #8]
  40bc88:	str	x0, [sp, #48]
  40bc8c:	ldr	x0, [sp, #48]
  40bc90:	cmp	x0, #0x0
  40bc94:	b.ne	40bc6c <__fxstatat@plt+0xa03c>  // b.any
  40bc98:	ldr	x0, [sp, #56]
  40bc9c:	add	x0, x0, #0x10
  40bca0:	str	x0, [sp, #56]
  40bca4:	ldr	x0, [sp, #24]
  40bca8:	ldr	x0, [x0, #8]
  40bcac:	ldr	x1, [sp, #56]
  40bcb0:	cmp	x1, x0
  40bcb4:	b.cc	40bc50 <__fxstatat@plt+0xa020>  // b.lo, b.ul, b.last
  40bcb8:	ldr	x0, [sp, #24]
  40bcbc:	ldr	x0, [x0]
  40bcc0:	str	x0, [sp, #56]
  40bcc4:	b	40bd0c <__fxstatat@plt+0xa0dc>
  40bcc8:	ldr	x0, [sp, #56]
  40bccc:	ldr	x0, [x0, #8]
  40bcd0:	str	x0, [sp, #48]
  40bcd4:	b	40bcf4 <__fxstatat@plt+0xa0c4>
  40bcd8:	ldr	x0, [sp, #48]
  40bcdc:	ldr	x0, [x0, #8]
  40bce0:	str	x0, [sp, #40]
  40bce4:	ldr	x0, [sp, #48]
  40bce8:	bl	401aa0 <free@plt>
  40bcec:	ldr	x0, [sp, #40]
  40bcf0:	str	x0, [sp, #48]
  40bcf4:	ldr	x0, [sp, #48]
  40bcf8:	cmp	x0, #0x0
  40bcfc:	b.ne	40bcd8 <__fxstatat@plt+0xa0a8>  // b.any
  40bd00:	ldr	x0, [sp, #56]
  40bd04:	add	x0, x0, #0x10
  40bd08:	str	x0, [sp, #56]
  40bd0c:	ldr	x0, [sp, #24]
  40bd10:	ldr	x0, [x0, #8]
  40bd14:	ldr	x1, [sp, #56]
  40bd18:	cmp	x1, x0
  40bd1c:	b.cc	40bcc8 <__fxstatat@plt+0xa098>  // b.lo, b.ul, b.last
  40bd20:	ldr	x0, [sp, #24]
  40bd24:	ldr	x0, [x0, #72]
  40bd28:	str	x0, [sp, #48]
  40bd2c:	b	40bd4c <__fxstatat@plt+0xa11c>
  40bd30:	ldr	x0, [sp, #48]
  40bd34:	ldr	x0, [x0, #8]
  40bd38:	str	x0, [sp, #40]
  40bd3c:	ldr	x0, [sp, #48]
  40bd40:	bl	401aa0 <free@plt>
  40bd44:	ldr	x0, [sp, #40]
  40bd48:	str	x0, [sp, #48]
  40bd4c:	ldr	x0, [sp, #48]
  40bd50:	cmp	x0, #0x0
  40bd54:	b.ne	40bd30 <__fxstatat@plt+0xa100>  // b.any
  40bd58:	ldr	x0, [sp, #24]
  40bd5c:	ldr	x0, [x0]
  40bd60:	bl	401aa0 <free@plt>
  40bd64:	ldr	x0, [sp, #24]
  40bd68:	bl	401aa0 <free@plt>
  40bd6c:	nop
  40bd70:	ldp	x29, x30, [sp], #64
  40bd74:	ret
  40bd78:	stp	x29, x30, [sp, #-48]!
  40bd7c:	mov	x29, sp
  40bd80:	str	x0, [sp, #24]
  40bd84:	ldr	x0, [sp, #24]
  40bd88:	ldr	x0, [x0, #72]
  40bd8c:	cmp	x0, #0x0
  40bd90:	b.eq	40bdb4 <__fxstatat@plt+0xa184>  // b.none
  40bd94:	ldr	x0, [sp, #24]
  40bd98:	ldr	x0, [x0, #72]
  40bd9c:	str	x0, [sp, #40]
  40bda0:	ldr	x0, [sp, #40]
  40bda4:	ldr	x1, [x0, #8]
  40bda8:	ldr	x0, [sp, #24]
  40bdac:	str	x1, [x0, #72]
  40bdb0:	b	40bdc0 <__fxstatat@plt+0xa190>
  40bdb4:	mov	x0, #0x10                  	// #16
  40bdb8:	bl	401910 <malloc@plt>
  40bdbc:	str	x0, [sp, #40]
  40bdc0:	ldr	x0, [sp, #40]
  40bdc4:	ldp	x29, x30, [sp], #48
  40bdc8:	ret
  40bdcc:	sub	sp, sp, #0x10
  40bdd0:	str	x0, [sp, #8]
  40bdd4:	str	x1, [sp]
  40bdd8:	ldr	x0, [sp]
  40bddc:	str	xzr, [x0]
  40bde0:	ldr	x0, [sp, #8]
  40bde4:	ldr	x1, [x0, #72]
  40bde8:	ldr	x0, [sp]
  40bdec:	str	x1, [x0, #8]
  40bdf0:	ldr	x0, [sp, #8]
  40bdf4:	ldr	x1, [sp]
  40bdf8:	str	x1, [x0, #72]
  40bdfc:	nop
  40be00:	add	sp, sp, #0x10
  40be04:	ret
  40be08:	stp	x29, x30, [sp, #-96]!
  40be0c:	mov	x29, sp
  40be10:	str	x0, [sp, #40]
  40be14:	str	x1, [sp, #32]
  40be18:	str	x2, [sp, #24]
  40be1c:	strb	w3, [sp, #23]
  40be20:	ldr	x1, [sp, #32]
  40be24:	ldr	x0, [sp, #40]
  40be28:	bl	40b19c <__fxstatat@plt+0x956c>
  40be2c:	str	x0, [sp, #80]
  40be30:	ldr	x0, [sp, #24]
  40be34:	ldr	x1, [sp, #80]
  40be38:	str	x1, [x0]
  40be3c:	ldr	x0, [sp, #80]
  40be40:	ldr	x0, [x0]
  40be44:	cmp	x0, #0x0
  40be48:	b.ne	40be54 <__fxstatat@plt+0xa224>  // b.any
  40be4c:	mov	x0, #0x0                   	// #0
  40be50:	b	40bfb0 <__fxstatat@plt+0xa380>
  40be54:	ldr	x0, [sp, #80]
  40be58:	ldr	x0, [x0]
  40be5c:	ldr	x1, [sp, #32]
  40be60:	cmp	x1, x0
  40be64:	b.eq	40be90 <__fxstatat@plt+0xa260>  // b.none
  40be68:	ldr	x0, [sp, #40]
  40be6c:	ldr	x2, [x0, #56]
  40be70:	ldr	x0, [sp, #80]
  40be74:	ldr	x0, [x0]
  40be78:	mov	x1, x0
  40be7c:	ldr	x0, [sp, #32]
  40be80:	blr	x2
  40be84:	and	w0, w0, #0xff
  40be88:	cmp	w0, #0x0
  40be8c:	b.eq	40bef4 <__fxstatat@plt+0xa2c4>  // b.none
  40be90:	ldr	x0, [sp, #80]
  40be94:	ldr	x0, [x0]
  40be98:	str	x0, [sp, #56]
  40be9c:	ldrb	w0, [sp, #23]
  40bea0:	cmp	w0, #0x0
  40bea4:	b.eq	40beec <__fxstatat@plt+0xa2bc>  // b.none
  40bea8:	ldr	x0, [sp, #80]
  40beac:	ldr	x0, [x0, #8]
  40beb0:	cmp	x0, #0x0
  40beb4:	b.eq	40bee4 <__fxstatat@plt+0xa2b4>  // b.none
  40beb8:	ldr	x0, [sp, #80]
  40bebc:	ldr	x0, [x0, #8]
  40bec0:	str	x0, [sp, #48]
  40bec4:	ldr	x2, [sp, #80]
  40bec8:	ldr	x0, [sp, #48]
  40becc:	ldp	x0, x1, [x0]
  40bed0:	stp	x0, x1, [x2]
  40bed4:	ldr	x1, [sp, #48]
  40bed8:	ldr	x0, [sp, #40]
  40bedc:	bl	40bdcc <__fxstatat@plt+0xa19c>
  40bee0:	b	40beec <__fxstatat@plt+0xa2bc>
  40bee4:	ldr	x0, [sp, #80]
  40bee8:	str	xzr, [x0]
  40beec:	ldr	x0, [sp, #56]
  40bef0:	b	40bfb0 <__fxstatat@plt+0xa380>
  40bef4:	ldr	x0, [sp, #80]
  40bef8:	str	x0, [sp, #88]
  40befc:	b	40bf9c <__fxstatat@plt+0xa36c>
  40bf00:	ldr	x0, [sp, #88]
  40bf04:	ldr	x0, [x0, #8]
  40bf08:	ldr	x0, [x0]
  40bf0c:	ldr	x1, [sp, #32]
  40bf10:	cmp	x1, x0
  40bf14:	b.eq	40bf44 <__fxstatat@plt+0xa314>  // b.none
  40bf18:	ldr	x0, [sp, #40]
  40bf1c:	ldr	x2, [x0, #56]
  40bf20:	ldr	x0, [sp, #88]
  40bf24:	ldr	x0, [x0, #8]
  40bf28:	ldr	x0, [x0]
  40bf2c:	mov	x1, x0
  40bf30:	ldr	x0, [sp, #32]
  40bf34:	blr	x2
  40bf38:	and	w0, w0, #0xff
  40bf3c:	cmp	w0, #0x0
  40bf40:	b.eq	40bf90 <__fxstatat@plt+0xa360>  // b.none
  40bf44:	ldr	x0, [sp, #88]
  40bf48:	ldr	x0, [x0, #8]
  40bf4c:	ldr	x0, [x0]
  40bf50:	str	x0, [sp, #72]
  40bf54:	ldrb	w0, [sp, #23]
  40bf58:	cmp	w0, #0x0
  40bf5c:	b.eq	40bf88 <__fxstatat@plt+0xa358>  // b.none
  40bf60:	ldr	x0, [sp, #88]
  40bf64:	ldr	x0, [x0, #8]
  40bf68:	str	x0, [sp, #64]
  40bf6c:	ldr	x0, [sp, #64]
  40bf70:	ldr	x1, [x0, #8]
  40bf74:	ldr	x0, [sp, #88]
  40bf78:	str	x1, [x0, #8]
  40bf7c:	ldr	x1, [sp, #64]
  40bf80:	ldr	x0, [sp, #40]
  40bf84:	bl	40bdcc <__fxstatat@plt+0xa19c>
  40bf88:	ldr	x0, [sp, #72]
  40bf8c:	b	40bfb0 <__fxstatat@plt+0xa380>
  40bf90:	ldr	x0, [sp, #88]
  40bf94:	ldr	x0, [x0, #8]
  40bf98:	str	x0, [sp, #88]
  40bf9c:	ldr	x0, [sp, #88]
  40bfa0:	ldr	x0, [x0, #8]
  40bfa4:	cmp	x0, #0x0
  40bfa8:	b.ne	40bf00 <__fxstatat@plt+0xa2d0>  // b.any
  40bfac:	mov	x0, #0x0                   	// #0
  40bfb0:	ldp	x29, x30, [sp], #96
  40bfb4:	ret
  40bfb8:	stp	x29, x30, [sp, #-96]!
  40bfbc:	mov	x29, sp
  40bfc0:	str	x0, [sp, #40]
  40bfc4:	str	x1, [sp, #32]
  40bfc8:	strb	w2, [sp, #31]
  40bfcc:	ldr	x0, [sp, #32]
  40bfd0:	ldr	x0, [x0]
  40bfd4:	str	x0, [sp, #88]
  40bfd8:	b	40c170 <__fxstatat@plt+0xa540>
  40bfdc:	ldr	x0, [sp, #88]
  40bfe0:	ldr	x0, [x0]
  40bfe4:	cmp	x0, #0x0
  40bfe8:	b.eq	40c164 <__fxstatat@plt+0xa534>  // b.none
  40bfec:	ldr	x0, [sp, #88]
  40bff0:	ldr	x0, [x0, #8]
  40bff4:	str	x0, [sp, #80]
  40bff8:	b	40c088 <__fxstatat@plt+0xa458>
  40bffc:	ldr	x0, [sp, #80]
  40c000:	ldr	x0, [x0]
  40c004:	str	x0, [sp, #72]
  40c008:	ldr	x1, [sp, #72]
  40c00c:	ldr	x0, [sp, #40]
  40c010:	bl	40b19c <__fxstatat@plt+0x956c>
  40c014:	str	x0, [sp, #64]
  40c018:	ldr	x0, [sp, #80]
  40c01c:	ldr	x0, [x0, #8]
  40c020:	str	x0, [sp, #48]
  40c024:	ldr	x0, [sp, #64]
  40c028:	ldr	x0, [x0]
  40c02c:	cmp	x0, #0x0
  40c030:	b.eq	40c054 <__fxstatat@plt+0xa424>  // b.none
  40c034:	ldr	x0, [sp, #64]
  40c038:	ldr	x1, [x0, #8]
  40c03c:	ldr	x0, [sp, #80]
  40c040:	str	x1, [x0, #8]
  40c044:	ldr	x0, [sp, #64]
  40c048:	ldr	x1, [sp, #80]
  40c04c:	str	x1, [x0, #8]
  40c050:	b	40c080 <__fxstatat@plt+0xa450>
  40c054:	ldr	x0, [sp, #64]
  40c058:	ldr	x1, [sp, #72]
  40c05c:	str	x1, [x0]
  40c060:	ldr	x0, [sp, #40]
  40c064:	ldr	x0, [x0, #24]
  40c068:	add	x1, x0, #0x1
  40c06c:	ldr	x0, [sp, #40]
  40c070:	str	x1, [x0, #24]
  40c074:	ldr	x1, [sp, #80]
  40c078:	ldr	x0, [sp, #40]
  40c07c:	bl	40bdcc <__fxstatat@plt+0xa19c>
  40c080:	ldr	x0, [sp, #48]
  40c084:	str	x0, [sp, #80]
  40c088:	ldr	x0, [sp, #80]
  40c08c:	cmp	x0, #0x0
  40c090:	b.ne	40bffc <__fxstatat@plt+0xa3cc>  // b.any
  40c094:	ldr	x0, [sp, #88]
  40c098:	ldr	x0, [x0]
  40c09c:	str	x0, [sp, #72]
  40c0a0:	ldr	x0, [sp, #88]
  40c0a4:	str	xzr, [x0, #8]
  40c0a8:	ldrb	w0, [sp, #31]
  40c0ac:	cmp	w0, #0x0
  40c0b0:	b.ne	40c160 <__fxstatat@plt+0xa530>  // b.any
  40c0b4:	ldr	x1, [sp, #72]
  40c0b8:	ldr	x0, [sp, #40]
  40c0bc:	bl	40b19c <__fxstatat@plt+0x956c>
  40c0c0:	str	x0, [sp, #64]
  40c0c4:	ldr	x0, [sp, #64]
  40c0c8:	ldr	x0, [x0]
  40c0cc:	cmp	x0, #0x0
  40c0d0:	b.eq	40c120 <__fxstatat@plt+0xa4f0>  // b.none
  40c0d4:	ldr	x0, [sp, #40]
  40c0d8:	bl	40bd78 <__fxstatat@plt+0xa148>
  40c0dc:	str	x0, [sp, #56]
  40c0e0:	ldr	x0, [sp, #56]
  40c0e4:	cmp	x0, #0x0
  40c0e8:	b.ne	40c0f4 <__fxstatat@plt+0xa4c4>  // b.any
  40c0ec:	mov	w0, #0x0                   	// #0
  40c0f0:	b	40c188 <__fxstatat@plt+0xa558>
  40c0f4:	ldr	x0, [sp, #56]
  40c0f8:	ldr	x1, [sp, #72]
  40c0fc:	str	x1, [x0]
  40c100:	ldr	x0, [sp, #64]
  40c104:	ldr	x1, [x0, #8]
  40c108:	ldr	x0, [sp, #56]
  40c10c:	str	x1, [x0, #8]
  40c110:	ldr	x0, [sp, #64]
  40c114:	ldr	x1, [sp, #56]
  40c118:	str	x1, [x0, #8]
  40c11c:	b	40c140 <__fxstatat@plt+0xa510>
  40c120:	ldr	x0, [sp, #64]
  40c124:	ldr	x1, [sp, #72]
  40c128:	str	x1, [x0]
  40c12c:	ldr	x0, [sp, #40]
  40c130:	ldr	x0, [x0, #24]
  40c134:	add	x1, x0, #0x1
  40c138:	ldr	x0, [sp, #40]
  40c13c:	str	x1, [x0, #24]
  40c140:	ldr	x0, [sp, #88]
  40c144:	str	xzr, [x0]
  40c148:	ldr	x0, [sp, #32]
  40c14c:	ldr	x0, [x0, #24]
  40c150:	sub	x1, x0, #0x1
  40c154:	ldr	x0, [sp, #32]
  40c158:	str	x1, [x0, #24]
  40c15c:	b	40c164 <__fxstatat@plt+0xa534>
  40c160:	nop
  40c164:	ldr	x0, [sp, #88]
  40c168:	add	x0, x0, #0x10
  40c16c:	str	x0, [sp, #88]
  40c170:	ldr	x0, [sp, #32]
  40c174:	ldr	x0, [x0, #8]
  40c178:	ldr	x1, [sp, #88]
  40c17c:	cmp	x1, x0
  40c180:	b.cc	40bfdc <__fxstatat@plt+0xa3ac>  // b.lo, b.ul, b.last
  40c184:	mov	w0, #0x1                   	// #1
  40c188:	ldp	x29, x30, [sp], #96
  40c18c:	ret
  40c190:	stp	x29, x30, [sp, #-128]!
  40c194:	mov	x29, sp
  40c198:	str	x0, [sp, #24]
  40c19c:	str	x1, [sp, #16]
  40c1a0:	ldr	x0, [sp, #24]
  40c1a4:	ldr	x0, [x0, #40]
  40c1a8:	mov	x1, x0
  40c1ac:	ldr	x0, [sp, #16]
  40c1b0:	bl	40b8b0 <__fxstatat@plt+0x9c80>
  40c1b4:	str	x0, [sp, #120]
  40c1b8:	ldr	x0, [sp, #120]
  40c1bc:	cmp	x0, #0x0
  40c1c0:	b.ne	40c1cc <__fxstatat@plt+0xa59c>  // b.any
  40c1c4:	mov	w0, #0x0                   	// #0
  40c1c8:	b	40c394 <__fxstatat@plt+0xa764>
  40c1cc:	ldr	x0, [sp, #24]
  40c1d0:	ldr	x0, [x0, #16]
  40c1d4:	ldr	x1, [sp, #120]
  40c1d8:	cmp	x1, x0
  40c1dc:	b.ne	40c1e8 <__fxstatat@plt+0xa5b8>  // b.any
  40c1e0:	mov	w0, #0x1                   	// #1
  40c1e4:	b	40c394 <__fxstatat@plt+0xa764>
  40c1e8:	add	x0, sp, #0x20
  40c1ec:	str	x0, [sp, #112]
  40c1f0:	mov	x1, #0x10                  	// #16
  40c1f4:	ldr	x0, [sp, #120]
  40c1f8:	bl	401990 <calloc@plt>
  40c1fc:	mov	x1, x0
  40c200:	ldr	x0, [sp, #112]
  40c204:	str	x1, [x0]
  40c208:	ldr	x0, [sp, #112]
  40c20c:	ldr	x0, [x0]
  40c210:	cmp	x0, #0x0
  40c214:	b.ne	40c220 <__fxstatat@plt+0xa5f0>  // b.any
  40c218:	mov	w0, #0x0                   	// #0
  40c21c:	b	40c394 <__fxstatat@plt+0xa764>
  40c220:	ldr	x0, [sp, #112]
  40c224:	ldr	x1, [sp, #120]
  40c228:	str	x1, [x0, #16]
  40c22c:	ldr	x0, [sp, #112]
  40c230:	ldr	x1, [x0]
  40c234:	ldr	x0, [sp, #120]
  40c238:	lsl	x0, x0, #4
  40c23c:	add	x1, x1, x0
  40c240:	ldr	x0, [sp, #112]
  40c244:	str	x1, [x0, #8]
  40c248:	ldr	x0, [sp, #112]
  40c24c:	str	xzr, [x0, #24]
  40c250:	ldr	x0, [sp, #112]
  40c254:	str	xzr, [x0, #32]
  40c258:	ldr	x0, [sp, #24]
  40c25c:	ldr	x1, [x0, #40]
  40c260:	ldr	x0, [sp, #112]
  40c264:	str	x1, [x0, #40]
  40c268:	ldr	x0, [sp, #24]
  40c26c:	ldr	x1, [x0, #48]
  40c270:	ldr	x0, [sp, #112]
  40c274:	str	x1, [x0, #48]
  40c278:	ldr	x0, [sp, #24]
  40c27c:	ldr	x1, [x0, #56]
  40c280:	ldr	x0, [sp, #112]
  40c284:	str	x1, [x0, #56]
  40c288:	ldr	x0, [sp, #24]
  40c28c:	ldr	x1, [x0, #64]
  40c290:	ldr	x0, [sp, #112]
  40c294:	str	x1, [x0, #64]
  40c298:	ldr	x0, [sp, #24]
  40c29c:	ldr	x1, [x0, #72]
  40c2a0:	ldr	x0, [sp, #112]
  40c2a4:	str	x1, [x0, #72]
  40c2a8:	mov	w2, #0x0                   	// #0
  40c2ac:	ldr	x1, [sp, #24]
  40c2b0:	ldr	x0, [sp, #112]
  40c2b4:	bl	40bfb8 <__fxstatat@plt+0xa388>
  40c2b8:	and	w0, w0, #0xff
  40c2bc:	cmp	w0, #0x0
  40c2c0:	b.eq	40c328 <__fxstatat@plt+0xa6f8>  // b.none
  40c2c4:	ldr	x0, [sp, #24]
  40c2c8:	ldr	x0, [x0]
  40c2cc:	bl	401aa0 <free@plt>
  40c2d0:	ldr	x0, [sp, #112]
  40c2d4:	ldr	x1, [x0]
  40c2d8:	ldr	x0, [sp, #24]
  40c2dc:	str	x1, [x0]
  40c2e0:	ldr	x0, [sp, #112]
  40c2e4:	ldr	x1, [x0, #8]
  40c2e8:	ldr	x0, [sp, #24]
  40c2ec:	str	x1, [x0, #8]
  40c2f0:	ldr	x0, [sp, #112]
  40c2f4:	ldr	x1, [x0, #16]
  40c2f8:	ldr	x0, [sp, #24]
  40c2fc:	str	x1, [x0, #16]
  40c300:	ldr	x0, [sp, #112]
  40c304:	ldr	x1, [x0, #24]
  40c308:	ldr	x0, [sp, #24]
  40c30c:	str	x1, [x0, #24]
  40c310:	ldr	x0, [sp, #112]
  40c314:	ldr	x1, [x0, #72]
  40c318:	ldr	x0, [sp, #24]
  40c31c:	str	x1, [x0, #72]
  40c320:	mov	w0, #0x1                   	// #1
  40c324:	b	40c394 <__fxstatat@plt+0xa764>
  40c328:	ldr	x0, [sp, #112]
  40c32c:	ldr	x1, [x0, #72]
  40c330:	ldr	x0, [sp, #24]
  40c334:	str	x1, [x0, #72]
  40c338:	mov	w2, #0x1                   	// #1
  40c33c:	ldr	x1, [sp, #112]
  40c340:	ldr	x0, [sp, #24]
  40c344:	bl	40bfb8 <__fxstatat@plt+0xa388>
  40c348:	and	w0, w0, #0xff
  40c34c:	eor	w0, w0, #0x1
  40c350:	and	w0, w0, #0xff
  40c354:	cmp	w0, #0x0
  40c358:	b.ne	40c380 <__fxstatat@plt+0xa750>  // b.any
  40c35c:	mov	w2, #0x0                   	// #0
  40c360:	ldr	x1, [sp, #112]
  40c364:	ldr	x0, [sp, #24]
  40c368:	bl	40bfb8 <__fxstatat@plt+0xa388>
  40c36c:	and	w0, w0, #0xff
  40c370:	eor	w0, w0, #0x1
  40c374:	and	w0, w0, #0xff
  40c378:	cmp	w0, #0x0
  40c37c:	b.eq	40c384 <__fxstatat@plt+0xa754>  // b.none
  40c380:	bl	401a10 <abort@plt>
  40c384:	ldr	x0, [sp, #112]
  40c388:	ldr	x0, [x0]
  40c38c:	bl	401aa0 <free@plt>
  40c390:	mov	w0, #0x0                   	// #0
  40c394:	ldp	x29, x30, [sp], #128
  40c398:	ret
  40c39c:	stp	x29, x30, [sp, #-96]!
  40c3a0:	mov	x29, sp
  40c3a4:	str	x0, [sp, #40]
  40c3a8:	str	x1, [sp, #32]
  40c3ac:	str	x2, [sp, #24]
  40c3b0:	ldr	x0, [sp, #32]
  40c3b4:	cmp	x0, #0x0
  40c3b8:	b.ne	40c3c0 <__fxstatat@plt+0xa790>  // b.any
  40c3bc:	bl	401a10 <abort@plt>
  40c3c0:	add	x0, sp, #0x38
  40c3c4:	mov	w3, #0x0                   	// #0
  40c3c8:	mov	x2, x0
  40c3cc:	ldr	x1, [sp, #32]
  40c3d0:	ldr	x0, [sp, #40]
  40c3d4:	bl	40be08 <__fxstatat@plt+0xa1d8>
  40c3d8:	str	x0, [sp, #88]
  40c3dc:	ldr	x0, [sp, #88]
  40c3e0:	cmp	x0, #0x0
  40c3e4:	b.eq	40c408 <__fxstatat@plt+0xa7d8>  // b.none
  40c3e8:	ldr	x0, [sp, #24]
  40c3ec:	cmp	x0, #0x0
  40c3f0:	b.eq	40c400 <__fxstatat@plt+0xa7d0>  // b.none
  40c3f4:	ldr	x0, [sp, #24]
  40c3f8:	ldr	x1, [sp, #88]
  40c3fc:	str	x1, [x0]
  40c400:	mov	w0, #0x0                   	// #0
  40c404:	b	40c5ec <__fxstatat@plt+0xa9bc>
  40c408:	ldr	x0, [sp, #40]
  40c40c:	ldr	x0, [x0, #24]
  40c410:	ucvtf	s1, x0
  40c414:	ldr	x0, [sp, #40]
  40c418:	ldr	x0, [x0, #40]
  40c41c:	ldr	s2, [x0, #8]
  40c420:	ldr	x0, [sp, #40]
  40c424:	ldr	x0, [x0, #16]
  40c428:	ucvtf	s0, x0
  40c42c:	fmul	s0, s2, s0
  40c430:	fcmpe	s1, s0
  40c434:	b.le	40c540 <__fxstatat@plt+0xa910>
  40c438:	ldr	x0, [sp, #40]
  40c43c:	bl	40b79c <__fxstatat@plt+0x9b6c>
  40c440:	ldr	x0, [sp, #40]
  40c444:	ldr	x0, [x0, #24]
  40c448:	ucvtf	s1, x0
  40c44c:	ldr	x0, [sp, #40]
  40c450:	ldr	x0, [x0, #40]
  40c454:	ldr	s2, [x0, #8]
  40c458:	ldr	x0, [sp, #40]
  40c45c:	ldr	x0, [x0, #16]
  40c460:	ucvtf	s0, x0
  40c464:	fmul	s0, s2, s0
  40c468:	fcmpe	s1, s0
  40c46c:	b.le	40c540 <__fxstatat@plt+0xa910>
  40c470:	ldr	x0, [sp, #40]
  40c474:	ldr	x0, [x0, #40]
  40c478:	str	x0, [sp, #80]
  40c47c:	ldr	x0, [sp, #80]
  40c480:	ldrb	w0, [x0, #16]
  40c484:	cmp	w0, #0x0
  40c488:	b.eq	40c4a8 <__fxstatat@plt+0xa878>  // b.none
  40c48c:	ldr	x0, [sp, #40]
  40c490:	ldr	x0, [x0, #16]
  40c494:	ucvtf	s1, x0
  40c498:	ldr	x0, [sp, #80]
  40c49c:	ldr	s0, [x0, #12]
  40c4a0:	fmul	s0, s1, s0
  40c4a4:	b	40c4cc <__fxstatat@plt+0xa89c>
  40c4a8:	ldr	x0, [sp, #40]
  40c4ac:	ldr	x0, [x0, #16]
  40c4b0:	ucvtf	s1, x0
  40c4b4:	ldr	x0, [sp, #80]
  40c4b8:	ldr	s0, [x0, #12]
  40c4bc:	fmul	s1, s1, s0
  40c4c0:	ldr	x0, [sp, #80]
  40c4c4:	ldr	s0, [x0, #8]
  40c4c8:	fmul	s0, s1, s0
  40c4cc:	str	s0, [sp, #76]
  40c4d0:	ldr	s0, [sp, #76]
  40c4d4:	mov	w0, #0x5f800000            	// #1602224128
  40c4d8:	fmov	s1, w0
  40c4dc:	fcmpe	s0, s1
  40c4e0:	b.lt	40c4ec <__fxstatat@plt+0xa8bc>  // b.tstop
  40c4e4:	mov	w0, #0xffffffff            	// #-1
  40c4e8:	b	40c5ec <__fxstatat@plt+0xa9bc>
  40c4ec:	ldr	s0, [sp, #76]
  40c4f0:	fcvtzu	x0, s0
  40c4f4:	mov	x1, x0
  40c4f8:	ldr	x0, [sp, #40]
  40c4fc:	bl	40c190 <__fxstatat@plt+0xa560>
  40c500:	and	w0, w0, #0xff
  40c504:	eor	w0, w0, #0x1
  40c508:	and	w0, w0, #0xff
  40c50c:	cmp	w0, #0x0
  40c510:	b.eq	40c51c <__fxstatat@plt+0xa8ec>  // b.none
  40c514:	mov	w0, #0xffffffff            	// #-1
  40c518:	b	40c5ec <__fxstatat@plt+0xa9bc>
  40c51c:	add	x0, sp, #0x38
  40c520:	mov	w3, #0x0                   	// #0
  40c524:	mov	x2, x0
  40c528:	ldr	x1, [sp, #32]
  40c52c:	ldr	x0, [sp, #40]
  40c530:	bl	40be08 <__fxstatat@plt+0xa1d8>
  40c534:	cmp	x0, #0x0
  40c538:	b.eq	40c540 <__fxstatat@plt+0xa910>  // b.none
  40c53c:	bl	401a10 <abort@plt>
  40c540:	ldr	x0, [sp, #56]
  40c544:	ldr	x0, [x0]
  40c548:	cmp	x0, #0x0
  40c54c:	b.eq	40c5b4 <__fxstatat@plt+0xa984>  // b.none
  40c550:	ldr	x0, [sp, #40]
  40c554:	bl	40bd78 <__fxstatat@plt+0xa148>
  40c558:	str	x0, [sp, #64]
  40c55c:	ldr	x0, [sp, #64]
  40c560:	cmp	x0, #0x0
  40c564:	b.ne	40c570 <__fxstatat@plt+0xa940>  // b.any
  40c568:	mov	w0, #0xffffffff            	// #-1
  40c56c:	b	40c5ec <__fxstatat@plt+0xa9bc>
  40c570:	ldr	x0, [sp, #64]
  40c574:	ldr	x1, [sp, #32]
  40c578:	str	x1, [x0]
  40c57c:	ldr	x0, [sp, #56]
  40c580:	ldr	x1, [x0, #8]
  40c584:	ldr	x0, [sp, #64]
  40c588:	str	x1, [x0, #8]
  40c58c:	ldr	x0, [sp, #56]
  40c590:	ldr	x1, [sp, #64]
  40c594:	str	x1, [x0, #8]
  40c598:	ldr	x0, [sp, #40]
  40c59c:	ldr	x0, [x0, #32]
  40c5a0:	add	x1, x0, #0x1
  40c5a4:	ldr	x0, [sp, #40]
  40c5a8:	str	x1, [x0, #32]
  40c5ac:	mov	w0, #0x1                   	// #1
  40c5b0:	b	40c5ec <__fxstatat@plt+0xa9bc>
  40c5b4:	ldr	x0, [sp, #56]
  40c5b8:	ldr	x1, [sp, #32]
  40c5bc:	str	x1, [x0]
  40c5c0:	ldr	x0, [sp, #40]
  40c5c4:	ldr	x0, [x0, #32]
  40c5c8:	add	x1, x0, #0x1
  40c5cc:	ldr	x0, [sp, #40]
  40c5d0:	str	x1, [x0, #32]
  40c5d4:	ldr	x0, [sp, #40]
  40c5d8:	ldr	x0, [x0, #24]
  40c5dc:	add	x1, x0, #0x1
  40c5e0:	ldr	x0, [sp, #40]
  40c5e4:	str	x1, [x0, #24]
  40c5e8:	mov	w0, #0x1                   	// #1
  40c5ec:	ldp	x29, x30, [sp], #96
  40c5f0:	ret
  40c5f4:	stp	x29, x30, [sp, #-48]!
  40c5f8:	mov	x29, sp
  40c5fc:	str	x0, [sp, #24]
  40c600:	str	x1, [sp, #16]
  40c604:	add	x0, sp, #0x20
  40c608:	mov	x2, x0
  40c60c:	ldr	x1, [sp, #16]
  40c610:	ldr	x0, [sp, #24]
  40c614:	bl	40c39c <__fxstatat@plt+0xa76c>
  40c618:	str	w0, [sp, #44]
  40c61c:	ldr	w0, [sp, #44]
  40c620:	cmn	w0, #0x1
  40c624:	b.eq	40c644 <__fxstatat@plt+0xaa14>  // b.none
  40c628:	ldr	w0, [sp, #44]
  40c62c:	cmp	w0, #0x0
  40c630:	b.ne	40c63c <__fxstatat@plt+0xaa0c>  // b.any
  40c634:	ldr	x0, [sp, #32]
  40c638:	b	40c648 <__fxstatat@plt+0xaa18>
  40c63c:	ldr	x0, [sp, #16]
  40c640:	b	40c648 <__fxstatat@plt+0xaa18>
  40c644:	mov	x0, #0x0                   	// #0
  40c648:	ldp	x29, x30, [sp], #48
  40c64c:	ret
  40c650:	stp	x29, x30, [sp, #-80]!
  40c654:	mov	x29, sp
  40c658:	str	x0, [sp, #24]
  40c65c:	str	x1, [sp, #16]
  40c660:	add	x0, sp, #0x20
  40c664:	mov	w3, #0x1                   	// #1
  40c668:	mov	x2, x0
  40c66c:	ldr	x1, [sp, #16]
  40c670:	ldr	x0, [sp, #24]
  40c674:	bl	40be08 <__fxstatat@plt+0xa1d8>
  40c678:	str	x0, [sp, #64]
  40c67c:	ldr	x0, [sp, #64]
  40c680:	cmp	x0, #0x0
  40c684:	b.ne	40c690 <__fxstatat@plt+0xaa60>  // b.any
  40c688:	mov	x0, #0x0                   	// #0
  40c68c:	b	40c7fc <__fxstatat@plt+0xabcc>
  40c690:	ldr	x0, [sp, #24]
  40c694:	ldr	x0, [x0, #32]
  40c698:	sub	x1, x0, #0x1
  40c69c:	ldr	x0, [sp, #24]
  40c6a0:	str	x1, [x0, #32]
  40c6a4:	ldr	x0, [sp, #32]
  40c6a8:	ldr	x0, [x0]
  40c6ac:	cmp	x0, #0x0
  40c6b0:	b.ne	40c7f8 <__fxstatat@plt+0xabc8>  // b.any
  40c6b4:	ldr	x0, [sp, #24]
  40c6b8:	ldr	x0, [x0, #24]
  40c6bc:	sub	x1, x0, #0x1
  40c6c0:	ldr	x0, [sp, #24]
  40c6c4:	str	x1, [x0, #24]
  40c6c8:	ldr	x0, [sp, #24]
  40c6cc:	ldr	x0, [x0, #24]
  40c6d0:	ucvtf	s1, x0
  40c6d4:	ldr	x0, [sp, #24]
  40c6d8:	ldr	x0, [x0, #40]
  40c6dc:	ldr	s2, [x0]
  40c6e0:	ldr	x0, [sp, #24]
  40c6e4:	ldr	x0, [x0, #16]
  40c6e8:	ucvtf	s0, x0
  40c6ec:	fmul	s0, s2, s0
  40c6f0:	fcmpe	s1, s0
  40c6f4:	b.pl	40c7f8 <__fxstatat@plt+0xabc8>  // b.nfrst
  40c6f8:	ldr	x0, [sp, #24]
  40c6fc:	bl	40b79c <__fxstatat@plt+0x9b6c>
  40c700:	ldr	x0, [sp, #24]
  40c704:	ldr	x0, [x0, #24]
  40c708:	ucvtf	s1, x0
  40c70c:	ldr	x0, [sp, #24]
  40c710:	ldr	x0, [x0, #40]
  40c714:	ldr	s2, [x0]
  40c718:	ldr	x0, [sp, #24]
  40c71c:	ldr	x0, [x0, #16]
  40c720:	ucvtf	s0, x0
  40c724:	fmul	s0, s2, s0
  40c728:	fcmpe	s1, s0
  40c72c:	b.pl	40c7f8 <__fxstatat@plt+0xabc8>  // b.nfrst
  40c730:	ldr	x0, [sp, #24]
  40c734:	ldr	x0, [x0, #40]
  40c738:	str	x0, [sp, #56]
  40c73c:	ldr	x0, [sp, #56]
  40c740:	ldrb	w0, [x0, #16]
  40c744:	cmp	w0, #0x0
  40c748:	b.eq	40c76c <__fxstatat@plt+0xab3c>  // b.none
  40c74c:	ldr	x0, [sp, #24]
  40c750:	ldr	x0, [x0, #16]
  40c754:	ucvtf	s1, x0
  40c758:	ldr	x0, [sp, #56]
  40c75c:	ldr	s0, [x0, #4]
  40c760:	fmul	s0, s1, s0
  40c764:	fcvtzu	x0, s0
  40c768:	b	40c794 <__fxstatat@plt+0xab64>
  40c76c:	ldr	x0, [sp, #24]
  40c770:	ldr	x0, [x0, #16]
  40c774:	ucvtf	s1, x0
  40c778:	ldr	x0, [sp, #56]
  40c77c:	ldr	s0, [x0, #4]
  40c780:	fmul	s1, s1, s0
  40c784:	ldr	x0, [sp, #56]
  40c788:	ldr	s0, [x0, #8]
  40c78c:	fmul	s0, s1, s0
  40c790:	fcvtzu	x0, s0
  40c794:	str	x0, [sp, #48]
  40c798:	ldr	x1, [sp, #48]
  40c79c:	ldr	x0, [sp, #24]
  40c7a0:	bl	40c190 <__fxstatat@plt+0xa560>
  40c7a4:	and	w0, w0, #0xff
  40c7a8:	eor	w0, w0, #0x1
  40c7ac:	and	w0, w0, #0xff
  40c7b0:	cmp	w0, #0x0
  40c7b4:	b.eq	40c7f8 <__fxstatat@plt+0xabc8>  // b.none
  40c7b8:	ldr	x0, [sp, #24]
  40c7bc:	ldr	x0, [x0, #72]
  40c7c0:	str	x0, [sp, #72]
  40c7c4:	b	40c7e4 <__fxstatat@plt+0xabb4>
  40c7c8:	ldr	x0, [sp, #72]
  40c7cc:	ldr	x0, [x0, #8]
  40c7d0:	str	x0, [sp, #40]
  40c7d4:	ldr	x0, [sp, #72]
  40c7d8:	bl	401aa0 <free@plt>
  40c7dc:	ldr	x0, [sp, #40]
  40c7e0:	str	x0, [sp, #72]
  40c7e4:	ldr	x0, [sp, #72]
  40c7e8:	cmp	x0, #0x0
  40c7ec:	b.ne	40c7c8 <__fxstatat@plt+0xab98>  // b.any
  40c7f0:	ldr	x0, [sp, #24]
  40c7f4:	str	xzr, [x0, #72]
  40c7f8:	ldr	x0, [sp, #64]
  40c7fc:	ldp	x29, x30, [sp], #80
  40c800:	ret
  40c804:	sub	sp, sp, #0x20
  40c808:	str	x0, [sp, #8]
  40c80c:	str	w1, [sp, #4]
  40c810:	ldr	x0, [sp, #8]
  40c814:	mov	w1, #0x1                   	// #1
  40c818:	strb	w1, [x0, #28]
  40c81c:	ldr	x0, [sp, #8]
  40c820:	str	wzr, [x0, #20]
  40c824:	ldr	x0, [sp, #8]
  40c828:	str	wzr, [x0, #24]
  40c82c:	str	wzr, [sp, #28]
  40c830:	b	40c850 <__fxstatat@plt+0xac20>
  40c834:	ldr	x0, [sp, #8]
  40c838:	ldrsw	x1, [sp, #28]
  40c83c:	ldr	w2, [sp, #4]
  40c840:	str	w2, [x0, x1, lsl #2]
  40c844:	ldr	w0, [sp, #28]
  40c848:	add	w0, w0, #0x1
  40c84c:	str	w0, [sp, #28]
  40c850:	ldr	w0, [sp, #28]
  40c854:	cmp	w0, #0x3
  40c858:	b.le	40c834 <__fxstatat@plt+0xac04>
  40c85c:	ldr	x0, [sp, #8]
  40c860:	ldr	w1, [sp, #4]
  40c864:	str	w1, [x0, #16]
  40c868:	nop
  40c86c:	add	sp, sp, #0x20
  40c870:	ret
  40c874:	sub	sp, sp, #0x10
  40c878:	str	x0, [sp, #8]
  40c87c:	ldr	x0, [sp, #8]
  40c880:	ldrb	w0, [x0, #28]
  40c884:	add	sp, sp, #0x10
  40c888:	ret
  40c88c:	sub	sp, sp, #0x20
  40c890:	str	x0, [sp, #8]
  40c894:	str	w1, [sp, #4]
  40c898:	ldr	x0, [sp, #8]
  40c89c:	ldr	w0, [x0, #20]
  40c8a0:	ldr	x1, [sp, #8]
  40c8a4:	ldrb	w1, [x1, #28]
  40c8a8:	eor	w1, w1, #0x1
  40c8ac:	and	w1, w1, #0xff
  40c8b0:	add	w0, w0, w1
  40c8b4:	and	w0, w0, #0x3
  40c8b8:	str	w0, [sp, #28]
  40c8bc:	ldr	x0, [sp, #8]
  40c8c0:	ldr	w1, [sp, #28]
  40c8c4:	ldr	w0, [x0, x1, lsl #2]
  40c8c8:	str	w0, [sp, #24]
  40c8cc:	ldr	x0, [sp, #8]
  40c8d0:	ldr	w1, [sp, #28]
  40c8d4:	ldr	w2, [sp, #4]
  40c8d8:	str	w2, [x0, x1, lsl #2]
  40c8dc:	ldr	x0, [sp, #8]
  40c8e0:	ldr	w1, [sp, #28]
  40c8e4:	str	w1, [x0, #20]
  40c8e8:	ldr	x0, [sp, #8]
  40c8ec:	ldr	w0, [x0, #24]
  40c8f0:	ldr	w1, [sp, #28]
  40c8f4:	cmp	w1, w0
  40c8f8:	b.ne	40c924 <__fxstatat@plt+0xacf4>  // b.any
  40c8fc:	ldr	x0, [sp, #8]
  40c900:	ldr	w0, [x0, #24]
  40c904:	ldr	x1, [sp, #8]
  40c908:	ldrb	w1, [x1, #28]
  40c90c:	eor	w1, w1, #0x1
  40c910:	and	w1, w1, #0xff
  40c914:	add	w0, w0, w1
  40c918:	and	w1, w0, #0x3
  40c91c:	ldr	x0, [sp, #8]
  40c920:	str	w1, [x0, #24]
  40c924:	ldr	x0, [sp, #8]
  40c928:	strb	wzr, [x0, #28]
  40c92c:	ldr	w0, [sp, #24]
  40c930:	add	sp, sp, #0x20
  40c934:	ret
  40c938:	stp	x29, x30, [sp, #-48]!
  40c93c:	mov	x29, sp
  40c940:	str	x0, [sp, #24]
  40c944:	ldr	x0, [sp, #24]
  40c948:	bl	40c874 <__fxstatat@plt+0xac44>
  40c94c:	and	w0, w0, #0xff
  40c950:	cmp	w0, #0x0
  40c954:	b.eq	40c95c <__fxstatat@plt+0xad2c>  // b.none
  40c958:	bl	401a10 <abort@plt>
  40c95c:	ldr	x0, [sp, #24]
  40c960:	ldr	w1, [x0, #20]
  40c964:	ldr	x0, [sp, #24]
  40c968:	mov	w1, w1
  40c96c:	ldr	w0, [x0, x1, lsl #2]
  40c970:	str	w0, [sp, #44]
  40c974:	ldr	x0, [sp, #24]
  40c978:	ldr	w1, [x0, #20]
  40c97c:	ldr	x0, [sp, #24]
  40c980:	ldr	w2, [x0, #16]
  40c984:	ldr	x0, [sp, #24]
  40c988:	mov	w1, w1
  40c98c:	str	w2, [x0, x1, lsl #2]
  40c990:	ldr	x0, [sp, #24]
  40c994:	ldr	w1, [x0, #20]
  40c998:	ldr	x0, [sp, #24]
  40c99c:	ldr	w0, [x0, #24]
  40c9a0:	cmp	w1, w0
  40c9a4:	b.ne	40c9b8 <__fxstatat@plt+0xad88>  // b.any
  40c9a8:	ldr	x0, [sp, #24]
  40c9ac:	mov	w1, #0x1                   	// #1
  40c9b0:	strb	w1, [x0, #28]
  40c9b4:	b	40c9d0 <__fxstatat@plt+0xada0>
  40c9b8:	ldr	x0, [sp, #24]
  40c9bc:	ldr	w0, [x0, #20]
  40c9c0:	add	w0, w0, #0x3
  40c9c4:	and	w1, w0, #0x3
  40c9c8:	ldr	x0, [sp, #24]
  40c9cc:	str	w1, [x0, #20]
  40c9d0:	ldr	w0, [sp, #44]
  40c9d4:	ldp	x29, x30, [sp], #48
  40c9d8:	ret
  40c9dc:	stp	x29, x30, [sp, #-32]!
  40c9e0:	mov	x29, sp
  40c9e4:	mov	w0, #0xe                   	// #14
  40c9e8:	bl	401900 <nl_langinfo@plt>
  40c9ec:	str	x0, [sp, #24]
  40c9f0:	ldr	x0, [sp, #24]
  40c9f4:	cmp	x0, #0x0
  40c9f8:	b.ne	40ca08 <__fxstatat@plt+0xadd8>  // b.any
  40c9fc:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40ca00:	add	x0, x0, #0x5e0
  40ca04:	str	x0, [sp, #24]
  40ca08:	ldr	x0, [sp, #24]
  40ca0c:	ldrb	w0, [x0]
  40ca10:	cmp	w0, #0x0
  40ca14:	b.ne	40ca24 <__fxstatat@plt+0xadf4>  // b.any
  40ca18:	adrp	x0, 40f000 <__fxstatat@plt+0xd3d0>
  40ca1c:	add	x0, x0, #0x5e8
  40ca20:	str	x0, [sp, #24]
  40ca24:	ldr	x0, [sp, #24]
  40ca28:	ldp	x29, x30, [sp], #32
  40ca2c:	ret
  40ca30:	stp	x29, x30, [sp, #-256]!
  40ca34:	mov	x29, sp
  40ca38:	str	w0, [sp, #28]
  40ca3c:	str	x1, [sp, #16]
  40ca40:	str	w2, [sp, #24]
  40ca44:	str	x3, [sp, #216]
  40ca48:	str	x4, [sp, #224]
  40ca4c:	str	x5, [sp, #232]
  40ca50:	str	x6, [sp, #240]
  40ca54:	str	x7, [sp, #248]
  40ca58:	str	q0, [sp, #80]
  40ca5c:	str	q1, [sp, #96]
  40ca60:	str	q2, [sp, #112]
  40ca64:	str	q3, [sp, #128]
  40ca68:	str	q4, [sp, #144]
  40ca6c:	str	q5, [sp, #160]
  40ca70:	str	q6, [sp, #176]
  40ca74:	str	q7, [sp, #192]
  40ca78:	str	wzr, [sp, #76]
  40ca7c:	ldr	w0, [sp, #24]
  40ca80:	and	w0, w0, #0x40
  40ca84:	cmp	w0, #0x0
  40ca88:	b.eq	40cb0c <__fxstatat@plt+0xaedc>  // b.none
  40ca8c:	add	x0, sp, #0x100
  40ca90:	str	x0, [sp, #40]
  40ca94:	add	x0, sp, #0x100
  40ca98:	str	x0, [sp, #48]
  40ca9c:	add	x0, sp, #0xd0
  40caa0:	str	x0, [sp, #56]
  40caa4:	mov	w0, #0xffffffd8            	// #-40
  40caa8:	str	w0, [sp, #64]
  40caac:	mov	w0, #0xffffff80            	// #-128
  40cab0:	str	w0, [sp, #68]
  40cab4:	ldr	w1, [sp, #64]
  40cab8:	ldr	x0, [sp, #40]
  40cabc:	cmp	w1, #0x0
  40cac0:	b.lt	40cad4 <__fxstatat@plt+0xaea4>  // b.tstop
  40cac4:	add	x1, x0, #0xb
  40cac8:	and	x1, x1, #0xfffffffffffffff8
  40cacc:	str	x1, [sp, #40]
  40cad0:	b	40cb04 <__fxstatat@plt+0xaed4>
  40cad4:	add	w2, w1, #0x8
  40cad8:	str	w2, [sp, #64]
  40cadc:	ldr	w2, [sp, #64]
  40cae0:	cmp	w2, #0x0
  40cae4:	b.le	40caf8 <__fxstatat@plt+0xaec8>
  40cae8:	add	x1, x0, #0xb
  40caec:	and	x1, x1, #0xfffffffffffffff8
  40caf0:	str	x1, [sp, #40]
  40caf4:	b	40cb04 <__fxstatat@plt+0xaed4>
  40caf8:	ldr	x2, [sp, #48]
  40cafc:	sxtw	x0, w1
  40cb00:	add	x0, x2, x0
  40cb04:	ldr	w0, [x0]
  40cb08:	str	w0, [sp, #76]
  40cb0c:	ldr	w3, [sp, #76]
  40cb10:	ldr	w2, [sp, #24]
  40cb14:	ldr	x1, [sp, #16]
  40cb18:	ldr	w0, [sp, #28]
  40cb1c:	bl	401b90 <openat@plt>
  40cb20:	bl	40cbd8 <__fxstatat@plt+0xafa8>
  40cb24:	ldp	x29, x30, [sp], #256
  40cb28:	ret
  40cb2c:	stp	x29, x30, [sp, #-80]!
  40cb30:	mov	x29, sp
  40cb34:	str	w0, [sp, #44]
  40cb38:	str	x1, [sp, #32]
  40cb3c:	str	w2, [sp, #40]
  40cb40:	str	x3, [sp, #24]
  40cb44:	ldr	w1, [sp, #40]
  40cb48:	mov	w0, #0x4900                	// #18688
  40cb4c:	movk	w0, #0x8, lsl #16
  40cb50:	orr	w0, w1, w0
  40cb54:	str	w0, [sp, #76]
  40cb58:	ldr	w2, [sp, #76]
  40cb5c:	ldr	x1, [sp, #32]
  40cb60:	ldr	w0, [sp, #44]
  40cb64:	bl	40ca30 <__fxstatat@plt+0xae00>
  40cb68:	str	w0, [sp, #72]
  40cb6c:	ldr	w0, [sp, #72]
  40cb70:	cmp	w0, #0x0
  40cb74:	b.ge	40cb80 <__fxstatat@plt+0xaf50>  // b.tcont
  40cb78:	mov	x0, #0x0                   	// #0
  40cb7c:	b	40cbd0 <__fxstatat@plt+0xafa0>
  40cb80:	ldr	w0, [sp, #72]
  40cb84:	bl	401a00 <fdopendir@plt>
  40cb88:	str	x0, [sp, #64]
  40cb8c:	ldr	x0, [sp, #64]
  40cb90:	cmp	x0, #0x0
  40cb94:	b.eq	40cba8 <__fxstatat@plt+0xaf78>  // b.none
  40cb98:	ldr	x0, [sp, #24]
  40cb9c:	ldr	w1, [sp, #72]
  40cba0:	str	w1, [x0]
  40cba4:	b	40cbcc <__fxstatat@plt+0xaf9c>
  40cba8:	bl	401bc0 <__errno_location@plt>
  40cbac:	ldr	w0, [x0]
  40cbb0:	str	w0, [sp, #60]
  40cbb4:	ldr	w0, [sp, #72]
  40cbb8:	bl	4019d0 <close@plt>
  40cbbc:	bl	401bc0 <__errno_location@plt>
  40cbc0:	mov	x1, x0
  40cbc4:	ldr	w0, [sp, #60]
  40cbc8:	str	w0, [x1]
  40cbcc:	ldr	x0, [sp, #64]
  40cbd0:	ldp	x29, x30, [sp], #80
  40cbd4:	ret
  40cbd8:	stp	x29, x30, [sp, #-48]!
  40cbdc:	mov	x29, sp
  40cbe0:	str	w0, [sp, #28]
  40cbe4:	ldr	w0, [sp, #28]
  40cbe8:	cmp	w0, #0x0
  40cbec:	b.lt	40cc34 <__fxstatat@plt+0xb004>  // b.tstop
  40cbf0:	ldr	w0, [sp, #28]
  40cbf4:	cmp	w0, #0x2
  40cbf8:	b.gt	40cc34 <__fxstatat@plt+0xb004>
  40cbfc:	ldr	w0, [sp, #28]
  40cc00:	bl	40d8ac <__fxstatat@plt+0xbc7c>
  40cc04:	str	w0, [sp, #44]
  40cc08:	bl	401bc0 <__errno_location@plt>
  40cc0c:	ldr	w0, [x0]
  40cc10:	str	w0, [sp, #40]
  40cc14:	ldr	w0, [sp, #28]
  40cc18:	bl	4019d0 <close@plt>
  40cc1c:	bl	401bc0 <__errno_location@plt>
  40cc20:	mov	x1, x0
  40cc24:	ldr	w0, [sp, #40]
  40cc28:	str	w0, [x1]
  40cc2c:	ldr	w0, [sp, #44]
  40cc30:	str	w0, [sp, #28]
  40cc34:	ldr	w0, [sp, #28]
  40cc38:	ldp	x29, x30, [sp], #48
  40cc3c:	ret
  40cc40:	stp	x29, x30, [sp, #-48]!
  40cc44:	mov	x29, sp
  40cc48:	str	x0, [sp, #24]
  40cc4c:	str	wzr, [sp, #44]
  40cc50:	str	wzr, [sp, #40]
  40cc54:	ldr	x0, [sp, #24]
  40cc58:	bl	4018e0 <fileno@plt>
  40cc5c:	str	w0, [sp, #36]
  40cc60:	ldr	w0, [sp, #36]
  40cc64:	cmp	w0, #0x0
  40cc68:	b.ge	40cc78 <__fxstatat@plt+0xb048>  // b.tcont
  40cc6c:	ldr	x0, [sp, #24]
  40cc70:	bl	4018f0 <fclose@plt>
  40cc74:	b	40ccf4 <__fxstatat@plt+0xb0c4>
  40cc78:	ldr	x0, [sp, #24]
  40cc7c:	bl	401b70 <__freading@plt>
  40cc80:	cmp	w0, #0x0
  40cc84:	b.eq	40cca4 <__fxstatat@plt+0xb074>  // b.none
  40cc88:	ldr	x0, [sp, #24]
  40cc8c:	bl	4018e0 <fileno@plt>
  40cc90:	mov	w2, #0x1                   	// #1
  40cc94:	mov	x1, #0x0                   	// #0
  40cc98:	bl	4018b0 <lseek@plt>
  40cc9c:	cmn	x0, #0x1
  40cca0:	b.eq	40ccc0 <__fxstatat@plt+0xb090>  // b.none
  40cca4:	ldr	x0, [sp, #24]
  40cca8:	bl	40d1e0 <__fxstatat@plt+0xb5b0>
  40ccac:	cmp	w0, #0x0
  40ccb0:	b.eq	40ccc0 <__fxstatat@plt+0xb090>  // b.none
  40ccb4:	bl	401bc0 <__errno_location@plt>
  40ccb8:	ldr	w0, [x0]
  40ccbc:	str	w0, [sp, #44]
  40ccc0:	ldr	x0, [sp, #24]
  40ccc4:	bl	4018f0 <fclose@plt>
  40ccc8:	str	w0, [sp, #40]
  40cccc:	ldr	w0, [sp, #44]
  40ccd0:	cmp	w0, #0x0
  40ccd4:	b.eq	40ccf0 <__fxstatat@plt+0xb0c0>  // b.none
  40ccd8:	bl	401bc0 <__errno_location@plt>
  40ccdc:	mov	x1, x0
  40cce0:	ldr	w0, [sp, #44]
  40cce4:	str	w0, [x1]
  40cce8:	mov	w0, #0xffffffff            	// #-1
  40ccec:	str	w0, [sp, #40]
  40ccf0:	ldr	w0, [sp, #40]
  40ccf4:	ldp	x29, x30, [sp], #48
  40ccf8:	ret
  40ccfc:	stp	x29, x30, [sp, #-272]!
  40cd00:	mov	x29, sp
  40cd04:	str	w0, [sp, #28]
  40cd08:	str	w1, [sp, #24]
  40cd0c:	str	x2, [sp, #224]
  40cd10:	str	x3, [sp, #232]
  40cd14:	str	x4, [sp, #240]
  40cd18:	str	x5, [sp, #248]
  40cd1c:	str	x6, [sp, #256]
  40cd20:	str	x7, [sp, #264]
  40cd24:	str	q0, [sp, #96]
  40cd28:	str	q1, [sp, #112]
  40cd2c:	str	q2, [sp, #128]
  40cd30:	str	q3, [sp, #144]
  40cd34:	str	q4, [sp, #160]
  40cd38:	str	q5, [sp, #176]
  40cd3c:	str	q6, [sp, #192]
  40cd40:	str	q7, [sp, #208]
  40cd44:	mov	w0, #0xffffffff            	// #-1
  40cd48:	str	w0, [sp, #92]
  40cd4c:	add	x0, sp, #0x110
  40cd50:	str	x0, [sp, #40]
  40cd54:	add	x0, sp, #0x110
  40cd58:	str	x0, [sp, #48]
  40cd5c:	add	x0, sp, #0xe0
  40cd60:	str	x0, [sp, #56]
  40cd64:	mov	w0, #0xffffffd0            	// #-48
  40cd68:	str	w0, [sp, #64]
  40cd6c:	mov	w0, #0xffffff80            	// #-128
  40cd70:	str	w0, [sp, #68]
  40cd74:	ldr	w0, [sp, #24]
  40cd78:	cmp	w0, #0x0
  40cd7c:	b.eq	40cd90 <__fxstatat@plt+0xb160>  // b.none
  40cd80:	ldr	w0, [sp, #24]
  40cd84:	cmp	w0, #0x406
  40cd88:	b.eq	40cdfc <__fxstatat@plt+0xb1cc>  // b.none
  40cd8c:	b	40ce68 <__fxstatat@plt+0xb238>
  40cd90:	ldr	w1, [sp, #64]
  40cd94:	ldr	x0, [sp, #40]
  40cd98:	cmp	w1, #0x0
  40cd9c:	b.lt	40cdb0 <__fxstatat@plt+0xb180>  // b.tstop
  40cda0:	add	x1, x0, #0xb
  40cda4:	and	x1, x1, #0xfffffffffffffff8
  40cda8:	str	x1, [sp, #40]
  40cdac:	b	40cde0 <__fxstatat@plt+0xb1b0>
  40cdb0:	add	w2, w1, #0x8
  40cdb4:	str	w2, [sp, #64]
  40cdb8:	ldr	w2, [sp, #64]
  40cdbc:	cmp	w2, #0x0
  40cdc0:	b.le	40cdd4 <__fxstatat@plt+0xb1a4>
  40cdc4:	add	x1, x0, #0xb
  40cdc8:	and	x1, x1, #0xfffffffffffffff8
  40cdcc:	str	x1, [sp, #40]
  40cdd0:	b	40cde0 <__fxstatat@plt+0xb1b0>
  40cdd4:	ldr	x2, [sp, #48]
  40cdd8:	sxtw	x0, w1
  40cddc:	add	x0, x2, x0
  40cde0:	ldr	w0, [x0]
  40cde4:	str	w0, [sp, #84]
  40cde8:	ldr	w1, [sp, #84]
  40cdec:	ldr	w0, [sp, #28]
  40cdf0:	bl	40d038 <__fxstatat@plt+0xb408>
  40cdf4:	str	w0, [sp, #92]
  40cdf8:	b	40d02c <__fxstatat@plt+0xb3fc>
  40cdfc:	ldr	w1, [sp, #64]
  40ce00:	ldr	x0, [sp, #40]
  40ce04:	cmp	w1, #0x0
  40ce08:	b.lt	40ce1c <__fxstatat@plt+0xb1ec>  // b.tstop
  40ce0c:	add	x1, x0, #0xb
  40ce10:	and	x1, x1, #0xfffffffffffffff8
  40ce14:	str	x1, [sp, #40]
  40ce18:	b	40ce4c <__fxstatat@plt+0xb21c>
  40ce1c:	add	w2, w1, #0x8
  40ce20:	str	w2, [sp, #64]
  40ce24:	ldr	w2, [sp, #64]
  40ce28:	cmp	w2, #0x0
  40ce2c:	b.le	40ce40 <__fxstatat@plt+0xb210>
  40ce30:	add	x1, x0, #0xb
  40ce34:	and	x1, x1, #0xfffffffffffffff8
  40ce38:	str	x1, [sp, #40]
  40ce3c:	b	40ce4c <__fxstatat@plt+0xb21c>
  40ce40:	ldr	x2, [sp, #48]
  40ce44:	sxtw	x0, w1
  40ce48:	add	x0, x2, x0
  40ce4c:	ldr	w0, [x0]
  40ce50:	str	w0, [sp, #88]
  40ce54:	ldr	w1, [sp, #88]
  40ce58:	ldr	w0, [sp, #28]
  40ce5c:	bl	40d068 <__fxstatat@plt+0xb438>
  40ce60:	str	w0, [sp, #92]
  40ce64:	b	40d02c <__fxstatat@plt+0xb3fc>
  40ce68:	ldr	w0, [sp, #24]
  40ce6c:	cmp	w0, #0xb
  40ce70:	b.gt	40cf18 <__fxstatat@plt+0xb2e8>
  40ce74:	ldr	w0, [sp, #24]
  40ce78:	cmp	w0, #0x0
  40ce7c:	b.ge	40ced0 <__fxstatat@plt+0xb2a0>  // b.tcont
  40ce80:	b	40cfb8 <__fxstatat@plt+0xb388>
  40ce84:	ldr	w0, [sp, #24]
  40ce88:	sub	w0, w0, #0x400
  40ce8c:	mov	x1, #0x1                   	// #1
  40ce90:	lsl	x0, x1, x0
  40ce94:	mov	x1, #0x2c5                 	// #709
  40ce98:	and	x1, x0, x1
  40ce9c:	cmp	x1, #0x0
  40cea0:	cset	w1, ne  // ne = any
  40cea4:	and	w1, w1, #0xff
  40cea8:	cmp	w1, #0x0
  40ceac:	b.ne	40cf48 <__fxstatat@plt+0xb318>  // b.any
  40ceb0:	mov	x1, #0x502                 	// #1282
  40ceb4:	and	x0, x0, x1
  40ceb8:	cmp	x0, #0x0
  40cebc:	cset	w0, ne  // ne = any
  40cec0:	and	w0, w0, #0xff
  40cec4:	cmp	w0, #0x0
  40cec8:	b.ne	40cf34 <__fxstatat@plt+0xb304>  // b.any
  40cecc:	b	40cfb8 <__fxstatat@plt+0xb388>
  40ced0:	ldr	w0, [sp, #24]
  40ced4:	mov	x1, #0x1                   	// #1
  40ced8:	lsl	x0, x1, x0
  40cedc:	mov	x1, #0x515                 	// #1301
  40cee0:	and	x1, x0, x1
  40cee4:	cmp	x1, #0x0
  40cee8:	cset	w1, ne  // ne = any
  40ceec:	and	w1, w1, #0xff
  40cef0:	cmp	w1, #0x0
  40cef4:	b.ne	40cf48 <__fxstatat@plt+0xb318>  // b.any
  40cef8:	mov	x1, #0xa0a                 	// #2570
  40cefc:	and	x0, x0, x1
  40cf00:	cmp	x0, #0x0
  40cf04:	cset	w0, ne  // ne = any
  40cf08:	and	w0, w0, #0xff
  40cf0c:	cmp	w0, #0x0
  40cf10:	b.ne	40cf34 <__fxstatat@plt+0xb304>  // b.any
  40cf14:	b	40cfb8 <__fxstatat@plt+0xb388>
  40cf18:	ldr	w0, [sp, #24]
  40cf1c:	cmp	w0, #0x40a
  40cf20:	b.gt	40cfb8 <__fxstatat@plt+0xb388>
  40cf24:	ldr	w0, [sp, #24]
  40cf28:	cmp	w0, #0x400
  40cf2c:	b.ge	40ce84 <__fxstatat@plt+0xb254>  // b.tcont
  40cf30:	b	40cfb8 <__fxstatat@plt+0xb388>
  40cf34:	ldr	w1, [sp, #24]
  40cf38:	ldr	w0, [sp, #28]
  40cf3c:	bl	401af0 <fcntl@plt>
  40cf40:	str	w0, [sp, #92]
  40cf44:	b	40d028 <__fxstatat@plt+0xb3f8>
  40cf48:	ldr	w1, [sp, #64]
  40cf4c:	ldr	x0, [sp, #40]
  40cf50:	cmp	w1, #0x0
  40cf54:	b.lt	40cf68 <__fxstatat@plt+0xb338>  // b.tstop
  40cf58:	add	x1, x0, #0xb
  40cf5c:	and	x1, x1, #0xfffffffffffffff8
  40cf60:	str	x1, [sp, #40]
  40cf64:	b	40cf98 <__fxstatat@plt+0xb368>
  40cf68:	add	w2, w1, #0x8
  40cf6c:	str	w2, [sp, #64]
  40cf70:	ldr	w2, [sp, #64]
  40cf74:	cmp	w2, #0x0
  40cf78:	b.le	40cf8c <__fxstatat@plt+0xb35c>
  40cf7c:	add	x1, x0, #0xb
  40cf80:	and	x1, x1, #0xfffffffffffffff8
  40cf84:	str	x1, [sp, #40]
  40cf88:	b	40cf98 <__fxstatat@plt+0xb368>
  40cf8c:	ldr	x2, [sp, #48]
  40cf90:	sxtw	x0, w1
  40cf94:	add	x0, x2, x0
  40cf98:	ldr	w0, [x0]
  40cf9c:	str	w0, [sp, #80]
  40cfa0:	ldr	w2, [sp, #80]
  40cfa4:	ldr	w1, [sp, #24]
  40cfa8:	ldr	w0, [sp, #28]
  40cfac:	bl	401af0 <fcntl@plt>
  40cfb0:	str	w0, [sp, #92]
  40cfb4:	b	40d028 <__fxstatat@plt+0xb3f8>
  40cfb8:	ldr	w1, [sp, #64]
  40cfbc:	ldr	x0, [sp, #40]
  40cfc0:	cmp	w1, #0x0
  40cfc4:	b.lt	40cfd8 <__fxstatat@plt+0xb3a8>  // b.tstop
  40cfc8:	add	x1, x0, #0xf
  40cfcc:	and	x1, x1, #0xfffffffffffffff8
  40cfd0:	str	x1, [sp, #40]
  40cfd4:	b	40d008 <__fxstatat@plt+0xb3d8>
  40cfd8:	add	w2, w1, #0x8
  40cfdc:	str	w2, [sp, #64]
  40cfe0:	ldr	w2, [sp, #64]
  40cfe4:	cmp	w2, #0x0
  40cfe8:	b.le	40cffc <__fxstatat@plt+0xb3cc>
  40cfec:	add	x1, x0, #0xf
  40cff0:	and	x1, x1, #0xfffffffffffffff8
  40cff4:	str	x1, [sp, #40]
  40cff8:	b	40d008 <__fxstatat@plt+0xb3d8>
  40cffc:	ldr	x2, [sp, #48]
  40d000:	sxtw	x0, w1
  40d004:	add	x0, x2, x0
  40d008:	ldr	x0, [x0]
  40d00c:	str	x0, [sp, #72]
  40d010:	ldr	x2, [sp, #72]
  40d014:	ldr	w1, [sp, #24]
  40d018:	ldr	w0, [sp, #28]
  40d01c:	bl	401af0 <fcntl@plt>
  40d020:	str	w0, [sp, #92]
  40d024:	nop
  40d028:	nop
  40d02c:	ldr	w0, [sp, #92]
  40d030:	ldp	x29, x30, [sp], #272
  40d034:	ret
  40d038:	stp	x29, x30, [sp, #-48]!
  40d03c:	mov	x29, sp
  40d040:	str	w0, [sp, #28]
  40d044:	str	w1, [sp, #24]
  40d048:	ldr	w2, [sp, #24]
  40d04c:	mov	w1, #0x0                   	// #0
  40d050:	ldr	w0, [sp, #28]
  40d054:	bl	401af0 <fcntl@plt>
  40d058:	str	w0, [sp, #44]
  40d05c:	ldr	w0, [sp, #44]
  40d060:	ldp	x29, x30, [sp], #48
  40d064:	ret
  40d068:	stp	x29, x30, [sp, #-48]!
  40d06c:	mov	x29, sp
  40d070:	str	w0, [sp, #28]
  40d074:	str	w1, [sp, #24]
  40d078:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  40d07c:	add	x0, x0, #0x468
  40d080:	ldr	w0, [x0]
  40d084:	cmp	w0, #0x0
  40d088:	b.lt	40d100 <__fxstatat@plt+0xb4d0>  // b.tstop
  40d08c:	ldr	w2, [sp, #24]
  40d090:	mov	w1, #0x406                 	// #1030
  40d094:	ldr	w0, [sp, #28]
  40d098:	bl	401af0 <fcntl@plt>
  40d09c:	str	w0, [sp, #44]
  40d0a0:	ldr	w0, [sp, #44]
  40d0a4:	cmp	w0, #0x0
  40d0a8:	b.ge	40d0bc <__fxstatat@plt+0xb48c>  // b.tcont
  40d0ac:	bl	401bc0 <__errno_location@plt>
  40d0b0:	ldr	w0, [x0]
  40d0b4:	cmp	w0, #0x16
  40d0b8:	b.eq	40d0d0 <__fxstatat@plt+0xb4a0>  // b.none
  40d0bc:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  40d0c0:	add	x0, x0, #0x468
  40d0c4:	mov	w1, #0x1                   	// #1
  40d0c8:	str	w1, [x0]
  40d0cc:	b	40d110 <__fxstatat@plt+0xb4e0>
  40d0d0:	ldr	w1, [sp, #24]
  40d0d4:	ldr	w0, [sp, #28]
  40d0d8:	bl	40d038 <__fxstatat@plt+0xb408>
  40d0dc:	str	w0, [sp, #44]
  40d0e0:	ldr	w0, [sp, #44]
  40d0e4:	cmp	w0, #0x0
  40d0e8:	b.lt	40d110 <__fxstatat@plt+0xb4e0>  // b.tstop
  40d0ec:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  40d0f0:	add	x0, x0, #0x468
  40d0f4:	mov	w1, #0xffffffff            	// #-1
  40d0f8:	str	w1, [x0]
  40d0fc:	b	40d110 <__fxstatat@plt+0xb4e0>
  40d100:	ldr	w1, [sp, #24]
  40d104:	ldr	w0, [sp, #28]
  40d108:	bl	40d038 <__fxstatat@plt+0xb408>
  40d10c:	str	w0, [sp, #44]
  40d110:	ldr	w0, [sp, #44]
  40d114:	cmp	w0, #0x0
  40d118:	b.lt	40d198 <__fxstatat@plt+0xb568>  // b.tstop
  40d11c:	adrp	x0, 422000 <__fxstatat@plt+0x203d0>
  40d120:	add	x0, x0, #0x468
  40d124:	ldr	w0, [x0]
  40d128:	cmn	w0, #0x1
  40d12c:	b.ne	40d198 <__fxstatat@plt+0xb568>  // b.any
  40d130:	mov	w1, #0x1                   	// #1
  40d134:	ldr	w0, [sp, #44]
  40d138:	bl	401af0 <fcntl@plt>
  40d13c:	str	w0, [sp, #40]
  40d140:	ldr	w0, [sp, #40]
  40d144:	cmp	w0, #0x0
  40d148:	b.lt	40d16c <__fxstatat@plt+0xb53c>  // b.tstop
  40d14c:	ldr	w0, [sp, #40]
  40d150:	orr	w0, w0, #0x1
  40d154:	mov	w2, w0
  40d158:	mov	w1, #0x2                   	// #2
  40d15c:	ldr	w0, [sp, #44]
  40d160:	bl	401af0 <fcntl@plt>
  40d164:	cmn	w0, #0x1
  40d168:	b.ne	40d198 <__fxstatat@plt+0xb568>  // b.any
  40d16c:	bl	401bc0 <__errno_location@plt>
  40d170:	ldr	w0, [x0]
  40d174:	str	w0, [sp, #36]
  40d178:	ldr	w0, [sp, #44]
  40d17c:	bl	4019d0 <close@plt>
  40d180:	bl	401bc0 <__errno_location@plt>
  40d184:	mov	x1, x0
  40d188:	ldr	w0, [sp, #36]
  40d18c:	str	w0, [x1]
  40d190:	mov	w0, #0xffffffff            	// #-1
  40d194:	str	w0, [sp, #44]
  40d198:	ldr	w0, [sp, #44]
  40d19c:	ldp	x29, x30, [sp], #48
  40d1a0:	ret
  40d1a4:	stp	x29, x30, [sp, #-32]!
  40d1a8:	mov	x29, sp
  40d1ac:	str	x0, [sp, #24]
  40d1b0:	ldr	x0, [sp, #24]
  40d1b4:	ldr	w0, [x0]
  40d1b8:	and	w0, w0, #0x100
  40d1bc:	cmp	w0, #0x0
  40d1c0:	b.eq	40d1d4 <__fxstatat@plt+0xb5a4>  // b.none
  40d1c4:	mov	w2, #0x1                   	// #1
  40d1c8:	mov	x1, #0x0                   	// #0
  40d1cc:	ldr	x0, [sp, #24]
  40d1d0:	bl	40d22c <__fxstatat@plt+0xb5fc>
  40d1d4:	nop
  40d1d8:	ldp	x29, x30, [sp], #32
  40d1dc:	ret
  40d1e0:	stp	x29, x30, [sp, #-32]!
  40d1e4:	mov	x29, sp
  40d1e8:	str	x0, [sp, #24]
  40d1ec:	ldr	x0, [sp, #24]
  40d1f0:	cmp	x0, #0x0
  40d1f4:	b.eq	40d208 <__fxstatat@plt+0xb5d8>  // b.none
  40d1f8:	ldr	x0, [sp, #24]
  40d1fc:	bl	401b70 <__freading@plt>
  40d200:	cmp	w0, #0x0
  40d204:	b.ne	40d214 <__fxstatat@plt+0xb5e4>  // b.any
  40d208:	ldr	x0, [sp, #24]
  40d20c:	bl	401b00 <fflush@plt>
  40d210:	b	40d224 <__fxstatat@plt+0xb5f4>
  40d214:	ldr	x0, [sp, #24]
  40d218:	bl	40d1a4 <__fxstatat@plt+0xb574>
  40d21c:	ldr	x0, [sp, #24]
  40d220:	bl	401b00 <fflush@plt>
  40d224:	ldp	x29, x30, [sp], #32
  40d228:	ret
  40d22c:	stp	x29, x30, [sp, #-64]!
  40d230:	mov	x29, sp
  40d234:	str	x0, [sp, #40]
  40d238:	str	x1, [sp, #32]
  40d23c:	str	w2, [sp, #28]
  40d240:	ldr	x0, [sp, #40]
  40d244:	ldr	x1, [x0, #16]
  40d248:	ldr	x0, [sp, #40]
  40d24c:	ldr	x0, [x0, #8]
  40d250:	cmp	x1, x0
  40d254:	b.ne	40d2d4 <__fxstatat@plt+0xb6a4>  // b.any
  40d258:	ldr	x0, [sp, #40]
  40d25c:	ldr	x1, [x0, #40]
  40d260:	ldr	x0, [sp, #40]
  40d264:	ldr	x0, [x0, #32]
  40d268:	cmp	x1, x0
  40d26c:	b.ne	40d2d4 <__fxstatat@plt+0xb6a4>  // b.any
  40d270:	ldr	x0, [sp, #40]
  40d274:	ldr	x0, [x0, #72]
  40d278:	cmp	x0, #0x0
  40d27c:	b.ne	40d2d4 <__fxstatat@plt+0xb6a4>  // b.any
  40d280:	ldr	x0, [sp, #40]
  40d284:	bl	4018e0 <fileno@plt>
  40d288:	ldr	w2, [sp, #28]
  40d28c:	ldr	x1, [sp, #32]
  40d290:	bl	4018b0 <lseek@plt>
  40d294:	str	x0, [sp, #56]
  40d298:	ldr	x0, [sp, #56]
  40d29c:	cmn	x0, #0x1
  40d2a0:	b.ne	40d2ac <__fxstatat@plt+0xb67c>  // b.any
  40d2a4:	mov	w0, #0xffffffff            	// #-1
  40d2a8:	b	40d2e4 <__fxstatat@plt+0xb6b4>
  40d2ac:	ldr	x0, [sp, #40]
  40d2b0:	ldr	w0, [x0]
  40d2b4:	and	w1, w0, #0xffffffef
  40d2b8:	ldr	x0, [sp, #40]
  40d2bc:	str	w1, [x0]
  40d2c0:	ldr	x0, [sp, #40]
  40d2c4:	ldr	x1, [sp, #56]
  40d2c8:	str	x1, [x0, #144]
  40d2cc:	mov	w0, #0x0                   	// #0
  40d2d0:	b	40d2e4 <__fxstatat@plt+0xb6b4>
  40d2d4:	ldr	w2, [sp, #28]
  40d2d8:	ldr	x1, [sp, #32]
  40d2dc:	ldr	x0, [sp, #40]
  40d2e0:	bl	401a90 <fseeko@plt>
  40d2e4:	ldp	x29, x30, [sp], #64
  40d2e8:	ret
  40d2ec:	sub	sp, sp, #0x10
  40d2f0:	str	x0, [sp, #8]
  40d2f4:	str	w1, [sp, #4]
  40d2f8:	ldr	w0, [sp, #4]
  40d2fc:	ldr	x1, [sp, #8]
  40d300:	neg	w0, w0
  40d304:	ror	x0, x1, x0
  40d308:	add	sp, sp, #0x10
  40d30c:	ret
  40d310:	sub	sp, sp, #0x10
  40d314:	str	x0, [sp, #8]
  40d318:	str	w1, [sp, #4]
  40d31c:	ldr	w0, [sp, #4]
  40d320:	ldr	x1, [sp, #8]
  40d324:	ror	x0, x1, x0
  40d328:	add	sp, sp, #0x10
  40d32c:	ret
  40d330:	sub	sp, sp, #0x10
  40d334:	str	w0, [sp, #12]
  40d338:	str	w1, [sp, #8]
  40d33c:	ldr	w0, [sp, #8]
  40d340:	ldr	w1, [sp, #12]
  40d344:	neg	w0, w0
  40d348:	ror	w0, w1, w0
  40d34c:	add	sp, sp, #0x10
  40d350:	ret
  40d354:	sub	sp, sp, #0x10
  40d358:	str	w0, [sp, #12]
  40d35c:	str	w1, [sp, #8]
  40d360:	ldr	w0, [sp, #8]
  40d364:	ldr	w1, [sp, #12]
  40d368:	ror	w0, w1, w0
  40d36c:	add	sp, sp, #0x10
  40d370:	ret
  40d374:	sub	sp, sp, #0x10
  40d378:	str	x0, [sp, #8]
  40d37c:	str	w1, [sp, #4]
  40d380:	ldr	w0, [sp, #4]
  40d384:	ldr	x1, [sp, #8]
  40d388:	lsl	x1, x1, x0
  40d38c:	ldr	w0, [sp, #4]
  40d390:	mov	w2, #0x40                  	// #64
  40d394:	sub	w0, w2, w0
  40d398:	ldr	x2, [sp, #8]
  40d39c:	lsr	x0, x2, x0
  40d3a0:	orr	x0, x1, x0
  40d3a4:	add	sp, sp, #0x10
  40d3a8:	ret
  40d3ac:	sub	sp, sp, #0x10
  40d3b0:	str	x0, [sp, #8]
  40d3b4:	str	w1, [sp, #4]
  40d3b8:	ldr	w0, [sp, #4]
  40d3bc:	ldr	x1, [sp, #8]
  40d3c0:	lsr	x1, x1, x0
  40d3c4:	ldr	w0, [sp, #4]
  40d3c8:	mov	w2, #0x40                  	// #64
  40d3cc:	sub	w0, w2, w0
  40d3d0:	ldr	x2, [sp, #8]
  40d3d4:	lsl	x0, x2, x0
  40d3d8:	orr	x0, x1, x0
  40d3dc:	add	sp, sp, #0x10
  40d3e0:	ret
  40d3e4:	sub	sp, sp, #0x10
  40d3e8:	strh	w0, [sp, #14]
  40d3ec:	str	w1, [sp, #8]
  40d3f0:	ldrh	w1, [sp, #14]
  40d3f4:	ldr	w0, [sp, #8]
  40d3f8:	lsl	w0, w1, w0
  40d3fc:	sxth	w1, w0
  40d400:	ldrh	w2, [sp, #14]
  40d404:	mov	w3, #0x10                  	// #16
  40d408:	ldr	w0, [sp, #8]
  40d40c:	sub	w0, w3, w0
  40d410:	asr	w0, w2, w0
  40d414:	sxth	w0, w0
  40d418:	orr	w0, w1, w0
  40d41c:	sxth	w0, w0
  40d420:	and	w0, w0, #0xffff
  40d424:	add	sp, sp, #0x10
  40d428:	ret
  40d42c:	sub	sp, sp, #0x10
  40d430:	strh	w0, [sp, #14]
  40d434:	str	w1, [sp, #8]
  40d438:	ldrh	w1, [sp, #14]
  40d43c:	ldr	w0, [sp, #8]
  40d440:	asr	w0, w1, w0
  40d444:	sxth	w1, w0
  40d448:	ldrh	w2, [sp, #14]
  40d44c:	mov	w3, #0x10                  	// #16
  40d450:	ldr	w0, [sp, #8]
  40d454:	sub	w0, w3, w0
  40d458:	lsl	w0, w2, w0
  40d45c:	sxth	w0, w0
  40d460:	orr	w0, w1, w0
  40d464:	sxth	w0, w0
  40d468:	and	w0, w0, #0xffff
  40d46c:	add	sp, sp, #0x10
  40d470:	ret
  40d474:	sub	sp, sp, #0x10
  40d478:	strb	w0, [sp, #15]
  40d47c:	str	w1, [sp, #8]
  40d480:	ldrb	w1, [sp, #15]
  40d484:	ldr	w0, [sp, #8]
  40d488:	lsl	w0, w1, w0
  40d48c:	sxtb	w1, w0
  40d490:	ldrb	w2, [sp, #15]
  40d494:	mov	w3, #0x8                   	// #8
  40d498:	ldr	w0, [sp, #8]
  40d49c:	sub	w0, w3, w0
  40d4a0:	asr	w0, w2, w0
  40d4a4:	sxtb	w0, w0
  40d4a8:	orr	w0, w1, w0
  40d4ac:	sxtb	w0, w0
  40d4b0:	and	w0, w0, #0xff
  40d4b4:	add	sp, sp, #0x10
  40d4b8:	ret
  40d4bc:	sub	sp, sp, #0x10
  40d4c0:	strb	w0, [sp, #15]
  40d4c4:	str	w1, [sp, #8]
  40d4c8:	ldrb	w1, [sp, #15]
  40d4cc:	ldr	w0, [sp, #8]
  40d4d0:	asr	w0, w1, w0
  40d4d4:	sxtb	w1, w0
  40d4d8:	ldrb	w2, [sp, #15]
  40d4dc:	mov	w3, #0x8                   	// #8
  40d4e0:	ldr	w0, [sp, #8]
  40d4e4:	sub	w0, w3, w0
  40d4e8:	lsl	w0, w2, w0
  40d4ec:	sxtb	w0, w0
  40d4f0:	orr	w0, w1, w0
  40d4f4:	sxtb	w0, w0
  40d4f8:	and	w0, w0, #0xff
  40d4fc:	add	sp, sp, #0x10
  40d500:	ret
  40d504:	sub	sp, sp, #0x10
  40d508:	str	w0, [sp, #12]
  40d50c:	ldr	w0, [sp, #12]
  40d510:	cmp	w0, #0x7a
  40d514:	b.gt	40d558 <__fxstatat@plt+0xb928>
  40d518:	ldr	w0, [sp, #12]
  40d51c:	cmp	w0, #0x61
  40d520:	b.ge	40d550 <__fxstatat@plt+0xb920>  // b.tcont
  40d524:	ldr	w0, [sp, #12]
  40d528:	cmp	w0, #0x39
  40d52c:	b.gt	40d540 <__fxstatat@plt+0xb910>
  40d530:	ldr	w0, [sp, #12]
  40d534:	cmp	w0, #0x30
  40d538:	b.ge	40d550 <__fxstatat@plt+0xb920>  // b.tcont
  40d53c:	b	40d558 <__fxstatat@plt+0xb928>
  40d540:	ldr	w0, [sp, #12]
  40d544:	sub	w0, w0, #0x41
  40d548:	cmp	w0, #0x19
  40d54c:	b.hi	40d558 <__fxstatat@plt+0xb928>  // b.pmore
  40d550:	mov	w0, #0x1                   	// #1
  40d554:	b	40d55c <__fxstatat@plt+0xb92c>
  40d558:	mov	w0, #0x0                   	// #0
  40d55c:	add	sp, sp, #0x10
  40d560:	ret
  40d564:	sub	sp, sp, #0x10
  40d568:	str	w0, [sp, #12]
  40d56c:	ldr	w0, [sp, #12]
  40d570:	cmp	w0, #0x5a
  40d574:	b.gt	40d588 <__fxstatat@plt+0xb958>
  40d578:	ldr	w0, [sp, #12]
  40d57c:	cmp	w0, #0x41
  40d580:	b.ge	40d598 <__fxstatat@plt+0xb968>  // b.tcont
  40d584:	b	40d5a0 <__fxstatat@plt+0xb970>
  40d588:	ldr	w0, [sp, #12]
  40d58c:	sub	w0, w0, #0x61
  40d590:	cmp	w0, #0x19
  40d594:	b.hi	40d5a0 <__fxstatat@plt+0xb970>  // b.pmore
  40d598:	mov	w0, #0x1                   	// #1
  40d59c:	b	40d5a4 <__fxstatat@plt+0xb974>
  40d5a0:	mov	w0, #0x0                   	// #0
  40d5a4:	add	sp, sp, #0x10
  40d5a8:	ret
  40d5ac:	sub	sp, sp, #0x10
  40d5b0:	str	w0, [sp, #12]
  40d5b4:	ldr	w0, [sp, #12]
  40d5b8:	cmp	w0, #0x7f
  40d5bc:	b.hi	40d5c8 <__fxstatat@plt+0xb998>  // b.pmore
  40d5c0:	mov	w0, #0x1                   	// #1
  40d5c4:	b	40d5cc <__fxstatat@plt+0xb99c>
  40d5c8:	mov	w0, #0x0                   	// #0
  40d5cc:	add	sp, sp, #0x10
  40d5d0:	ret
  40d5d4:	sub	sp, sp, #0x10
  40d5d8:	str	w0, [sp, #12]
  40d5dc:	ldr	w0, [sp, #12]
  40d5e0:	cmp	w0, #0x20
  40d5e4:	b.eq	40d5f4 <__fxstatat@plt+0xb9c4>  // b.none
  40d5e8:	ldr	w0, [sp, #12]
  40d5ec:	cmp	w0, #0x9
  40d5f0:	b.ne	40d5fc <__fxstatat@plt+0xb9cc>  // b.any
  40d5f4:	mov	w0, #0x1                   	// #1
  40d5f8:	b	40d600 <__fxstatat@plt+0xb9d0>
  40d5fc:	mov	w0, #0x0                   	// #0
  40d600:	and	w0, w0, #0x1
  40d604:	and	w0, w0, #0xff
  40d608:	add	sp, sp, #0x10
  40d60c:	ret
  40d610:	sub	sp, sp, #0x10
  40d614:	str	w0, [sp, #12]
  40d618:	ldr	w0, [sp, #12]
  40d61c:	cmp	w0, #0x1f
  40d620:	b.gt	40d634 <__fxstatat@plt+0xba04>
  40d624:	ldr	w0, [sp, #12]
  40d628:	cmp	w0, #0x0
  40d62c:	b.ge	40d640 <__fxstatat@plt+0xba10>  // b.tcont
  40d630:	b	40d648 <__fxstatat@plt+0xba18>
  40d634:	ldr	w0, [sp, #12]
  40d638:	cmp	w0, #0x7f
  40d63c:	b.ne	40d648 <__fxstatat@plt+0xba18>  // b.any
  40d640:	mov	w0, #0x1                   	// #1
  40d644:	b	40d64c <__fxstatat@plt+0xba1c>
  40d648:	mov	w0, #0x0                   	// #0
  40d64c:	add	sp, sp, #0x10
  40d650:	ret
  40d654:	sub	sp, sp, #0x10
  40d658:	str	w0, [sp, #12]
  40d65c:	ldr	w0, [sp, #12]
  40d660:	sub	w0, w0, #0x30
  40d664:	cmp	w0, #0x9
  40d668:	b.hi	40d674 <__fxstatat@plt+0xba44>  // b.pmore
  40d66c:	mov	w0, #0x1                   	// #1
  40d670:	b	40d678 <__fxstatat@plt+0xba48>
  40d674:	mov	w0, #0x0                   	// #0
  40d678:	add	sp, sp, #0x10
  40d67c:	ret
  40d680:	sub	sp, sp, #0x10
  40d684:	str	w0, [sp, #12]
  40d688:	ldr	w0, [sp, #12]
  40d68c:	sub	w0, w0, #0x21
  40d690:	cmp	w0, #0x5d
  40d694:	b.hi	40d6a0 <__fxstatat@plt+0xba70>  // b.pmore
  40d698:	mov	w0, #0x1                   	// #1
  40d69c:	b	40d6a4 <__fxstatat@plt+0xba74>
  40d6a0:	mov	w0, #0x0                   	// #0
  40d6a4:	add	sp, sp, #0x10
  40d6a8:	ret
  40d6ac:	sub	sp, sp, #0x10
  40d6b0:	str	w0, [sp, #12]
  40d6b4:	ldr	w0, [sp, #12]
  40d6b8:	sub	w0, w0, #0x61
  40d6bc:	cmp	w0, #0x19
  40d6c0:	b.hi	40d6cc <__fxstatat@plt+0xba9c>  // b.pmore
  40d6c4:	mov	w0, #0x1                   	// #1
  40d6c8:	b	40d6d0 <__fxstatat@plt+0xbaa0>
  40d6cc:	mov	w0, #0x0                   	// #0
  40d6d0:	add	sp, sp, #0x10
  40d6d4:	ret
  40d6d8:	sub	sp, sp, #0x10
  40d6dc:	str	w0, [sp, #12]
  40d6e0:	ldr	w0, [sp, #12]
  40d6e4:	sub	w0, w0, #0x20
  40d6e8:	cmp	w0, #0x5e
  40d6ec:	b.hi	40d6f8 <__fxstatat@plt+0xbac8>  // b.pmore
  40d6f0:	mov	w0, #0x1                   	// #1
  40d6f4:	b	40d6fc <__fxstatat@plt+0xbacc>
  40d6f8:	mov	w0, #0x0                   	// #0
  40d6fc:	add	sp, sp, #0x10
  40d700:	ret
  40d704:	sub	sp, sp, #0x10
  40d708:	str	w0, [sp, #12]
  40d70c:	ldr	w0, [sp, #12]
  40d710:	cmp	w0, #0x7e
  40d714:	b.gt	40d770 <__fxstatat@plt+0xbb40>
  40d718:	ldr	w0, [sp, #12]
  40d71c:	cmp	w0, #0x7b
  40d720:	b.ge	40d768 <__fxstatat@plt+0xbb38>  // b.tcont
  40d724:	ldr	w0, [sp, #12]
  40d728:	cmp	w0, #0x60
  40d72c:	b.gt	40d770 <__fxstatat@plt+0xbb40>
  40d730:	ldr	w0, [sp, #12]
  40d734:	cmp	w0, #0x5b
  40d738:	b.ge	40d768 <__fxstatat@plt+0xbb38>  // b.tcont
  40d73c:	ldr	w0, [sp, #12]
  40d740:	cmp	w0, #0x2f
  40d744:	b.gt	40d758 <__fxstatat@plt+0xbb28>
  40d748:	ldr	w0, [sp, #12]
  40d74c:	cmp	w0, #0x21
  40d750:	b.ge	40d768 <__fxstatat@plt+0xbb38>  // b.tcont
  40d754:	b	40d770 <__fxstatat@plt+0xbb40>
  40d758:	ldr	w0, [sp, #12]
  40d75c:	sub	w0, w0, #0x3a
  40d760:	cmp	w0, #0x6
  40d764:	b.hi	40d770 <__fxstatat@plt+0xbb40>  // b.pmore
  40d768:	mov	w0, #0x1                   	// #1
  40d76c:	b	40d774 <__fxstatat@plt+0xbb44>
  40d770:	mov	w0, #0x0                   	// #0
  40d774:	add	sp, sp, #0x10
  40d778:	ret
  40d77c:	sub	sp, sp, #0x10
  40d780:	str	w0, [sp, #12]
  40d784:	ldr	w0, [sp, #12]
  40d788:	cmp	w0, #0xd
  40d78c:	b.gt	40d7a0 <__fxstatat@plt+0xbb70>
  40d790:	ldr	w0, [sp, #12]
  40d794:	cmp	w0, #0x9
  40d798:	b.ge	40d7ac <__fxstatat@plt+0xbb7c>  // b.tcont
  40d79c:	b	40d7b4 <__fxstatat@plt+0xbb84>
  40d7a0:	ldr	w0, [sp, #12]
  40d7a4:	cmp	w0, #0x20
  40d7a8:	b.ne	40d7b4 <__fxstatat@plt+0xbb84>  // b.any
  40d7ac:	mov	w0, #0x1                   	// #1
  40d7b0:	b	40d7b8 <__fxstatat@plt+0xbb88>
  40d7b4:	mov	w0, #0x0                   	// #0
  40d7b8:	add	sp, sp, #0x10
  40d7bc:	ret
  40d7c0:	sub	sp, sp, #0x10
  40d7c4:	str	w0, [sp, #12]
  40d7c8:	ldr	w0, [sp, #12]
  40d7cc:	sub	w0, w0, #0x41
  40d7d0:	cmp	w0, #0x19
  40d7d4:	b.hi	40d7e0 <__fxstatat@plt+0xbbb0>  // b.pmore
  40d7d8:	mov	w0, #0x1                   	// #1
  40d7dc:	b	40d7e4 <__fxstatat@plt+0xbbb4>
  40d7e0:	mov	w0, #0x0                   	// #0
  40d7e4:	add	sp, sp, #0x10
  40d7e8:	ret
  40d7ec:	sub	sp, sp, #0x10
  40d7f0:	str	w0, [sp, #12]
  40d7f4:	ldr	w0, [sp, #12]
  40d7f8:	sub	w0, w0, #0x30
  40d7fc:	cmp	w0, #0x36
  40d800:	cset	w1, hi  // hi = pmore
  40d804:	and	w1, w1, #0xff
  40d808:	cmp	w1, #0x0
  40d80c:	b.ne	40d840 <__fxstatat@plt+0xbc10>  // b.any
  40d810:	mov	x1, #0x1                   	// #1
  40d814:	lsl	x1, x1, x0
  40d818:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  40d81c:	movk	x0, #0x3ff
  40d820:	and	x0, x1, x0
  40d824:	cmp	x0, #0x0
  40d828:	cset	w0, ne  // ne = any
  40d82c:	and	w0, w0, #0xff
  40d830:	cmp	w0, #0x0
  40d834:	b.eq	40d840 <__fxstatat@plt+0xbc10>  // b.none
  40d838:	mov	w0, #0x1                   	// #1
  40d83c:	b	40d844 <__fxstatat@plt+0xbc14>
  40d840:	mov	w0, #0x0                   	// #0
  40d844:	add	sp, sp, #0x10
  40d848:	ret
  40d84c:	sub	sp, sp, #0x10
  40d850:	str	w0, [sp, #12]
  40d854:	ldr	w0, [sp, #12]
  40d858:	sub	w0, w0, #0x41
  40d85c:	cmp	w0, #0x19
  40d860:	b.hi	40d870 <__fxstatat@plt+0xbc40>  // b.pmore
  40d864:	ldr	w0, [sp, #12]
  40d868:	add	w0, w0, #0x20
  40d86c:	b	40d874 <__fxstatat@plt+0xbc44>
  40d870:	ldr	w0, [sp, #12]
  40d874:	add	sp, sp, #0x10
  40d878:	ret
  40d87c:	sub	sp, sp, #0x10
  40d880:	str	w0, [sp, #12]
  40d884:	ldr	w0, [sp, #12]
  40d888:	sub	w0, w0, #0x61
  40d88c:	cmp	w0, #0x19
  40d890:	b.hi	40d8a0 <__fxstatat@plt+0xbc70>  // b.pmore
  40d894:	ldr	w0, [sp, #12]
  40d898:	sub	w0, w0, #0x20
  40d89c:	b	40d8a4 <__fxstatat@plt+0xbc74>
  40d8a0:	ldr	w0, [sp, #12]
  40d8a4:	add	sp, sp, #0x10
  40d8a8:	ret
  40d8ac:	stp	x29, x30, [sp, #-32]!
  40d8b0:	mov	x29, sp
  40d8b4:	str	w0, [sp, #28]
  40d8b8:	mov	w2, #0x3                   	// #3
  40d8bc:	mov	w1, #0x0                   	// #0
  40d8c0:	ldr	w0, [sp, #28]
  40d8c4:	bl	40ccfc <__fxstatat@plt+0xb0cc>
  40d8c8:	ldp	x29, x30, [sp], #32
  40d8cc:	ret
  40d8d0:	stp	x29, x30, [sp, #-64]!
  40d8d4:	mov	x29, sp
  40d8d8:	stp	x19, x20, [sp, #16]
  40d8dc:	adrp	x20, 421000 <__fxstatat@plt+0x1f3d0>
  40d8e0:	add	x20, x20, #0xdf0
  40d8e4:	stp	x21, x22, [sp, #32]
  40d8e8:	adrp	x21, 421000 <__fxstatat@plt+0x1f3d0>
  40d8ec:	add	x21, x21, #0xde8
  40d8f0:	sub	x20, x20, x21
  40d8f4:	mov	w22, w0
  40d8f8:	stp	x23, x24, [sp, #48]
  40d8fc:	mov	x23, x1
  40d900:	mov	x24, x2
  40d904:	bl	401790 <mbrtowc@plt-0x40>
  40d908:	cmp	xzr, x20, asr #3
  40d90c:	b.eq	40d938 <__fxstatat@plt+0xbd08>  // b.none
  40d910:	asr	x20, x20, #3
  40d914:	mov	x19, #0x0                   	// #0
  40d918:	ldr	x3, [x21, x19, lsl #3]
  40d91c:	mov	x2, x24
  40d920:	add	x19, x19, #0x1
  40d924:	mov	x1, x23
  40d928:	mov	w0, w22
  40d92c:	blr	x3
  40d930:	cmp	x20, x19
  40d934:	b.ne	40d918 <__fxstatat@plt+0xbce8>  // b.any
  40d938:	ldp	x19, x20, [sp, #16]
  40d93c:	ldp	x21, x22, [sp, #32]
  40d940:	ldp	x23, x24, [sp, #48]
  40d944:	ldp	x29, x30, [sp], #64
  40d948:	ret
  40d94c:	nop
  40d950:	ret
  40d954:	nop
  40d958:	adrp	x2, 422000 <__fxstatat@plt+0x203d0>
  40d95c:	mov	x1, #0x0                   	// #0
  40d960:	ldr	x2, [x2, #576]
  40d964:	b	401880 <__cxa_atexit@plt>
  40d968:	mov	x2, x1
  40d96c:	mov	x1, x0
  40d970:	mov	w0, #0x0                   	// #0
  40d974:	b	401bd0 <__xstat@plt>
  40d978:	mov	x2, x1
  40d97c:	mov	w1, w0
  40d980:	mov	w0, #0x0                   	// #0
  40d984:	b	401b50 <__fxstat@plt>
  40d988:	mov	x2, x1
  40d98c:	mov	x1, x0
  40d990:	mov	w0, #0x0                   	// #0
  40d994:	b	401b40 <__lxstat@plt>
  40d998:	mov	x4, x1
  40d99c:	mov	x5, x2
  40d9a0:	mov	w1, w0
  40d9a4:	mov	x2, x4
  40d9a8:	mov	w0, #0x0                   	// #0
  40d9ac:	mov	w4, w3
  40d9b0:	mov	x3, x5
  40d9b4:	b	401c30 <__fxstatat@plt>

Disassembly of section .fini:

000000000040d9b8 <.fini>:
  40d9b8:	stp	x29, x30, [sp, #-16]!
  40d9bc:	mov	x29, sp
  40d9c0:	ldp	x29, x30, [sp], #16
  40d9c4:	ret
