|projectDraft
TxD <= Tx:inst.TxD
GClock => baud_gen:inst6.Sysclk
GClock => lab3VHDL:inst14.GClock
GClock => clk_div_rami:inst1.clock_25Mhz
GReset => baud_gen:inst6.rst_b
GReset => UART_FSM:inst5.GReset
GReset => receiver:inst3.GReset
GReset => inst9.IN0
GReset => lab3VHDL:inst14.GReset
Tx_trigger => inst4.IN0
BaudSel[2] => UART_FSM:inst5.BaudSelIn[0]
BaudSel[1] => UART_FSM:inst5.BaudSelIn[1]
BaudSel[0] => UART_FSM:inst5.BaudSelIn[2]
SSCS => lab3VHDL:inst14.SSCS
MSC[0] => lab3VHDL:inst14.MSC[0]
MSC[1] => lab3VHDL:inst14.MSC[1]
MSC[2] => lab3VHDL:inst14.MSC[2]
MSC[3] => lab3VHDL:inst14.MSC[3]
SSC[0] => lab3VHDL:inst14.SSC[0]
SSC[1] => lab3VHDL:inst14.SSC[1]
SSC[2] => lab3VHDL:inst14.SSC[2]
SSC[3] => lab3VHDL:inst14.SSC[3]
doneOneTransimission <= UART_FSM:inst5.o_doneOneTransmission
BCLkx8 <= baud_gen:inst6.BclkX8
BClk <= baud_gen:inst6.Bclk
U_SetBaudRate <= UART_FSM:inst5.SetBaudRate
U_rnotW <= UART_FSM:inst5.RnotW
startTX <= <GND>
DoneTx <= Tx:inst.DoneTx
BusOutput[0] <= UART_FSM:inst5.dataBusOutput[0]
BusOutput[1] <= UART_FSM:inst5.dataBusOutput[1]
BusOutput[2] <= UART_FSM:inst5.dataBusOutput[2]
BusOutput[3] <= UART_FSM:inst5.dataBusOutput[3]
BusOutput[4] <= UART_FSM:inst5.dataBusOutput[4]
BusOutput[5] <= UART_FSM:inst5.dataBusOutput[5]
BusOutput[6] <= UART_FSM:inst5.dataBusOutput[6]
BusOutput[7] <= UART_FSM:inst5.dataBusOutput[7]
MSTS[0] <= lab3VHDL:inst14.MSTS[0]
MSTS[1] <= lab3VHDL:inst14.MSTS[1]
MSTS[2] <= lab3VHDL:inst14.MSTS[2]
RDR[7] <= RDRout[0].DB_MAX_OUTPUT_PORT_TYPE
RDR[6] <= RDRout[1].DB_MAX_OUTPUT_PORT_TYPE
RDR[5] <= RDRout[2].DB_MAX_OUTPUT_PORT_TYPE
RDR[4] <= RDRout[3].DB_MAX_OUTPUT_PORT_TYPE
RDR[3] <= RDRout[4].DB_MAX_OUTPUT_PORT_TYPE
RDR[2] <= RDRout[5].DB_MAX_OUTPUT_PORT_TYPE
RDR[1] <= RDRout[6].DB_MAX_OUTPUT_PORT_TYPE
RDR[0] <= RDRout[7].DB_MAX_OUTPUT_PORT_TYPE
SEVSEG1[0] <= lab3VHDL:inst14.SevSegDisp1[0]
SEVSEG1[1] <= lab3VHDL:inst14.SevSegDisp1[1]
SEVSEG1[2] <= lab3VHDL:inst14.SevSegDisp1[2]
SEVSEG1[3] <= lab3VHDL:inst14.SevSegDisp1[3]
SEVSEG1[4] <= lab3VHDL:inst14.SevSegDisp1[4]
SEVSEG1[5] <= lab3VHDL:inst14.SevSegDisp1[5]
SEVSEG1[6] <= lab3VHDL:inst14.SevSegDisp1[6]
SEVSEG2[0] <= lab3VHDL:inst14.SevSegDisp2[0]
SEVSEG2[1] <= lab3VHDL:inst14.SevSegDisp2[1]
SEVSEG2[2] <= lab3VHDL:inst14.SevSegDisp2[2]
SEVSEG2[3] <= lab3VHDL:inst14.SevSegDisp2[3]
SEVSEG2[4] <= lab3VHDL:inst14.SevSegDisp2[4]
SEVSEG2[5] <= lab3VHDL:inst14.SevSegDisp2[5]
SEVSEG2[6] <= lab3VHDL:inst14.SevSegDisp2[6]
SSTS[0] <= lab3VHDL:inst14.SSTS[0]
SSTS[1] <= lab3VHDL:inst14.SSTS[1]
SSTS[2] <= lab3VHDL:inst14.SSTS[2]
statess_out_rx[0] <= receiver:inst3.states_out[0]
statess_out_rx[1] <= receiver:inst3.states_out[1]
statess_out_rx[2] <= receiver:inst3.states_out[2]
statess_out_rx[3] <= receiver:inst3.states_out[3]
statess_out_rx[4] <= receiver:inst3.states_out[4]
statess_out_rx[5] <= receiver:inst3.states_out[5]
Tx_sattes[0] <= Tx_states[0].DB_MAX_OUTPUT_PORT_TYPE
Tx_sattes[1] <= Tx_states[1].DB_MAX_OUTPUT_PORT_TYPE
U_AddressBus[0] <= UART_FSM:inst5.AddressBus[0]
U_AddressBus[1] <= UART_FSM:inst5.AddressBus[1]
U_o_counter[0] <= UART_FSM:inst5.o_counter_out[0]
U_o_counter[1] <= UART_FSM:inst5.o_counter_out[1]
U_o_counter[2] <= UART_FSM:inst5.o_counter_out[2]
U_o_counter[3] <= UART_FSM:inst5.o_counter_out[3]
U_SetTxRx[0] <= UART_FSM:inst5.SelTxRx[0]
U_SetTxRx[1] <= UART_FSM:inst5.SelTxRx[1]
U_states[0] <= UART_FSM:inst5.o_s0
U_states[1] <= UART_FSM:inst5.o_s1
U_states[2] <= UART_FSM:inst5.o_s2


|projectDraft|Tx:inst
TxD <= endFF_2:inst13.o_q
GResetBar => Tx_controller:inst.GResetBar
GResetBar => eightBitRegister:inst4.i_resetBar
BClk => Tx_controller:inst.BClk
BClk => four_bit_register_reset_increment:inst1.clk
BClk => eight_bit_right_shift_register:inst5.clk
BClk => eightBitRegister:inst4.i_clock
BClk => endFF_2:inst13.i_clock
AddressBus[0] => inst15.IN0
AddressBus[1] => inst14.IN0
sel[0] => ~NO_FANOUT~
sel[1] => inst3.IN2
RnotW => inst11.IN0
i_TDRE => inst7.IN1
DataBus[0] => eightBitRegister:inst4.i_Value[0]
DataBus[1] => eightBitRegister:inst4.i_Value[1]
DataBus[2] => eightBitRegister:inst4.i_Value[2]
DataBus[3] => eightBitRegister:inst4.i_Value[3]
DataBus[4] => eightBitRegister:inst4.i_Value[4]
DataBus[5] => eightBitRegister:inst4.i_Value[5]
DataBus[6] => eightBitRegister:inst4.i_Value[6]
DataBus[7] => eightBitRegister:inst4.i_Value[7]
DoneTx <= Tx_controller:inst.DoneTx
o_TDRE <= Tx_controller:inst.TDRE
AND4 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
o_s1 <= Tx_controller:inst.o_s1
o_s0 <= Tx_controller:inst.o_s0


|projectDraft|Tx:inst|endFF_2:inst13
i_resetBar => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|Tx_controller:inst
GResetBar => enardFF_2:dff0.i_resetBar
GResetBar => enardFF_2:dff1.i_resetBar
BClk => enardFF_2:dff0.i_clock
BClk => enardFF_2:dff1.i_clock
startTx => i_0.IN1
counter_3 => i_0.IN1
TDRE <= TDRE.DB_MAX_OUTPUT_PORT_TYPE
resetDFF <= resetDFF.DB_MAX_OUTPUT_PORT_TYPE
loadTSR <= loadTSR.DB_MAX_OUTPUT_PORT_TYPE
shiftTSR <= enardFF_2:dff1.o_q
enableFF <= enableFF.DB_MAX_OUTPUT_PORT_TYPE
inc_counter <= inc_counter.DB_MAX_OUTPUT_PORT_TYPE
reset_counter <= enableFF.DB_MAX_OUTPUT_PORT_TYPE
DoneTx <= DoneTx.DB_MAX_OUTPUT_PORT_TYPE
o_s1 <= enardFF_2:dff1.o_q
o_s0 <= enardFF_2:dff0.o_q


|projectDraft|Tx:inst|Tx_controller:inst|enARdFF_2:dff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|Tx_controller:inst|enARdFF_2:dff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|four_bit_register_reset_increment:inst1
clk => enardFF_2:dff0.i_clock
clk => enardFF_2:dff1.i_clock
clk => enardFF_2:dff2.i_clock
clk => enardFF_2:dff3.i_clock
reset => enardFF_2:dff0.i_resetBar
reset => enardFF_2:dff1.i_resetBar
reset => enardFF_2:dff2.i_resetBar
reset => enardFF_2:dff3.i_resetBar
increment => two_to_one_mux:mux0.sel
increment => two_to_one_mux:mux1.sel
increment => two_to_one_mux:mux2.sel
increment => two_to_one_mux:mux3.sel
data_out[0] <= enardFF_2:dff0.o_q
data_out[1] <= enardFF_2:dff1.o_q
data_out[2] <= enardFF_2:dff2.o_q
data_out[3] <= enardFF_2:dff3.o_q
counter_3 <= enardFF_2:dff3.o_q


|projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|two_to_one_mux:mux0
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|two_to_one_mux:mux1
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|two_to_one_mux:mux2
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|two_to_one_mux:mux3
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|four_bit_counter_logic:logic
q[0] => q_plus.IN0
q[0] => q_plus.IN0
q[0] => q_plus[0].DATAIN
q[1] => q_plus.IN1
q[1] => q_plus.IN1
q[2] => q_plus.IN1
q[2] => q_plus.IN1
q[3] => q_plus.IN1
q_plus[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q_plus[1] <= q_plus.DB_MAX_OUTPUT_PORT_TYPE
q_plus[2] <= q_plus.DB_MAX_OUTPUT_PORT_TYPE
q_plus[3] <= q_plus.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5
parralel_input[0] => two_to_one_mux:mux0.a
parralel_input[1] => two_to_one_mux:mux1.a
parralel_input[2] => two_to_one_mux:mux2.a
parralel_input[3] => two_to_one_mux:mux3.a
parralel_input[4] => two_to_one_mux:mux4.a
parralel_input[5] => two_to_one_mux:mux5.a
parralel_input[6] => two_to_one_mux:mux6.a
parralel_input[7] => two_to_one_mux:mux7.a
load => enable_signal.IN0
serial_input => two_to_one_mux:mux7.b
shift_right => enable_signal.IN1
shift_right => two_to_one_mux:mux0.sel
shift_right => two_to_one_mux:mux1.sel
shift_right => two_to_one_mux:mux2.sel
shift_right => two_to_one_mux:mux3.sel
shift_right => two_to_one_mux:mux4.sel
shift_right => two_to_one_mux:mux5.sel
shift_right => two_to_one_mux:mux6.sel
shift_right => two_to_one_mux:mux7.sel
clk => enardFF_2:dff0.i_clock
clk => enardFF_2:dff1.i_clock
clk => enardFF_2:dff2.i_clock
clk => enardFF_2:dff3.i_clock
clk => enardFF_2:dff4.i_clock
clk => enardFF_2:dff5.i_clock
clk => enardFF_2:dff6.i_clock
clk => enardFF_2:dff7.i_clock
right_output <= enardFF_2:dff0.o_q


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux0
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux1
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux2
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux3
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux4
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux5
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux6
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux7
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eightBitRegister:inst4
i_resetBar => enardFF_2:bb.i_resetBar
i_resetBar => enardFF_2:bc.i_resetBar
i_resetBar => enardFF_2:bd.i_resetBar
i_resetBar => enardFF_2:be.i_resetBar
i_resetBar => enardFF_2:bf.i_resetBar
i_resetBar => enardFF_2:bg.i_resetBar
i_resetBar => enardFF_2:bh.i_resetBar
i_resetBar => enardFF_2:bi.i_resetBar
i_load => enardFF_2:bb.i_enable
i_load => enardFF_2:bc.i_enable
i_load => enardFF_2:bd.i_enable
i_load => enardFF_2:be.i_enable
i_load => enardFF_2:bf.i_enable
i_load => enardFF_2:bg.i_enable
i_load => enardFF_2:bh.i_enable
i_load => enardFF_2:bi.i_enable
i_clock => enardFF_2:bb.i_clock
i_clock => enardFF_2:bc.i_clock
i_clock => enardFF_2:bd.i_clock
i_clock => enardFF_2:be.i_clock
i_clock => enardFF_2:bf.i_clock
i_clock => enardFF_2:bg.i_clock
i_clock => enardFF_2:bh.i_clock
i_clock => enardFF_2:bi.i_clock
i_Value[0] => enardFF_2:bi.i_d
i_Value[1] => enardFF_2:bh.i_d
i_Value[2] => enardFF_2:bg.i_d
i_Value[3] => enardFF_2:bf.i_d
i_Value[4] => enardFF_2:be.i_d
i_Value[5] => enardFF_2:bd.i_d
i_Value[6] => enardFF_2:bc.i_d
i_Value[7] => enardFF_2:bb.i_d
o_Value[0] <= enardFF_2:bi.o_q
o_Value[1] <= enardFF_2:bh.o_q
o_Value[2] <= enardFF_2:bg.o_q
o_Value[3] <= enardFF_2:bf.o_q
o_Value[4] <= enardFF_2:be.o_q
o_Value[5] <= enardFF_2:bd.o_q
o_Value[6] <= enardFF_2:bc.o_q
o_Value[7] <= enardFF_2:bb.o_q


|projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bc
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bd
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:be
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bf
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bg
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bh
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bi
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5
GClock => enARdFF_2:s2dff.i_clock
GClock => enARdFF_2:s1dff.i_clock
GClock => enARdFF_2:s0dff.i_clock
GClock => counter:counter1.i_clock
GReset => enARdFF_2:s2dff.i_resetBar
GReset => enARdFF_2:s1dff.i_resetBar
GReset => enARdFF_2:s0dff.i_resetBar
dataBus[0] => mux2x1_8:mux2x1_8_1.A[0]
dataBus[1] => mux2x1_8:mux2x1_8_1.A[1]
dataBus[2] => mux2x1_8:mux2x1_8_1.A[2]
dataBus[3] => mux2x1_8:mux2x1_8_1.A[3]
dataBus[4] => mux2x1_8:mux2x1_8_1.A[4]
dataBus[5] => mux2x1_8:mux2x1_8_1.A[5]
dataBus[6] => mux2x1_8:mux2x1_8_1.A[6]
dataBus[7] => mux2x1_8:mux2x1_8_1.A[7]
MSTS[0] => ~NO_FANOUT~
MSTS[1] => mux_32to8:muxMainD.sel[0]
MSTS[2] => mux_32to8:muxMainD.sel[1]
SSTS[0] => ~NO_FANOUT~
SSTS[1] => mux_32to8:muxSideD.sel[0]
SSTS[2] => mux_32to8:muxSideD.sel[1]
TxClock => i_s0.IN1
TxDone => i_s0.IN1
TxDone => o_doneOneTransmission.DATAIN
TxDone => i_s1.IN1
BaudSelIn[0] => BaudSelOut[0].DATAIN
BaudSelIn[1] => BaudSelOut[1].DATAIN
BaudSelIn[2] => BaudSelOut[2].DATAIN
SetBaudRate <= SetBaudRate.DB_MAX_OUTPUT_PORT_TYPE
AddressBus[0] <= <GND>
AddressBus[1] <= AddressBus.DB_MAX_OUTPUT_PORT_TYPE
SelTxRx[0] <= <GND>
SelTxRx[1] <= SelTxRx.DB_MAX_OUTPUT_PORT_TYPE
RnotW <= SelTxRx.DB_MAX_OUTPUT_PORT_TYPE
dataBusOutput[0] <= mux2x1_8:mux2x1_8_1.F[0]
dataBusOutput[1] <= mux2x1_8:mux2x1_8_1.F[1]
dataBusOutput[2] <= mux2x1_8:mux2x1_8_1.F[2]
dataBusOutput[3] <= mux2x1_8:mux2x1_8_1.F[3]
dataBusOutput[4] <= mux2x1_8:mux2x1_8_1.F[4]
dataBusOutput[5] <= mux2x1_8:mux2x1_8_1.F[5]
dataBusOutput[6] <= mux2x1_8:mux2x1_8_1.F[6]
dataBusOutput[7] <= mux2x1_8:mux2x1_8_1.F[7]
o_counter_out[0] <= counter:counter1.o_Value[0]
o_counter_out[1] <= counter:counter1.o_Value[1]
o_counter_out[2] <= counter:counter1.o_Value[2]
o_counter_out[3] <= counter:counter1.o_Value[3]
o_s1 <= enARdFF_2:s1dff.o_q
o_s2 <= enARdFF_2:s2dff.o_q
o_s0 <= enARdFF_2:s0dff.o_q
o_doneOneTransmission <= TxDone.DB_MAX_OUTPUT_PORT_TYPE
o_counter_inc <= counter_inc.DB_MAX_OUTPUT_PORT_TYPE
o_loadBus <= loadBus.DB_MAX_OUTPUT_PORT_TYPE
o_counter_reset <= counter_reset.DB_MAX_OUTPUT_PORT_TYPE
BaudSelOut[0] <= BaudSelIn[0].DB_MAX_OUTPUT_PORT_TYPE
BaudSelOut[1] <= BaudSelIn[1].DB_MAX_OUTPUT_PORT_TYPE
BaudSelOut[2] <= BaudSelIn[2].DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|enARdFF_2:s2dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|enARdFF_2:s1dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|enARdFF_2:s0dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxMainD
sel[0] => mux_4to1:gen:0:uut.sel[0]
sel[0] => mux_4to1:gen:1:uut.sel[0]
sel[0] => mux_4to1:gen:2:uut.sel[0]
sel[0] => mux_4to1:gen:3:uut.sel[0]
sel[0] => mux_4to1:gen:4:uut.sel[0]
sel[0] => mux_4to1:gen:5:uut.sel[0]
sel[0] => mux_4to1:gen:6:uut.sel[0]
sel[0] => mux_4to1:gen:7:uut.sel[0]
sel[1] => mux_4to1:gen:0:uut.sel[1]
sel[1] => mux_4to1:gen:1:uut.sel[1]
sel[1] => mux_4to1:gen:2:uut.sel[1]
sel[1] => mux_4to1:gen:3:uut.sel[1]
sel[1] => mux_4to1:gen:4:uut.sel[1]
sel[1] => mux_4to1:gen:5:uut.sel[1]
sel[1] => mux_4to1:gen:6:uut.sel[1]
sel[1] => mux_4to1:gen:7:uut.sel[1]
in3[0] => mux_4to1:gen:0:uut.din[3]
in3[1] => mux_4to1:gen:1:uut.din[3]
in3[2] => mux_4to1:gen:2:uut.din[3]
in3[3] => mux_4to1:gen:3:uut.din[3]
in3[4] => mux_4to1:gen:4:uut.din[3]
in3[5] => mux_4to1:gen:5:uut.din[3]
in3[6] => mux_4to1:gen:6:uut.din[3]
in3[7] => mux_4to1:gen:7:uut.din[3]
in2[0] => mux_4to1:gen:0:uut.din[2]
in2[1] => mux_4to1:gen:1:uut.din[2]
in2[2] => mux_4to1:gen:2:uut.din[2]
in2[3] => mux_4to1:gen:3:uut.din[2]
in2[4] => mux_4to1:gen:4:uut.din[2]
in2[5] => mux_4to1:gen:5:uut.din[2]
in2[6] => mux_4to1:gen:6:uut.din[2]
in2[7] => mux_4to1:gen:7:uut.din[2]
in1[0] => mux_4to1:gen:0:uut.din[1]
in1[1] => mux_4to1:gen:1:uut.din[1]
in1[2] => mux_4to1:gen:2:uut.din[1]
in1[3] => mux_4to1:gen:3:uut.din[1]
in1[4] => mux_4to1:gen:4:uut.din[1]
in1[5] => mux_4to1:gen:5:uut.din[1]
in1[6] => mux_4to1:gen:6:uut.din[1]
in1[7] => mux_4to1:gen:7:uut.din[1]
in0[0] => mux_4to1:gen:0:uut.din[0]
in0[1] => mux_4to1:gen:1:uut.din[0]
in0[2] => mux_4to1:gen:2:uut.din[0]
in0[3] => mux_4to1:gen:3:uut.din[0]
in0[4] => mux_4to1:gen:4:uut.din[0]
in0[5] => mux_4to1:gen:5:uut.din[0]
in0[6] => mux_4to1:gen:6:uut.din[0]
in0[7] => mux_4to1:gen:7:uut.din[0]
dout[0] <= mux_4to1:gen:0:uut.dout
dout[1] <= mux_4to1:gen:1:uut.dout
dout[2] <= mux_4to1:gen:2:uut.dout
dout[3] <= mux_4to1:gen:3:uut.dout
dout[4] <= mux_4to1:gen:4:uut.dout
dout[5] <= mux_4to1:gen:5:uut.dout
dout[6] <= mux_4to1:gen:6:uut.dout
dout[7] <= mux_4to1:gen:7:uut.dout


|projectDraft|UART_FSM:inst5|mux_32to8:muxMainD|mux_4to1:\gen:0:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxMainD|mux_4to1:\gen:1:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxMainD|mux_4to1:\gen:2:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxMainD|mux_4to1:\gen:3:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxMainD|mux_4to1:\gen:4:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxMainD|mux_4to1:\gen:5:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxMainD|mux_4to1:\gen:6:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxMainD|mux_4to1:\gen:7:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxSideD
sel[0] => mux_4to1:gen:0:uut.sel[0]
sel[0] => mux_4to1:gen:1:uut.sel[0]
sel[0] => mux_4to1:gen:2:uut.sel[0]
sel[0] => mux_4to1:gen:3:uut.sel[0]
sel[0] => mux_4to1:gen:4:uut.sel[0]
sel[0] => mux_4to1:gen:5:uut.sel[0]
sel[0] => mux_4to1:gen:6:uut.sel[0]
sel[0] => mux_4to1:gen:7:uut.sel[0]
sel[1] => mux_4to1:gen:0:uut.sel[1]
sel[1] => mux_4to1:gen:1:uut.sel[1]
sel[1] => mux_4to1:gen:2:uut.sel[1]
sel[1] => mux_4to1:gen:3:uut.sel[1]
sel[1] => mux_4to1:gen:4:uut.sel[1]
sel[1] => mux_4to1:gen:5:uut.sel[1]
sel[1] => mux_4to1:gen:6:uut.sel[1]
sel[1] => mux_4to1:gen:7:uut.sel[1]
in3[0] => mux_4to1:gen:0:uut.din[3]
in3[1] => mux_4to1:gen:1:uut.din[3]
in3[2] => mux_4to1:gen:2:uut.din[3]
in3[3] => mux_4to1:gen:3:uut.din[3]
in3[4] => mux_4to1:gen:4:uut.din[3]
in3[5] => mux_4to1:gen:5:uut.din[3]
in3[6] => mux_4to1:gen:6:uut.din[3]
in3[7] => mux_4to1:gen:7:uut.din[3]
in2[0] => mux_4to1:gen:0:uut.din[2]
in2[1] => mux_4to1:gen:1:uut.din[2]
in2[2] => mux_4to1:gen:2:uut.din[2]
in2[3] => mux_4to1:gen:3:uut.din[2]
in2[4] => mux_4to1:gen:4:uut.din[2]
in2[5] => mux_4to1:gen:5:uut.din[2]
in2[6] => mux_4to1:gen:6:uut.din[2]
in2[7] => mux_4to1:gen:7:uut.din[2]
in1[0] => mux_4to1:gen:0:uut.din[1]
in1[1] => mux_4to1:gen:1:uut.din[1]
in1[2] => mux_4to1:gen:2:uut.din[1]
in1[3] => mux_4to1:gen:3:uut.din[1]
in1[4] => mux_4to1:gen:4:uut.din[1]
in1[5] => mux_4to1:gen:5:uut.din[1]
in1[6] => mux_4to1:gen:6:uut.din[1]
in1[7] => mux_4to1:gen:7:uut.din[1]
in0[0] => mux_4to1:gen:0:uut.din[0]
in0[1] => mux_4to1:gen:1:uut.din[0]
in0[2] => mux_4to1:gen:2:uut.din[0]
in0[3] => mux_4to1:gen:3:uut.din[0]
in0[4] => mux_4to1:gen:4:uut.din[0]
in0[5] => mux_4to1:gen:5:uut.din[0]
in0[6] => mux_4to1:gen:6:uut.din[0]
in0[7] => mux_4to1:gen:7:uut.din[0]
dout[0] <= mux_4to1:gen:0:uut.dout
dout[1] <= mux_4to1:gen:1:uut.dout
dout[2] <= mux_4to1:gen:2:uut.dout
dout[3] <= mux_4to1:gen:3:uut.dout
dout[4] <= mux_4to1:gen:4:uut.dout
dout[5] <= mux_4to1:gen:5:uut.dout
dout[6] <= mux_4to1:gen:6:uut.dout
dout[7] <= mux_4to1:gen:7:uut.dout


|projectDraft|UART_FSM:inst5|mux_32to8:muxSideD|mux_4to1:\gen:0:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxSideD|mux_4to1:\gen:1:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxSideD|mux_4to1:\gen:2:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxSideD|mux_4to1:\gen:3:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxSideD|mux_4to1:\gen:4:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxSideD|mux_4to1:\gen:5:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxSideD|mux_4to1:\gen:6:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_32to8:muxSideD|mux_4to1:\gen:7:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|counter:counter1
inc_counter => enARdFF_2:bit3.i_enable
inc_counter => enARdFF_2:bit2.i_enable
inc_counter => enARdFF_2:bit1.i_enable
inc_counter => enARdFF_2:bit0.i_enable
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q


|projectDraft|UART_FSM:inst5|counter:counter1|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|counter:counter1|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|counter:counter1|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|counter:counter1|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter
sel[0] => mux_32to8:mux0.sel[0]
sel[0] => mux_32to8:mux1.sel[0]
sel[1] => mux_32to8:mux0.sel[1]
sel[1] => mux_32to8:mux1.sel[1]
sel[2] => mux2x1_8:mux3.S
in0[0] => mux_32to8:mux0.in0[0]
in0[1] => mux_32to8:mux0.in0[1]
in0[2] => mux_32to8:mux0.in0[2]
in0[3] => mux_32to8:mux0.in0[3]
in0[4] => mux_32to8:mux0.in0[4]
in0[5] => mux_32to8:mux0.in0[5]
in0[6] => mux_32to8:mux0.in0[6]
in0[7] => mux_32to8:mux0.in0[7]
in1[0] => mux_32to8:mux0.in1[0]
in1[1] => mux_32to8:mux0.in1[1]
in1[2] => mux_32to8:mux0.in1[2]
in1[3] => mux_32to8:mux0.in1[3]
in1[4] => mux_32to8:mux0.in1[4]
in1[5] => mux_32to8:mux0.in1[5]
in1[6] => mux_32to8:mux0.in1[6]
in1[7] => mux_32to8:mux0.in1[7]
in2[0] => mux_32to8:mux0.in2[0]
in2[1] => mux_32to8:mux0.in2[1]
in2[2] => mux_32to8:mux0.in2[2]
in2[3] => mux_32to8:mux0.in2[3]
in2[4] => mux_32to8:mux0.in2[4]
in2[5] => mux_32to8:mux0.in2[5]
in2[6] => mux_32to8:mux0.in2[6]
in2[7] => mux_32to8:mux0.in2[7]
in3[0] => mux_32to8:mux0.in3[0]
in3[1] => mux_32to8:mux0.in3[1]
in3[2] => mux_32to8:mux0.in3[2]
in3[3] => mux_32to8:mux0.in3[3]
in3[4] => mux_32to8:mux0.in3[4]
in3[5] => mux_32to8:mux0.in3[5]
in3[6] => mux_32to8:mux0.in3[6]
in3[7] => mux_32to8:mux0.in3[7]
in4[0] => mux_32to8:mux1.in0[0]
in4[1] => mux_32to8:mux1.in0[1]
in4[2] => mux_32to8:mux1.in0[2]
in4[3] => mux_32to8:mux1.in0[3]
in4[4] => mux_32to8:mux1.in0[4]
in4[5] => mux_32to8:mux1.in0[5]
in4[6] => mux_32to8:mux1.in0[6]
in4[7] => mux_32to8:mux1.in0[7]
in5[0] => mux_32to8:mux1.in1[0]
in5[1] => mux_32to8:mux1.in1[1]
in5[2] => mux_32to8:mux1.in1[2]
in5[3] => mux_32to8:mux1.in1[3]
in5[4] => mux_32to8:mux1.in1[4]
in5[5] => mux_32to8:mux1.in1[5]
in5[6] => mux_32to8:mux1.in1[6]
in5[7] => mux_32to8:mux1.in1[7]
in6[0] => mux_32to8:mux1.in2[0]
in6[1] => mux_32to8:mux1.in2[1]
in6[2] => mux_32to8:mux1.in2[2]
in6[3] => mux_32to8:mux1.in2[3]
in6[4] => mux_32to8:mux1.in2[4]
in6[5] => mux_32to8:mux1.in2[5]
in6[6] => mux_32to8:mux1.in2[6]
in6[7] => mux_32to8:mux1.in2[7]
in7[0] => mux_32to8:mux1.in3[0]
in7[1] => mux_32to8:mux1.in3[1]
in7[2] => mux_32to8:mux1.in3[2]
in7[3] => mux_32to8:mux1.in3[3]
in7[4] => mux_32to8:mux1.in3[4]
in7[5] => mux_32to8:mux1.in3[5]
in7[6] => mux_32to8:mux1.in3[6]
in7[7] => mux_32to8:mux1.in3[7]
dout[0] <= mux2x1_8:mux3.F[0]
dout[1] <= mux2x1_8:mux3.F[1]
dout[2] <= mux2x1_8:mux3.F[2]
dout[3] <= mux2x1_8:mux3.F[3]
dout[4] <= mux2x1_8:mux3.F[4]
dout[5] <= mux2x1_8:mux3.F[5]
dout[6] <= mux2x1_8:mux3.F[6]
dout[7] <= mux2x1_8:mux3.F[7]


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux0
sel[0] => mux_4to1:gen:0:uut.sel[0]
sel[0] => mux_4to1:gen:1:uut.sel[0]
sel[0] => mux_4to1:gen:2:uut.sel[0]
sel[0] => mux_4to1:gen:3:uut.sel[0]
sel[0] => mux_4to1:gen:4:uut.sel[0]
sel[0] => mux_4to1:gen:5:uut.sel[0]
sel[0] => mux_4to1:gen:6:uut.sel[0]
sel[0] => mux_4to1:gen:7:uut.sel[0]
sel[1] => mux_4to1:gen:0:uut.sel[1]
sel[1] => mux_4to1:gen:1:uut.sel[1]
sel[1] => mux_4to1:gen:2:uut.sel[1]
sel[1] => mux_4to1:gen:3:uut.sel[1]
sel[1] => mux_4to1:gen:4:uut.sel[1]
sel[1] => mux_4to1:gen:5:uut.sel[1]
sel[1] => mux_4to1:gen:6:uut.sel[1]
sel[1] => mux_4to1:gen:7:uut.sel[1]
in3[0] => mux_4to1:gen:0:uut.din[3]
in3[1] => mux_4to1:gen:1:uut.din[3]
in3[2] => mux_4to1:gen:2:uut.din[3]
in3[3] => mux_4to1:gen:3:uut.din[3]
in3[4] => mux_4to1:gen:4:uut.din[3]
in3[5] => mux_4to1:gen:5:uut.din[3]
in3[6] => mux_4to1:gen:6:uut.din[3]
in3[7] => mux_4to1:gen:7:uut.din[3]
in2[0] => mux_4to1:gen:0:uut.din[2]
in2[1] => mux_4to1:gen:1:uut.din[2]
in2[2] => mux_4to1:gen:2:uut.din[2]
in2[3] => mux_4to1:gen:3:uut.din[2]
in2[4] => mux_4to1:gen:4:uut.din[2]
in2[5] => mux_4to1:gen:5:uut.din[2]
in2[6] => mux_4to1:gen:6:uut.din[2]
in2[7] => mux_4to1:gen:7:uut.din[2]
in1[0] => mux_4to1:gen:0:uut.din[1]
in1[1] => mux_4to1:gen:1:uut.din[1]
in1[2] => mux_4to1:gen:2:uut.din[1]
in1[3] => mux_4to1:gen:3:uut.din[1]
in1[4] => mux_4to1:gen:4:uut.din[1]
in1[5] => mux_4to1:gen:5:uut.din[1]
in1[6] => mux_4to1:gen:6:uut.din[1]
in1[7] => mux_4to1:gen:7:uut.din[1]
in0[0] => mux_4to1:gen:0:uut.din[0]
in0[1] => mux_4to1:gen:1:uut.din[0]
in0[2] => mux_4to1:gen:2:uut.din[0]
in0[3] => mux_4to1:gen:3:uut.din[0]
in0[4] => mux_4to1:gen:4:uut.din[0]
in0[5] => mux_4to1:gen:5:uut.din[0]
in0[6] => mux_4to1:gen:6:uut.din[0]
in0[7] => mux_4to1:gen:7:uut.din[0]
dout[0] <= mux_4to1:gen:0:uut.dout
dout[1] <= mux_4to1:gen:1:uut.dout
dout[2] <= mux_4to1:gen:2:uut.dout
dout[3] <= mux_4to1:gen:3:uut.dout
dout[4] <= mux_4to1:gen:4:uut.dout
dout[5] <= mux_4to1:gen:5:uut.dout
dout[6] <= mux_4to1:gen:6:uut.dout
dout[7] <= mux_4to1:gen:7:uut.dout


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux0|mux_4to1:\gen:0:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux0|mux_4to1:\gen:1:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux0|mux_4to1:\gen:2:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux0|mux_4to1:\gen:3:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux0|mux_4to1:\gen:4:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux0|mux_4to1:\gen:5:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux0|mux_4to1:\gen:6:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux0|mux_4to1:\gen:7:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1
sel[0] => mux_4to1:gen:0:uut.sel[0]
sel[0] => mux_4to1:gen:1:uut.sel[0]
sel[0] => mux_4to1:gen:2:uut.sel[0]
sel[0] => mux_4to1:gen:3:uut.sel[0]
sel[0] => mux_4to1:gen:4:uut.sel[0]
sel[0] => mux_4to1:gen:5:uut.sel[0]
sel[0] => mux_4to1:gen:6:uut.sel[0]
sel[0] => mux_4to1:gen:7:uut.sel[0]
sel[1] => mux_4to1:gen:0:uut.sel[1]
sel[1] => mux_4to1:gen:1:uut.sel[1]
sel[1] => mux_4to1:gen:2:uut.sel[1]
sel[1] => mux_4to1:gen:3:uut.sel[1]
sel[1] => mux_4to1:gen:4:uut.sel[1]
sel[1] => mux_4to1:gen:5:uut.sel[1]
sel[1] => mux_4to1:gen:6:uut.sel[1]
sel[1] => mux_4to1:gen:7:uut.sel[1]
in3[0] => mux_4to1:gen:0:uut.din[3]
in3[1] => mux_4to1:gen:1:uut.din[3]
in3[2] => mux_4to1:gen:2:uut.din[3]
in3[3] => mux_4to1:gen:3:uut.din[3]
in3[4] => mux_4to1:gen:4:uut.din[3]
in3[5] => mux_4to1:gen:5:uut.din[3]
in3[6] => mux_4to1:gen:6:uut.din[3]
in3[7] => mux_4to1:gen:7:uut.din[3]
in2[0] => mux_4to1:gen:0:uut.din[2]
in2[1] => mux_4to1:gen:1:uut.din[2]
in2[2] => mux_4to1:gen:2:uut.din[2]
in2[3] => mux_4to1:gen:3:uut.din[2]
in2[4] => mux_4to1:gen:4:uut.din[2]
in2[5] => mux_4to1:gen:5:uut.din[2]
in2[6] => mux_4to1:gen:6:uut.din[2]
in2[7] => mux_4to1:gen:7:uut.din[2]
in1[0] => mux_4to1:gen:0:uut.din[1]
in1[1] => mux_4to1:gen:1:uut.din[1]
in1[2] => mux_4to1:gen:2:uut.din[1]
in1[3] => mux_4to1:gen:3:uut.din[1]
in1[4] => mux_4to1:gen:4:uut.din[1]
in1[5] => mux_4to1:gen:5:uut.din[1]
in1[6] => mux_4to1:gen:6:uut.din[1]
in1[7] => mux_4to1:gen:7:uut.din[1]
in0[0] => mux_4to1:gen:0:uut.din[0]
in0[1] => mux_4to1:gen:1:uut.din[0]
in0[2] => mux_4to1:gen:2:uut.din[0]
in0[3] => mux_4to1:gen:3:uut.din[0]
in0[4] => mux_4to1:gen:4:uut.din[0]
in0[5] => mux_4to1:gen:5:uut.din[0]
in0[6] => mux_4to1:gen:6:uut.din[0]
in0[7] => mux_4to1:gen:7:uut.din[0]
dout[0] <= mux_4to1:gen:0:uut.dout
dout[1] <= mux_4to1:gen:1:uut.dout
dout[2] <= mux_4to1:gen:2:uut.dout
dout[3] <= mux_4to1:gen:3:uut.dout
dout[4] <= mux_4to1:gen:4:uut.dout
dout[5] <= mux_4to1:gen:5:uut.dout
dout[6] <= mux_4to1:gen:6:uut.dout
dout[7] <= mux_4to1:gen:7:uut.dout


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1|mux_4to1:\gen:0:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1|mux_4to1:\gen:1:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1|mux_4to1:\gen:2:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1|mux_4to1:\gen:3:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1|mux_4to1:\gen:4:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1|mux_4to1:\gen:5:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1|mux_4to1:\gen:6:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1|mux_4to1:\gen:7:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux2x1_8:mux3
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|UART_FSM:inst5|mux2x1_8:mux2x1_8_1
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|baud_gen:inst6
Sysclk => Clkdiv41.CLK
Sysclk => ctr1[0].CLK
Sysclk => ctr1[1].CLK
Sysclk => ctr1[2].CLK
Sysclk => ctr1[3].CLK
Sysclk => ctr1[4].CLK
rst_b => ~NO_FANOUT~
Sel[0] => Mux0.IN2
Sel[1] => Mux0.IN1
Sel[2] => Mux0.IN0
BclkX8 <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Bclk <= ctr3[2].DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8
BusInputFromFSM[0] => mux_8bit_8to1:MUX.in1[0]
BusInputFromFSM[1] => mux_8bit_8to1:MUX.in1[1]
BusInputFromFSM[2] => mux_8bit_8to1:MUX.in1[2]
BusInputFromFSM[3] => mux_8bit_8to1:MUX.in1[3]
BusInputFromFSM[4] => mux_8bit_8to1:MUX.in1[4]
BusInputFromFSM[5] => mux_8bit_8to1:MUX.in1[5]
BusInputFromFSM[6] => mux_8bit_8to1:MUX.in1[6]
BusInputFromFSM[7] => mux_8bit_8to1:MUX.in1[7]
RnotW => mux_8bit_8to1:MUX.sel[0]
AddressBus[0] => mux_8bit_8to1:MUX.sel[1]
AddressBus[1] => mux_8bit_8to1:MUX.sel[2]
SCSRinput[0] => mux_8bit_8to1:MUX.in2[0]
SCSRinput[1] => mux_8bit_8to1:MUX.in2[1]
SCSRinput[2] => mux_8bit_8to1:MUX.in2[2]
SCSRinput[3] => mux_8bit_8to1:MUX.in2[3]
SCSRinput[4] => mux_8bit_8to1:MUX.in2[4]
SCSRinput[5] => mux_8bit_8to1:MUX.in2[5]
SCSRinput[6] => mux_8bit_8to1:MUX.in2[6]
SCSRinput[7] => mux_8bit_8to1:MUX.in2[7]
RDRinput[0] => mux_8bit_8to1:MUX.in0[0]
RDRinput[1] => mux_8bit_8to1:MUX.in0[1]
RDRinput[2] => mux_8bit_8to1:MUX.in0[2]
RDRinput[3] => mux_8bit_8to1:MUX.in0[3]
RDRinput[4] => mux_8bit_8to1:MUX.in0[4]
RDRinput[5] => mux_8bit_8to1:MUX.in0[5]
RDRinput[6] => mux_8bit_8to1:MUX.in0[6]
RDRinput[7] => mux_8bit_8to1:MUX.in0[7]
SCCRinput[0] => mux_8bit_8to1:MUX.in4[0]
SCCRinput[0] => mux_8bit_8to1:MUX.in5[0]
SCCRinput[0] => mux_8bit_8to1:MUX.in6[0]
SCCRinput[0] => mux_8bit_8to1:MUX.in7[0]
SCCRinput[1] => mux_8bit_8to1:MUX.in4[1]
SCCRinput[1] => mux_8bit_8to1:MUX.in5[1]
SCCRinput[1] => mux_8bit_8to1:MUX.in6[1]
SCCRinput[1] => mux_8bit_8to1:MUX.in7[1]
SCCRinput[2] => mux_8bit_8to1:MUX.in4[2]
SCCRinput[2] => mux_8bit_8to1:MUX.in5[2]
SCCRinput[2] => mux_8bit_8to1:MUX.in6[2]
SCCRinput[2] => mux_8bit_8to1:MUX.in7[2]
SCCRinput[3] => mux_8bit_8to1:MUX.in4[3]
SCCRinput[3] => mux_8bit_8to1:MUX.in5[3]
SCCRinput[3] => mux_8bit_8to1:MUX.in6[3]
SCCRinput[3] => mux_8bit_8to1:MUX.in7[3]
SCCRinput[4] => mux_8bit_8to1:MUX.in4[4]
SCCRinput[4] => mux_8bit_8to1:MUX.in5[4]
SCCRinput[4] => mux_8bit_8to1:MUX.in6[4]
SCCRinput[4] => mux_8bit_8to1:MUX.in7[4]
SCCRinput[5] => mux_8bit_8to1:MUX.in4[5]
SCCRinput[5] => mux_8bit_8to1:MUX.in5[5]
SCCRinput[5] => mux_8bit_8to1:MUX.in6[5]
SCCRinput[5] => mux_8bit_8to1:MUX.in7[5]
SCCRinput[6] => mux_8bit_8to1:MUX.in4[6]
SCCRinput[6] => mux_8bit_8to1:MUX.in5[6]
SCCRinput[6] => mux_8bit_8to1:MUX.in6[6]
SCCRinput[6] => mux_8bit_8to1:MUX.in7[6]
SCCRinput[7] => mux_8bit_8to1:MUX.in4[7]
SCCRinput[7] => mux_8bit_8to1:MUX.in5[7]
SCCRinput[7] => mux_8bit_8to1:MUX.in6[7]
SCCRinput[7] => mux_8bit_8to1:MUX.in7[7]
BusOutputFromUART[0] <= mux_8bit_8to1:MUX.dout[0]
BusOutputFromUART[1] <= mux_8bit_8to1:MUX.dout[1]
BusOutputFromUART[2] <= mux_8bit_8to1:MUX.dout[2]
BusOutputFromUART[3] <= mux_8bit_8to1:MUX.dout[3]
BusOutputFromUART[4] <= mux_8bit_8to1:MUX.dout[4]
BusOutputFromUART[5] <= mux_8bit_8to1:MUX.dout[5]
BusOutputFromUART[6] <= mux_8bit_8to1:MUX.dout[6]
BusOutputFromUART[7] <= mux_8bit_8to1:MUX.dout[7]


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX
sel[0] => mux_32to8:mux0.sel[0]
sel[0] => mux_32to8:mux1.sel[0]
sel[1] => mux_32to8:mux0.sel[1]
sel[1] => mux_32to8:mux1.sel[1]
sel[2] => mux2x1_8:mux3.S
in0[0] => mux_32to8:mux0.in0[0]
in0[1] => mux_32to8:mux0.in0[1]
in0[2] => mux_32to8:mux0.in0[2]
in0[3] => mux_32to8:mux0.in0[3]
in0[4] => mux_32to8:mux0.in0[4]
in0[5] => mux_32to8:mux0.in0[5]
in0[6] => mux_32to8:mux0.in0[6]
in0[7] => mux_32to8:mux0.in0[7]
in1[0] => mux_32to8:mux0.in1[0]
in1[1] => mux_32to8:mux0.in1[1]
in1[2] => mux_32to8:mux0.in1[2]
in1[3] => mux_32to8:mux0.in1[3]
in1[4] => mux_32to8:mux0.in1[4]
in1[5] => mux_32to8:mux0.in1[5]
in1[6] => mux_32to8:mux0.in1[6]
in1[7] => mux_32to8:mux0.in1[7]
in2[0] => mux_32to8:mux0.in2[0]
in2[1] => mux_32to8:mux0.in2[1]
in2[2] => mux_32to8:mux0.in2[2]
in2[3] => mux_32to8:mux0.in2[3]
in2[4] => mux_32to8:mux0.in2[4]
in2[5] => mux_32to8:mux0.in2[5]
in2[6] => mux_32to8:mux0.in2[6]
in2[7] => mux_32to8:mux0.in2[7]
in3[0] => mux_32to8:mux0.in3[0]
in3[1] => mux_32to8:mux0.in3[1]
in3[2] => mux_32to8:mux0.in3[2]
in3[3] => mux_32to8:mux0.in3[3]
in3[4] => mux_32to8:mux0.in3[4]
in3[5] => mux_32to8:mux0.in3[5]
in3[6] => mux_32to8:mux0.in3[6]
in3[7] => mux_32to8:mux0.in3[7]
in4[0] => mux_32to8:mux1.in0[0]
in4[1] => mux_32to8:mux1.in0[1]
in4[2] => mux_32to8:mux1.in0[2]
in4[3] => mux_32to8:mux1.in0[3]
in4[4] => mux_32to8:mux1.in0[4]
in4[5] => mux_32to8:mux1.in0[5]
in4[6] => mux_32to8:mux1.in0[6]
in4[7] => mux_32to8:mux1.in0[7]
in5[0] => mux_32to8:mux1.in1[0]
in5[1] => mux_32to8:mux1.in1[1]
in5[2] => mux_32to8:mux1.in1[2]
in5[3] => mux_32to8:mux1.in1[3]
in5[4] => mux_32to8:mux1.in1[4]
in5[5] => mux_32to8:mux1.in1[5]
in5[6] => mux_32to8:mux1.in1[6]
in5[7] => mux_32to8:mux1.in1[7]
in6[0] => mux_32to8:mux1.in2[0]
in6[1] => mux_32to8:mux1.in2[1]
in6[2] => mux_32to8:mux1.in2[2]
in6[3] => mux_32to8:mux1.in2[3]
in6[4] => mux_32to8:mux1.in2[4]
in6[5] => mux_32to8:mux1.in2[5]
in6[6] => mux_32to8:mux1.in2[6]
in6[7] => mux_32to8:mux1.in2[7]
in7[0] => mux_32to8:mux1.in3[0]
in7[1] => mux_32to8:mux1.in3[1]
in7[2] => mux_32to8:mux1.in3[2]
in7[3] => mux_32to8:mux1.in3[3]
in7[4] => mux_32to8:mux1.in3[4]
in7[5] => mux_32to8:mux1.in3[5]
in7[6] => mux_32to8:mux1.in3[6]
in7[7] => mux_32to8:mux1.in3[7]
dout[0] <= mux2x1_8:mux3.F[0]
dout[1] <= mux2x1_8:mux3.F[1]
dout[2] <= mux2x1_8:mux3.F[2]
dout[3] <= mux2x1_8:mux3.F[3]
dout[4] <= mux2x1_8:mux3.F[4]
dout[5] <= mux2x1_8:mux3.F[5]
dout[6] <= mux2x1_8:mux3.F[6]
dout[7] <= mux2x1_8:mux3.F[7]


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0
sel[0] => mux_4to1:gen:0:uut.sel[0]
sel[0] => mux_4to1:gen:1:uut.sel[0]
sel[0] => mux_4to1:gen:2:uut.sel[0]
sel[0] => mux_4to1:gen:3:uut.sel[0]
sel[0] => mux_4to1:gen:4:uut.sel[0]
sel[0] => mux_4to1:gen:5:uut.sel[0]
sel[0] => mux_4to1:gen:6:uut.sel[0]
sel[0] => mux_4to1:gen:7:uut.sel[0]
sel[1] => mux_4to1:gen:0:uut.sel[1]
sel[1] => mux_4to1:gen:1:uut.sel[1]
sel[1] => mux_4to1:gen:2:uut.sel[1]
sel[1] => mux_4to1:gen:3:uut.sel[1]
sel[1] => mux_4to1:gen:4:uut.sel[1]
sel[1] => mux_4to1:gen:5:uut.sel[1]
sel[1] => mux_4to1:gen:6:uut.sel[1]
sel[1] => mux_4to1:gen:7:uut.sel[1]
in3[0] => mux_4to1:gen:0:uut.din[3]
in3[1] => mux_4to1:gen:1:uut.din[3]
in3[2] => mux_4to1:gen:2:uut.din[3]
in3[3] => mux_4to1:gen:3:uut.din[3]
in3[4] => mux_4to1:gen:4:uut.din[3]
in3[5] => mux_4to1:gen:5:uut.din[3]
in3[6] => mux_4to1:gen:6:uut.din[3]
in3[7] => mux_4to1:gen:7:uut.din[3]
in2[0] => mux_4to1:gen:0:uut.din[2]
in2[1] => mux_4to1:gen:1:uut.din[2]
in2[2] => mux_4to1:gen:2:uut.din[2]
in2[3] => mux_4to1:gen:3:uut.din[2]
in2[4] => mux_4to1:gen:4:uut.din[2]
in2[5] => mux_4to1:gen:5:uut.din[2]
in2[6] => mux_4to1:gen:6:uut.din[2]
in2[7] => mux_4to1:gen:7:uut.din[2]
in1[0] => mux_4to1:gen:0:uut.din[1]
in1[1] => mux_4to1:gen:1:uut.din[1]
in1[2] => mux_4to1:gen:2:uut.din[1]
in1[3] => mux_4to1:gen:3:uut.din[1]
in1[4] => mux_4to1:gen:4:uut.din[1]
in1[5] => mux_4to1:gen:5:uut.din[1]
in1[6] => mux_4to1:gen:6:uut.din[1]
in1[7] => mux_4to1:gen:7:uut.din[1]
in0[0] => mux_4to1:gen:0:uut.din[0]
in0[1] => mux_4to1:gen:1:uut.din[0]
in0[2] => mux_4to1:gen:2:uut.din[0]
in0[3] => mux_4to1:gen:3:uut.din[0]
in0[4] => mux_4to1:gen:4:uut.din[0]
in0[5] => mux_4to1:gen:5:uut.din[0]
in0[6] => mux_4to1:gen:6:uut.din[0]
in0[7] => mux_4to1:gen:7:uut.din[0]
dout[0] <= mux_4to1:gen:0:uut.dout
dout[1] <= mux_4to1:gen:1:uut.dout
dout[2] <= mux_4to1:gen:2:uut.dout
dout[3] <= mux_4to1:gen:3:uut.dout
dout[4] <= mux_4to1:gen:4:uut.dout
dout[5] <= mux_4to1:gen:5:uut.dout
dout[6] <= mux_4to1:gen:6:uut.dout
dout[7] <= mux_4to1:gen:7:uut.dout


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0|mux_4to1:\gen:0:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0|mux_4to1:\gen:1:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0|mux_4to1:\gen:2:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0|mux_4to1:\gen:3:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0|mux_4to1:\gen:4:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0|mux_4to1:\gen:5:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0|mux_4to1:\gen:6:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0|mux_4to1:\gen:7:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux1
sel[0] => mux_4to1:gen:0:uut.sel[0]
sel[0] => mux_4to1:gen:1:uut.sel[0]
sel[0] => mux_4to1:gen:2:uut.sel[0]
sel[0] => mux_4to1:gen:3:uut.sel[0]
sel[0] => mux_4to1:gen:4:uut.sel[0]
sel[0] => mux_4to1:gen:5:uut.sel[0]
sel[0] => mux_4to1:gen:6:uut.sel[0]
sel[0] => mux_4to1:gen:7:uut.sel[0]
sel[1] => mux_4to1:gen:0:uut.sel[1]
sel[1] => mux_4to1:gen:1:uut.sel[1]
sel[1] => mux_4to1:gen:2:uut.sel[1]
sel[1] => mux_4to1:gen:3:uut.sel[1]
sel[1] => mux_4to1:gen:4:uut.sel[1]
sel[1] => mux_4to1:gen:5:uut.sel[1]
sel[1] => mux_4to1:gen:6:uut.sel[1]
sel[1] => mux_4to1:gen:7:uut.sel[1]
in3[0] => mux_4to1:gen:0:uut.din[3]
in3[1] => mux_4to1:gen:1:uut.din[3]
in3[2] => mux_4to1:gen:2:uut.din[3]
in3[3] => mux_4to1:gen:3:uut.din[3]
in3[4] => mux_4to1:gen:4:uut.din[3]
in3[5] => mux_4to1:gen:5:uut.din[3]
in3[6] => mux_4to1:gen:6:uut.din[3]
in3[7] => mux_4to1:gen:7:uut.din[3]
in2[0] => mux_4to1:gen:0:uut.din[2]
in2[1] => mux_4to1:gen:1:uut.din[2]
in2[2] => mux_4to1:gen:2:uut.din[2]
in2[3] => mux_4to1:gen:3:uut.din[2]
in2[4] => mux_4to1:gen:4:uut.din[2]
in2[5] => mux_4to1:gen:5:uut.din[2]
in2[6] => mux_4to1:gen:6:uut.din[2]
in2[7] => mux_4to1:gen:7:uut.din[2]
in1[0] => mux_4to1:gen:0:uut.din[1]
in1[1] => mux_4to1:gen:1:uut.din[1]
in1[2] => mux_4to1:gen:2:uut.din[1]
in1[3] => mux_4to1:gen:3:uut.din[1]
in1[4] => mux_4to1:gen:4:uut.din[1]
in1[5] => mux_4to1:gen:5:uut.din[1]
in1[6] => mux_4to1:gen:6:uut.din[1]
in1[7] => mux_4to1:gen:7:uut.din[1]
in0[0] => mux_4to1:gen:0:uut.din[0]
in0[1] => mux_4to1:gen:1:uut.din[0]
in0[2] => mux_4to1:gen:2:uut.din[0]
in0[3] => mux_4to1:gen:3:uut.din[0]
in0[4] => mux_4to1:gen:4:uut.din[0]
in0[5] => mux_4to1:gen:5:uut.din[0]
in0[6] => mux_4to1:gen:6:uut.din[0]
in0[7] => mux_4to1:gen:7:uut.din[0]
dout[0] <= mux_4to1:gen:0:uut.dout
dout[1] <= mux_4to1:gen:1:uut.dout
dout[2] <= mux_4to1:gen:2:uut.dout
dout[3] <= mux_4to1:gen:3:uut.dout
dout[4] <= mux_4to1:gen:4:uut.dout
dout[5] <= mux_4to1:gen:5:uut.dout
dout[6] <= mux_4to1:gen:6:uut.dout
dout[7] <= mux_4to1:gen:7:uut.dout


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux1|mux_4to1:\gen:0:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux1|mux_4to1:\gen:1:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux1|mux_4to1:\gen:2:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux1|mux_4to1:\gen:3:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux1|mux_4to1:\gen:4:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux1|mux_4to1:\gen:5:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux1|mux_4to1:\gen:6:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux1|mux_4to1:\gen:7:uut
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[0] => dout.IN0
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
sel[1] => dout.IN1
din[0] => dout.IN1
din[1] => dout.IN1
din[2] => dout.IN1
din[3] => dout.IN1
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux2x1_8:mux3
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3
BClkx8 => three_bit_register_reset_increment:b2v_b.clk
BClkx8 => three_bit_register_reset_increment:b2v_c.clk
BClkx8 => four_bit_register_reset_increment:b2v_d.clk
BClkx8 => receiver_fsm_controller:b2v_inst4.BClkx8
BClkx8 => eightbitregister:b2v_RDR.i_clock
BClkx8 => eightbitrightshiftregister:b2v_RSR.clk
RxD => receiver_fsm_controller:b2v_inst4.RxD
RxD => eightbitrightshiftregister:b2v_RSR.serial_input
GReset => receiver_fsm_controller:b2v_inst4.GReset
GReset => eightbitregister:b2v_RDR.i_resetBar
setTxRx[0] => receiver_fsm_controller:b2v_inst4.setTxRx[0]
setTxRx[1] => receiver_fsm_controller:b2v_inst4.setTxRx[1]
shift <= receiver_fsm_controller:b2v_inst4.shift
set_FE <= receiver_fsm_controller:b2v_inst4.set_FE
RDRF <= receiver_fsm_controller:b2v_inst4.RDRF
reset_FE <= receiver_fsm_controller:b2v_inst4.reset_FE
RDR_out[0] <= eightbitregister:b2v_RDR.o_Value[0]
RDR_out[1] <= eightbitregister:b2v_RDR.o_Value[1]
RDR_out[2] <= eightbitregister:b2v_RDR.o_Value[2]
RDR_out[3] <= eightbitregister:b2v_RDR.o_Value[3]
RDR_out[4] <= eightbitregister:b2v_RDR.o_Value[4]
RDR_out[5] <= eightbitregister:b2v_RDR.o_Value[5]
RDR_out[6] <= eightbitregister:b2v_RDR.o_Value[6]
RDR_out[7] <= eightbitregister:b2v_RDR.o_Value[7]
states_out[0] <= receiver_fsm_controller:b2v_inst4.states_out[0]
states_out[1] <= receiver_fsm_controller:b2v_inst4.states_out[1]
states_out[2] <= receiver_fsm_controller:b2v_inst4.states_out[2]
states_out[3] <= receiver_fsm_controller:b2v_inst4.states_out[3]
states_out[4] <= receiver_fsm_controller:b2v_inst4.states_out[4]
states_out[5] <= receiver_fsm_controller:b2v_inst4.states_out[5]


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b
clk => enardFF_2:dff0.i_clock
clk => enardFF_2:dff1.i_clock
clk => enardFF_2:dff2.i_clock
reset => enardFF_2:dff0.i_resetBar
reset => enardFF_2:dff1.i_resetBar
reset => enardFF_2:dff2.i_resetBar
increment => two_to_one_mux:mux0.sel
increment => two_to_one_mux:mux1.sel
increment => two_to_one_mux:mux2.sel
data_out[0] <= enardFF_2:dff0.o_q
data_out[1] <= enardFF_2:dff1.o_q
data_out[2] <= enardFF_2:dff2.o_q
equals3 <= temp_equals3.DB_MAX_OUTPUT_PORT_TYPE
equals7 <= temp_equals7.DB_MAX_OUTPUT_PORT_TYPE
equals6 <= temp_equals6.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b|two_to_one_mux:mux0
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b|two_to_one_mux:mux1
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b|two_to_one_mux:mux2
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b|three_bit_counter_logic:logic
q[0] => q_plus.IN0
q[0] => q_plus.IN0
q[0] => q_plus[0].DATAIN
q[1] => q_plus.IN1
q[1] => q_plus.IN1
q[2] => q_plus.IN1
q_plus[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q_plus[1] <= q_plus.DB_MAX_OUTPUT_PORT_TYPE
q_plus[2] <= q_plus.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c
clk => enardFF_2:dff0.i_clock
clk => enardFF_2:dff1.i_clock
clk => enardFF_2:dff2.i_clock
reset => enardFF_2:dff0.i_resetBar
reset => enardFF_2:dff1.i_resetBar
reset => enardFF_2:dff2.i_resetBar
increment => two_to_one_mux:mux0.sel
increment => two_to_one_mux:mux1.sel
increment => two_to_one_mux:mux2.sel
data_out[0] <= enardFF_2:dff0.o_q
data_out[1] <= enardFF_2:dff1.o_q
data_out[2] <= enardFF_2:dff2.o_q
equals3 <= temp_equals3.DB_MAX_OUTPUT_PORT_TYPE
equals7 <= temp_equals7.DB_MAX_OUTPUT_PORT_TYPE
equals6 <= temp_equals6.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c|two_to_one_mux:mux0
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c|two_to_one_mux:mux1
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c|two_to_one_mux:mux2
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c|three_bit_counter_logic:logic
q[0] => q_plus.IN0
q[0] => q_plus.IN0
q[0] => q_plus[0].DATAIN
q[1] => q_plus.IN1
q[1] => q_plus.IN1
q[2] => q_plus.IN1
q_plus[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q_plus[1] <= q_plus.DB_MAX_OUTPUT_PORT_TYPE
q_plus[2] <= q_plus.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c|enARdFF_2:dff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c|enARdFF_2:dff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c|enARdFF_2:dff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d
clk => enardFF_2:dff0.i_clock
clk => enardFF_2:dff1.i_clock
clk => enardFF_2:dff2.i_clock
clk => enardFF_2:dff3.i_clock
reset => enardFF_2:dff0.i_resetBar
reset => enardFF_2:dff1.i_resetBar
reset => enardFF_2:dff2.i_resetBar
reset => enardFF_2:dff3.i_resetBar
increment => two_to_one_mux:mux0.sel
increment => two_to_one_mux:mux1.sel
increment => two_to_one_mux:mux2.sel
increment => two_to_one_mux:mux3.sel
data_out[0] <= enardFF_2:dff0.o_q
data_out[1] <= enardFF_2:dff1.o_q
data_out[2] <= enardFF_2:dff2.o_q
data_out[3] <= enardFF_2:dff3.o_q
counter_3 <= enardFF_2:dff3.o_q


|projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|two_to_one_mux:mux0
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|two_to_one_mux:mux1
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|two_to_one_mux:mux2
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|two_to_one_mux:mux3
a => y.IN0
b => y.IN0
sel => y.IN1
sel => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|four_bit_counter_logic:logic
q[0] => q_plus.IN0
q[0] => q_plus.IN0
q[0] => q_plus[0].DATAIN
q[1] => q_plus.IN1
q[1] => q_plus.IN1
q[2] => q_plus.IN1
q[2] => q_plus.IN1
q[3] => q_plus.IN1
q_plus[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q_plus[1] <= q_plus.DB_MAX_OUTPUT_PORT_TYPE
q_plus[2] <= q_plus.DB_MAX_OUTPUT_PORT_TYPE
q_plus[3] <= q_plus.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|enARdFF_2:dff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|enARdFF_2:dff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|enARdFF_2:dff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|enARdFF_2:dff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4
BClkx8 => enARdFF_2:startFF.i_clock
BClkx8 => enARdFF_2:AFF.i_clock
BClkx8 => enARdFF_2:BFF.i_clock
BClkx8 => enARdFF_2:CFF.i_clock
BClkx8 => enARdFF_2:DFF.i_clock
BClkx8 => enARdFF_2:EFF.i_clock
BClkx8 => enARdFF_2:FFF.i_clock
GReset => enARdFF_2:AFF.i_resetBar
GReset => enARdFF_2:BFF.i_resetBar
GReset => enARdFF_2:CFF.i_resetBar
GReset => enARdFF_2:DFF.i_resetBar
GReset => enARdFF_2:EFF.i_resetBar
GReset => enARdFF_2:FFF.i_resetBar
RxD => i_d0.IN1
RxD => i_d0.IN1
RxD => i_d5.IN1
RxD => i_d1.IN1
RxD => i_d1.IN1
RxD => i_d2.IN1
RxD => i_d4.IN1
c2 => i_d2.IN1
c2 => i_d1.IN1
b3 => i_d3.IN1
b3 => i_d4.IN1
b3 => i_d5.IN1
b3 => i_d2.IN1
d3 => i_d4.IN1
d3 => i_d5.IN1
d3 => i_d3.IN1
setTxRx[0] => ~NO_FANOUT~
setTxRx[1] => ~NO_FANOUT~
shift <= enARdFF_2:DFF.o_q
set_FE <= enARdFF_2:EFF.o_q
RDRF <= temp_RDRF.DB_MAX_OUTPUT_PORT_TYPE
c_reset <= enARdFF_2:AFF.o_q
b_reset <= enARdFF_2:DFF.o_q
d_reset <= enARdFF_2:AFF.o_q
c_inc <= enARdFF_2:BFF.o_q
b_inc <= enARdFF_2:CFF.o_q
d_inc <= enARdFF_2:DFF.o_q
states_out[0] <= enARdFF_2:AFF.o_q
states_out[1] <= enARdFF_2:BFF.o_q
states_out[2] <= enARdFF_2:CFF.o_q
states_out[3] <= enARdFF_2:DFF.o_q
states_out[4] <= enARdFF_2:EFF.o_q
states_out[5] <= enARdFF_2:FFF.o_q
reset_FE <= enARdFF_2:FFF.o_q


|projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:startFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:AFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:BFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:CFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:DFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:EFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:FFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRegister:b2v_RDR
i_resetBar => enardFF_2:bb.i_resetBar
i_resetBar => enardFF_2:bc.i_resetBar
i_resetBar => enardFF_2:bd.i_resetBar
i_resetBar => enardFF_2:be.i_resetBar
i_resetBar => enardFF_2:bf.i_resetBar
i_resetBar => enardFF_2:bg.i_resetBar
i_resetBar => enardFF_2:bh.i_resetBar
i_resetBar => enardFF_2:bi.i_resetBar
i_load => enardFF_2:bb.i_enable
i_load => enardFF_2:bc.i_enable
i_load => enardFF_2:bd.i_enable
i_load => enardFF_2:be.i_enable
i_load => enardFF_2:bf.i_enable
i_load => enardFF_2:bg.i_enable
i_load => enardFF_2:bh.i_enable
i_load => enardFF_2:bi.i_enable
i_clock => enardFF_2:bb.i_clock
i_clock => enardFF_2:bc.i_clock
i_clock => enardFF_2:bd.i_clock
i_clock => enardFF_2:be.i_clock
i_clock => enardFF_2:bf.i_clock
i_clock => enardFF_2:bg.i_clock
i_clock => enardFF_2:bh.i_clock
i_clock => enardFF_2:bi.i_clock
i_Value[0] => enardFF_2:bi.i_d
i_Value[1] => enardFF_2:bh.i_d
i_Value[2] => enardFF_2:bg.i_d
i_Value[3] => enardFF_2:bf.i_d
i_Value[4] => enardFF_2:be.i_d
i_Value[5] => enardFF_2:bd.i_d
i_Value[6] => enardFF_2:bc.i_d
i_Value[7] => enardFF_2:bb.i_d
o_Value[0] <= enardFF_2:bi.o_q
o_Value[1] <= enardFF_2:bh.o_q
o_Value[2] <= enardFF_2:bg.o_q
o_Value[3] <= enardFF_2:bf.o_q
o_Value[4] <= enardFF_2:be.o_q
o_Value[5] <= enardFF_2:bd.o_q
o_Value[6] <= enardFF_2:bc.o_q
o_Value[7] <= enardFF_2:bb.o_q


|projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bc
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bd
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:be
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bf
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bg
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bh
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bi
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR
serial_input => enardFF_2:dff0.i_d
shift_right => enardFF_2:dff0.i_enable
shift_right => enardFF_2:dff1.i_enable
shift_right => enardFF_2:dff2.i_enable
shift_right => enardFF_2:dff3.i_enable
shift_right => enardFF_2:dff4.i_enable
shift_right => enardFF_2:dff5.i_enable
shift_right => enardFF_2:dff6.i_enable
shift_right => enardFF_2:dff7.i_enable
clk => enardFF_2:dff0.i_clock
clk => enardFF_2:dff1.i_clock
clk => enardFF_2:dff2.i_clock
clk => enardFF_2:dff3.i_clock
clk => enardFF_2:dff4.i_clock
clk => enardFF_2:dff5.i_clock
clk => enardFF_2:dff6.i_clock
clk => enardFF_2:dff7.i_clock
parralel_output[0] <= enardFF_2:dff0.o_q
parralel_output[1] <= enardFF_2:dff1.o_q
parralel_output[2] <= enardFF_2:dff2.o_q
parralel_output[3] <= enardFF_2:dff3.o_q
parralel_output[4] <= enardFF_2:dff4.o_q
parralel_output[5] <= enardFF_2:dff5.o_q
parralel_output[6] <= enardFF_2:dff6.o_q
parralel_output[7] <= enardFF_2:dff7.o_q


|projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|eightBitRegisterSingle:inst7
i_resetBar => enardFF_2:bb.i_resetBar
i_resetBar => enardFF_2:bc.i_resetBar
i_resetBar => enardFF_2:bd.i_resetBar
i_resetBar => enardFF_2:be.i_resetBar
i_resetBar => enardFF_2:bf.i_resetBar
i_resetBar => enardFF_2:bg.i_resetBar
i_resetBar => enardFF_2:bh.i_resetBar
i_resetBar => enardFF_2:bi.i_resetBar
i_load => enardFF_2:bb.i_enable
i_load => enardFF_2:bc.i_enable
i_load => enardFF_2:bd.i_enable
i_load => enardFF_2:be.i_enable
i_load => enardFF_2:bf.i_enable
i_load => enardFF_2:bg.i_enable
i_load => enardFF_2:bh.i_enable
i_load => enardFF_2:bi.i_enable
i_clock => enardFF_2:bb.i_clock
i_clock => enardFF_2:bc.i_clock
i_clock => enardFF_2:bd.i_clock
i_clock => enardFF_2:be.i_clock
i_clock => enardFF_2:bf.i_clock
i_clock => enardFF_2:bg.i_clock
i_clock => enardFF_2:bh.i_clock
i_clock => enardFF_2:bi.i_clock
iValue0 => enardFF_2:bi.i_d
iValue1 => enardFF_2:bh.i_d
iValue2 => enardFF_2:bg.i_d
iValue3 => enardFF_2:bf.i_d
iValue4 => enardFF_2:be.i_d
iValue5 => enardFF_2:bd.i_d
iValue6 => enardFF_2:bc.i_d
iValue7 => enardFF_2:bb.i_d
o_Value0 <= enardFF_2:bi.o_q
o_Value1 <= enardFF_2:bh.o_q
o_Value2 <= enardFF_2:bg.o_q
o_Value3 <= enardFF_2:bf.o_q
o_Value4 <= enardFF_2:be.o_q
o_Value5 <= enardFF_2:bd.o_q
o_Value6 <= enardFF_2:bc.o_q
o_Value7 <= enardFF_2:bb.o_q


|projectDraft|eightBitRegisterSingle:inst7|enARdFF_2:bb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|eightBitRegisterSingle:inst7|enARdFF_2:bc
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|eightBitRegisterSingle:inst7|enARdFF_2:bd
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|eightBitRegisterSingle:inst7|enARdFF_2:be
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|eightBitRegisterSingle:inst7|enARdFF_2:bf
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|eightBitRegisterSingle:inst7|enARdFF_2:bg
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|eightBitRegisterSingle:inst7|enARdFF_2:bh
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|eightBitRegisterSingle:inst7|enARdFF_2:bi
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14
SSCS => debouncer_2:b2v_inst23.i_raw
GReset => fsm_controller:b2v_inst3.GReset
GClock => debouncer_2:b2v_inst23.i_clock
GClock => fsm_controller:b2v_inst3.GClock
Clock_Slow => timer:b2v_inst.i_clock
Clock_Slow => counter:b2v_inst4.i_clock
Clock_Slow => counter:b2v_inst5.i_clock
MSC[0] => mux2x1_4:b2v_inst7.A[0]
MSC[1] => mux2x1_4:b2v_inst7.A[1]
MSC[2] => mux2x1_4:b2v_inst7.A[2]
MSC[3] => mux2x1_4:b2v_inst7.A[3]
SSC[0] => mux2x1_4:b2v_inst7.B[0]
SSC[1] => mux2x1_4:b2v_inst7.B[1]
SSC[2] => mux2x1_4:b2v_inst7.B[2]
SSC[3] => mux2x1_4:b2v_inst7.B[3]
BCD1[0] <= fourbitbcddecoder:b2v_inst8.o_BCD1[0]
BCD1[1] <= fourbitbcddecoder:b2v_inst8.o_BCD1[1]
BCD1[2] <= fourbitbcddecoder:b2v_inst8.o_BCD1[2]
BCD1[3] <= fourbitbcddecoder:b2v_inst8.o_BCD1[3]
BCD2[0] <= fourbitbcddecoder:b2v_inst8.o_BCD2[0]
BCD2[1] <= fourbitbcddecoder:b2v_inst8.o_BCD2[1]
BCD2[2] <= fourbitbcddecoder:b2v_inst8.o_BCD2[2]
BCD2[3] <= fourbitbcddecoder:b2v_inst8.o_BCD2[3]
counter_o[0] <= mux2x1_4:b2v_inst6.F[0]
counter_o[1] <= mux2x1_4:b2v_inst6.F[1]
counter_o[2] <= mux2x1_4:b2v_inst6.F[2]
counter_o[3] <= mux2x1_4:b2v_inst6.F[3]
SevSegDisp1[0] <= dec_7seg:b2v_inst19.o_segment_a
SevSegDisp1[1] <= dec_7seg:b2v_inst19.o_segment_b
SevSegDisp1[2] <= dec_7seg:b2v_inst19.o_segment_c
SevSegDisp1[3] <= dec_7seg:b2v_inst19.o_segment_d
SevSegDisp1[4] <= dec_7seg:b2v_inst19.o_segment_e
SevSegDisp1[5] <= dec_7seg:b2v_inst19.o_segment_f
SevSegDisp1[6] <= dec_7seg:b2v_inst19.o_segment_g
SevSegDisp2[0] <= dec_7seg:b2v_inst20.o_segment_a
SevSegDisp2[1] <= dec_7seg:b2v_inst20.o_segment_b
SevSegDisp2[2] <= dec_7seg:b2v_inst20.o_segment_c
SevSegDisp2[3] <= dec_7seg:b2v_inst20.o_segment_d
SevSegDisp2[4] <= dec_7seg:b2v_inst20.o_segment_e
SevSegDisp2[5] <= dec_7seg:b2v_inst20.o_segment_f
SevSegDisp2[6] <= dec_7seg:b2v_inst20.o_segment_g
MSTS[0] <= fsm_controller:b2v_inst3.MSTS[0]
MSTS[1] <= fsm_controller:b2v_inst3.MSTS[1]
MSTS[2] <= fsm_controller:b2v_inst3.MSTS[2]
SSTS[0] <= fsm_controller:b2v_inst3.SSTS[0]
SSTS[1] <= fsm_controller:b2v_inst3.SSTS[1]
SSTS[2] <= fsm_controller:b2v_inst3.SSTS[2]


|projectDraft|lab3VHDL:inst14|timer:b2v_inst
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_MST <= enARdFF_2:bit2.o_q
o_SST <= enARdFF_2:bit1.o_q


|projectDraft|lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|dec_7seg:b2v_inst19
i_hexDigit[0] => Mux0.IN19
i_hexDigit[0] => Mux1.IN19
i_hexDigit[0] => Mux2.IN19
i_hexDigit[0] => Mux3.IN19
i_hexDigit[0] => Mux4.IN19
i_hexDigit[0] => Mux5.IN19
i_hexDigit[0] => Mux6.IN19
i_hexDigit[1] => Mux0.IN18
i_hexDigit[1] => Mux1.IN18
i_hexDigit[1] => Mux2.IN18
i_hexDigit[1] => Mux3.IN18
i_hexDigit[1] => Mux4.IN18
i_hexDigit[1] => Mux5.IN18
i_hexDigit[1] => Mux6.IN18
i_hexDigit[2] => Mux0.IN17
i_hexDigit[2] => Mux1.IN17
i_hexDigit[2] => Mux2.IN17
i_hexDigit[2] => Mux3.IN17
i_hexDigit[2] => Mux4.IN17
i_hexDigit[2] => Mux5.IN17
i_hexDigit[2] => Mux6.IN17
i_hexDigit[3] => Mux0.IN16
i_hexDigit[3] => Mux1.IN16
i_hexDigit[3] => Mux2.IN16
i_hexDigit[3] => Mux3.IN16
i_hexDigit[3] => Mux4.IN16
i_hexDigit[3] => Mux5.IN16
i_hexDigit[3] => Mux6.IN16
o_segment_a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_segment_b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_segment_c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_segment_d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_segment_e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_segment_f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_segment_g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|dec_7seg:b2v_inst20
i_hexDigit[0] => Mux0.IN19
i_hexDigit[0] => Mux1.IN19
i_hexDigit[0] => Mux2.IN19
i_hexDigit[0] => Mux3.IN19
i_hexDigit[0] => Mux4.IN19
i_hexDigit[0] => Mux5.IN19
i_hexDigit[0] => Mux6.IN19
i_hexDigit[1] => Mux0.IN18
i_hexDigit[1] => Mux1.IN18
i_hexDigit[1] => Mux2.IN18
i_hexDigit[1] => Mux3.IN18
i_hexDigit[1] => Mux4.IN18
i_hexDigit[1] => Mux5.IN18
i_hexDigit[1] => Mux6.IN18
i_hexDigit[2] => Mux0.IN17
i_hexDigit[2] => Mux1.IN17
i_hexDigit[2] => Mux2.IN17
i_hexDigit[2] => Mux3.IN17
i_hexDigit[2] => Mux4.IN17
i_hexDigit[2] => Mux5.IN17
i_hexDigit[2] => Mux6.IN17
i_hexDigit[3] => Mux0.IN16
i_hexDigit[3] => Mux1.IN16
i_hexDigit[3] => Mux2.IN16
i_hexDigit[3] => Mux3.IN16
i_hexDigit[3] => Mux4.IN16
i_hexDigit[3] => Mux5.IN16
i_hexDigit[3] => Mux6.IN16
o_segment_a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_segment_b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_segment_c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_segment_d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_segment_e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_segment_f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_segment_g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|debouncer_2:b2v_inst23
i_clock => enARdFF_2:first.i_clock
i_clock => enARdFF_2:second.i_clock
i_raw => int_d1Input.IN1
i_raw => int_d2Input.IN1
o_clean <= int_debouncedRaw.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|debouncer_2:b2v_inst23|enARdFF_2:first
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|debouncer_2:b2v_inst23|enARdFF_2:second
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|FSM_Controller:b2v_inst3
Deb_out => i_q0.IN1
Ctr_expired => i_q0.IN1
Ctr_expired => i_q0.IN1
Ctr_expired => Set_Ctr.IN1
MST => i_q1.IN1
MST => i_q0.IN1
SST => i_q1.IN1
SST => i_q0.IN1
GClock => enardFF_2:d1.i_clock
GClock => enardFF_2:d0.i_clock
GReset => RC.IN1
GReset => enardFF_2:d1.i_resetBar
GReset => enardFF_2:d0.i_resetBar
MSTS[0] <= MSTS.DB_MAX_OUTPUT_PORT_TYPE
MSTS[1] <= MSTS.DB_MAX_OUTPUT_PORT_TYPE
MSTS[2] <= enardFF_2:d1.o_q
SSTS[0] <= SSTS.DB_MAX_OUTPUT_PORT_TYPE
SSTS[1] <= SSTS.DB_MAX_OUTPUT_PORT_TYPE
SSTS[2] <= enardFF_2:d1.o_q
ST <= enardFF_2:d0.o_q
Set_Ctr <= Set_Ctr.DB_MAX_OUTPUT_PORT_TYPE
Sel <= enardFF_2:d1.o_q
RC <= RC.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|FSM_Controller:b2v_inst3|enARdFF_2:d1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|FSM_Controller:b2v_inst3|enARdFF_2:d0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|counter:b2v_inst4
inc_counter => enARdFF_2:bit3.i_enable
inc_counter => enARdFF_2:bit2.i_enable
inc_counter => enARdFF_2:bit1.i_enable
inc_counter => enARdFF_2:bit0.i_enable
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q


|projectDraft|lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|counter:b2v_inst5
inc_counter => enARdFF_2:bit3.i_enable
inc_counter => enARdFF_2:bit2.i_enable
inc_counter => enARdFF_2:bit1.i_enable
inc_counter => enARdFF_2:bit0.i_enable
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q


|projectDraft|lab3VHDL:inst14|counter:b2v_inst5|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|counter:b2v_inst5|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|counter:b2v_inst5|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|counter:b2v_inst5|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|mux2x1_4:b2v_inst6
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|mux2x1_4:b2v_inst7
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8
i_counterValue[0] => mux2x1_4:mux.B[0]
i_counterValue[0] => fivebitaddersub:sub.i_X[0]
i_counterValue[1] => mux2x1_4:mux.B[1]
i_counterValue[1] => fivebitaddersub:sub.i_X[1]
i_counterValue[2] => mux2x1_4:mux.B[2]
i_counterValue[2] => fivebitaddersub:sub.i_X[2]
i_counterValue[3] => mux2x1_4:mux.B[3]
i_counterValue[3] => fivebitaddersub:sub.i_X[3]
o_BCD1[0] <= mux2x1_4:mux.F[0]
o_BCD1[1] <= mux2x1_4:mux.F[1]
o_BCD1[2] <= mux2x1_4:mux.F[2]
o_BCD1[3] <= mux2x1_4:mux.F[3]
o_BCD2[0] <= fivebitaddersub:sub.o_Sum[4]
o_BCD2[1] <= <GND>
o_BCD2[2] <= <GND>
o_BCD2[3] <= <GND>


|projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub
i_X[0] => fiveBitAdder:add.i_Ai[0]
i_X[1] => fiveBitAdder:add.i_Ai[1]
i_X[2] => fiveBitAdder:add.i_Ai[2]
i_X[3] => fiveBitAdder:add.i_Ai[3]
i_X[4] => fiveBitAdder:add.i_Ai[4]
i_Y[0] => int_Y[0].IN0
i_Y[1] => int_Y[1].IN0
i_Y[2] => int_Y[2].IN0
i_Y[3] => int_Y[3].IN0
i_Y[4] => int_Y[4].IN0
op => int_Y[0].IN1
op => int_Y[1].IN1
op => int_Y[2].IN1
op => int_Y[3].IN1
op => int_Y[4].IN1
op => fiveBitAdder:add.i_GCarryIn
o_Cout <= fiveBitAdder:add.o_CarryOut
o_V <= fiveBitAdder:add.o_V
o_Z <= fiveBitAdder:add.o_Z
o_Sum[0] <= fiveBitAdder:add.o_Sum[0]
o_Sum[1] <= fiveBitAdder:add.o_Sum[1]
o_Sum[2] <= fiveBitAdder:add.o_Sum[2]
o_Sum[3] <= fiveBitAdder:add.o_Sum[3]
o_Sum[4] <= fiveBitAdder:add.o_Sum[4]


|projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub|fiveBitAdder:add
i_Ai[0] => oneBitAdder:add0.i_Ai
i_Ai[1] => oneBitAdder:add1.i_Ai
i_Ai[2] => oneBitAdder:add2.i_Ai
i_Ai[3] => oneBitAdder:add3.i_Ai
i_Ai[4] => oneBitAdder:add4.i_Ai
i_Bi[0] => oneBitAdder:add0.i_Bi
i_Bi[1] => oneBitAdder:add1.i_Bi
i_Bi[2] => oneBitAdder:add2.i_Bi
i_Bi[3] => oneBitAdder:add3.i_Bi
i_Bi[4] => oneBitAdder:add4.i_Bi
i_GCarryIn => oneBitAdder:add0.i_CarryIn
o_CarryOut <= oneBitAdder:add4.o_CarryOut
o_V <= o_V.DB_MAX_OUTPUT_PORT_TYPE
o_Z <= o_Z.DB_MAX_OUTPUT_PORT_TYPE
o_Sum[0] <= oneBitAdder:add0.o_Sum
o_Sum[1] <= oneBitAdder:add1.o_Sum
o_Sum[2] <= oneBitAdder:add2.o_Sum
o_Sum[3] <= oneBitAdder:add3.o_Sum
o_Sum[4] <= oneBitAdder:add4.o_Sum


|projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub|fiveBitAdder:add|oneBitAdder:add4
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub|fiveBitAdder:add|oneBitAdder:add3
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub|fiveBitAdder:add|oneBitAdder:add2
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub|fiveBitAdder:add|oneBitAdder:add1
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub|fiveBitAdder:add|oneBitAdder:add0
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|mux2x1_4:mux
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
S => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|fourBitComparator:b2v_inst9
i_Ai[0] => oneBitComparator:comp0.i_Ai
i_Ai[1] => oneBitComparator:comp1.i_Ai
i_Ai[2] => oneBitComparator:comp2.i_Ai
i_Ai[3] => oneBitComparator:comp3.i_Ai
i_Bi[0] => oneBitComparator:comp0.i_Bi
i_Bi[1] => oneBitComparator:comp1.i_Bi
i_Bi[2] => oneBitComparator:comp2.i_Bi
i_Bi[3] => oneBitComparator:comp3.i_Bi
o_GT <= oneBitComparator:comp0.o_GT
o_LT <= oneBitComparator:comp0.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|fourBitComparator:b2v_inst9|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|fourBitComparator:b2v_inst9|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|fourBitComparator:b2v_inst9|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|lab3VHDL:inst14|fourBitComparator:b2v_inst9|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|projectDraft|clk_div_rami:inst1
clock_25Mhz => clock_1Hz_T~reg0.CLK
clock_25Mhz => clock_1Hz~reg0.CLK
clock_25Mhz => clock_10Hz~reg0.CLK
clock_25Mhz => clock_100Hz~reg0.CLK
clock_25Mhz => clock_1KHz~reg0.CLK
clock_25Mhz => clock_10KHz~reg0.CLK
clock_25Mhz => clock_100KHz~reg0.CLK
clock_25Mhz => clock_1MHz~reg0.CLK
clock_25Mhz => clock_1Mhz_int.CLK
clock_25Mhz => count_1Mhz[0].CLK
clock_25Mhz => count_1Mhz[1].CLK
clock_25Mhz => count_1Mhz[2].CLK
clock_25Mhz => count_1Mhz[3].CLK
clock_25Mhz => count_1Mhz[4].CLK
clock_1MHz <= clock_1MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100KHz <= clock_100KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10KHz <= clock_10KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1KHz <= clock_1KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1Hz <= clock_1Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1Hz_T <= clock_1Hz_T~reg0.DB_MAX_OUTPUT_PORT_TYPE


