
Smart_ParkingLot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e3c0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a8  0800e550  0800e550  0000f550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e9f8  0800e9f8  0001008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800e9f8  0800e9f8  0000f9f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ea00  0800ea00  0001008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea00  0800ea00  0000fa00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ea04  0800ea04  0000fa04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  0800ea08  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001008c  2**0
                  CONTENTS
 10 .bss          00004adc  2000008c  2000008c  0001008c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004b68  20004b68  0001008c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002205e  00000000  00000000  000100bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000534b  00000000  00000000  0003211a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ce0  00000000  00000000  00037468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000164e  00000000  00000000  00039148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027b76  00000000  00000000  0003a796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024826  00000000  00000000  0006230c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dee87  00000000  00000000  00086b32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001659b9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000081d8  00000000  00000000  001659fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  0016dbd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e538 	.word	0x0800e538

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	0800e538 	.word	0x0800e538

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2280      	movs	r2, #128	@ 0x80
 800058c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800058e:	bf00      	nop
 8000590:	3714      	adds	r7, #20
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	200000a8 	.word	0x200000a8
 80005a0:	200000fc 	.word	0x200000fc

080005a4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005b4:	f003 0301 	and.w	r3, r3, #1
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d013      	beq.n	80005e4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005c0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005c4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d00b      	beq.n	80005e4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005cc:	e000      	b.n	80005d0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ce:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005d0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d0f9      	beq.n	80005ce <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005da:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005de:	687a      	ldr	r2, [r7, #4]
 80005e0:	b2d2      	uxtb	r2, r2
 80005e2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005e4:	687b      	ldr	r3, [r7, #4]
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	370c      	adds	r7, #12
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr

080005f2 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 80005f2:	b580      	push	{r7, lr}
 80005f4:	b086      	sub	sp, #24
 80005f6:	af00      	add	r7, sp, #0
 80005f8:	60f8      	str	r0, [r7, #12]
 80005fa:	60b9      	str	r1, [r7, #8]
 80005fc:	607a      	str	r2, [r7, #4]
  for(int i=0; i<len; i++)
 80005fe:	2300      	movs	r3, #0
 8000600:	617b      	str	r3, [r7, #20]
 8000602:	e009      	b.n	8000618 <_write+0x26>
  {
    ITM_SendChar((*ptr++));
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	1c5a      	adds	r2, r3, #1
 8000608:	60ba      	str	r2, [r7, #8]
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff ffc9 	bl	80005a4 <ITM_SendChar>
  for(int i=0; i<len; i++)
 8000612:	697b      	ldr	r3, [r7, #20]
 8000614:	3301      	adds	r3, #1
 8000616:	617b      	str	r3, [r7, #20]
 8000618:	697a      	ldr	r2, [r7, #20]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	429a      	cmp	r2, r3
 800061e:	dbf1      	blt.n	8000604 <_write+0x12>
  }
  return len;
 8000620:	687b      	ldr	r3, [r7, #4]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3718      	adds	r7, #24
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}

0800062a <delay_us>:

void delay_us(uint16_t us)
{
 800062a:	b480      	push	{r7}
 800062c:	b085      	sub	sp, #20
 800062e:	af00      	add	r7, sp, #0
 8000630:	4603      	mov	r3, r0
 8000632:	80fb      	strh	r3, [r7, #6]
    volatile uint32_t count = us * 42;
 8000634:	88fb      	ldrh	r3, [r7, #6]
 8000636:	222a      	movs	r2, #42	@ 0x2a
 8000638:	fb02 f303 	mul.w	r3, r2, r3
 800063c:	60fb      	str	r3, [r7, #12]
    while(count--);
 800063e:	bf00      	nop
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	1e5a      	subs	r2, r3, #1
 8000644:	60fa      	str	r2, [r7, #12]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d1fa      	bne.n	8000640 <delay_us+0x16>
}
 800064a:	bf00      	nop
 800064c:	bf00      	nop
 800064e:	3714      	adds	r7, #20
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr

08000658 <HCSR04_Read>:

/**
 * @brief Lecture HC-SR04 MODE POLLING
 */
void HCSR04_Read(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
    // Envoyer pulse TRIGGER
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 800065e:	2201      	movs	r2, #1
 8000660:	2101      	movs	r1, #1
 8000662:	482b      	ldr	r0, [pc, #172]	@ (8000710 <HCSR04_Read+0xb8>)
 8000664:	f001 fcf0 	bl	8002048 <HAL_GPIO_WritePin>
    delay_us(10);
 8000668:	200a      	movs	r0, #10
 800066a:	f7ff ffde 	bl	800062a <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 800066e:	2200      	movs	r2, #0
 8000670:	2101      	movs	r1, #1
 8000672:	4827      	ldr	r0, [pc, #156]	@ (8000710 <HCSR04_Read+0xb8>)
 8000674:	f001 fce8 	bl	8002048 <HAL_GPIO_WritePin>

    // Attendre que ECHO passe à HIGH avec timeout court
    uint32_t timeout = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	607b      	str	r3, [r7, #4]
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET)
 800067c:	e00b      	b.n	8000696 <HCSR04_Read+0x3e>
    {
        timeout++;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	3301      	adds	r3, #1
 8000682:	607b      	str	r3, [r7, #4]
        if(timeout > 50000) {  // Augmenté
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800068a:	4293      	cmp	r3, r2
 800068c:	d903      	bls.n	8000696 <HCSR04_Read+0x3e>
            distance_cm = 0;
 800068e:	4b21      	ldr	r3, [pc, #132]	@ (8000714 <HCSR04_Read+0xbc>)
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
            return;
 8000694:	e038      	b.n	8000708 <HCSR04_Read+0xb0>
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET)
 8000696:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800069a:	481d      	ldr	r0, [pc, #116]	@ (8000710 <HCSR04_Read+0xb8>)
 800069c:	f001 fcbc 	bl	8002018 <HAL_GPIO_ReadPin>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d0eb      	beq.n	800067e <HCSR04_Read+0x26>
        }
    }

    // Démarrer le compteur
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80006a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000718 <HCSR04_Read+0xc0>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	2200      	movs	r2, #0
 80006ac:	625a      	str	r2, [r3, #36]	@ 0x24

    // Attendre que ECHO retourne à LOW avec timeout
    timeout = 0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	607b      	str	r3, [r7, #4]
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_SET)
 80006b2:	e00a      	b.n	80006ca <HCSR04_Read+0x72>
    {
        timeout++;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	3301      	adds	r3, #1
 80006b8:	607b      	str	r3, [r7, #4]
        if(timeout > 100000) {  // Augmenté
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	4a17      	ldr	r2, [pc, #92]	@ (800071c <HCSR04_Read+0xc4>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d903      	bls.n	80006ca <HCSR04_Read+0x72>
            distance_cm = 0;
 80006c2:	4b14      	ldr	r3, [pc, #80]	@ (8000714 <HCSR04_Read+0xbc>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
            return;
 80006c8:	e01e      	b.n	8000708 <HCSR04_Read+0xb0>
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_SET)
 80006ca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006ce:	4810      	ldr	r0, [pc, #64]	@ (8000710 <HCSR04_Read+0xb8>)
 80006d0:	f001 fca2 	bl	8002018 <HAL_GPIO_ReadPin>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b01      	cmp	r3, #1
 80006d8:	d0ec      	beq.n	80006b4 <HCSR04_Read+0x5c>
        }
    }

    // Lire le temps écoulé
    uint32_t time_us = __HAL_TIM_GET_COUNTER(&htim2);
 80006da:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <HCSR04_Read+0xc0>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006e0:	603b      	str	r3, [r7, #0]

    // Calculer distance
    if(time_us > 150 && time_us < 23200)
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	2b96      	cmp	r3, #150	@ 0x96
 80006e6:	d90c      	bls.n	8000702 <HCSR04_Read+0xaa>
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	f645 229f 	movw	r2, #23199	@ 0x5a9f
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d807      	bhi.n	8000702 <HCSR04_Read+0xaa>
    {
        distance_cm = time_us / 58;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000720 <HCSR04_Read+0xc8>)
 80006f6:	fba2 2303 	umull	r2, r3, r2, r3
 80006fa:	095b      	lsrs	r3, r3, #5
 80006fc:	4a05      	ldr	r2, [pc, #20]	@ (8000714 <HCSR04_Read+0xbc>)
 80006fe:	6013      	str	r3, [r2, #0]
 8000700:	e002      	b.n	8000708 <HCSR04_Read+0xb0>
    }
    else
    {
        distance_cm = 0;
 8000702:	4b04      	ldr	r3, [pc, #16]	@ (8000714 <HCSR04_Read+0xbc>)
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
    }
}
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40020000 	.word	0x40020000
 8000714:	200004d0 	.word	0x200004d0
 8000718:	2000039c 	.word	0x2000039c
 800071c:	000186a0 	.word	0x000186a0
 8000720:	8d3dcb09 	.word	0x8d3dcb09

08000724 <Servo_SetPosition>:

void Servo_SetPosition(uint16_t position)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, position);
 800072e:	4b05      	ldr	r3, [pc, #20]	@ (8000744 <Servo_SetPosition+0x20>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	88fa      	ldrh	r2, [r7, #6]
 8000734:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000736:	bf00      	nop
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	200003e4 	.word	0x200003e4

08000748 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000748:	b5b0      	push	{r4, r5, r7, lr}
 800074a:	b09c      	sub	sp, #112	@ 0x70
 800074c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074e:	f001 f91f 	bl	8001990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000752:	f000 f86f 	bl	8000834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000756:	f000 fa7d 	bl	8000c54 <MX_GPIO_Init>
  MX_I2S3_Init();
 800075a:	f000 f8d5 	bl	8000908 <MX_I2S3_Init>
  MX_SPI1_Init();
 800075e:	f000 f903 	bl	8000968 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000762:	f000 f937 	bl	80009d4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000766:	f000 f9ab 	bl	8000ac0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 800076a:	f000 fa1f 	bl	8000bac <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800076e:	f000 fa47 	bl	8000c00 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialiser le hardware avant de démarrer les tâches
  Hardware_Init();
 8000772:	f000 fb9b 	bl	8000eac <Hardware_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000776:	4b27      	ldr	r3, [pc, #156]	@ (8000814 <main+0xcc>)
 8000778:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800077c:	461d      	mov	r5, r3
 800077e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000780:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000782:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000786:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800078a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800078e:	2100      	movs	r1, #0
 8000790:	4618      	mov	r0, r3
 8000792:	f00a f8fa 	bl	800a98a <osThreadCreate>
 8000796:	4603      	mov	r3, r0
 8000798:	4a1f      	ldr	r2, [pc, #124]	@ (8000818 <main+0xd0>)
 800079a:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, UltrasonTask, osPriorityNormal, 0, 256);
 800079c:	4b1f      	ldr	r3, [pc, #124]	@ (800081c <main+0xd4>)
 800079e:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80007a2:	461d      	mov	r5, r3
 80007a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 80007b0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f00a f8e7 	bl	800a98a <osThreadCreate>
 80007bc:	4603      	mov	r3, r0
 80007be:	4a18      	ldr	r2, [pc, #96]	@ (8000820 <main+0xd8>)
 80007c0:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, ServoTask, osPriorityIdle, 0, 128);
 80007c2:	4b18      	ldr	r3, [pc, #96]	@ (8000824 <main+0xdc>)
 80007c4:	f107 041c 	add.w	r4, r7, #28
 80007c8:	461d      	mov	r5, r3
 80007ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 80007d6:	f107 031c 	add.w	r3, r7, #28
 80007da:	2100      	movs	r1, #0
 80007dc:	4618      	mov	r0, r3
 80007de:	f00a f8d4 	bl	800a98a <osThreadCreate>
 80007e2:	4603      	mov	r3, r0
 80007e4:	4a10      	ldr	r2, [pc, #64]	@ (8000828 <main+0xe0>)
 80007e6:	6013      	str	r3, [r2, #0]

  /* definition and creation of commTask */
  osThreadDef(commTask, CommunicationTask, osPriorityNormal, 0, 256);
 80007e8:	4b10      	ldr	r3, [pc, #64]	@ (800082c <main+0xe4>)
 80007ea:	463c      	mov	r4, r7
 80007ec:	461d      	mov	r5, r3
 80007ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  commTaskHandle = osThreadCreate(osThread(commTask), NULL);
 80007fa:	463b      	mov	r3, r7
 80007fc:	2100      	movs	r1, #0
 80007fe:	4618      	mov	r0, r3
 8000800:	f00a f8c3 	bl	800a98a <osThreadCreate>
 8000804:	4603      	mov	r3, r0
 8000806:	4a0a      	ldr	r2, [pc, #40]	@ (8000830 <main+0xe8>)
 8000808:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800080a:	f00a f8a7 	bl	800a95c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800080e:	bf00      	nop
 8000810:	e7fd      	b.n	800080e <main+0xc6>
 8000812:	bf00      	nop
 8000814:	0800e55c 	.word	0x0800e55c
 8000818:	200004bc 	.word	0x200004bc
 800081c:	0800e584 	.word	0x0800e584
 8000820:	200004c0 	.word	0x200004c0
 8000824:	0800e5ac 	.word	0x0800e5ac
 8000828:	200004c4 	.word	0x200004c4
 800082c:	0800e5d4 	.word	0x0800e5d4
 8000830:	200004c8 	.word	0x200004c8

08000834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b094      	sub	sp, #80	@ 0x50
 8000838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083a:	f107 0320 	add.w	r3, r7, #32
 800083e:	2230      	movs	r2, #48	@ 0x30
 8000840:	2100      	movs	r1, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f00d f94c 	bl	800dae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000848:	f107 030c 	add.w	r3, r7, #12
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
 8000856:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	4b28      	ldr	r3, [pc, #160]	@ (8000900 <SystemClock_Config+0xcc>)
 800085e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000860:	4a27      	ldr	r2, [pc, #156]	@ (8000900 <SystemClock_Config+0xcc>)
 8000862:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000866:	6413      	str	r3, [r2, #64]	@ 0x40
 8000868:	4b25      	ldr	r3, [pc, #148]	@ (8000900 <SystemClock_Config+0xcc>)
 800086a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800086c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000874:	2300      	movs	r3, #0
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	4b22      	ldr	r3, [pc, #136]	@ (8000904 <SystemClock_Config+0xd0>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a21      	ldr	r2, [pc, #132]	@ (8000904 <SystemClock_Config+0xd0>)
 800087e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000882:	6013      	str	r3, [r2, #0]
 8000884:	4b1f      	ldr	r3, [pc, #124]	@ (8000904 <SystemClock_Config+0xd0>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000890:	2301      	movs	r3, #1
 8000892:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000894:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000898:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089a:	2302      	movs	r3, #2
 800089c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800089e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80008a4:	2308      	movs	r3, #8
 80008a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008a8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80008ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008ae:	2302      	movs	r3, #2
 80008b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008b2:	2307      	movs	r3, #7
 80008b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b6:	f107 0320 	add.w	r3, r7, #32
 80008ba:	4618      	mov	r0, r3
 80008bc:	f004 f9b2 	bl	8004c24 <HAL_RCC_OscConfig>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <SystemClock_Config+0x96>
  {
    Error_Handler();
 80008c6:	f000 fd3d 	bl	8001344 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ca:	230f      	movs	r3, #15
 80008cc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ce:	2302      	movs	r3, #2
 80008d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d2:	2300      	movs	r3, #0
 80008d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008d6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008e2:	f107 030c 	add.w	r3, r7, #12
 80008e6:	2105      	movs	r1, #5
 80008e8:	4618      	mov	r0, r3
 80008ea:	f004 fc13 	bl	8005114 <HAL_RCC_ClockConfig>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80008f4:	f000 fd26 	bl	8001344 <Error_Handler>
  }
}
 80008f8:	bf00      	nop
 80008fa:	3750      	adds	r7, #80	@ 0x50
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40023800 	.word	0x40023800
 8000904:	40007000 	.word	0x40007000

08000908 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800090c:	4b13      	ldr	r3, [pc, #76]	@ (800095c <MX_I2S3_Init+0x54>)
 800090e:	4a14      	ldr	r2, [pc, #80]	@ (8000960 <MX_I2S3_Init+0x58>)
 8000910:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000912:	4b12      	ldr	r3, [pc, #72]	@ (800095c <MX_I2S3_Init+0x54>)
 8000914:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000918:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800091a:	4b10      	ldr	r3, [pc, #64]	@ (800095c <MX_I2S3_Init+0x54>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000920:	4b0e      	ldr	r3, [pc, #56]	@ (800095c <MX_I2S3_Init+0x54>)
 8000922:	2200      	movs	r2, #0
 8000924:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000926:	4b0d      	ldr	r3, [pc, #52]	@ (800095c <MX_I2S3_Init+0x54>)
 8000928:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800092c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800092e:	4b0b      	ldr	r3, [pc, #44]	@ (800095c <MX_I2S3_Init+0x54>)
 8000930:	4a0c      	ldr	r2, [pc, #48]	@ (8000964 <MX_I2S3_Init+0x5c>)
 8000932:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000934:	4b09      	ldr	r3, [pc, #36]	@ (800095c <MX_I2S3_Init+0x54>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800093a:	4b08      	ldr	r3, [pc, #32]	@ (800095c <MX_I2S3_Init+0x54>)
 800093c:	2200      	movs	r2, #0
 800093e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000940:	4b06      	ldr	r3, [pc, #24]	@ (800095c <MX_I2S3_Init+0x54>)
 8000942:	2200      	movs	r2, #0
 8000944:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000946:	4805      	ldr	r0, [pc, #20]	@ (800095c <MX_I2S3_Init+0x54>)
 8000948:	f003 fccc 	bl	80042e4 <HAL_I2S_Init>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000952:	f000 fcf7 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	200002fc 	.word	0x200002fc
 8000960:	40003c00 	.word	0x40003c00
 8000964:	00017700 	.word	0x00017700

08000968 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800096c:	4b17      	ldr	r3, [pc, #92]	@ (80009cc <MX_SPI1_Init+0x64>)
 800096e:	4a18      	ldr	r2, [pc, #96]	@ (80009d0 <MX_SPI1_Init+0x68>)
 8000970:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000972:	4b16      	ldr	r3, [pc, #88]	@ (80009cc <MX_SPI1_Init+0x64>)
 8000974:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000978:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800097a:	4b14      	ldr	r3, [pc, #80]	@ (80009cc <MX_SPI1_Init+0x64>)
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000980:	4b12      	ldr	r3, [pc, #72]	@ (80009cc <MX_SPI1_Init+0x64>)
 8000982:	2200      	movs	r2, #0
 8000984:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000986:	4b11      	ldr	r3, [pc, #68]	@ (80009cc <MX_SPI1_Init+0x64>)
 8000988:	2200      	movs	r2, #0
 800098a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800098c:	4b0f      	ldr	r3, [pc, #60]	@ (80009cc <MX_SPI1_Init+0x64>)
 800098e:	2200      	movs	r2, #0
 8000990:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000992:	4b0e      	ldr	r3, [pc, #56]	@ (80009cc <MX_SPI1_Init+0x64>)
 8000994:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000998:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800099a:	4b0c      	ldr	r3, [pc, #48]	@ (80009cc <MX_SPI1_Init+0x64>)
 800099c:	2200      	movs	r2, #0
 800099e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009a0:	4b0a      	ldr	r3, [pc, #40]	@ (80009cc <MX_SPI1_Init+0x64>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009a6:	4b09      	ldr	r3, [pc, #36]	@ (80009cc <MX_SPI1_Init+0x64>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009ac:	4b07      	ldr	r3, [pc, #28]	@ (80009cc <MX_SPI1_Init+0x64>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80009b2:	4b06      	ldr	r3, [pc, #24]	@ (80009cc <MX_SPI1_Init+0x64>)
 80009b4:	220a      	movs	r2, #10
 80009b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009b8:	4804      	ldr	r0, [pc, #16]	@ (80009cc <MX_SPI1_Init+0x64>)
 80009ba:	f004 ff0d 	bl	80057d8 <HAL_SPI_Init>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80009c4:	f000 fcbe 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000344 	.word	0x20000344
 80009d0:	40013000 	.word	0x40013000

080009d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08e      	sub	sp, #56	@ 0x38
 80009d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	605a      	str	r2, [r3, #4]
 80009e4:	609a      	str	r2, [r3, #8]
 80009e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009e8:	f107 0320 	add.w	r3, r7, #32
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009f2:	1d3b      	adds	r3, r7, #4
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]
 80009fa:	609a      	str	r2, [r3, #8]
 80009fc:	60da      	str	r2, [r3, #12]
 80009fe:	611a      	str	r2, [r3, #16]
 8000a00:	615a      	str	r2, [r3, #20]
 8000a02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a04:	4b2d      	ldr	r3, [pc, #180]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000a06:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a0a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8000a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000a0e:	2253      	movs	r2, #83	@ 0x53
 8000a10:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a12:	4b2a      	ldr	r3, [pc, #168]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000a18:	4b28      	ldr	r3, [pc, #160]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000a1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a1e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a20:	4b26      	ldr	r3, [pc, #152]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a26:	4b25      	ldr	r3, [pc, #148]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a2c:	4823      	ldr	r0, [pc, #140]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000a2e:	f004 ff5c 	bl	80058ea <HAL_TIM_Base_Init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000a38:	f000 fc84 	bl	8001344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a40:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a46:	4619      	mov	r1, r3
 8000a48:	481c      	ldr	r0, [pc, #112]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000a4a:	f005 fad9 	bl	8006000 <HAL_TIM_ConfigClockSource>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000a54:	f000 fc76 	bl	8001344 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a58:	4818      	ldr	r0, [pc, #96]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000a5a:	f004 fffd 	bl	8005a58 <HAL_TIM_PWM_Init>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000a64:	f000 fc6e 	bl	8001344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a70:	f107 0320 	add.w	r3, r7, #32
 8000a74:	4619      	mov	r1, r3
 8000a76:	4811      	ldr	r0, [pc, #68]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000a78:	f005 fed2 	bl	8006820 <HAL_TIMEx_MasterConfigSynchronization>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000a82:	f000 fc5f 	bl	8001344 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a86:	2360      	movs	r3, #96	@ 0x60
 8000a88:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a92:	2300      	movs	r3, #0
 8000a94:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	2200      	movs	r2, #0
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4807      	ldr	r0, [pc, #28]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000a9e:	f005 f9ed 	bl	8005e7c <HAL_TIM_PWM_ConfigChannel>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000aa8:	f000 fc4c 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000aac:	4803      	ldr	r0, [pc, #12]	@ (8000abc <MX_TIM2_Init+0xe8>)
 8000aae:	f000 fd87 	bl	80015c0 <HAL_TIM_MspPostInit>

}
 8000ab2:	bf00      	nop
 8000ab4:	3738      	adds	r7, #56	@ 0x38
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	2000039c 	.word	0x2000039c

08000ac0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08e      	sub	sp, #56	@ 0x38
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ac6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ad4:	f107 0320 	add.w	r3, r7, #32
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
 8000aec:	615a      	str	r2, [r3, #20]
 8000aee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000af0:	4b2c      	ldr	r3, [pc, #176]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000af2:	4a2d      	ldr	r2, [pc, #180]	@ (8000ba8 <MX_TIM3_Init+0xe8>)
 8000af4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8000af6:	4b2b      	ldr	r3, [pc, #172]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000af8:	2253      	movs	r2, #83	@ 0x53
 8000afa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afc:	4b29      	ldr	r3, [pc, #164]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8000b02:	4b28      	ldr	r3, [pc, #160]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000b04:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000b08:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b0a:	4b26      	ldr	r3, [pc, #152]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b10:	4b24      	ldr	r3, [pc, #144]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000b12:	2280      	movs	r2, #128	@ 0x80
 8000b14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b16:	4823      	ldr	r0, [pc, #140]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000b18:	f004 fee7 	bl	80058ea <HAL_TIM_Base_Init>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000b22:	f000 fc0f 	bl	8001344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b2c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b30:	4619      	mov	r1, r3
 8000b32:	481c      	ldr	r0, [pc, #112]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000b34:	f005 fa64 	bl	8006000 <HAL_TIM_ConfigClockSource>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000b3e:	f000 fc01 	bl	8001344 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b42:	4818      	ldr	r0, [pc, #96]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000b44:	f004 ff88 	bl	8005a58 <HAL_TIM_PWM_Init>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000b4e:	f000 fbf9 	bl	8001344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b52:	2300      	movs	r3, #0
 8000b54:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b56:	2300      	movs	r3, #0
 8000b58:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b5a:	f107 0320 	add.w	r3, r7, #32
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4810      	ldr	r0, [pc, #64]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000b62:	f005 fe5d 	bl	8006820 <HAL_TIMEx_MasterConfigSynchronization>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000b6c:	f000 fbea 	bl	8001344 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b70:	2360      	movs	r3, #96	@ 0x60
 8000b72:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b74:	2300      	movs	r3, #0
 8000b76:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	2200      	movs	r2, #0
 8000b84:	4619      	mov	r1, r3
 8000b86:	4807      	ldr	r0, [pc, #28]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000b88:	f005 f978 	bl	8005e7c <HAL_TIM_PWM_ConfigChannel>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000b92:	f000 fbd7 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000b96:	4803      	ldr	r0, [pc, #12]	@ (8000ba4 <MX_TIM3_Init+0xe4>)
 8000b98:	f000 fd12 	bl	80015c0 <HAL_TIM_MspPostInit>

}
 8000b9c:	bf00      	nop
 8000b9e:	3738      	adds	r7, #56	@ 0x38
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	200003e4 	.word	0x200003e4
 8000ba8:	40000400 	.word	0x40000400

08000bac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bb0:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <MX_USART2_UART_Init+0x4c>)
 8000bb2:	4a12      	ldr	r2, [pc, #72]	@ (8000bfc <MX_USART2_UART_Init+0x50>)
 8000bb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bb6:	4b10      	ldr	r3, [pc, #64]	@ (8000bf8 <MX_USART2_UART_Init+0x4c>)
 8000bb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <MX_USART2_UART_Init+0x4c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf8 <MX_USART2_UART_Init+0x4c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bca:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf8 <MX_USART2_UART_Init+0x4c>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bd0:	4b09      	ldr	r3, [pc, #36]	@ (8000bf8 <MX_USART2_UART_Init+0x4c>)
 8000bd2:	220c      	movs	r2, #12
 8000bd4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bd6:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <MX_USART2_UART_Init+0x4c>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bdc:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <MX_USART2_UART_Init+0x4c>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000be2:	4805      	ldr	r0, [pc, #20]	@ (8000bf8 <MX_USART2_UART_Init+0x4c>)
 8000be4:	f005 feac 	bl	8006940 <HAL_UART_Init>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bee:	f000 fba9 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	2000042c 	.word	0x2000042c
 8000bfc:	40004400 	.word	0x40004400

08000c00 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c04:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <MX_USART3_UART_Init+0x4c>)
 8000c06:	4a12      	ldr	r2, [pc, #72]	@ (8000c50 <MX_USART3_UART_Init+0x50>)
 8000c08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c0a:	4b10      	ldr	r3, [pc, #64]	@ (8000c4c <MX_USART3_UART_Init+0x4c>)
 8000c0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c12:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <MX_USART3_UART_Init+0x4c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c18:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <MX_USART3_UART_Init+0x4c>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c4c <MX_USART3_UART_Init+0x4c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <MX_USART3_UART_Init+0x4c>)
 8000c26:	220c      	movs	r2, #12
 8000c28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c2a:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <MX_USART3_UART_Init+0x4c>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c30:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <MX_USART3_UART_Init+0x4c>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c36:	4805      	ldr	r0, [pc, #20]	@ (8000c4c <MX_USART3_UART_Init+0x4c>)
 8000c38:	f005 fe82 	bl	8006940 <HAL_UART_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000c42:	f000 fb7f 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000474 	.word	0x20000474
 8000c50:	40004800 	.word	0x40004800

08000c54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b08c      	sub	sp, #48	@ 0x30
 8000c58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5a:	f107 031c 	add.w	r3, r7, #28
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	605a      	str	r2, [r3, #4]
 8000c64:	609a      	str	r2, [r3, #8]
 8000c66:	60da      	str	r2, [r3, #12]
 8000c68:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61bb      	str	r3, [r7, #24]
 8000c6e:	4b89      	ldr	r3, [pc, #548]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	4a88      	ldr	r2, [pc, #544]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000c74:	f043 0310 	orr.w	r3, r3, #16
 8000c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7a:	4b86      	ldr	r3, [pc, #536]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	f003 0310 	and.w	r3, r3, #16
 8000c82:	61bb      	str	r3, [r7, #24]
 8000c84:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]
 8000c8a:	4b82      	ldr	r3, [pc, #520]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a81      	ldr	r2, [pc, #516]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000c90:	f043 0304 	orr.w	r3, r3, #4
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b7f      	ldr	r3, [pc, #508]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f003 0304 	and.w	r3, r3, #4
 8000c9e:	617b      	str	r3, [r7, #20]
 8000ca0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	613b      	str	r3, [r7, #16]
 8000ca6:	4b7b      	ldr	r3, [pc, #492]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000caa:	4a7a      	ldr	r2, [pc, #488]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000cac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cb2:	4b78      	ldr	r3, [pc, #480]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cba:	613b      	str	r3, [r7, #16]
 8000cbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	60fb      	str	r3, [r7, #12]
 8000cc2:	4b74      	ldr	r3, [pc, #464]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc6:	4a73      	ldr	r2, [pc, #460]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000cc8:	f043 0301 	orr.w	r3, r3, #1
 8000ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cce:	4b71      	ldr	r3, [pc, #452]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	4b6d      	ldr	r3, [pc, #436]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce2:	4a6c      	ldr	r2, [pc, #432]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000ce4:	f043 0302 	orr.w	r3, r3, #2
 8000ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cea:	4b6a      	ldr	r3, [pc, #424]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cee:	f003 0302 	and.w	r3, r3, #2
 8000cf2:	60bb      	str	r3, [r7, #8]
 8000cf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	607b      	str	r3, [r7, #4]
 8000cfa:	4b66      	ldr	r3, [pc, #408]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfe:	4a65      	ldr	r2, [pc, #404]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000d00:	f043 0308 	orr.w	r3, r3, #8
 8000d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d06:	4b63      	ldr	r3, [pc, #396]	@ (8000e94 <MX_GPIO_Init+0x240>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	f003 0308 	and.w	r3, r3, #8
 8000d0e:	607b      	str	r3, [r7, #4]
 8000d10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2108      	movs	r1, #8
 8000d16:	4860      	ldr	r0, [pc, #384]	@ (8000e98 <MX_GPIO_Init+0x244>)
 8000d18:	f001 f996 	bl	8002048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	2101      	movs	r1, #1
 8000d20:	485e      	ldr	r0, [pc, #376]	@ (8000e9c <MX_GPIO_Init+0x248>)
 8000d22:	f001 f991 	bl	8002048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000d26:	2200      	movs	r2, #0
 8000d28:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000d2c:	485c      	ldr	r0, [pc, #368]	@ (8000ea0 <MX_GPIO_Init+0x24c>)
 8000d2e:	f001 f98b 	bl	8002048 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000d32:	2308      	movs	r3, #8
 8000d34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d36:	2301      	movs	r3, #1
 8000d38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000d42:	f107 031c 	add.w	r3, r7, #28
 8000d46:	4619      	mov	r1, r3
 8000d48:	4853      	ldr	r0, [pc, #332]	@ (8000e98 <MX_GPIO_Init+0x244>)
 8000d4a:	f000 ffc9 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d52:	2301      	movs	r3, #1
 8000d54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d5e:	f107 031c 	add.w	r3, r7, #28
 8000d62:	4619      	mov	r1, r3
 8000d64:	484d      	ldr	r0, [pc, #308]	@ (8000e9c <MX_GPIO_Init+0x248>)
 8000d66:	f000 ffbb 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000d6a:	2308      	movs	r3, #8
 8000d6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2300      	movs	r3, #0
 8000d78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d7a:	2305      	movs	r3, #5
 8000d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000d7e:	f107 031c 	add.w	r3, r7, #28
 8000d82:	4619      	mov	r1, r3
 8000d84:	4845      	ldr	r0, [pc, #276]	@ (8000e9c <MX_GPIO_Init+0x248>)
 8000d86:	f000 ffab 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d8e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d98:	f107 031c 	add.w	r3, r7, #28
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4841      	ldr	r0, [pc, #260]	@ (8000ea4 <MX_GPIO_Init+0x250>)
 8000da0:	f000 ff9e 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000da4:	2304      	movs	r3, #4
 8000da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000da8:	2300      	movs	r3, #0
 8000daa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000db0:	f107 031c 	add.w	r3, r7, #28
 8000db4:	4619      	mov	r1, r3
 8000db6:	483c      	ldr	r0, [pc, #240]	@ (8000ea8 <MX_GPIO_Init+0x254>)
 8000db8:	f000 ff92 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000dbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000dc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dce:	2305      	movs	r3, #5
 8000dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000dd2:	f107 031c 	add.w	r3, r7, #28
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4833      	ldr	r0, [pc, #204]	@ (8000ea8 <MX_GPIO_Init+0x254>)
 8000dda:	f000 ff81 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000dde:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000de2:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de4:	2301      	movs	r3, #1
 8000de6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dec:	2300      	movs	r3, #0
 8000dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000df0:	f107 031c 	add.w	r3, r7, #28
 8000df4:	4619      	mov	r1, r3
 8000df6:	482a      	ldr	r0, [pc, #168]	@ (8000ea0 <MX_GPIO_Init+0x24c>)
 8000df8:	f000 ff72 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000dfc:	2320      	movs	r3, #32
 8000dfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e00:	2300      	movs	r3, #0
 8000e02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e08:	f107 031c 	add.w	r3, r7, #28
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4824      	ldr	r0, [pc, #144]	@ (8000ea0 <MX_GPIO_Init+0x24c>)
 8000e10:	f000 ff66 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e14:	2340      	movs	r3, #64	@ 0x40
 8000e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e18:	2312      	movs	r3, #18
 8000e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e20:	2303      	movs	r3, #3
 8000e22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e24:	2304      	movs	r3, #4
 8000e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e28:	f107 031c 	add.w	r3, r7, #28
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	481e      	ldr	r0, [pc, #120]	@ (8000ea8 <MX_GPIO_Init+0x254>)
 8000e30:	f000 ff56 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SDA_Pin;
 8000e34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e3a:	2312      	movs	r3, #18
 8000e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e42:	2300      	movs	r3, #0
 8000e44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e46:	2304      	movs	r3, #4
 8000e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Audio_SDA_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 031c 	add.w	r3, r7, #28
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4815      	ldr	r0, [pc, #84]	@ (8000ea8 <MX_GPIO_Init+0x254>)
 8000e52:	f000 ff45 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000e56:	2302      	movs	r3, #2
 8000e58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e5a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000e5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000e64:	f107 031c 	add.w	r3, r7, #28
 8000e68:	4619      	mov	r1, r3
 8000e6a:	480b      	ldr	r0, [pc, #44]	@ (8000e98 <MX_GPIO_Init+0x244>)
 8000e6c:	f000 ff38 	bl	8001ce0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  // Configuration PA0 - HC-SR04 Trigger (Output)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e70:	2301      	movs	r3, #1
 8000e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;  // �? Simple OUTPUT
 8000e74:	2301      	movs	r3, #1
 8000e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e80:	f107 031c 	add.w	r3, r7, #28
 8000e84:	4619      	mov	r1, r3
 8000e86:	4807      	ldr	r0, [pc, #28]	@ (8000ea4 <MX_GPIO_Init+0x250>)
 8000e88:	f000 ff2a 	bl	8001ce0 <HAL_GPIO_Init>

  // PA15 configuré automatiquement comme TIM2_CH1
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e8c:	bf00      	nop
 8000e8e:	3730      	adds	r7, #48	@ 0x30
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40023800 	.word	0x40023800
 8000e98:	40021000 	.word	0x40021000
 8000e9c:	40020800 	.word	0x40020800
 8000ea0:	40020c00 	.word	0x40020c00
 8000ea4:	40020000 	.word	0x40020000
 8000ea8:	40020400 	.word	0x40020400

08000eac <Hardware_Init>:

/* USER CODE BEGIN 4 */

void Hardware_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
    // Démarrer TIM2 pour ultrason
    HAL_TIM_Base_Start(&htim2);
 8000eb2:	4826      	ldr	r0, [pc, #152]	@ (8000f4c <Hardware_Init+0xa0>)
 8000eb4:	f004 fd68 	bl	8005988 <HAL_TIM_Base_Start>

    // Démarrer PWM pour servomoteur
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000eb8:	2100      	movs	r1, #0
 8000eba:	4825      	ldr	r0, [pc, #148]	@ (8000f50 <Hardware_Init+0xa4>)
 8000ebc:	f004 fe26 	bl	8005b0c <HAL_TIM_PWM_Start>
    Servo_SetPosition(SERVO_CLOSE_POSITION);
 8000ec0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ec4:	f7ff fc2e 	bl	8000724 <Servo_SetPosition>
    printf("\r\n=== TEST USART3 ===\r\n");
 8000ec8:	4822      	ldr	r0, [pc, #136]	@ (8000f54 <Hardware_Init+0xa8>)
 8000eca:	f00c fd29 	bl	800d920 <puts>

        // Test simple
        char test[] = "TEST\n";
 8000ece:	4a22      	ldr	r2, [pc, #136]	@ (8000f58 <Hardware_Init+0xac>)
 8000ed0:	463b      	mov	r3, r7
 8000ed2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ed6:	6018      	str	r0, [r3, #0]
 8000ed8:	3304      	adds	r3, #4
 8000eda:	8019      	strh	r1, [r3, #0]
        HAL_StatusTypeDef status = HAL_UART_Transmit(&huart3, (uint8_t*)test, 5, 1000);
 8000edc:	4639      	mov	r1, r7
 8000ede:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee2:	2205      	movs	r2, #5
 8000ee4:	481d      	ldr	r0, [pc, #116]	@ (8000f5c <Hardware_Init+0xb0>)
 8000ee6:	f005 fd7b 	bl	80069e0 <HAL_UART_Transmit>
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]

        if(status == HAL_OK) {
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d103      	bne.n	8000efc <Hardware_Init+0x50>
            printf("USART3 TX: OK\r\n");
 8000ef4:	481a      	ldr	r0, [pc, #104]	@ (8000f60 <Hardware_Init+0xb4>)
 8000ef6:	f00c fd13 	bl	800d920 <puts>
 8000efa:	e004      	b.n	8000f06 <Hardware_Init+0x5a>
        } else {
            printf("USART3 TX: FAILED (status=%d)\r\n", status);
 8000efc:	79fb      	ldrb	r3, [r7, #7]
 8000efe:	4619      	mov	r1, r3
 8000f00:	4818      	ldr	r0, [pc, #96]	@ (8000f64 <Hardware_Init+0xb8>)
 8000f02:	f00c fca5 	bl	800d850 <iprintf>
        }

    printf("\r\n=================================\r\n");
 8000f06:	4818      	ldr	r0, [pc, #96]	@ (8000f68 <Hardware_Init+0xbc>)
 8000f08:	f00c fd0a 	bl	800d920 <puts>
    printf("  PARKING INTELLIGENT V2.0\r\n");
 8000f0c:	4817      	ldr	r0, [pc, #92]	@ (8000f6c <Hardware_Init+0xc0>)
 8000f0e:	f00c fd07 	bl	800d920 <puts>
    printf("=================================\r\n");
 8000f12:	4817      	ldr	r0, [pc, #92]	@ (8000f70 <Hardware_Init+0xc4>)
 8000f14:	f00c fd04 	bl	800d920 <puts>
    printf("USART2 (PA2/PA3) : Debug SWV\r\n");
 8000f18:	4816      	ldr	r0, [pc, #88]	@ (8000f74 <Hardware_Init+0xc8>)
 8000f1a:	f00c fd01 	bl	800d920 <puts>
    printf("USART3 (PB10/PB11): ESP32-CAM\r\n");
 8000f1e:	4816      	ldr	r0, [pc, #88]	@ (8000f78 <Hardware_Init+0xcc>)
 8000f20:	f00c fcfe 	bl	800d920 <puts>
    printf("PA0  : HC-SR04 TRIGGER\r\n");
 8000f24:	4815      	ldr	r0, [pc, #84]	@ (8000f7c <Hardware_Init+0xd0>)
 8000f26:	f00c fcfb 	bl	800d920 <puts>
    printf("PA15 : HC-SR04 ECHO\r\n");
 8000f2a:	4815      	ldr	r0, [pc, #84]	@ (8000f80 <Hardware_Init+0xd4>)
 8000f2c:	f00c fcf8 	bl	800d920 <puts>
    printf("PB4  : Servomoteur PWM\r\n");
 8000f30:	4814      	ldr	r0, [pc, #80]	@ (8000f84 <Hardware_Init+0xd8>)
 8000f32:	f00c fcf5 	bl	800d920 <puts>
    printf("Seuil detection: %d cm\r\n", DISTANCE_THRESHOLD);
 8000f36:	2114      	movs	r1, #20
 8000f38:	4813      	ldr	r0, [pc, #76]	@ (8000f88 <Hardware_Init+0xdc>)
 8000f3a:	f00c fc89 	bl	800d850 <iprintf>
    printf("=================================\r\n\r\n");
 8000f3e:	4813      	ldr	r0, [pc, #76]	@ (8000f8c <Hardware_Init+0xe0>)
 8000f40:	f00c fcee 	bl	800d920 <puts>
}
 8000f44:	bf00      	nop
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	2000039c 	.word	0x2000039c
 8000f50:	200003e4 	.word	0x200003e4
 8000f54:	0800e5f0 	.word	0x0800e5f0
 8000f58:	0800e76c 	.word	0x0800e76c
 8000f5c:	20000474 	.word	0x20000474
 8000f60:	0800e608 	.word	0x0800e608
 8000f64:	0800e618 	.word	0x0800e618
 8000f68:	0800e638 	.word	0x0800e638
 8000f6c:	0800e660 	.word	0x0800e660
 8000f70:	0800e67c 	.word	0x0800e67c
 8000f74:	0800e6a0 	.word	0x0800e6a0
 8000f78:	0800e6c0 	.word	0x0800e6c0
 8000f7c:	0800e6e0 	.word	0x0800e6e0
 8000f80:	0800e6f8 	.word	0x0800e6f8
 8000f84:	0800e710 	.word	0x0800e710
 8000f88:	0800e728 	.word	0x0800e728
 8000f8c:	0800e744 	.word	0x0800e744

08000f90 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8000f98:	f00b ffd6 	bl	800cf48 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	f009 fd40 	bl	800aa22 <osDelay>
 8000fa2:	e7fb      	b.n	8000f9c <StartDefaultTask+0xc>

08000fa4 <UltrasonTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UltrasonTask */
void UltrasonTask(void const * argument)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UltrasonTask */
  printf("Tache Ultrason demarree\r\n");
 8000fac:	481b      	ldr	r0, [pc, #108]	@ (800101c <UltrasonTask+0x78>)
 8000fae:	f00c fcb7 	bl	800d920 <puts>

  for(;;)
  {
    if(!captureRequested)
 8000fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8001020 <UltrasonTask+0x7c>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	f083 0301 	eor.w	r3, r3, #1
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d027      	beq.n	8001012 <UltrasonTask+0x6e>
    {
      HCSR04_Read();
 8000fc2:	f7ff fb49 	bl	8000658 <HCSR04_Read>

      printf("Distance: %lu cm\r\n", distance_cm);
 8000fc6:	4b17      	ldr	r3, [pc, #92]	@ (8001024 <UltrasonTask+0x80>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4816      	ldr	r0, [pc, #88]	@ (8001028 <UltrasonTask+0x84>)
 8000fce:	f00c fc3f 	bl	800d850 <iprintf>

      if(distance_cm > 0 && distance_cm < DISTANCE_THRESHOLD)
 8000fd2:	4b14      	ldr	r3, [pc, #80]	@ (8001024 <UltrasonTask+0x80>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d018      	beq.n	800100c <UltrasonTask+0x68>
 8000fda:	4b12      	ldr	r3, [pc, #72]	@ (8001024 <UltrasonTask+0x80>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	2b13      	cmp	r3, #19
 8000fe0:	d814      	bhi.n	800100c <UltrasonTask+0x68>
      {
        if(!vehicleDetected)
 8000fe2:	4b12      	ldr	r3, [pc, #72]	@ (800102c <UltrasonTask+0x88>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	f083 0301 	eor.w	r3, r3, #1
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d00f      	beq.n	8001012 <UltrasonTask+0x6e>
        {
          vehicleDetected = true;
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800102c <UltrasonTask+0x88>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	701a      	strb	r2, [r3, #0]
          captureRequested = true;
 8000ff8:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <UltrasonTask+0x7c>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	701a      	strb	r2, [r3, #0]
          printf("\r\n>>> VEHICULE DETECTE: %lu cm <<<\r\n", distance_cm);
 8000ffe:	4b09      	ldr	r3, [pc, #36]	@ (8001024 <UltrasonTask+0x80>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4619      	mov	r1, r3
 8001004:	480a      	ldr	r0, [pc, #40]	@ (8001030 <UltrasonTask+0x8c>)
 8001006:	f00c fc23 	bl	800d850 <iprintf>
        if(!vehicleDetected)
 800100a:	e002      	b.n	8001012 <UltrasonTask+0x6e>
        }
      }
      else
      {
        vehicleDetected = false;
 800100c:	4b07      	ldr	r3, [pc, #28]	@ (800102c <UltrasonTask+0x88>)
 800100e:	2200      	movs	r2, #0
 8001010:	701a      	strb	r2, [r3, #0]
      }
    }

    osDelay(500);
 8001012:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001016:	f009 fd04 	bl	800aa22 <osDelay>
    if(!captureRequested)
 800101a:	e7ca      	b.n	8000fb2 <UltrasonTask+0xe>
 800101c:	0800e774 	.word	0x0800e774
 8001020:	200004d4 	.word	0x200004d4
 8001024:	200004d0 	.word	0x200004d0
 8001028:	0800e790 	.word	0x0800e790
 800102c:	200004cc 	.word	0x200004cc
 8001030:	0800e7a4 	.word	0x0800e7a4

08001034 <ServoTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ServoTask */
void ServoTask(void const * argument)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ServoTask */
  bool barrierOpen = false;
 800103c:	2300      	movs	r3, #0
 800103e:	73fb      	strb	r3, [r7, #15]
  bool lastVehicleState = false;
 8001040:	2300      	movs	r3, #0
 8001042:	73bb      	strb	r3, [r7, #14]

  printf("Tache Servo demarree\r\n\r\n");
 8001044:	482f      	ldr	r0, [pc, #188]	@ (8001104 <ServoTask+0xd0>)
 8001046:	f00c fc6b 	bl	800d920 <puts>

  for(;;)
  {
    // Nouveau véhicule détecté
    if(vehicleDetected && !lastVehicleState)
 800104a:	4b2f      	ldr	r3, [pc, #188]	@ (8001108 <ServoTask+0xd4>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	2b00      	cmp	r3, #0
 8001052:	d00a      	beq.n	800106a <ServoTask+0x36>
 8001054:	7bbb      	ldrb	r3, [r7, #14]
 8001056:	f083 0301 	eor.w	r3, r3, #1
 800105a:	b2db      	uxtb	r3, r3
 800105c:	2b00      	cmp	r3, #0
 800105e:	d004      	beq.n	800106a <ServoTask+0x36>
    {
      lastVehicleState = true;
 8001060:	2301      	movs	r3, #1
 8001062:	73bb      	strb	r3, [r7, #14]
      printf("Attente reponse ESP32...\r\n");
 8001064:	4829      	ldr	r0, [pc, #164]	@ (800110c <ServoTask+0xd8>)
 8001066:	f00c fc5b 	bl	800d920 <puts>
    }

    // Si autorisé et barrière fermée
    if(plateAuthorized && !barrierOpen)
 800106a:	4b29      	ldr	r3, [pc, #164]	@ (8001110 <ServoTask+0xdc>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	d012      	beq.n	800109a <ServoTask+0x66>
 8001074:	7bfb      	ldrb	r3, [r7, #15]
 8001076:	f083 0301 	eor.w	r3, r3, #1
 800107a:	b2db      	uxtb	r3, r3
 800107c:	2b00      	cmp	r3, #0
 800107e:	d00c      	beq.n	800109a <ServoTask+0x66>
    {
      Servo_SetPosition(SERVO_OPEN_POSITION);
 8001080:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001084:	f7ff fb4e 	bl	8000724 <Servo_SetPosition>
      barrierOpen = true;
 8001088:	2301      	movs	r3, #1
 800108a:	73fb      	strb	r3, [r7, #15]
      printf("\r\n*** BARRIERE OUVERTE ***\r\n");
 800108c:	4821      	ldr	r0, [pc, #132]	@ (8001114 <ServoTask+0xe0>)
 800108e:	f00c fc47 	bl	800d920 <puts>
      printf("Matricule: %s\r\n\r\n", receivedPlate);
 8001092:	4921      	ldr	r1, [pc, #132]	@ (8001118 <ServoTask+0xe4>)
 8001094:	4821      	ldr	r0, [pc, #132]	@ (800111c <ServoTask+0xe8>)
 8001096:	f00c fbdb 	bl	800d850 <iprintf>
    }

    // Véhicule parti et barrière ouverte
    if(!vehicleDetected && barrierOpen)
 800109a:	4b1b      	ldr	r3, [pc, #108]	@ (8001108 <ServoTask+0xd4>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	f083 0301 	eor.w	r3, r3, #1
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d01a      	beq.n	80010e0 <ServoTask+0xac>
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d017      	beq.n	80010e0 <ServoTask+0xac>
    {
      printf("Vehicule passe, fermeture dans 3s...\r\n");
 80010b0:	481b      	ldr	r0, [pc, #108]	@ (8001120 <ServoTask+0xec>)
 80010b2:	f00c fc35 	bl	800d920 <puts>
      osDelay(3000);
 80010b6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80010ba:	f009 fcb2 	bl	800aa22 <osDelay>

      Servo_SetPosition(SERVO_CLOSE_POSITION);
 80010be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010c2:	f7ff fb2f 	bl	8000724 <Servo_SetPosition>
      barrierOpen = false;
 80010c6:	2300      	movs	r3, #0
 80010c8:	73fb      	strb	r3, [r7, #15]
      plateAuthorized = false;
 80010ca:	4b11      	ldr	r3, [pc, #68]	@ (8001110 <ServoTask+0xdc>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]
      memset(receivedPlate, 0, sizeof(receivedPlate));
 80010d0:	221e      	movs	r2, #30
 80010d2:	2100      	movs	r1, #0
 80010d4:	4810      	ldr	r0, [pc, #64]	@ (8001118 <ServoTask+0xe4>)
 80010d6:	f00c fd03 	bl	800dae0 <memset>

      printf("*** BARRIERE FERMEE ***\r\n\r\n");
 80010da:	4812      	ldr	r0, [pc, #72]	@ (8001124 <ServoTask+0xf0>)
 80010dc:	f00c fc20 	bl	800d920 <puts>
    }

    // Reset état
    if(!vehicleDetected && lastVehicleState)
 80010e0:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <ServoTask+0xd4>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	f083 0301 	eor.w	r3, r3, #1
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d004      	beq.n	80010fa <ServoTask+0xc6>
 80010f0:	7bbb      	ldrb	r3, [r7, #14]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <ServoTask+0xc6>
    {
      lastVehicleState = false;
 80010f6:	2300      	movs	r3, #0
 80010f8:	73bb      	strb	r3, [r7, #14]
    }

    osDelay(100);
 80010fa:	2064      	movs	r0, #100	@ 0x64
 80010fc:	f009 fc91 	bl	800aa22 <osDelay>
    if(vehicleDetected && !lastVehicleState)
 8001100:	e7a3      	b.n	800104a <ServoTask+0x16>
 8001102:	bf00      	nop
 8001104:	0800e7cc 	.word	0x0800e7cc
 8001108:	200004cc 	.word	0x200004cc
 800110c:	0800e7e4 	.word	0x0800e7e4
 8001110:	200004d5 	.word	0x200004d5
 8001114:	0800e800 	.word	0x0800e800
 8001118:	200004d8 	.word	0x200004d8
 800111c:	0800e81c 	.word	0x0800e81c
 8001120:	0800e830 	.word	0x0800e830
 8001124:	0800e858 	.word	0x0800e858

08001128 <CommunicationTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CommunicationTask */
void CommunicationTask(void const * argument)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b0c0      	sub	sp, #256	@ 0x100
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint8_t rxBuffer[200];

  printf("Tache Communication ESP32 demarree\r\n");
 8001130:	4873      	ldr	r0, [pc, #460]	@ (8001300 <CommunicationTask+0x1d8>)
 8001132:	f00c fbf5 	bl	800d920 <puts>

  for(;;)
  {
    if(captureRequested)
 8001136:	4b73      	ldr	r3, [pc, #460]	@ (8001304 <CommunicationTask+0x1dc>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	b2db      	uxtb	r3, r3
 800113c:	2b00      	cmp	r3, #0
 800113e:	f000 80db 	beq.w	80012f8 <CommunicationTask+0x1d0>
    {
      printf("\r\n>>> Demande capture ESP32...\r\n");
 8001142:	4871      	ldr	r0, [pc, #452]	@ (8001308 <CommunicationTask+0x1e0>)
 8001144:	f00c fbec 	bl	800d920 <puts>

      // Envoyer CAPTURE
      char cmd[] = "CAPTURE\n";  // ← IMPORTANT !
 8001148:	4a70      	ldr	r2, [pc, #448]	@ (800130c <CommunicationTask+0x1e4>)
 800114a:	f107 0310 	add.w	r3, r7, #16
 800114e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001150:	c303      	stmia	r3!, {r0, r1}
 8001152:	701a      	strb	r2, [r3, #0]
      HAL_UART_Transmit(&huart3, (uint8_t*)cmd, strlen(cmd), 1000);
 8001154:	f107 0310 	add.w	r3, r7, #16
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff f839 	bl	80001d0 <strlen>
 800115e:	4603      	mov	r3, r0
 8001160:	b29a      	uxth	r2, r3
 8001162:	f107 0110 	add.w	r1, r7, #16
 8001166:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800116a:	4869      	ldr	r0, [pc, #420]	@ (8001310 <CommunicationTask+0x1e8>)
 800116c:	f005 fc38 	bl	80069e0 <HAL_UART_Transmit>

      // Recevoir réponse
      memset(rxBuffer, 0, sizeof(rxBuffer));
 8001170:	f107 031c 	add.w	r3, r7, #28
 8001174:	22c8      	movs	r2, #200	@ 0xc8
 8001176:	2100      	movs	r1, #0
 8001178:	4618      	mov	r0, r3
 800117a:	f00c fcb1 	bl	800dae0 <memset>
      uint16_t idx = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe
      uint32_t startTime = osKernelSysTick();
 8001184:	f009 fbf1 	bl	800a96a <osKernelSysTick>
 8001188:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8

      printf("Attente reponse...\r\n");
 800118c:	4861      	ldr	r0, [pc, #388]	@ (8001314 <CommunicationTask+0x1ec>)
 800118e:	f00c fbc7 	bl	800d920 <puts>

      while(idx < 199 && (osKernelSysTick() - startTime) < 90000)
 8001192:	e022      	b.n	80011da <CommunicationTask+0xb2>
      {
        uint8_t c;
        HAL_StatusTypeDef status = HAL_UART_Receive(&huart3, &c, 1, 100);
 8001194:	f107 010f 	add.w	r1, r7, #15
 8001198:	2364      	movs	r3, #100	@ 0x64
 800119a:	2201      	movs	r2, #1
 800119c:	485c      	ldr	r0, [pc, #368]	@ (8001310 <CommunicationTask+0x1e8>)
 800119e:	f005 fcaa 	bl	8006af6 <HAL_UART_Receive>
 80011a2:	4603      	mov	r3, r0
 80011a4:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7

        if(status == HAL_OK)
 80011a8:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d111      	bne.n	80011d4 <CommunicationTask+0xac>
        {
          rxBuffer[idx++] = c;
 80011b0:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80011b4:	1c5a      	adds	r2, r3, #1
 80011b6:	f8a7 20fe 	strh.w	r2, [r7, #254]	@ 0xfe
 80011ba:	7bfa      	ldrb	r2, [r7, #15]
 80011bc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80011c0:	443b      	add	r3, r7
 80011c2:	f803 2ce4 	strb.w	r2, [r3, #-228]
          if(c == '\n') break;
 80011c6:	7bfb      	ldrb	r3, [r7, #15]
 80011c8:	2b0a      	cmp	r3, #10
 80011ca:	d014      	beq.n	80011f6 <CommunicationTask+0xce>
          startTime = osKernelSysTick();
 80011cc:	f009 fbcd 	bl	800a96a <osKernelSysTick>
 80011d0:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
        }

        osDelay(1);
 80011d4:	2001      	movs	r0, #1
 80011d6:	f009 fc24 	bl	800aa22 <osDelay>
      while(idx < 199 && (osKernelSysTick() - startTime) < 90000)
 80011da:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80011de:	2bc6      	cmp	r3, #198	@ 0xc6
 80011e0:	d80a      	bhi.n	80011f8 <CommunicationTask+0xd0>
 80011e2:	f009 fbc2 	bl	800a96a <osKernelSysTick>
 80011e6:	4602      	mov	r2, r0
 80011e8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	4a4a      	ldr	r2, [pc, #296]	@ (8001318 <CommunicationTask+0x1f0>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d9cf      	bls.n	8001194 <CommunicationTask+0x6c>
 80011f4:	e000      	b.n	80011f8 <CommunicationTask+0xd0>
          if(c == '\n') break;
 80011f6:	bf00      	nop
      }

      if(idx > 0)
 80011f8:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d072      	beq.n	80012e6 <CommunicationTask+0x1be>
      {
        rxBuffer[idx] = '\0';
 8001200:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8001204:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001208:	443b      	add	r3, r7
 800120a:	2200      	movs	r2, #0
 800120c:	f803 2ce4 	strb.w	r2, [r3, #-228]
        printf("Reponse ESP32: %s\r\n", rxBuffer);
 8001210:	f107 031c 	add.w	r3, r7, #28
 8001214:	4619      	mov	r1, r3
 8001216:	4841      	ldr	r0, [pc, #260]	@ (800131c <CommunicationTask+0x1f4>)
 8001218:	f00c fb1a 	bl	800d850 <iprintf>

        // Parser JSON
        char *plate_start = strstr((char*)rxBuffer, "\"plate\":\"");
 800121c:	f107 031c 	add.w	r3, r7, #28
 8001220:	493f      	ldr	r1, [pc, #252]	@ (8001320 <CommunicationTask+0x1f8>)
 8001222:	4618      	mov	r0, r3
 8001224:	f00c fc96 	bl	800db54 <strstr>
 8001228:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0
        char *auth_start = strstr((char*)rxBuffer, "\"authorized\":");
 800122c:	f107 031c 	add.w	r3, r7, #28
 8001230:	493c      	ldr	r1, [pc, #240]	@ (8001324 <CommunicationTask+0x1fc>)
 8001232:	4618      	mov	r0, r3
 8001234:	f00c fc8e 	bl	800db54 <strstr>
 8001238:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec

        if(plate_start && auth_start)
 800123c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d056      	beq.n	80012f2 <CommunicationTask+0x1ca>
 8001244:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001248:	2b00      	cmp	r3, #0
 800124a:	d052      	beq.n	80012f2 <CommunicationTask+0x1ca>
        {
          // Extraire plaque
          plate_start += 9;
 800124c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001250:	3309      	adds	r3, #9
 8001252:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
          char *plate_end = strchr(plate_start, '"');
 8001256:	2122      	movs	r1, #34	@ 0x22
 8001258:	f8d7 00f0 	ldr.w	r0, [r7, #240]	@ 0xf0
 800125c:	f00c fc48 	bl	800daf0 <strchr>
 8001260:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
          if(plate_end)
 8001264:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001268:	2b00      	cmp	r3, #0
 800126a:	d020      	beq.n	80012ae <CommunicationTask+0x186>
          {
            int len = plate_end - plate_start;
 800126c:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8001270:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
            if(len > 0 && len < 30)
 800127a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800127e:	2b00      	cmp	r3, #0
 8001280:	dd15      	ble.n	80012ae <CommunicationTask+0x186>
 8001282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001286:	2b1d      	cmp	r3, #29
 8001288:	dc11      	bgt.n	80012ae <CommunicationTask+0x186>
            {
              strncpy(receivedPlate, plate_start, len);
 800128a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800128e:	461a      	mov	r2, r3
 8001290:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
 8001294:	4824      	ldr	r0, [pc, #144]	@ (8001328 <CommunicationTask+0x200>)
 8001296:	f00c fc4a 	bl	800db2e <strncpy>
              receivedPlate[len] = '\0';
 800129a:	4a23      	ldr	r2, [pc, #140]	@ (8001328 <CommunicationTask+0x200>)
 800129c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80012a0:	4413      	add	r3, r2
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
              printf("Matricule: %s\r\n", receivedPlate);
 80012a6:	4920      	ldr	r1, [pc, #128]	@ (8001328 <CommunicationTask+0x200>)
 80012a8:	4820      	ldr	r0, [pc, #128]	@ (800132c <CommunicationTask+0x204>)
 80012aa:	f00c fad1 	bl	800d850 <iprintf>
            }
          }

          // Extraire authorized
          auth_start += 13;
 80012ae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80012b2:	330d      	adds	r3, #13
 80012b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
          if(strncmp(auth_start, "true", 4) == 0)
 80012b8:	2204      	movs	r2, #4
 80012ba:	491d      	ldr	r1, [pc, #116]	@ (8001330 <CommunicationTask+0x208>)
 80012bc:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 80012c0:	f00c fc23 	bl	800db0a <strncmp>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d106      	bne.n	80012d8 <CommunicationTask+0x1b0>
          {
            plateAuthorized = true;
 80012ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001334 <CommunicationTask+0x20c>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	701a      	strb	r2, [r3, #0]
            printf(">>> ACCES AUTORISE <<<\r\n");
 80012d0:	4819      	ldr	r0, [pc, #100]	@ (8001338 <CommunicationTask+0x210>)
 80012d2:	f00c fb25 	bl	800d920 <puts>
 80012d6:	e00c      	b.n	80012f2 <CommunicationTask+0x1ca>
          }
          else
          {
            plateAuthorized = false;
 80012d8:	4b16      	ldr	r3, [pc, #88]	@ (8001334 <CommunicationTask+0x20c>)
 80012da:	2200      	movs	r2, #0
 80012dc:	701a      	strb	r2, [r3, #0]
            printf(">>> ACCES REFUSE <<<\r\n");
 80012de:	4817      	ldr	r0, [pc, #92]	@ (800133c <CommunicationTask+0x214>)
 80012e0:	f00c fb1e 	bl	800d920 <puts>
 80012e4:	e005      	b.n	80012f2 <CommunicationTask+0x1ca>
          }
        }
      }
      else
      {
        printf("ERREUR: Timeout ESP32\r\n");
 80012e6:	4816      	ldr	r0, [pc, #88]	@ (8001340 <CommunicationTask+0x218>)
 80012e8:	f00c fb1a 	bl	800d920 <puts>
        plateAuthorized = false;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <CommunicationTask+0x20c>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	701a      	strb	r2, [r3, #0]
      }

      captureRequested = false;
 80012f2:	4b04      	ldr	r3, [pc, #16]	@ (8001304 <CommunicationTask+0x1dc>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	701a      	strb	r2, [r3, #0]
    }

    osDelay(100);
 80012f8:	2064      	movs	r0, #100	@ 0x64
 80012fa:	f009 fb92 	bl	800aa22 <osDelay>
    if(captureRequested)
 80012fe:	e71a      	b.n	8001136 <CommunicationTask+0xe>
 8001300:	0800e874 	.word	0x0800e874
 8001304:	200004d4 	.word	0x200004d4
 8001308:	0800e898 	.word	0x0800e898
 800130c:	0800e95c 	.word	0x0800e95c
 8001310:	20000474 	.word	0x20000474
 8001314:	0800e8b8 	.word	0x0800e8b8
 8001318:	00015f8f 	.word	0x00015f8f
 800131c:	0800e8cc 	.word	0x0800e8cc
 8001320:	0800e8e0 	.word	0x0800e8e0
 8001324:	0800e8ec 	.word	0x0800e8ec
 8001328:	200004d8 	.word	0x200004d8
 800132c:	0800e8fc 	.word	0x0800e8fc
 8001330:	0800e90c 	.word	0x0800e90c
 8001334:	200004d5 	.word	0x200004d5
 8001338:	0800e914 	.word	0x0800e914
 800133c:	0800e92c 	.word	0x0800e92c
 8001340:	0800e944 	.word	0x0800e944

08001344 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001348:	b672      	cpsid	i
}
 800134a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <Error_Handler+0x8>

08001350 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	4b12      	ldr	r3, [pc, #72]	@ (80013a4 <HAL_MspInit+0x54>)
 800135c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135e:	4a11      	ldr	r2, [pc, #68]	@ (80013a4 <HAL_MspInit+0x54>)
 8001360:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001364:	6453      	str	r3, [r2, #68]	@ 0x44
 8001366:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <HAL_MspInit+0x54>)
 8001368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	603b      	str	r3, [r7, #0]
 8001376:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <HAL_MspInit+0x54>)
 8001378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137a:	4a0a      	ldr	r2, [pc, #40]	@ (80013a4 <HAL_MspInit+0x54>)
 800137c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001380:	6413      	str	r3, [r2, #64]	@ 0x40
 8001382:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <HAL_MspInit+0x54>)
 8001384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001386:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800138a:	603b      	str	r3, [r7, #0]
 800138c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800138e:	2200      	movs	r2, #0
 8001390:	210f      	movs	r1, #15
 8001392:	f06f 0001 	mvn.w	r0, #1
 8001396:	f000 fc6c 	bl	8001c72 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40023800 	.word	0x40023800

080013a8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08e      	sub	sp, #56	@ 0x38
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a31      	ldr	r2, [pc, #196]	@ (8001498 <HAL_I2S_MspInit+0xf0>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d15a      	bne.n	800148e <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80013d8:	2301      	movs	r3, #1
 80013da:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80013dc:	23c0      	movs	r3, #192	@ 0xc0
 80013de:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80013e0:	2302      	movs	r3, #2
 80013e2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013e4:	f107 0314 	add.w	r3, r7, #20
 80013e8:	4618      	mov	r0, r3
 80013ea:	f004 f8b3 	bl	8005554 <HAL_RCCEx_PeriphCLKConfig>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 80013f4:	f7ff ffa6 	bl	8001344 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80013f8:	2300      	movs	r3, #0
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	4b27      	ldr	r3, [pc, #156]	@ (800149c <HAL_I2S_MspInit+0xf4>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001400:	4a26      	ldr	r2, [pc, #152]	@ (800149c <HAL_I2S_MspInit+0xf4>)
 8001402:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001406:	6413      	str	r3, [r2, #64]	@ 0x40
 8001408:	4b24      	ldr	r3, [pc, #144]	@ (800149c <HAL_I2S_MspInit+0xf4>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001414:	2300      	movs	r3, #0
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	4b20      	ldr	r3, [pc, #128]	@ (800149c <HAL_I2S_MspInit+0xf4>)
 800141a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141c:	4a1f      	ldr	r2, [pc, #124]	@ (800149c <HAL_I2S_MspInit+0xf4>)
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	6313      	str	r3, [r2, #48]	@ 0x30
 8001424:	4b1d      	ldr	r3, [pc, #116]	@ (800149c <HAL_I2S_MspInit+0xf4>)
 8001426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001430:	2300      	movs	r3, #0
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	4b19      	ldr	r3, [pc, #100]	@ (800149c <HAL_I2S_MspInit+0xf4>)
 8001436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001438:	4a18      	ldr	r2, [pc, #96]	@ (800149c <HAL_I2S_MspInit+0xf4>)
 800143a:	f043 0304 	orr.w	r3, r3, #4
 800143e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001440:	4b16      	ldr	r3, [pc, #88]	@ (800149c <HAL_I2S_MspInit+0xf4>)
 8001442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001444:	f003 0304 	and.w	r3, r3, #4
 8001448:	60bb      	str	r3, [r7, #8]
 800144a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800144c:	2310      	movs	r3, #16
 800144e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001450:	2302      	movs	r3, #2
 8001452:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001458:	2300      	movs	r3, #0
 800145a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800145c:	2306      	movs	r3, #6
 800145e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001460:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001464:	4619      	mov	r1, r3
 8001466:	480e      	ldr	r0, [pc, #56]	@ (80014a0 <HAL_I2S_MspInit+0xf8>)
 8001468:	f000 fc3a 	bl	8001ce0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800146c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001470:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001472:	2302      	movs	r3, #2
 8001474:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147a:	2300      	movs	r3, #0
 800147c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800147e:	2306      	movs	r3, #6
 8001480:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001482:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001486:	4619      	mov	r1, r3
 8001488:	4806      	ldr	r0, [pc, #24]	@ (80014a4 <HAL_I2S_MspInit+0xfc>)
 800148a:	f000 fc29 	bl	8001ce0 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 800148e:	bf00      	nop
 8001490:	3738      	adds	r7, #56	@ 0x38
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40003c00 	.word	0x40003c00
 800149c:	40023800 	.word	0x40023800
 80014a0:	40020000 	.word	0x40020000
 80014a4:	40020800 	.word	0x40020800

080014a8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08a      	sub	sp, #40	@ 0x28
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a19      	ldr	r2, [pc, #100]	@ (800152c <HAL_SPI_MspInit+0x84>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d12b      	bne.n	8001522 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
 80014ce:	4b18      	ldr	r3, [pc, #96]	@ (8001530 <HAL_SPI_MspInit+0x88>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d2:	4a17      	ldr	r2, [pc, #92]	@ (8001530 <HAL_SPI_MspInit+0x88>)
 80014d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014da:	4b15      	ldr	r3, [pc, #84]	@ (8001530 <HAL_SPI_MspInit+0x88>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014e2:	613b      	str	r3, [r7, #16]
 80014e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	4b11      	ldr	r3, [pc, #68]	@ (8001530 <HAL_SPI_MspInit+0x88>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	4a10      	ldr	r2, [pc, #64]	@ (8001530 <HAL_SPI_MspInit+0x88>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001530 <HAL_SPI_MspInit+0x88>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001502:	23e0      	movs	r3, #224	@ 0xe0
 8001504:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001506:	2302      	movs	r3, #2
 8001508:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001512:	2305      	movs	r3, #5
 8001514:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001516:	f107 0314 	add.w	r3, r7, #20
 800151a:	4619      	mov	r1, r3
 800151c:	4805      	ldr	r0, [pc, #20]	@ (8001534 <HAL_SPI_MspInit+0x8c>)
 800151e:	f000 fbdf 	bl	8001ce0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001522:	bf00      	nop
 8001524:	3728      	adds	r7, #40	@ 0x28
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40013000 	.word	0x40013000
 8001530:	40023800 	.word	0x40023800
 8001534:	40020000 	.word	0x40020000

08001538 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001548:	d116      	bne.n	8001578 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	4b1a      	ldr	r3, [pc, #104]	@ (80015b8 <HAL_TIM_Base_MspInit+0x80>)
 8001550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001552:	4a19      	ldr	r2, [pc, #100]	@ (80015b8 <HAL_TIM_Base_MspInit+0x80>)
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	6413      	str	r3, [r2, #64]	@ 0x40
 800155a:	4b17      	ldr	r3, [pc, #92]	@ (80015b8 <HAL_TIM_Base_MspInit+0x80>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001566:	2200      	movs	r2, #0
 8001568:	2105      	movs	r1, #5
 800156a:	201c      	movs	r0, #28
 800156c:	f000 fb81 	bl	8001c72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001570:	201c      	movs	r0, #28
 8001572:	f000 fb9a 	bl	8001caa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001576:	e01a      	b.n	80015ae <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a0f      	ldr	r2, [pc, #60]	@ (80015bc <HAL_TIM_Base_MspInit+0x84>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d115      	bne.n	80015ae <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	60bb      	str	r3, [r7, #8]
 8001586:	4b0c      	ldr	r3, [pc, #48]	@ (80015b8 <HAL_TIM_Base_MspInit+0x80>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158a:	4a0b      	ldr	r2, [pc, #44]	@ (80015b8 <HAL_TIM_Base_MspInit+0x80>)
 800158c:	f043 0302 	orr.w	r3, r3, #2
 8001590:	6413      	str	r3, [r2, #64]	@ 0x40
 8001592:	4b09      	ldr	r3, [pc, #36]	@ (80015b8 <HAL_TIM_Base_MspInit+0x80>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800159e:	2200      	movs	r2, #0
 80015a0:	2105      	movs	r1, #5
 80015a2:	201d      	movs	r0, #29
 80015a4:	f000 fb65 	bl	8001c72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80015a8:	201d      	movs	r0, #29
 80015aa:	f000 fb7e 	bl	8001caa <HAL_NVIC_EnableIRQ>
}
 80015ae:	bf00      	nop
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40023800 	.word	0x40023800
 80015bc:	40000400 	.word	0x40000400

080015c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08a      	sub	sp, #40	@ 0x28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015e0:	d11f      	bne.n	8001622 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]
 80015e6:	4b22      	ldr	r3, [pc, #136]	@ (8001670 <HAL_TIM_MspPostInit+0xb0>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	4a21      	ldr	r2, [pc, #132]	@ (8001670 <HAL_TIM_MspPostInit+0xb0>)
 80015ec:	f043 0301 	orr.w	r3, r3, #1
 80015f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001670 <HAL_TIM_MspPostInit+0xb0>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80015fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001604:	2302      	movs	r3, #2
 8001606:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160c:	2300      	movs	r3, #0
 800160e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001610:	2301      	movs	r3, #1
 8001612:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	4816      	ldr	r0, [pc, #88]	@ (8001674 <HAL_TIM_MspPostInit+0xb4>)
 800161c:	f000 fb60 	bl	8001ce0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001620:	e022      	b.n	8001668 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a14      	ldr	r2, [pc, #80]	@ (8001678 <HAL_TIM_MspPostInit+0xb8>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d11d      	bne.n	8001668 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800162c:	2300      	movs	r3, #0
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	4b0f      	ldr	r3, [pc, #60]	@ (8001670 <HAL_TIM_MspPostInit+0xb0>)
 8001632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001634:	4a0e      	ldr	r2, [pc, #56]	@ (8001670 <HAL_TIM_MspPostInit+0xb0>)
 8001636:	f043 0302 	orr.w	r3, r3, #2
 800163a:	6313      	str	r3, [r2, #48]	@ 0x30
 800163c:	4b0c      	ldr	r3, [pc, #48]	@ (8001670 <HAL_TIM_MspPostInit+0xb0>)
 800163e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001640:	f003 0302 	and.w	r3, r3, #2
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001648:	2310      	movs	r3, #16
 800164a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164c:	2302      	movs	r3, #2
 800164e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001654:	2300      	movs	r3, #0
 8001656:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001658:	2302      	movs	r3, #2
 800165a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	4619      	mov	r1, r3
 8001662:	4806      	ldr	r0, [pc, #24]	@ (800167c <HAL_TIM_MspPostInit+0xbc>)
 8001664:	f000 fb3c 	bl	8001ce0 <HAL_GPIO_Init>
}
 8001668:	bf00      	nop
 800166a:	3728      	adds	r7, #40	@ 0x28
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40023800 	.word	0x40023800
 8001674:	40020000 	.word	0x40020000
 8001678:	40000400 	.word	0x40000400
 800167c:	40020400 	.word	0x40020400

08001680 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b08c      	sub	sp, #48	@ 0x30
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001688:	f107 031c 	add.w	r3, r7, #28
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a32      	ldr	r2, [pc, #200]	@ (8001768 <HAL_UART_MspInit+0xe8>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d12c      	bne.n	80016fc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	61bb      	str	r3, [r7, #24]
 80016a6:	4b31      	ldr	r3, [pc, #196]	@ (800176c <HAL_UART_MspInit+0xec>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016aa:	4a30      	ldr	r2, [pc, #192]	@ (800176c <HAL_UART_MspInit+0xec>)
 80016ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80016b2:	4b2e      	ldr	r3, [pc, #184]	@ (800176c <HAL_UART_MspInit+0xec>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ba:	61bb      	str	r3, [r7, #24]
 80016bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	617b      	str	r3, [r7, #20]
 80016c2:	4b2a      	ldr	r3, [pc, #168]	@ (800176c <HAL_UART_MspInit+0xec>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c6:	4a29      	ldr	r2, [pc, #164]	@ (800176c <HAL_UART_MspInit+0xec>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ce:	4b27      	ldr	r3, [pc, #156]	@ (800176c <HAL_UART_MspInit+0xec>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	617b      	str	r3, [r7, #20]
 80016d8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016da:	230c      	movs	r3, #12
 80016dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016de:	2302      	movs	r3, #2
 80016e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e6:	2303      	movs	r3, #3
 80016e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016ea:	2307      	movs	r3, #7
 80016ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ee:	f107 031c 	add.w	r3, r7, #28
 80016f2:	4619      	mov	r1, r3
 80016f4:	481e      	ldr	r0, [pc, #120]	@ (8001770 <HAL_UART_MspInit+0xf0>)
 80016f6:	f000 faf3 	bl	8001ce0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80016fa:	e031      	b.n	8001760 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a1c      	ldr	r2, [pc, #112]	@ (8001774 <HAL_UART_MspInit+0xf4>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d12c      	bne.n	8001760 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	613b      	str	r3, [r7, #16]
 800170a:	4b18      	ldr	r3, [pc, #96]	@ (800176c <HAL_UART_MspInit+0xec>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170e:	4a17      	ldr	r2, [pc, #92]	@ (800176c <HAL_UART_MspInit+0xec>)
 8001710:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001714:	6413      	str	r3, [r2, #64]	@ 0x40
 8001716:	4b15      	ldr	r3, [pc, #84]	@ (800176c <HAL_UART_MspInit+0xec>)
 8001718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800171e:	613b      	str	r3, [r7, #16]
 8001720:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	4b11      	ldr	r3, [pc, #68]	@ (800176c <HAL_UART_MspInit+0xec>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172a:	4a10      	ldr	r2, [pc, #64]	@ (800176c <HAL_UART_MspInit+0xec>)
 800172c:	f043 0308 	orr.w	r3, r3, #8
 8001730:	6313      	str	r3, [r2, #48]	@ 0x30
 8001732:	4b0e      	ldr	r3, [pc, #56]	@ (800176c <HAL_UART_MspInit+0xec>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	f003 0308 	and.w	r3, r3, #8
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800173e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001742:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001744:	2302      	movs	r3, #2
 8001746:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174c:	2303      	movs	r3, #3
 800174e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001750:	2307      	movs	r3, #7
 8001752:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001754:	f107 031c 	add.w	r3, r7, #28
 8001758:	4619      	mov	r1, r3
 800175a:	4807      	ldr	r0, [pc, #28]	@ (8001778 <HAL_UART_MspInit+0xf8>)
 800175c:	f000 fac0 	bl	8001ce0 <HAL_GPIO_Init>
}
 8001760:	bf00      	nop
 8001762:	3730      	adds	r7, #48	@ 0x30
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40004400 	.word	0x40004400
 800176c:	40023800 	.word	0x40023800
 8001770:	40020000 	.word	0x40020000
 8001774:	40004800 	.word	0x40004800
 8001778:	40020c00 	.word	0x40020c00

0800177c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001780:	bf00      	nop
 8001782:	e7fd      	b.n	8001780 <NMI_Handler+0x4>

08001784 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001788:	bf00      	nop
 800178a:	e7fd      	b.n	8001788 <HardFault_Handler+0x4>

0800178c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <MemManage_Handler+0x4>

08001794 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <BusFault_Handler+0x4>

0800179c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <UsageFault_Handler+0x4>

080017a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017b6:	f000 f93d 	bl	8001a34 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80017ba:	f00a fe7b 	bl	800c4b4 <xTaskGetSchedulerState>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d001      	beq.n	80017c8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80017c4:	f00b f940 	bl	800ca48 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017c8:	bf00      	nop
 80017ca:	bd80      	pop	{r7, pc}

080017cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017d0:	4802      	ldr	r0, [pc, #8]	@ (80017dc <TIM2_IRQHandler+0x10>)
 80017d2:	f004 fa63 	bl	8005c9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	2000039c 	.word	0x2000039c

080017e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80017e4:	4802      	ldr	r0, [pc, #8]	@ (80017f0 <TIM3_IRQHandler+0x10>)
 80017e6:	f004 fa59 	bl	8005c9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200003e4 	.word	0x200003e4

080017f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80017f8:	4802      	ldr	r0, [pc, #8]	@ (8001804 <OTG_FS_IRQHandler+0x10>)
 80017fa:	f000 ff1f 	bl	800263c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	2000463c 	.word	0x2000463c

08001808 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
 8001818:	e00a      	b.n	8001830 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800181a:	f3af 8000 	nop.w
 800181e:	4601      	mov	r1, r0
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	1c5a      	adds	r2, r3, #1
 8001824:	60ba      	str	r2, [r7, #8]
 8001826:	b2ca      	uxtb	r2, r1
 8001828:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	3301      	adds	r3, #1
 800182e:	617b      	str	r3, [r7, #20]
 8001830:	697a      	ldr	r2, [r7, #20]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	429a      	cmp	r2, r3
 8001836:	dbf0      	blt.n	800181a <_read+0x12>
  }

  return len;
 8001838:	687b      	ldr	r3, [r7, #4]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800184a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800184e:	4618      	mov	r0, r3
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
 8001862:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800186a:	605a      	str	r2, [r3, #4]
  return 0;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <_isatty>:

int _isatty(int file)
{
 800187a:	b480      	push	{r7}
 800187c:	b083      	sub	sp, #12
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001882:	2301      	movs	r3, #1
}
 8001884:	4618      	mov	r0, r3
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3714      	adds	r7, #20
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
	...

080018ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018b4:	4a14      	ldr	r2, [pc, #80]	@ (8001908 <_sbrk+0x5c>)
 80018b6:	4b15      	ldr	r3, [pc, #84]	@ (800190c <_sbrk+0x60>)
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018c0:	4b13      	ldr	r3, [pc, #76]	@ (8001910 <_sbrk+0x64>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d102      	bne.n	80018ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018c8:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <_sbrk+0x64>)
 80018ca:	4a12      	ldr	r2, [pc, #72]	@ (8001914 <_sbrk+0x68>)
 80018cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ce:	4b10      	ldr	r3, [pc, #64]	@ (8001910 <_sbrk+0x64>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4413      	add	r3, r2
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d207      	bcs.n	80018ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018dc:	f00c f9a6 	bl	800dc2c <__errno>
 80018e0:	4603      	mov	r3, r0
 80018e2:	220c      	movs	r2, #12
 80018e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018e6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ea:	e009      	b.n	8001900 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018ec:	4b08      	ldr	r3, [pc, #32]	@ (8001910 <_sbrk+0x64>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018f2:	4b07      	ldr	r3, [pc, #28]	@ (8001910 <_sbrk+0x64>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4413      	add	r3, r2
 80018fa:	4a05      	ldr	r2, [pc, #20]	@ (8001910 <_sbrk+0x64>)
 80018fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018fe:	68fb      	ldr	r3, [r7, #12]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20020000 	.word	0x20020000
 800190c:	00000400 	.word	0x00000400
 8001910:	200004f8 	.word	0x200004f8
 8001914:	20004b68 	.word	0x20004b68

08001918 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800191c:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <SystemInit+0x20>)
 800191e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001922:	4a05      	ldr	r2, [pc, #20]	@ (8001938 <SystemInit+0x20>)
 8001924:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001928:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800192c:	bf00      	nop
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800193c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001974 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001940:	f7ff ffea 	bl	8001918 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001944:	480c      	ldr	r0, [pc, #48]	@ (8001978 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001946:	490d      	ldr	r1, [pc, #52]	@ (800197c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001948:	4a0d      	ldr	r2, [pc, #52]	@ (8001980 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800194a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800194c:	e002      	b.n	8001954 <LoopCopyDataInit>

0800194e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800194e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001950:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001952:	3304      	adds	r3, #4

08001954 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001954:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001956:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001958:	d3f9      	bcc.n	800194e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800195a:	4a0a      	ldr	r2, [pc, #40]	@ (8001984 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800195c:	4c0a      	ldr	r4, [pc, #40]	@ (8001988 <LoopFillZerobss+0x22>)
  movs r3, #0
 800195e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001960:	e001      	b.n	8001966 <LoopFillZerobss>

08001962 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001962:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001964:	3204      	adds	r2, #4

08001966 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001966:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001968:	d3fb      	bcc.n	8001962 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800196a:	f00c f965 	bl	800dc38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800196e:	f7fe feeb 	bl	8000748 <main>
  bx  lr    
 8001972:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001974:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001978:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800197c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001980:	0800ea08 	.word	0x0800ea08
  ldr r2, =_sbss
 8001984:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001988:	20004b68 	.word	0x20004b68

0800198c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800198c:	e7fe      	b.n	800198c <ADC_IRQHandler>
	...

08001990 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001994:	4b0e      	ldr	r3, [pc, #56]	@ (80019d0 <HAL_Init+0x40>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a0d      	ldr	r2, [pc, #52]	@ (80019d0 <HAL_Init+0x40>)
 800199a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800199e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019a0:	4b0b      	ldr	r3, [pc, #44]	@ (80019d0 <HAL_Init+0x40>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a0a      	ldr	r2, [pc, #40]	@ (80019d0 <HAL_Init+0x40>)
 80019a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019ac:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <HAL_Init+0x40>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a07      	ldr	r2, [pc, #28]	@ (80019d0 <HAL_Init+0x40>)
 80019b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b8:	2003      	movs	r0, #3
 80019ba:	f000 f94f 	bl	8001c5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019be:	200f      	movs	r0, #15
 80019c0:	f000 f808 	bl	80019d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019c4:	f7ff fcc4 	bl	8001350 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40023c00 	.word	0x40023c00

080019d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019dc:	4b12      	ldr	r3, [pc, #72]	@ (8001a28 <HAL_InitTick+0x54>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <HAL_InitTick+0x58>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	4619      	mov	r1, r3
 80019e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f2:	4618      	mov	r0, r3
 80019f4:	f000 f967 	bl	8001cc6 <HAL_SYSTICK_Config>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e00e      	b.n	8001a20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2b0f      	cmp	r3, #15
 8001a06:	d80a      	bhi.n	8001a1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	6879      	ldr	r1, [r7, #4]
 8001a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a10:	f000 f92f 	bl	8001c72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a14:	4a06      	ldr	r2, [pc, #24]	@ (8001a30 <HAL_InitTick+0x5c>)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e000      	b.n	8001a20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	20000008 	.word	0x20000008
 8001a30:	20000004 	.word	0x20000004

08001a34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a38:	4b06      	ldr	r3, [pc, #24]	@ (8001a54 <HAL_IncTick+0x20>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <HAL_IncTick+0x24>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4413      	add	r3, r2
 8001a44:	4a04      	ldr	r2, [pc, #16]	@ (8001a58 <HAL_IncTick+0x24>)
 8001a46:	6013      	str	r3, [r2, #0]
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	20000008 	.word	0x20000008
 8001a58:	200004fc 	.word	0x200004fc

08001a5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a60:	4b03      	ldr	r3, [pc, #12]	@ (8001a70 <HAL_GetTick+0x14>)
 8001a62:	681b      	ldr	r3, [r3, #0]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	200004fc 	.word	0x200004fc

08001a74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a7c:	f7ff ffee 	bl	8001a5c <HAL_GetTick>
 8001a80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a8c:	d005      	beq.n	8001a9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab8 <HAL_Delay+0x44>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	461a      	mov	r2, r3
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	4413      	add	r3, r2
 8001a98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a9a:	bf00      	nop
 8001a9c:	f7ff ffde 	bl	8001a5c <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d8f7      	bhi.n	8001a9c <HAL_Delay+0x28>
  {
  }
}
 8001aac:	bf00      	nop
 8001aae:	bf00      	nop
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000008 	.word	0x20000008

08001abc <__NVIC_SetPriorityGrouping>:
{
 8001abc:	b480      	push	{r7}
 8001abe:	b085      	sub	sp, #20
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001acc:	4b0c      	ldr	r3, [pc, #48]	@ (8001b00 <__NVIC_SetPriorityGrouping+0x44>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ad2:	68ba      	ldr	r2, [r7, #8]
 8001ad4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ad8:	4013      	ands	r3, r2
 8001ada:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ae4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ae8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aee:	4a04      	ldr	r2, [pc, #16]	@ (8001b00 <__NVIC_SetPriorityGrouping+0x44>)
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	60d3      	str	r3, [r2, #12]
}
 8001af4:	bf00      	nop
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <__NVIC_GetPriorityGrouping>:
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b08:	4b04      	ldr	r3, [pc, #16]	@ (8001b1c <__NVIC_GetPriorityGrouping+0x18>)
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	0a1b      	lsrs	r3, r3, #8
 8001b0e:	f003 0307 	and.w	r3, r3, #7
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr
 8001b1c:	e000ed00 	.word	0xe000ed00

08001b20 <__NVIC_EnableIRQ>:
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	db0b      	blt.n	8001b4a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	f003 021f 	and.w	r2, r3, #31
 8001b38:	4907      	ldr	r1, [pc, #28]	@ (8001b58 <__NVIC_EnableIRQ+0x38>)
 8001b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3e:	095b      	lsrs	r3, r3, #5
 8001b40:	2001      	movs	r0, #1
 8001b42:	fa00 f202 	lsl.w	r2, r0, r2
 8001b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b4a:	bf00      	nop
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	e000e100 	.word	0xe000e100

08001b5c <__NVIC_SetPriority>:
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	6039      	str	r1, [r7, #0]
 8001b66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	db0a      	blt.n	8001b86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	b2da      	uxtb	r2, r3
 8001b74:	490c      	ldr	r1, [pc, #48]	@ (8001ba8 <__NVIC_SetPriority+0x4c>)
 8001b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7a:	0112      	lsls	r2, r2, #4
 8001b7c:	b2d2      	uxtb	r2, r2
 8001b7e:	440b      	add	r3, r1
 8001b80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001b84:	e00a      	b.n	8001b9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	b2da      	uxtb	r2, r3
 8001b8a:	4908      	ldr	r1, [pc, #32]	@ (8001bac <__NVIC_SetPriority+0x50>)
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	f003 030f 	and.w	r3, r3, #15
 8001b92:	3b04      	subs	r3, #4
 8001b94:	0112      	lsls	r2, r2, #4
 8001b96:	b2d2      	uxtb	r2, r2
 8001b98:	440b      	add	r3, r1
 8001b9a:	761a      	strb	r2, [r3, #24]
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	e000e100 	.word	0xe000e100
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <NVIC_EncodePriority>:
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b089      	sub	sp, #36	@ 0x24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	f1c3 0307 	rsb	r3, r3, #7
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	bf28      	it	cs
 8001bce:	2304      	movcs	r3, #4
 8001bd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	3304      	adds	r3, #4
 8001bd6:	2b06      	cmp	r3, #6
 8001bd8:	d902      	bls.n	8001be0 <NVIC_EncodePriority+0x30>
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	3b03      	subs	r3, #3
 8001bde:	e000      	b.n	8001be2 <NVIC_EncodePriority+0x32>
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be4:	f04f 32ff 	mov.w	r2, #4294967295
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	43da      	mvns	r2, r3
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	401a      	ands	r2, r3
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bf8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001c02:	43d9      	mvns	r1, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c08:	4313      	orrs	r3, r2
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3724      	adds	r7, #36	@ 0x24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
	...

08001c18 <SysTick_Config>:
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c28:	d301      	bcc.n	8001c2e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e00f      	b.n	8001c4e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c58 <SysTick_Config+0x40>)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	3b01      	subs	r3, #1
 8001c34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c36:	210f      	movs	r1, #15
 8001c38:	f04f 30ff 	mov.w	r0, #4294967295
 8001c3c:	f7ff ff8e 	bl	8001b5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c40:	4b05      	ldr	r3, [pc, #20]	@ (8001c58 <SysTick_Config+0x40>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c46:	4b04      	ldr	r3, [pc, #16]	@ (8001c58 <SysTick_Config+0x40>)
 8001c48:	2207      	movs	r2, #7
 8001c4a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	e000e010 	.word	0xe000e010

08001c5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f7ff ff29 	bl	8001abc <__NVIC_SetPriorityGrouping>
}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b086      	sub	sp, #24
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	4603      	mov	r3, r0
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	607a      	str	r2, [r7, #4]
 8001c7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c84:	f7ff ff3e 	bl	8001b04 <__NVIC_GetPriorityGrouping>
 8001c88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	68b9      	ldr	r1, [r7, #8]
 8001c8e:	6978      	ldr	r0, [r7, #20]
 8001c90:	f7ff ff8e 	bl	8001bb0 <NVIC_EncodePriority>
 8001c94:	4602      	mov	r2, r0
 8001c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c9a:	4611      	mov	r1, r2
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff ff5d 	bl	8001b5c <__NVIC_SetPriority>
}
 8001ca2:	bf00      	nop
 8001ca4:	3718      	adds	r7, #24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b082      	sub	sp, #8
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff ff31 	bl	8001b20 <__NVIC_EnableIRQ>
}
 8001cbe:	bf00      	nop
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b082      	sub	sp, #8
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f7ff ffa2 	bl	8001c18 <SysTick_Config>
 8001cd4:	4603      	mov	r3, r0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
	...

08001ce0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b089      	sub	sp, #36	@ 0x24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61fb      	str	r3, [r7, #28]
 8001cfa:	e16b      	b.n	8001fd4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	f040 815a 	bne.w	8001fce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 0303 	and.w	r3, r3, #3
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d005      	beq.n	8001d32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d130      	bne.n	8001d94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	2203      	movs	r2, #3
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	43db      	mvns	r3, r3
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	4013      	ands	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	68da      	ldr	r2, [r3, #12]
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	69ba      	ldr	r2, [r7, #24]
 8001d60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d68:	2201      	movs	r2, #1
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43db      	mvns	r3, r3
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	4013      	ands	r3, r2
 8001d76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	091b      	lsrs	r3, r3, #4
 8001d7e:	f003 0201 	and.w	r2, r3, #1
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f003 0303 	and.w	r3, r3, #3
 8001d9c:	2b03      	cmp	r3, #3
 8001d9e:	d017      	beq.n	8001dd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	2203      	movs	r2, #3
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	43db      	mvns	r3, r3
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	4013      	ands	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f003 0303 	and.w	r3, r3, #3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d123      	bne.n	8001e24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	08da      	lsrs	r2, r3, #3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	3208      	adds	r2, #8
 8001de4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001de8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	220f      	movs	r2, #15
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	691a      	ldr	r2, [r3, #16]
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	f003 0307 	and.w	r3, r3, #7
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	08da      	lsrs	r2, r3, #3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	3208      	adds	r2, #8
 8001e1e:	69b9      	ldr	r1, [r7, #24]
 8001e20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	2203      	movs	r2, #3
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	43db      	mvns	r3, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 0203 	and.w	r2, r3, #3
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f000 80b4 	beq.w	8001fce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	4b60      	ldr	r3, [pc, #384]	@ (8001fec <HAL_GPIO_Init+0x30c>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6e:	4a5f      	ldr	r2, [pc, #380]	@ (8001fec <HAL_GPIO_Init+0x30c>)
 8001e70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e74:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e76:	4b5d      	ldr	r3, [pc, #372]	@ (8001fec <HAL_GPIO_Init+0x30c>)
 8001e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e82:	4a5b      	ldr	r2, [pc, #364]	@ (8001ff0 <HAL_GPIO_Init+0x310>)
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	089b      	lsrs	r3, r3, #2
 8001e88:	3302      	adds	r3, #2
 8001e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	f003 0303 	and.w	r3, r3, #3
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	220f      	movs	r2, #15
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	43db      	mvns	r3, r3
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a52      	ldr	r2, [pc, #328]	@ (8001ff4 <HAL_GPIO_Init+0x314>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d02b      	beq.n	8001f06 <HAL_GPIO_Init+0x226>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a51      	ldr	r2, [pc, #324]	@ (8001ff8 <HAL_GPIO_Init+0x318>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d025      	beq.n	8001f02 <HAL_GPIO_Init+0x222>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a50      	ldr	r2, [pc, #320]	@ (8001ffc <HAL_GPIO_Init+0x31c>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d01f      	beq.n	8001efe <HAL_GPIO_Init+0x21e>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a4f      	ldr	r2, [pc, #316]	@ (8002000 <HAL_GPIO_Init+0x320>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d019      	beq.n	8001efa <HAL_GPIO_Init+0x21a>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a4e      	ldr	r2, [pc, #312]	@ (8002004 <HAL_GPIO_Init+0x324>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d013      	beq.n	8001ef6 <HAL_GPIO_Init+0x216>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a4d      	ldr	r2, [pc, #308]	@ (8002008 <HAL_GPIO_Init+0x328>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d00d      	beq.n	8001ef2 <HAL_GPIO_Init+0x212>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a4c      	ldr	r2, [pc, #304]	@ (800200c <HAL_GPIO_Init+0x32c>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d007      	beq.n	8001eee <HAL_GPIO_Init+0x20e>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a4b      	ldr	r2, [pc, #300]	@ (8002010 <HAL_GPIO_Init+0x330>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d101      	bne.n	8001eea <HAL_GPIO_Init+0x20a>
 8001ee6:	2307      	movs	r3, #7
 8001ee8:	e00e      	b.n	8001f08 <HAL_GPIO_Init+0x228>
 8001eea:	2308      	movs	r3, #8
 8001eec:	e00c      	b.n	8001f08 <HAL_GPIO_Init+0x228>
 8001eee:	2306      	movs	r3, #6
 8001ef0:	e00a      	b.n	8001f08 <HAL_GPIO_Init+0x228>
 8001ef2:	2305      	movs	r3, #5
 8001ef4:	e008      	b.n	8001f08 <HAL_GPIO_Init+0x228>
 8001ef6:	2304      	movs	r3, #4
 8001ef8:	e006      	b.n	8001f08 <HAL_GPIO_Init+0x228>
 8001efa:	2303      	movs	r3, #3
 8001efc:	e004      	b.n	8001f08 <HAL_GPIO_Init+0x228>
 8001efe:	2302      	movs	r3, #2
 8001f00:	e002      	b.n	8001f08 <HAL_GPIO_Init+0x228>
 8001f02:	2301      	movs	r3, #1
 8001f04:	e000      	b.n	8001f08 <HAL_GPIO_Init+0x228>
 8001f06:	2300      	movs	r3, #0
 8001f08:	69fa      	ldr	r2, [r7, #28]
 8001f0a:	f002 0203 	and.w	r2, r2, #3
 8001f0e:	0092      	lsls	r2, r2, #2
 8001f10:	4093      	lsls	r3, r2
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f18:	4935      	ldr	r1, [pc, #212]	@ (8001ff0 <HAL_GPIO_Init+0x310>)
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	089b      	lsrs	r3, r3, #2
 8001f1e:	3302      	adds	r3, #2
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f26:	4b3b      	ldr	r3, [pc, #236]	@ (8002014 <HAL_GPIO_Init+0x334>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	4013      	ands	r3, r2
 8001f34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f4a:	4a32      	ldr	r2, [pc, #200]	@ (8002014 <HAL_GPIO_Init+0x334>)
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f50:	4b30      	ldr	r3, [pc, #192]	@ (8002014 <HAL_GPIO_Init+0x334>)
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d003      	beq.n	8001f74 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f74:	4a27      	ldr	r2, [pc, #156]	@ (8002014 <HAL_GPIO_Init+0x334>)
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f7a:	4b26      	ldr	r3, [pc, #152]	@ (8002014 <HAL_GPIO_Init+0x334>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	43db      	mvns	r3, r3
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	4013      	ands	r3, r2
 8001f88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f9e:	4a1d      	ldr	r2, [pc, #116]	@ (8002014 <HAL_GPIO_Init+0x334>)
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8002014 <HAL_GPIO_Init+0x334>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	43db      	mvns	r3, r3
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d003      	beq.n	8001fc8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fc8:	4a12      	ldr	r2, [pc, #72]	@ (8002014 <HAL_GPIO_Init+0x334>)
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	61fb      	str	r3, [r7, #28]
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	2b0f      	cmp	r3, #15
 8001fd8:	f67f ae90 	bls.w	8001cfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fdc:	bf00      	nop
 8001fde:	bf00      	nop
 8001fe0:	3724      	adds	r7, #36	@ 0x24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	40023800 	.word	0x40023800
 8001ff0:	40013800 	.word	0x40013800
 8001ff4:	40020000 	.word	0x40020000
 8001ff8:	40020400 	.word	0x40020400
 8001ffc:	40020800 	.word	0x40020800
 8002000:	40020c00 	.word	0x40020c00
 8002004:	40021000 	.word	0x40021000
 8002008:	40021400 	.word	0x40021400
 800200c:	40021800 	.word	0x40021800
 8002010:	40021c00 	.word	0x40021c00
 8002014:	40013c00 	.word	0x40013c00

08002018 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	691a      	ldr	r2, [r3, #16]
 8002028:	887b      	ldrh	r3, [r7, #2]
 800202a:	4013      	ands	r3, r2
 800202c:	2b00      	cmp	r3, #0
 800202e:	d002      	beq.n	8002036 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002030:	2301      	movs	r3, #1
 8002032:	73fb      	strb	r3, [r7, #15]
 8002034:	e001      	b.n	800203a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002036:	2300      	movs	r3, #0
 8002038:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800203a:	7bfb      	ldrb	r3, [r7, #15]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	460b      	mov	r3, r1
 8002052:	807b      	strh	r3, [r7, #2]
 8002054:	4613      	mov	r3, r2
 8002056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002058:	787b      	ldrb	r3, [r7, #1]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d003      	beq.n	8002066 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800205e:	887a      	ldrh	r2, [r7, #2]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002064:	e003      	b.n	800206e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002066:	887b      	ldrh	r3, [r7, #2]
 8002068:	041a      	lsls	r2, r3, #16
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	619a      	str	r2, [r3, #24]
}
 800206e:	bf00      	nop
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b086      	sub	sp, #24
 800207e:	af02      	add	r7, sp, #8
 8002080:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d101      	bne.n	800208c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e059      	b.n	8002140 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b00      	cmp	r3, #0
 800209c:	d106      	bne.n	80020ac <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f00a ffa2 	bl	800cff0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2203      	movs	r2, #3
 80020b0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020ba:	d102      	bne.n	80020c2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f005 f951 	bl	800736e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6818      	ldr	r0, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	7c1a      	ldrb	r2, [r3, #16]
 80020d4:	f88d 2000 	strb.w	r2, [sp]
 80020d8:	3304      	adds	r3, #4
 80020da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020dc:	f005 f8d2 	bl	8007284 <USB_CoreInit>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d005      	beq.n	80020f2 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2202      	movs	r2, #2
 80020ea:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e026      	b.n	8002140 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2101      	movs	r1, #1
 80020f8:	4618      	mov	r0, r3
 80020fa:	f005 f949 	bl	8007390 <USB_SetCurrentMode>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d005      	beq.n	8002110 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2202      	movs	r2, #2
 8002108:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e017      	b.n	8002140 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6818      	ldr	r0, [r3, #0]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	7c1a      	ldrb	r2, [r3, #16]
 8002118:	f88d 2000 	strb.w	r2, [sp]
 800211c:	3304      	adds	r3, #4
 800211e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002120:	f005 faf2 	bl	8007708 <USB_HostInit>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d005      	beq.n	8002136 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2202      	movs	r2, #2
 800212e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e004      	b.n	8002140 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2201      	movs	r2, #1
 800213a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002148:	b590      	push	{r4, r7, lr}
 800214a:	b08b      	sub	sp, #44	@ 0x2c
 800214c:	af04      	add	r7, sp, #16
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	4608      	mov	r0, r1
 8002152:	4611      	mov	r1, r2
 8002154:	461a      	mov	r2, r3
 8002156:	4603      	mov	r3, r0
 8002158:	70fb      	strb	r3, [r7, #3]
 800215a:	460b      	mov	r3, r1
 800215c:	70bb      	strb	r3, [r7, #2]
 800215e:	4613      	mov	r3, r2
 8002160:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002162:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002164:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800216c:	2b01      	cmp	r3, #1
 800216e:	d101      	bne.n	8002174 <HAL_HCD_HC_Init+0x2c>
 8002170:	2302      	movs	r3, #2
 8002172:	e09d      	b.n	80022b0 <HAL_HCD_HC_Init+0x168>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800217c:	78fa      	ldrb	r2, [r7, #3]
 800217e:	6879      	ldr	r1, [r7, #4]
 8002180:	4613      	mov	r3, r2
 8002182:	011b      	lsls	r3, r3, #4
 8002184:	1a9b      	subs	r3, r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	440b      	add	r3, r1
 800218a:	3319      	adds	r3, #25
 800218c:	2200      	movs	r2, #0
 800218e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002190:	78fa      	ldrb	r2, [r7, #3]
 8002192:	6879      	ldr	r1, [r7, #4]
 8002194:	4613      	mov	r3, r2
 8002196:	011b      	lsls	r3, r3, #4
 8002198:	1a9b      	subs	r3, r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	440b      	add	r3, r1
 800219e:	3314      	adds	r3, #20
 80021a0:	787a      	ldrb	r2, [r7, #1]
 80021a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80021a4:	78fa      	ldrb	r2, [r7, #3]
 80021a6:	6879      	ldr	r1, [r7, #4]
 80021a8:	4613      	mov	r3, r2
 80021aa:	011b      	lsls	r3, r3, #4
 80021ac:	1a9b      	subs	r3, r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	3315      	adds	r3, #21
 80021b4:	78fa      	ldrb	r2, [r7, #3]
 80021b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80021b8:	78fa      	ldrb	r2, [r7, #3]
 80021ba:	6879      	ldr	r1, [r7, #4]
 80021bc:	4613      	mov	r3, r2
 80021be:	011b      	lsls	r3, r3, #4
 80021c0:	1a9b      	subs	r3, r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	3326      	adds	r3, #38	@ 0x26
 80021c8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80021cc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80021ce:	78fa      	ldrb	r2, [r7, #3]
 80021d0:	78bb      	ldrb	r3, [r7, #2]
 80021d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80021d6:	b2d8      	uxtb	r0, r3
 80021d8:	6879      	ldr	r1, [r7, #4]
 80021da:	4613      	mov	r3, r2
 80021dc:	011b      	lsls	r3, r3, #4
 80021de:	1a9b      	subs	r3, r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	440b      	add	r3, r1
 80021e4:	3316      	adds	r3, #22
 80021e6:	4602      	mov	r2, r0
 80021e8:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80021ea:	78fb      	ldrb	r3, [r7, #3]
 80021ec:	4619      	mov	r1, r3
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 fbc8 	bl	8002984 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80021f4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	da0a      	bge.n	8002212 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80021fc:	78fa      	ldrb	r2, [r7, #3]
 80021fe:	6879      	ldr	r1, [r7, #4]
 8002200:	4613      	mov	r3, r2
 8002202:	011b      	lsls	r3, r3, #4
 8002204:	1a9b      	subs	r3, r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	440b      	add	r3, r1
 800220a:	3317      	adds	r3, #23
 800220c:	2201      	movs	r2, #1
 800220e:	701a      	strb	r2, [r3, #0]
 8002210:	e009      	b.n	8002226 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002212:	78fa      	ldrb	r2, [r7, #3]
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	4613      	mov	r3, r2
 8002218:	011b      	lsls	r3, r3, #4
 800221a:	1a9b      	subs	r3, r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	440b      	add	r3, r1
 8002220:	3317      	adds	r3, #23
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4618      	mov	r0, r3
 800222c:	f005 fbd0 	bl	80079d0 <USB_GetHostSpeed>
 8002230:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002232:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002236:	2b01      	cmp	r3, #1
 8002238:	d10b      	bne.n	8002252 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800223a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800223e:	2b01      	cmp	r3, #1
 8002240:	d107      	bne.n	8002252 <HAL_HCD_HC_Init+0x10a>
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d104      	bne.n	8002252 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	2bbc      	cmp	r3, #188	@ 0xbc
 800224c:	d901      	bls.n	8002252 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800224e:	23bc      	movs	r3, #188	@ 0xbc
 8002250:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002252:	78fa      	ldrb	r2, [r7, #3]
 8002254:	6879      	ldr	r1, [r7, #4]
 8002256:	4613      	mov	r3, r2
 8002258:	011b      	lsls	r3, r3, #4
 800225a:	1a9b      	subs	r3, r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	440b      	add	r3, r1
 8002260:	3318      	adds	r3, #24
 8002262:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002266:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002268:	78fa      	ldrb	r2, [r7, #3]
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	b298      	uxth	r0, r3
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	4613      	mov	r3, r2
 8002272:	011b      	lsls	r3, r3, #4
 8002274:	1a9b      	subs	r3, r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	440b      	add	r3, r1
 800227a:	3328      	adds	r3, #40	@ 0x28
 800227c:	4602      	mov	r2, r0
 800227e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6818      	ldr	r0, [r3, #0]
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	b29b      	uxth	r3, r3
 8002288:	787c      	ldrb	r4, [r7, #1]
 800228a:	78ba      	ldrb	r2, [r7, #2]
 800228c:	78f9      	ldrb	r1, [r7, #3]
 800228e:	9302      	str	r3, [sp, #8]
 8002290:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002294:	9301      	str	r3, [sp, #4]
 8002296:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	4623      	mov	r3, r4
 800229e:	f005 fbbf 	bl	8007a20 <USB_HC_Init>
 80022a2:	4603      	mov	r3, r0
 80022a4:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	371c      	adds	r7, #28
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd90      	pop	{r4, r7, pc}

080022b8 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	460b      	mov	r3, r1
 80022c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80022c4:	2300      	movs	r3, #0
 80022c6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d101      	bne.n	80022d6 <HAL_HCD_HC_Halt+0x1e>
 80022d2:	2302      	movs	r3, #2
 80022d4:	e00f      	b.n	80022f6 <HAL_HCD_HC_Halt+0x3e>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2201      	movs	r2, #1
 80022da:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	78fa      	ldrb	r2, [r7, #3]
 80022e4:	4611      	mov	r1, r2
 80022e6:	4618      	mov	r0, r3
 80022e8:	f005 ff51 	bl	800818e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	4608      	mov	r0, r1
 800230a:	4611      	mov	r1, r2
 800230c:	461a      	mov	r2, r3
 800230e:	4603      	mov	r3, r0
 8002310:	70fb      	strb	r3, [r7, #3]
 8002312:	460b      	mov	r3, r1
 8002314:	70bb      	strb	r3, [r7, #2]
 8002316:	4613      	mov	r3, r2
 8002318:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800231a:	78fa      	ldrb	r2, [r7, #3]
 800231c:	6879      	ldr	r1, [r7, #4]
 800231e:	4613      	mov	r3, r2
 8002320:	011b      	lsls	r3, r3, #4
 8002322:	1a9b      	subs	r3, r3, r2
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	440b      	add	r3, r1
 8002328:	3317      	adds	r3, #23
 800232a:	78ba      	ldrb	r2, [r7, #2]
 800232c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800232e:	78fa      	ldrb	r2, [r7, #3]
 8002330:	6879      	ldr	r1, [r7, #4]
 8002332:	4613      	mov	r3, r2
 8002334:	011b      	lsls	r3, r3, #4
 8002336:	1a9b      	subs	r3, r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	440b      	add	r3, r1
 800233c:	3326      	adds	r3, #38	@ 0x26
 800233e:	787a      	ldrb	r2, [r7, #1]
 8002340:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002342:	7c3b      	ldrb	r3, [r7, #16]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d114      	bne.n	8002372 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002348:	78fa      	ldrb	r2, [r7, #3]
 800234a:	6879      	ldr	r1, [r7, #4]
 800234c:	4613      	mov	r3, r2
 800234e:	011b      	lsls	r3, r3, #4
 8002350:	1a9b      	subs	r3, r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	440b      	add	r3, r1
 8002356:	332a      	adds	r3, #42	@ 0x2a
 8002358:	2203      	movs	r2, #3
 800235a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800235c:	78fa      	ldrb	r2, [r7, #3]
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	4613      	mov	r3, r2
 8002362:	011b      	lsls	r3, r3, #4
 8002364:	1a9b      	subs	r3, r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	440b      	add	r3, r1
 800236a:	3319      	adds	r3, #25
 800236c:	7f3a      	ldrb	r2, [r7, #28]
 800236e:	701a      	strb	r2, [r3, #0]
 8002370:	e009      	b.n	8002386 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002372:	78fa      	ldrb	r2, [r7, #3]
 8002374:	6879      	ldr	r1, [r7, #4]
 8002376:	4613      	mov	r3, r2
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	1a9b      	subs	r3, r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	440b      	add	r3, r1
 8002380:	332a      	adds	r3, #42	@ 0x2a
 8002382:	2202      	movs	r2, #2
 8002384:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002386:	787b      	ldrb	r3, [r7, #1]
 8002388:	2b03      	cmp	r3, #3
 800238a:	f200 8102 	bhi.w	8002592 <HAL_HCD_HC_SubmitRequest+0x292>
 800238e:	a201      	add	r2, pc, #4	@ (adr r2, 8002394 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002394:	080023a5 	.word	0x080023a5
 8002398:	0800257d 	.word	0x0800257d
 800239c:	08002469 	.word	0x08002469
 80023a0:	080024f3 	.word	0x080024f3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80023a4:	7c3b      	ldrb	r3, [r7, #16]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	f040 80f5 	bne.w	8002596 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80023ac:	78bb      	ldrb	r3, [r7, #2]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d12d      	bne.n	800240e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80023b2:	8b3b      	ldrh	r3, [r7, #24]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d109      	bne.n	80023cc <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80023b8:	78fa      	ldrb	r2, [r7, #3]
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	4613      	mov	r3, r2
 80023be:	011b      	lsls	r3, r3, #4
 80023c0:	1a9b      	subs	r3, r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	440b      	add	r3, r1
 80023c6:	333d      	adds	r3, #61	@ 0x3d
 80023c8:	2201      	movs	r2, #1
 80023ca:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80023cc:	78fa      	ldrb	r2, [r7, #3]
 80023ce:	6879      	ldr	r1, [r7, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	011b      	lsls	r3, r3, #4
 80023d4:	1a9b      	subs	r3, r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	333d      	adds	r3, #61	@ 0x3d
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10a      	bne.n	80023f8 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023e2:	78fa      	ldrb	r2, [r7, #3]
 80023e4:	6879      	ldr	r1, [r7, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	011b      	lsls	r3, r3, #4
 80023ea:	1a9b      	subs	r3, r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	440b      	add	r3, r1
 80023f0:	332a      	adds	r3, #42	@ 0x2a
 80023f2:	2200      	movs	r2, #0
 80023f4:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80023f6:	e0ce      	b.n	8002596 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023f8:	78fa      	ldrb	r2, [r7, #3]
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	4613      	mov	r3, r2
 80023fe:	011b      	lsls	r3, r3, #4
 8002400:	1a9b      	subs	r3, r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	440b      	add	r3, r1
 8002406:	332a      	adds	r3, #42	@ 0x2a
 8002408:	2202      	movs	r2, #2
 800240a:	701a      	strb	r2, [r3, #0]
      break;
 800240c:	e0c3      	b.n	8002596 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800240e:	78fa      	ldrb	r2, [r7, #3]
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	011b      	lsls	r3, r3, #4
 8002416:	1a9b      	subs	r3, r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	440b      	add	r3, r1
 800241c:	331a      	adds	r3, #26
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b01      	cmp	r3, #1
 8002422:	f040 80b8 	bne.w	8002596 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002426:	78fa      	ldrb	r2, [r7, #3]
 8002428:	6879      	ldr	r1, [r7, #4]
 800242a:	4613      	mov	r3, r2
 800242c:	011b      	lsls	r3, r3, #4
 800242e:	1a9b      	subs	r3, r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	440b      	add	r3, r1
 8002434:	333c      	adds	r3, #60	@ 0x3c
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d10a      	bne.n	8002452 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800243c:	78fa      	ldrb	r2, [r7, #3]
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	4613      	mov	r3, r2
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	1a9b      	subs	r3, r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	440b      	add	r3, r1
 800244a:	332a      	adds	r3, #42	@ 0x2a
 800244c:	2200      	movs	r2, #0
 800244e:	701a      	strb	r2, [r3, #0]
      break;
 8002450:	e0a1      	b.n	8002596 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002452:	78fa      	ldrb	r2, [r7, #3]
 8002454:	6879      	ldr	r1, [r7, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	1a9b      	subs	r3, r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	440b      	add	r3, r1
 8002460:	332a      	adds	r3, #42	@ 0x2a
 8002462:	2202      	movs	r2, #2
 8002464:	701a      	strb	r2, [r3, #0]
      break;
 8002466:	e096      	b.n	8002596 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002468:	78bb      	ldrb	r3, [r7, #2]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d120      	bne.n	80024b0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800246e:	78fa      	ldrb	r2, [r7, #3]
 8002470:	6879      	ldr	r1, [r7, #4]
 8002472:	4613      	mov	r3, r2
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	1a9b      	subs	r3, r3, r2
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	440b      	add	r3, r1
 800247c:	333d      	adds	r3, #61	@ 0x3d
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d10a      	bne.n	800249a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002484:	78fa      	ldrb	r2, [r7, #3]
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	4613      	mov	r3, r2
 800248a:	011b      	lsls	r3, r3, #4
 800248c:	1a9b      	subs	r3, r3, r2
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	440b      	add	r3, r1
 8002492:	332a      	adds	r3, #42	@ 0x2a
 8002494:	2200      	movs	r2, #0
 8002496:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002498:	e07e      	b.n	8002598 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800249a:	78fa      	ldrb	r2, [r7, #3]
 800249c:	6879      	ldr	r1, [r7, #4]
 800249e:	4613      	mov	r3, r2
 80024a0:	011b      	lsls	r3, r3, #4
 80024a2:	1a9b      	subs	r3, r3, r2
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	440b      	add	r3, r1
 80024a8:	332a      	adds	r3, #42	@ 0x2a
 80024aa:	2202      	movs	r2, #2
 80024ac:	701a      	strb	r2, [r3, #0]
      break;
 80024ae:	e073      	b.n	8002598 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80024b0:	78fa      	ldrb	r2, [r7, #3]
 80024b2:	6879      	ldr	r1, [r7, #4]
 80024b4:	4613      	mov	r3, r2
 80024b6:	011b      	lsls	r3, r3, #4
 80024b8:	1a9b      	subs	r3, r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	440b      	add	r3, r1
 80024be:	333c      	adds	r3, #60	@ 0x3c
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10a      	bne.n	80024dc <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024c6:	78fa      	ldrb	r2, [r7, #3]
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	4613      	mov	r3, r2
 80024cc:	011b      	lsls	r3, r3, #4
 80024ce:	1a9b      	subs	r3, r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	440b      	add	r3, r1
 80024d4:	332a      	adds	r3, #42	@ 0x2a
 80024d6:	2200      	movs	r2, #0
 80024d8:	701a      	strb	r2, [r3, #0]
      break;
 80024da:	e05d      	b.n	8002598 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80024dc:	78fa      	ldrb	r2, [r7, #3]
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	4613      	mov	r3, r2
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	1a9b      	subs	r3, r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	440b      	add	r3, r1
 80024ea:	332a      	adds	r3, #42	@ 0x2a
 80024ec:	2202      	movs	r2, #2
 80024ee:	701a      	strb	r2, [r3, #0]
      break;
 80024f0:	e052      	b.n	8002598 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80024f2:	78bb      	ldrb	r3, [r7, #2]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d120      	bne.n	800253a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80024f8:	78fa      	ldrb	r2, [r7, #3]
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	4613      	mov	r3, r2
 80024fe:	011b      	lsls	r3, r3, #4
 8002500:	1a9b      	subs	r3, r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	440b      	add	r3, r1
 8002506:	333d      	adds	r3, #61	@ 0x3d
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10a      	bne.n	8002524 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800250e:	78fa      	ldrb	r2, [r7, #3]
 8002510:	6879      	ldr	r1, [r7, #4]
 8002512:	4613      	mov	r3, r2
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	1a9b      	subs	r3, r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	440b      	add	r3, r1
 800251c:	332a      	adds	r3, #42	@ 0x2a
 800251e:	2200      	movs	r2, #0
 8002520:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002522:	e039      	b.n	8002598 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002524:	78fa      	ldrb	r2, [r7, #3]
 8002526:	6879      	ldr	r1, [r7, #4]
 8002528:	4613      	mov	r3, r2
 800252a:	011b      	lsls	r3, r3, #4
 800252c:	1a9b      	subs	r3, r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	440b      	add	r3, r1
 8002532:	332a      	adds	r3, #42	@ 0x2a
 8002534:	2202      	movs	r2, #2
 8002536:	701a      	strb	r2, [r3, #0]
      break;
 8002538:	e02e      	b.n	8002598 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800253a:	78fa      	ldrb	r2, [r7, #3]
 800253c:	6879      	ldr	r1, [r7, #4]
 800253e:	4613      	mov	r3, r2
 8002540:	011b      	lsls	r3, r3, #4
 8002542:	1a9b      	subs	r3, r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	440b      	add	r3, r1
 8002548:	333c      	adds	r3, #60	@ 0x3c
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d10a      	bne.n	8002566 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002550:	78fa      	ldrb	r2, [r7, #3]
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	4613      	mov	r3, r2
 8002556:	011b      	lsls	r3, r3, #4
 8002558:	1a9b      	subs	r3, r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	440b      	add	r3, r1
 800255e:	332a      	adds	r3, #42	@ 0x2a
 8002560:	2200      	movs	r2, #0
 8002562:	701a      	strb	r2, [r3, #0]
      break;
 8002564:	e018      	b.n	8002598 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002566:	78fa      	ldrb	r2, [r7, #3]
 8002568:	6879      	ldr	r1, [r7, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	011b      	lsls	r3, r3, #4
 800256e:	1a9b      	subs	r3, r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	440b      	add	r3, r1
 8002574:	332a      	adds	r3, #42	@ 0x2a
 8002576:	2202      	movs	r2, #2
 8002578:	701a      	strb	r2, [r3, #0]
      break;
 800257a:	e00d      	b.n	8002598 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800257c:	78fa      	ldrb	r2, [r7, #3]
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	4613      	mov	r3, r2
 8002582:	011b      	lsls	r3, r3, #4
 8002584:	1a9b      	subs	r3, r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	332a      	adds	r3, #42	@ 0x2a
 800258c:	2200      	movs	r2, #0
 800258e:	701a      	strb	r2, [r3, #0]
      break;
 8002590:	e002      	b.n	8002598 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002592:	bf00      	nop
 8002594:	e000      	b.n	8002598 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8002596:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002598:	78fa      	ldrb	r2, [r7, #3]
 800259a:	6879      	ldr	r1, [r7, #4]
 800259c:	4613      	mov	r3, r2
 800259e:	011b      	lsls	r3, r3, #4
 80025a0:	1a9b      	subs	r3, r3, r2
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	440b      	add	r3, r1
 80025a6:	332c      	adds	r3, #44	@ 0x2c
 80025a8:	697a      	ldr	r2, [r7, #20]
 80025aa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80025ac:	78fa      	ldrb	r2, [r7, #3]
 80025ae:	8b39      	ldrh	r1, [r7, #24]
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	4613      	mov	r3, r2
 80025b4:	011b      	lsls	r3, r3, #4
 80025b6:	1a9b      	subs	r3, r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	4403      	add	r3, r0
 80025bc:	3334      	adds	r3, #52	@ 0x34
 80025be:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80025c0:	78fa      	ldrb	r2, [r7, #3]
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	4613      	mov	r3, r2
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	1a9b      	subs	r3, r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	440b      	add	r3, r1
 80025ce:	334c      	adds	r3, #76	@ 0x4c
 80025d0:	2200      	movs	r2, #0
 80025d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80025d4:	78fa      	ldrb	r2, [r7, #3]
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	4613      	mov	r3, r2
 80025da:	011b      	lsls	r3, r3, #4
 80025dc:	1a9b      	subs	r3, r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	440b      	add	r3, r1
 80025e2:	3338      	adds	r3, #56	@ 0x38
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80025e8:	78fa      	ldrb	r2, [r7, #3]
 80025ea:	6879      	ldr	r1, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	1a9b      	subs	r3, r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	440b      	add	r3, r1
 80025f6:	3315      	adds	r3, #21
 80025f8:	78fa      	ldrb	r2, [r7, #3]
 80025fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80025fc:	78fa      	ldrb	r2, [r7, #3]
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	4613      	mov	r3, r2
 8002602:	011b      	lsls	r3, r3, #4
 8002604:	1a9b      	subs	r3, r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	334d      	adds	r3, #77	@ 0x4d
 800260c:	2200      	movs	r2, #0
 800260e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6818      	ldr	r0, [r3, #0]
 8002614:	78fa      	ldrb	r2, [r7, #3]
 8002616:	4613      	mov	r3, r2
 8002618:	011b      	lsls	r3, r3, #4
 800261a:	1a9b      	subs	r3, r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	3310      	adds	r3, #16
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	4413      	add	r3, r2
 8002624:	1d19      	adds	r1, r3, #4
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	799b      	ldrb	r3, [r3, #6]
 800262a:	461a      	mov	r2, r3
 800262c:	f005 fb24 	bl	8007c78 <USB_HC_StartXfer>
 8002630:	4603      	mov	r3, r0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop

0800263c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f005 f812 	bl	800767c <USB_GetMode>
 8002658:	4603      	mov	r3, r0
 800265a:	2b01      	cmp	r3, #1
 800265c:	f040 80fb 	bne.w	8002856 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4618      	mov	r0, r3
 8002666:	f004 ffd5 	bl	8007614 <USB_ReadInterrupts>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 80f1 	beq.w	8002854 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f004 ffcc 	bl	8007614 <USB_ReadInterrupts>
 800267c:	4603      	mov	r3, r0
 800267e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002682:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002686:	d104      	bne.n	8002692 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002690:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4618      	mov	r0, r3
 8002698:	f004 ffbc 	bl	8007614 <USB_ReadInterrupts>
 800269c:	4603      	mov	r3, r0
 800269e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026a6:	d104      	bne.n	80026b2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80026b0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f004 ffac 	bl	8007614 <USB_ReadInterrupts>
 80026bc:	4603      	mov	r3, r0
 80026be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80026c6:	d104      	bne.n	80026d2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80026d0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f004 ff9c 	bl	8007614 <USB_ReadInterrupts>
 80026dc:	4603      	mov	r3, r0
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d103      	bne.n	80026ee <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2202      	movs	r2, #2
 80026ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f004 ff8e 	bl	8007614 <USB_ReadInterrupts>
 80026f8:	4603      	mov	r3, r0
 80026fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002702:	d120      	bne.n	8002746 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800270c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b00      	cmp	r3, #0
 800271c:	d113      	bne.n	8002746 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800271e:	2110      	movs	r1, #16
 8002720:	6938      	ldr	r0, [r7, #16]
 8002722:	f004 fe81 	bl	8007428 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002726:	6938      	ldr	r0, [r7, #16]
 8002728:	f004 feb0 	bl	800748c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	7a5b      	ldrb	r3, [r3, #9]
 8002730:	2b02      	cmp	r3, #2
 8002732:	d105      	bne.n	8002740 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2101      	movs	r1, #1
 800273a:	4618      	mov	r0, r3
 800273c:	f005 f8a8 	bl	8007890 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f00a fcd3 	bl	800d0ec <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f004 ff62 	bl	8007614 <USB_ReadInterrupts>
 8002750:	4603      	mov	r3, r0
 8002752:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002756:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800275a:	d102      	bne.n	8002762 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f001 fd4d 	bl	80041fc <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4618      	mov	r0, r3
 8002768:	f004 ff54 	bl	8007614 <USB_ReadInterrupts>
 800276c:	4603      	mov	r3, r0
 800276e:	f003 0308 	and.w	r3, r3, #8
 8002772:	2b08      	cmp	r3, #8
 8002774:	d106      	bne.n	8002784 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f00a fc9c 	bl	800d0b4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2208      	movs	r2, #8
 8002782:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4618      	mov	r0, r3
 800278a:	f004 ff43 	bl	8007614 <USB_ReadInterrupts>
 800278e:	4603      	mov	r3, r0
 8002790:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002794:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002798:	d139      	bne.n	800280e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4618      	mov	r0, r3
 80027a0:	f005 fce4 	bl	800816c <USB_HC_ReadInterrupt>
 80027a4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80027a6:	2300      	movs	r3, #0
 80027a8:	617b      	str	r3, [r7, #20]
 80027aa:	e025      	b.n	80027f8 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	f003 030f 	and.w	r3, r3, #15
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	fa22 f303 	lsr.w	r3, r2, r3
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d018      	beq.n	80027f2 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	015a      	lsls	r2, r3, #5
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4413      	add	r3, r2
 80027c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027d6:	d106      	bne.n	80027e6 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	4619      	mov	r1, r3
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f905 	bl	80029ee <HCD_HC_IN_IRQHandler>
 80027e4:	e005      	b.n	80027f2 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	4619      	mov	r1, r3
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f000 ff67 	bl	80036c0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	3301      	adds	r3, #1
 80027f6:	617b      	str	r3, [r7, #20]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	795b      	ldrb	r3, [r3, #5]
 80027fc:	461a      	mov	r2, r3
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	4293      	cmp	r3, r2
 8002802:	d3d3      	bcc.n	80027ac <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800280c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4618      	mov	r0, r3
 8002814:	f004 fefe 	bl	8007614 <USB_ReadInterrupts>
 8002818:	4603      	mov	r3, r0
 800281a:	f003 0310 	and.w	r3, r3, #16
 800281e:	2b10      	cmp	r3, #16
 8002820:	d101      	bne.n	8002826 <HAL_HCD_IRQHandler+0x1ea>
 8002822:	2301      	movs	r3, #1
 8002824:	e000      	b.n	8002828 <HAL_HCD_IRQHandler+0x1ec>
 8002826:	2300      	movs	r3, #0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d014      	beq.n	8002856 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	699a      	ldr	r2, [r3, #24]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f022 0210 	bic.w	r2, r2, #16
 800283a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f001 fbfe 	bl	800403e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	699a      	ldr	r2, [r3, #24]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f042 0210 	orr.w	r2, r2, #16
 8002850:	619a      	str	r2, [r3, #24]
 8002852:	e000      	b.n	8002856 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002854:	bf00      	nop
    }
  }
}
 8002856:	3718      	adds	r7, #24
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800286a:	2b01      	cmp	r3, #1
 800286c:	d101      	bne.n	8002872 <HAL_HCD_Start+0x16>
 800286e:	2302      	movs	r3, #2
 8002870:	e013      	b.n	800289a <HAL_HCD_Start+0x3e>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2201      	movs	r2, #1
 8002876:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2101      	movs	r1, #1
 8002880:	4618      	mov	r0, r3
 8002882:	f005 f86c 	bl	800795e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4618      	mov	r0, r3
 800288c:	f004 fd5e 	bl	800734c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b082      	sub	sp, #8
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d101      	bne.n	80028b8 <HAL_HCD_Stop+0x16>
 80028b4:	2302      	movs	r3, #2
 80028b6:	e00d      	b.n	80028d4 <HAL_HCD_Stop+0x32>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f005 fdbf 	bl	8008448 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f005 f80e 	bl	800790a <USB_ResetPort>
 80028ee:	4603      	mov	r3, r0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	460b      	mov	r3, r1
 8002902:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002904:	78fa      	ldrb	r2, [r7, #3]
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	4613      	mov	r3, r2
 800290a:	011b      	lsls	r3, r3, #4
 800290c:	1a9b      	subs	r3, r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	440b      	add	r3, r1
 8002912:	334c      	adds	r3, #76	@ 0x4c
 8002914:	781b      	ldrb	r3, [r3, #0]
}
 8002916:	4618      	mov	r0, r3
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr

08002922 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002922:	b480      	push	{r7}
 8002924:	b083      	sub	sp, #12
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
 800292a:	460b      	mov	r3, r1
 800292c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800292e:	78fa      	ldrb	r2, [r7, #3]
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	4613      	mov	r3, r2
 8002934:	011b      	lsls	r3, r3, #4
 8002936:	1a9b      	subs	r3, r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	440b      	add	r3, r1
 800293c:	3338      	adds	r3, #56	@ 0x38
 800293e:	681b      	ldr	r3, [r3, #0]
}
 8002940:	4618      	mov	r0, r3
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f005 f850 	bl	80079fe <USB_GetCurrentFrame>
 800295e:	4603      	mov	r3, r0
}
 8002960:	4618      	mov	r0, r3
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4618      	mov	r0, r3
 8002976:	f005 f82b 	bl	80079d0 <USB_GetHostSpeed>
 800297a:	4603      	mov	r3, r0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3708      	adds	r7, #8
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002990:	78fa      	ldrb	r2, [r7, #3]
 8002992:	6879      	ldr	r1, [r7, #4]
 8002994:	4613      	mov	r3, r2
 8002996:	011b      	lsls	r3, r3, #4
 8002998:	1a9b      	subs	r3, r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	440b      	add	r3, r1
 800299e:	331a      	adds	r3, #26
 80029a0:	2200      	movs	r2, #0
 80029a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80029a4:	78fa      	ldrb	r2, [r7, #3]
 80029a6:	6879      	ldr	r1, [r7, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	011b      	lsls	r3, r3, #4
 80029ac:	1a9b      	subs	r3, r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	440b      	add	r3, r1
 80029b2:	331b      	adds	r3, #27
 80029b4:	2200      	movs	r2, #0
 80029b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80029b8:	78fa      	ldrb	r2, [r7, #3]
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	4613      	mov	r3, r2
 80029be:	011b      	lsls	r3, r3, #4
 80029c0:	1a9b      	subs	r3, r3, r2
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	440b      	add	r3, r1
 80029c6:	3325      	adds	r3, #37	@ 0x25
 80029c8:	2200      	movs	r2, #0
 80029ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	1a9b      	subs	r3, r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	3324      	adds	r3, #36	@ 0x24
 80029dc:	2200      	movs	r2, #0
 80029de:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b086      	sub	sp, #24
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
 80029f6:	460b      	mov	r3, r1
 80029f8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	78fa      	ldrb	r2, [r7, #3]
 8002a0a:	4611      	mov	r1, r2
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f004 fe14 	bl	800763a <USB_ReadChInterrupts>
 8002a12:	4603      	mov	r3, r0
 8002a14:	f003 0304 	and.w	r3, r3, #4
 8002a18:	2b04      	cmp	r3, #4
 8002a1a:	d11a      	bne.n	8002a52 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002a1c:	78fb      	ldrb	r3, [r7, #3]
 8002a1e:	015a      	lsls	r2, r3, #5
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	4413      	add	r3, r2
 8002a24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a28:	461a      	mov	r2, r3
 8002a2a:	2304      	movs	r3, #4
 8002a2c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002a2e:	78fa      	ldrb	r2, [r7, #3]
 8002a30:	6879      	ldr	r1, [r7, #4]
 8002a32:	4613      	mov	r3, r2
 8002a34:	011b      	lsls	r3, r3, #4
 8002a36:	1a9b      	subs	r3, r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	334d      	adds	r3, #77	@ 0x4d
 8002a3e:	2207      	movs	r2, #7
 8002a40:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	78fa      	ldrb	r2, [r7, #3]
 8002a48:	4611      	mov	r1, r2
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f005 fb9f 	bl	800818e <USB_HC_Halt>
 8002a50:	e09e      	b.n	8002b90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	78fa      	ldrb	r2, [r7, #3]
 8002a58:	4611      	mov	r1, r2
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f004 fded 	bl	800763a <USB_ReadChInterrupts>
 8002a60:	4603      	mov	r3, r0
 8002a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a6a:	d11b      	bne.n	8002aa4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002a6c:	78fb      	ldrb	r3, [r7, #3]
 8002a6e:	015a      	lsls	r2, r3, #5
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	4413      	add	r3, r2
 8002a74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a78:	461a      	mov	r2, r3
 8002a7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a7e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002a80:	78fa      	ldrb	r2, [r7, #3]
 8002a82:	6879      	ldr	r1, [r7, #4]
 8002a84:	4613      	mov	r3, r2
 8002a86:	011b      	lsls	r3, r3, #4
 8002a88:	1a9b      	subs	r3, r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	440b      	add	r3, r1
 8002a8e:	334d      	adds	r3, #77	@ 0x4d
 8002a90:	2208      	movs	r2, #8
 8002a92:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	78fa      	ldrb	r2, [r7, #3]
 8002a9a:	4611      	mov	r1, r2
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f005 fb76 	bl	800818e <USB_HC_Halt>
 8002aa2:	e075      	b.n	8002b90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	78fa      	ldrb	r2, [r7, #3]
 8002aaa:	4611      	mov	r1, r2
 8002aac:	4618      	mov	r0, r3
 8002aae:	f004 fdc4 	bl	800763a <USB_ReadChInterrupts>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	f003 0308 	and.w	r3, r3, #8
 8002ab8:	2b08      	cmp	r3, #8
 8002aba:	d11a      	bne.n	8002af2 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002abc:	78fb      	ldrb	r3, [r7, #3]
 8002abe:	015a      	lsls	r2, r3, #5
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ac8:	461a      	mov	r2, r3
 8002aca:	2308      	movs	r3, #8
 8002acc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002ace:	78fa      	ldrb	r2, [r7, #3]
 8002ad0:	6879      	ldr	r1, [r7, #4]
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	011b      	lsls	r3, r3, #4
 8002ad6:	1a9b      	subs	r3, r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	440b      	add	r3, r1
 8002adc:	334d      	adds	r3, #77	@ 0x4d
 8002ade:	2206      	movs	r2, #6
 8002ae0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	78fa      	ldrb	r2, [r7, #3]
 8002ae8:	4611      	mov	r1, r2
 8002aea:	4618      	mov	r0, r3
 8002aec:	f005 fb4f 	bl	800818e <USB_HC_Halt>
 8002af0:	e04e      	b.n	8002b90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	78fa      	ldrb	r2, [r7, #3]
 8002af8:	4611      	mov	r1, r2
 8002afa:	4618      	mov	r0, r3
 8002afc:	f004 fd9d 	bl	800763a <USB_ReadChInterrupts>
 8002b00:	4603      	mov	r3, r0
 8002b02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b0a:	d11b      	bne.n	8002b44 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002b0c:	78fb      	ldrb	r3, [r7, #3]
 8002b0e:	015a      	lsls	r2, r3, #5
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	4413      	add	r3, r2
 8002b14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b18:	461a      	mov	r2, r3
 8002b1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b1e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002b20:	78fa      	ldrb	r2, [r7, #3]
 8002b22:	6879      	ldr	r1, [r7, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	011b      	lsls	r3, r3, #4
 8002b28:	1a9b      	subs	r3, r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	334d      	adds	r3, #77	@ 0x4d
 8002b30:	2209      	movs	r2, #9
 8002b32:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	78fa      	ldrb	r2, [r7, #3]
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f005 fb26 	bl	800818e <USB_HC_Halt>
 8002b42:	e025      	b.n	8002b90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	78fa      	ldrb	r2, [r7, #3]
 8002b4a:	4611      	mov	r1, r2
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f004 fd74 	bl	800763a <USB_ReadChInterrupts>
 8002b52:	4603      	mov	r3, r0
 8002b54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b58:	2b80      	cmp	r3, #128	@ 0x80
 8002b5a:	d119      	bne.n	8002b90 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002b5c:	78fb      	ldrb	r3, [r7, #3]
 8002b5e:	015a      	lsls	r2, r3, #5
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	4413      	add	r3, r2
 8002b64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b68:	461a      	mov	r2, r3
 8002b6a:	2380      	movs	r3, #128	@ 0x80
 8002b6c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002b6e:	78fa      	ldrb	r2, [r7, #3]
 8002b70:	6879      	ldr	r1, [r7, #4]
 8002b72:	4613      	mov	r3, r2
 8002b74:	011b      	lsls	r3, r3, #4
 8002b76:	1a9b      	subs	r3, r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	440b      	add	r3, r1
 8002b7c:	334d      	adds	r3, #77	@ 0x4d
 8002b7e:	2207      	movs	r2, #7
 8002b80:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	78fa      	ldrb	r2, [r7, #3]
 8002b88:	4611      	mov	r1, r2
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f005 faff 	bl	800818e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	78fa      	ldrb	r2, [r7, #3]
 8002b96:	4611      	mov	r1, r2
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f004 fd4e 	bl	800763a <USB_ReadChInterrupts>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ba8:	d112      	bne.n	8002bd0 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	78fa      	ldrb	r2, [r7, #3]
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f005 faeb 	bl	800818e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002bb8:	78fb      	ldrb	r3, [r7, #3]
 8002bba:	015a      	lsls	r2, r3, #5
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bca:	6093      	str	r3, [r2, #8]
 8002bcc:	f000 bd75 	b.w	80036ba <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	78fa      	ldrb	r2, [r7, #3]
 8002bd6:	4611      	mov	r1, r2
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f004 fd2e 	bl	800763a <USB_ReadChInterrupts>
 8002bde:	4603      	mov	r3, r0
 8002be0:	f003 0301 	and.w	r3, r3, #1
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	f040 8128 	bne.w	8002e3a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002bea:	78fb      	ldrb	r3, [r7, #3]
 8002bec:	015a      	lsls	r2, r3, #5
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	4413      	add	r3, r2
 8002bf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	2320      	movs	r3, #32
 8002bfa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002bfc:	78fa      	ldrb	r2, [r7, #3]
 8002bfe:	6879      	ldr	r1, [r7, #4]
 8002c00:	4613      	mov	r3, r2
 8002c02:	011b      	lsls	r3, r3, #4
 8002c04:	1a9b      	subs	r3, r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	440b      	add	r3, r1
 8002c0a:	331b      	adds	r3, #27
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d119      	bne.n	8002c46 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002c12:	78fa      	ldrb	r2, [r7, #3]
 8002c14:	6879      	ldr	r1, [r7, #4]
 8002c16:	4613      	mov	r3, r2
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	1a9b      	subs	r3, r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	440b      	add	r3, r1
 8002c20:	331b      	adds	r3, #27
 8002c22:	2200      	movs	r2, #0
 8002c24:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002c26:	78fb      	ldrb	r3, [r7, #3]
 8002c28:	015a      	lsls	r2, r3, #5
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	78fa      	ldrb	r2, [r7, #3]
 8002c36:	0151      	lsls	r1, r2, #5
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	440a      	add	r2, r1
 8002c3c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c44:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	799b      	ldrb	r3, [r3, #6]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d01b      	beq.n	8002c86 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002c4e:	78fa      	ldrb	r2, [r7, #3]
 8002c50:	6879      	ldr	r1, [r7, #4]
 8002c52:	4613      	mov	r3, r2
 8002c54:	011b      	lsls	r3, r3, #4
 8002c56:	1a9b      	subs	r3, r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	440b      	add	r3, r1
 8002c5c:	3330      	adds	r3, #48	@ 0x30
 8002c5e:	6819      	ldr	r1, [r3, #0]
 8002c60:	78fb      	ldrb	r3, [r7, #3]
 8002c62:	015a      	lsls	r2, r3, #5
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	4413      	add	r3, r2
 8002c68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c72:	78fa      	ldrb	r2, [r7, #3]
 8002c74:	1ac9      	subs	r1, r1, r3
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	011b      	lsls	r3, r3, #4
 8002c7c:	1a9b      	subs	r3, r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4403      	add	r3, r0
 8002c82:	3338      	adds	r3, #56	@ 0x38
 8002c84:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002c86:	78fa      	ldrb	r2, [r7, #3]
 8002c88:	6879      	ldr	r1, [r7, #4]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	011b      	lsls	r3, r3, #4
 8002c8e:	1a9b      	subs	r3, r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	440b      	add	r3, r1
 8002c94:	334d      	adds	r3, #77	@ 0x4d
 8002c96:	2201      	movs	r2, #1
 8002c98:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002c9a:	78fa      	ldrb	r2, [r7, #3]
 8002c9c:	6879      	ldr	r1, [r7, #4]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	011b      	lsls	r3, r3, #4
 8002ca2:	1a9b      	subs	r3, r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	440b      	add	r3, r1
 8002ca8:	3344      	adds	r3, #68	@ 0x44
 8002caa:	2200      	movs	r2, #0
 8002cac:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002cae:	78fb      	ldrb	r3, [r7, #3]
 8002cb0:	015a      	lsls	r2, r3, #5
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cba:	461a      	mov	r2, r3
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	6879      	ldr	r1, [r7, #4]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	1a9b      	subs	r3, r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	440b      	add	r3, r1
 8002cce:	3326      	adds	r3, #38	@ 0x26
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00a      	beq.n	8002cec <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002cd6:	78fa      	ldrb	r2, [r7, #3]
 8002cd8:	6879      	ldr	r1, [r7, #4]
 8002cda:	4613      	mov	r3, r2
 8002cdc:	011b      	lsls	r3, r3, #4
 8002cde:	1a9b      	subs	r3, r3, r2
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	440b      	add	r3, r1
 8002ce4:	3326      	adds	r3, #38	@ 0x26
 8002ce6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d110      	bne.n	8002d0e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	4611      	mov	r1, r2
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f005 fa4a 	bl	800818e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002cfa:	78fb      	ldrb	r3, [r7, #3]
 8002cfc:	015a      	lsls	r2, r3, #5
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	4413      	add	r3, r2
 8002d02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d06:	461a      	mov	r2, r3
 8002d08:	2310      	movs	r3, #16
 8002d0a:	6093      	str	r3, [r2, #8]
 8002d0c:	e03d      	b.n	8002d8a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002d0e:	78fa      	ldrb	r2, [r7, #3]
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	4613      	mov	r3, r2
 8002d14:	011b      	lsls	r3, r3, #4
 8002d16:	1a9b      	subs	r3, r3, r2
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	440b      	add	r3, r1
 8002d1c:	3326      	adds	r3, #38	@ 0x26
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b03      	cmp	r3, #3
 8002d22:	d00a      	beq.n	8002d3a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002d24:	78fa      	ldrb	r2, [r7, #3]
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	011b      	lsls	r3, r3, #4
 8002d2c:	1a9b      	subs	r3, r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	440b      	add	r3, r1
 8002d32:	3326      	adds	r3, #38	@ 0x26
 8002d34:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d127      	bne.n	8002d8a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002d3a:	78fb      	ldrb	r3, [r7, #3]
 8002d3c:	015a      	lsls	r2, r3, #5
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	4413      	add	r3, r2
 8002d42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	78fa      	ldrb	r2, [r7, #3]
 8002d4a:	0151      	lsls	r1, r2, #5
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	440a      	add	r2, r1
 8002d50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d54:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002d58:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002d5a:	78fa      	ldrb	r2, [r7, #3]
 8002d5c:	6879      	ldr	r1, [r7, #4]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	011b      	lsls	r3, r3, #4
 8002d62:	1a9b      	subs	r3, r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	440b      	add	r3, r1
 8002d68:	334c      	adds	r3, #76	@ 0x4c
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002d6e:	78fa      	ldrb	r2, [r7, #3]
 8002d70:	6879      	ldr	r1, [r7, #4]
 8002d72:	4613      	mov	r3, r2
 8002d74:	011b      	lsls	r3, r3, #4
 8002d76:	1a9b      	subs	r3, r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	334c      	adds	r3, #76	@ 0x4c
 8002d7e:	781a      	ldrb	r2, [r3, #0]
 8002d80:	78fb      	ldrb	r3, [r7, #3]
 8002d82:	4619      	mov	r1, r3
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f00a f9bf 	bl	800d108 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	799b      	ldrb	r3, [r3, #6]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d13b      	bne.n	8002e0a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002d92:	78fa      	ldrb	r2, [r7, #3]
 8002d94:	6879      	ldr	r1, [r7, #4]
 8002d96:	4613      	mov	r3, r2
 8002d98:	011b      	lsls	r3, r3, #4
 8002d9a:	1a9b      	subs	r3, r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	440b      	add	r3, r1
 8002da0:	3338      	adds	r3, #56	@ 0x38
 8002da2:	6819      	ldr	r1, [r3, #0]
 8002da4:	78fa      	ldrb	r2, [r7, #3]
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	4613      	mov	r3, r2
 8002daa:	011b      	lsls	r3, r3, #4
 8002dac:	1a9b      	subs	r3, r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	4403      	add	r3, r0
 8002db2:	3328      	adds	r3, #40	@ 0x28
 8002db4:	881b      	ldrh	r3, [r3, #0]
 8002db6:	440b      	add	r3, r1
 8002db8:	1e59      	subs	r1, r3, #1
 8002dba:	78fa      	ldrb	r2, [r7, #3]
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	011b      	lsls	r3, r3, #4
 8002dc2:	1a9b      	subs	r3, r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4403      	add	r3, r0
 8002dc8:	3328      	adds	r3, #40	@ 0x28
 8002dca:	881b      	ldrh	r3, [r3, #0]
 8002dcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f000 8470 	beq.w	80036ba <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002dda:	78fa      	ldrb	r2, [r7, #3]
 8002ddc:	6879      	ldr	r1, [r7, #4]
 8002dde:	4613      	mov	r3, r2
 8002de0:	011b      	lsls	r3, r3, #4
 8002de2:	1a9b      	subs	r3, r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	440b      	add	r3, r1
 8002de8:	333c      	adds	r3, #60	@ 0x3c
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	f083 0301 	eor.w	r3, r3, #1
 8002df2:	b2d8      	uxtb	r0, r3
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	1a9b      	subs	r3, r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	440b      	add	r3, r1
 8002e00:	333c      	adds	r3, #60	@ 0x3c
 8002e02:	4602      	mov	r2, r0
 8002e04:	701a      	strb	r2, [r3, #0]
 8002e06:	f000 bc58 	b.w	80036ba <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002e0a:	78fa      	ldrb	r2, [r7, #3]
 8002e0c:	6879      	ldr	r1, [r7, #4]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	011b      	lsls	r3, r3, #4
 8002e12:	1a9b      	subs	r3, r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	440b      	add	r3, r1
 8002e18:	333c      	adds	r3, #60	@ 0x3c
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	78fa      	ldrb	r2, [r7, #3]
 8002e1e:	f083 0301 	eor.w	r3, r3, #1
 8002e22:	b2d8      	uxtb	r0, r3
 8002e24:	6879      	ldr	r1, [r7, #4]
 8002e26:	4613      	mov	r3, r2
 8002e28:	011b      	lsls	r3, r3, #4
 8002e2a:	1a9b      	subs	r3, r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	440b      	add	r3, r1
 8002e30:	333c      	adds	r3, #60	@ 0x3c
 8002e32:	4602      	mov	r2, r0
 8002e34:	701a      	strb	r2, [r3, #0]
 8002e36:	f000 bc40 	b.w	80036ba <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	78fa      	ldrb	r2, [r7, #3]
 8002e40:	4611      	mov	r1, r2
 8002e42:	4618      	mov	r0, r3
 8002e44:	f004 fbf9 	bl	800763a <USB_ReadChInterrupts>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	f003 0320 	and.w	r3, r3, #32
 8002e4e:	2b20      	cmp	r3, #32
 8002e50:	d131      	bne.n	8002eb6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002e52:	78fb      	ldrb	r3, [r7, #3]
 8002e54:	015a      	lsls	r2, r3, #5
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	4413      	add	r3, r2
 8002e5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e5e:	461a      	mov	r2, r3
 8002e60:	2320      	movs	r3, #32
 8002e62:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002e64:	78fa      	ldrb	r2, [r7, #3]
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	1a9b      	subs	r3, r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	440b      	add	r3, r1
 8002e72:	331a      	adds	r3, #26
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	f040 841f 	bne.w	80036ba <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002e7c:	78fa      	ldrb	r2, [r7, #3]
 8002e7e:	6879      	ldr	r1, [r7, #4]
 8002e80:	4613      	mov	r3, r2
 8002e82:	011b      	lsls	r3, r3, #4
 8002e84:	1a9b      	subs	r3, r3, r2
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	440b      	add	r3, r1
 8002e8a:	331b      	adds	r3, #27
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002e90:	78fa      	ldrb	r2, [r7, #3]
 8002e92:	6879      	ldr	r1, [r7, #4]
 8002e94:	4613      	mov	r3, r2
 8002e96:	011b      	lsls	r3, r3, #4
 8002e98:	1a9b      	subs	r3, r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	440b      	add	r3, r1
 8002e9e:	334d      	adds	r3, #77	@ 0x4d
 8002ea0:	2203      	movs	r2, #3
 8002ea2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	78fa      	ldrb	r2, [r7, #3]
 8002eaa:	4611      	mov	r1, r2
 8002eac:	4618      	mov	r0, r3
 8002eae:	f005 f96e 	bl	800818e <USB_HC_Halt>
 8002eb2:	f000 bc02 	b.w	80036ba <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	78fa      	ldrb	r2, [r7, #3]
 8002ebc:	4611      	mov	r1, r2
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f004 fbbb 	bl	800763a <USB_ReadChInterrupts>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	f040 8305 	bne.w	80034da <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002ed0:	78fb      	ldrb	r3, [r7, #3]
 8002ed2:	015a      	lsls	r2, r3, #5
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002edc:	461a      	mov	r2, r3
 8002ede:	2302      	movs	r3, #2
 8002ee0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002ee2:	78fa      	ldrb	r2, [r7, #3]
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	011b      	lsls	r3, r3, #4
 8002eea:	1a9b      	subs	r3, r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	440b      	add	r3, r1
 8002ef0:	334d      	adds	r3, #77	@ 0x4d
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d114      	bne.n	8002f22 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ef8:	78fa      	ldrb	r2, [r7, #3]
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	4613      	mov	r3, r2
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	1a9b      	subs	r3, r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	440b      	add	r3, r1
 8002f06:	334d      	adds	r3, #77	@ 0x4d
 8002f08:	2202      	movs	r2, #2
 8002f0a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002f0c:	78fa      	ldrb	r2, [r7, #3]
 8002f0e:	6879      	ldr	r1, [r7, #4]
 8002f10:	4613      	mov	r3, r2
 8002f12:	011b      	lsls	r3, r3, #4
 8002f14:	1a9b      	subs	r3, r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	334c      	adds	r3, #76	@ 0x4c
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]
 8002f20:	e2cc      	b.n	80034bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002f22:	78fa      	ldrb	r2, [r7, #3]
 8002f24:	6879      	ldr	r1, [r7, #4]
 8002f26:	4613      	mov	r3, r2
 8002f28:	011b      	lsls	r3, r3, #4
 8002f2a:	1a9b      	subs	r3, r3, r2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	440b      	add	r3, r1
 8002f30:	334d      	adds	r3, #77	@ 0x4d
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	2b06      	cmp	r3, #6
 8002f36:	d114      	bne.n	8002f62 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f38:	78fa      	ldrb	r2, [r7, #3]
 8002f3a:	6879      	ldr	r1, [r7, #4]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	011b      	lsls	r3, r3, #4
 8002f40:	1a9b      	subs	r3, r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	440b      	add	r3, r1
 8002f46:	334d      	adds	r3, #77	@ 0x4d
 8002f48:	2202      	movs	r2, #2
 8002f4a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002f4c:	78fa      	ldrb	r2, [r7, #3]
 8002f4e:	6879      	ldr	r1, [r7, #4]
 8002f50:	4613      	mov	r3, r2
 8002f52:	011b      	lsls	r3, r3, #4
 8002f54:	1a9b      	subs	r3, r3, r2
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	440b      	add	r3, r1
 8002f5a:	334c      	adds	r3, #76	@ 0x4c
 8002f5c:	2205      	movs	r2, #5
 8002f5e:	701a      	strb	r2, [r3, #0]
 8002f60:	e2ac      	b.n	80034bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002f62:	78fa      	ldrb	r2, [r7, #3]
 8002f64:	6879      	ldr	r1, [r7, #4]
 8002f66:	4613      	mov	r3, r2
 8002f68:	011b      	lsls	r3, r3, #4
 8002f6a:	1a9b      	subs	r3, r3, r2
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	440b      	add	r3, r1
 8002f70:	334d      	adds	r3, #77	@ 0x4d
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	2b07      	cmp	r3, #7
 8002f76:	d00b      	beq.n	8002f90 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002f78:	78fa      	ldrb	r2, [r7, #3]
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	011b      	lsls	r3, r3, #4
 8002f80:	1a9b      	subs	r3, r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	334d      	adds	r3, #77	@ 0x4d
 8002f88:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002f8a:	2b09      	cmp	r3, #9
 8002f8c:	f040 80a6 	bne.w	80030dc <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f90:	78fa      	ldrb	r2, [r7, #3]
 8002f92:	6879      	ldr	r1, [r7, #4]
 8002f94:	4613      	mov	r3, r2
 8002f96:	011b      	lsls	r3, r3, #4
 8002f98:	1a9b      	subs	r3, r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	440b      	add	r3, r1
 8002f9e:	334d      	adds	r3, #77	@ 0x4d
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002fa4:	78fa      	ldrb	r2, [r7, #3]
 8002fa6:	6879      	ldr	r1, [r7, #4]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	011b      	lsls	r3, r3, #4
 8002fac:	1a9b      	subs	r3, r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	440b      	add	r3, r1
 8002fb2:	3344      	adds	r3, #68	@ 0x44
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	1c59      	adds	r1, r3, #1
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	011b      	lsls	r3, r3, #4
 8002fbe:	1a9b      	subs	r3, r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4403      	add	r3, r0
 8002fc4:	3344      	adds	r3, #68	@ 0x44
 8002fc6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002fc8:	78fa      	ldrb	r2, [r7, #3]
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	011b      	lsls	r3, r3, #4
 8002fd0:	1a9b      	subs	r3, r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	3344      	adds	r3, #68	@ 0x44
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d943      	bls.n	8003066 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002fde:	78fa      	ldrb	r2, [r7, #3]
 8002fe0:	6879      	ldr	r1, [r7, #4]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	1a9b      	subs	r3, r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	440b      	add	r3, r1
 8002fec:	3344      	adds	r3, #68	@ 0x44
 8002fee:	2200      	movs	r2, #0
 8002ff0:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002ff2:	78fa      	ldrb	r2, [r7, #3]
 8002ff4:	6879      	ldr	r1, [r7, #4]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	011b      	lsls	r3, r3, #4
 8002ffa:	1a9b      	subs	r3, r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	440b      	add	r3, r1
 8003000:	331a      	adds	r3, #26
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d123      	bne.n	8003050 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003008:	78fa      	ldrb	r2, [r7, #3]
 800300a:	6879      	ldr	r1, [r7, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	011b      	lsls	r3, r3, #4
 8003010:	1a9b      	subs	r3, r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	331b      	adds	r3, #27
 8003018:	2200      	movs	r2, #0
 800301a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800301c:	78fa      	ldrb	r2, [r7, #3]
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	4613      	mov	r3, r2
 8003022:	011b      	lsls	r3, r3, #4
 8003024:	1a9b      	subs	r3, r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	331c      	adds	r3, #28
 800302c:	2200      	movs	r2, #0
 800302e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003030:	78fb      	ldrb	r3, [r7, #3]
 8003032:	015a      	lsls	r2, r3, #5
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	4413      	add	r3, r2
 8003038:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	78fa      	ldrb	r2, [r7, #3]
 8003040:	0151      	lsls	r1, r2, #5
 8003042:	693a      	ldr	r2, [r7, #16]
 8003044:	440a      	add	r2, r1
 8003046:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800304a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800304e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003050:	78fa      	ldrb	r2, [r7, #3]
 8003052:	6879      	ldr	r1, [r7, #4]
 8003054:	4613      	mov	r3, r2
 8003056:	011b      	lsls	r3, r3, #4
 8003058:	1a9b      	subs	r3, r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	440b      	add	r3, r1
 800305e:	334c      	adds	r3, #76	@ 0x4c
 8003060:	2204      	movs	r2, #4
 8003062:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003064:	e229      	b.n	80034ba <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003066:	78fa      	ldrb	r2, [r7, #3]
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	4613      	mov	r3, r2
 800306c:	011b      	lsls	r3, r3, #4
 800306e:	1a9b      	subs	r3, r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	440b      	add	r3, r1
 8003074:	334c      	adds	r3, #76	@ 0x4c
 8003076:	2202      	movs	r2, #2
 8003078:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800307a:	78fa      	ldrb	r2, [r7, #3]
 800307c:	6879      	ldr	r1, [r7, #4]
 800307e:	4613      	mov	r3, r2
 8003080:	011b      	lsls	r3, r3, #4
 8003082:	1a9b      	subs	r3, r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	440b      	add	r3, r1
 8003088:	3326      	adds	r3, #38	@ 0x26
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00b      	beq.n	80030a8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003090:	78fa      	ldrb	r2, [r7, #3]
 8003092:	6879      	ldr	r1, [r7, #4]
 8003094:	4613      	mov	r3, r2
 8003096:	011b      	lsls	r3, r3, #4
 8003098:	1a9b      	subs	r3, r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	3326      	adds	r3, #38	@ 0x26
 80030a0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	f040 8209 	bne.w	80034ba <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80030a8:	78fb      	ldrb	r3, [r7, #3]
 80030aa:	015a      	lsls	r2, r3, #5
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	4413      	add	r3, r2
 80030b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80030be:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80030c6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80030c8:	78fb      	ldrb	r3, [r7, #3]
 80030ca:	015a      	lsls	r2, r3, #5
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	4413      	add	r3, r2
 80030d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030d4:	461a      	mov	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80030da:	e1ee      	b.n	80034ba <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80030dc:	78fa      	ldrb	r2, [r7, #3]
 80030de:	6879      	ldr	r1, [r7, #4]
 80030e0:	4613      	mov	r3, r2
 80030e2:	011b      	lsls	r3, r3, #4
 80030e4:	1a9b      	subs	r3, r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	440b      	add	r3, r1
 80030ea:	334d      	adds	r3, #77	@ 0x4d
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	2b05      	cmp	r3, #5
 80030f0:	f040 80c8 	bne.w	8003284 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80030f4:	78fa      	ldrb	r2, [r7, #3]
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	4613      	mov	r3, r2
 80030fa:	011b      	lsls	r3, r3, #4
 80030fc:	1a9b      	subs	r3, r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	440b      	add	r3, r1
 8003102:	334d      	adds	r3, #77	@ 0x4d
 8003104:	2202      	movs	r2, #2
 8003106:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003108:	78fa      	ldrb	r2, [r7, #3]
 800310a:	6879      	ldr	r1, [r7, #4]
 800310c:	4613      	mov	r3, r2
 800310e:	011b      	lsls	r3, r3, #4
 8003110:	1a9b      	subs	r3, r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	440b      	add	r3, r1
 8003116:	331b      	adds	r3, #27
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	2b01      	cmp	r3, #1
 800311c:	f040 81ce 	bne.w	80034bc <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003120:	78fa      	ldrb	r2, [r7, #3]
 8003122:	6879      	ldr	r1, [r7, #4]
 8003124:	4613      	mov	r3, r2
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	1a9b      	subs	r3, r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	440b      	add	r3, r1
 800312e:	3326      	adds	r3, #38	@ 0x26
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	2b03      	cmp	r3, #3
 8003134:	d16b      	bne.n	800320e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003136:	78fa      	ldrb	r2, [r7, #3]
 8003138:	6879      	ldr	r1, [r7, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	011b      	lsls	r3, r3, #4
 800313e:	1a9b      	subs	r3, r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	440b      	add	r3, r1
 8003144:	3348      	adds	r3, #72	@ 0x48
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	1c59      	adds	r1, r3, #1
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	4613      	mov	r3, r2
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	1a9b      	subs	r3, r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4403      	add	r3, r0
 8003156:	3348      	adds	r3, #72	@ 0x48
 8003158:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800315a:	78fa      	ldrb	r2, [r7, #3]
 800315c:	6879      	ldr	r1, [r7, #4]
 800315e:	4613      	mov	r3, r2
 8003160:	011b      	lsls	r3, r3, #4
 8003162:	1a9b      	subs	r3, r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	440b      	add	r3, r1
 8003168:	3348      	adds	r3, #72	@ 0x48
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2b02      	cmp	r3, #2
 800316e:	d943      	bls.n	80031f8 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003170:	78fa      	ldrb	r2, [r7, #3]
 8003172:	6879      	ldr	r1, [r7, #4]
 8003174:	4613      	mov	r3, r2
 8003176:	011b      	lsls	r3, r3, #4
 8003178:	1a9b      	subs	r3, r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	440b      	add	r3, r1
 800317e:	3348      	adds	r3, #72	@ 0x48
 8003180:	2200      	movs	r2, #0
 8003182:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003184:	78fa      	ldrb	r2, [r7, #3]
 8003186:	6879      	ldr	r1, [r7, #4]
 8003188:	4613      	mov	r3, r2
 800318a:	011b      	lsls	r3, r3, #4
 800318c:	1a9b      	subs	r3, r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	440b      	add	r3, r1
 8003192:	331b      	adds	r3, #27
 8003194:	2200      	movs	r2, #0
 8003196:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003198:	78fa      	ldrb	r2, [r7, #3]
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	3344      	adds	r3, #68	@ 0x44
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d809      	bhi.n	80031c2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80031ae:	78fa      	ldrb	r2, [r7, #3]
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	4613      	mov	r3, r2
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	1a9b      	subs	r3, r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	440b      	add	r3, r1
 80031bc:	331c      	adds	r3, #28
 80031be:	2201      	movs	r2, #1
 80031c0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80031c2:	78fb      	ldrb	r3, [r7, #3]
 80031c4:	015a      	lsls	r2, r3, #5
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	4413      	add	r3, r2
 80031ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	78fa      	ldrb	r2, [r7, #3]
 80031d2:	0151      	lsls	r1, r2, #5
 80031d4:	693a      	ldr	r2, [r7, #16]
 80031d6:	440a      	add	r2, r1
 80031d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80031dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031e0:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80031e2:	78fa      	ldrb	r2, [r7, #3]
 80031e4:	6879      	ldr	r1, [r7, #4]
 80031e6:	4613      	mov	r3, r2
 80031e8:	011b      	lsls	r3, r3, #4
 80031ea:	1a9b      	subs	r3, r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	440b      	add	r3, r1
 80031f0:	334c      	adds	r3, #76	@ 0x4c
 80031f2:	2204      	movs	r2, #4
 80031f4:	701a      	strb	r2, [r3, #0]
 80031f6:	e014      	b.n	8003222 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80031f8:	78fa      	ldrb	r2, [r7, #3]
 80031fa:	6879      	ldr	r1, [r7, #4]
 80031fc:	4613      	mov	r3, r2
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	1a9b      	subs	r3, r3, r2
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	440b      	add	r3, r1
 8003206:	334c      	adds	r3, #76	@ 0x4c
 8003208:	2202      	movs	r2, #2
 800320a:	701a      	strb	r2, [r3, #0]
 800320c:	e009      	b.n	8003222 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800320e:	78fa      	ldrb	r2, [r7, #3]
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	011b      	lsls	r3, r3, #4
 8003216:	1a9b      	subs	r3, r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	334c      	adds	r3, #76	@ 0x4c
 800321e:	2202      	movs	r2, #2
 8003220:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003222:	78fa      	ldrb	r2, [r7, #3]
 8003224:	6879      	ldr	r1, [r7, #4]
 8003226:	4613      	mov	r3, r2
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	1a9b      	subs	r3, r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	440b      	add	r3, r1
 8003230:	3326      	adds	r3, #38	@ 0x26
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00b      	beq.n	8003250 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003238:	78fa      	ldrb	r2, [r7, #3]
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	4613      	mov	r3, r2
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	1a9b      	subs	r3, r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	3326      	adds	r3, #38	@ 0x26
 8003248:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800324a:	2b02      	cmp	r3, #2
 800324c:	f040 8136 	bne.w	80034bc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003250:	78fb      	ldrb	r3, [r7, #3]
 8003252:	015a      	lsls	r2, r3, #5
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	4413      	add	r3, r2
 8003258:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003266:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800326e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003270:	78fb      	ldrb	r3, [r7, #3]
 8003272:	015a      	lsls	r2, r3, #5
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	4413      	add	r3, r2
 8003278:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800327c:	461a      	mov	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6013      	str	r3, [r2, #0]
 8003282:	e11b      	b.n	80034bc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003284:	78fa      	ldrb	r2, [r7, #3]
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	011b      	lsls	r3, r3, #4
 800328c:	1a9b      	subs	r3, r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	334d      	adds	r3, #77	@ 0x4d
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	2b03      	cmp	r3, #3
 8003298:	f040 8081 	bne.w	800339e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800329c:	78fa      	ldrb	r2, [r7, #3]
 800329e:	6879      	ldr	r1, [r7, #4]
 80032a0:	4613      	mov	r3, r2
 80032a2:	011b      	lsls	r3, r3, #4
 80032a4:	1a9b      	subs	r3, r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	440b      	add	r3, r1
 80032aa:	334d      	adds	r3, #77	@ 0x4d
 80032ac:	2202      	movs	r2, #2
 80032ae:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80032b0:	78fa      	ldrb	r2, [r7, #3]
 80032b2:	6879      	ldr	r1, [r7, #4]
 80032b4:	4613      	mov	r3, r2
 80032b6:	011b      	lsls	r3, r3, #4
 80032b8:	1a9b      	subs	r3, r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	440b      	add	r3, r1
 80032be:	331b      	adds	r3, #27
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	f040 80fa 	bne.w	80034bc <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80032c8:	78fa      	ldrb	r2, [r7, #3]
 80032ca:	6879      	ldr	r1, [r7, #4]
 80032cc:	4613      	mov	r3, r2
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	1a9b      	subs	r3, r3, r2
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	440b      	add	r3, r1
 80032d6:	334c      	adds	r3, #76	@ 0x4c
 80032d8:	2202      	movs	r2, #2
 80032da:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80032dc:	78fb      	ldrb	r3, [r7, #3]
 80032de:	015a      	lsls	r2, r3, #5
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	4413      	add	r3, r2
 80032e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	78fa      	ldrb	r2, [r7, #3]
 80032ec:	0151      	lsls	r1, r2, #5
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	440a      	add	r2, r1
 80032f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80032f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032fa:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80032fc:	78fb      	ldrb	r3, [r7, #3]
 80032fe:	015a      	lsls	r2, r3, #5
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	4413      	add	r3, r2
 8003304:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	78fa      	ldrb	r2, [r7, #3]
 800330c:	0151      	lsls	r1, r2, #5
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	440a      	add	r2, r1
 8003312:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003316:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800331a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800331c:	78fb      	ldrb	r3, [r7, #3]
 800331e:	015a      	lsls	r2, r3, #5
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	4413      	add	r3, r2
 8003324:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	78fa      	ldrb	r2, [r7, #3]
 800332c:	0151      	lsls	r1, r2, #5
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	440a      	add	r2, r1
 8003332:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003336:	f023 0320 	bic.w	r3, r3, #32
 800333a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800333c:	78fa      	ldrb	r2, [r7, #3]
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	440b      	add	r3, r1
 800334a:	3326      	adds	r3, #38	@ 0x26
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00b      	beq.n	800336a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003352:	78fa      	ldrb	r2, [r7, #3]
 8003354:	6879      	ldr	r1, [r7, #4]
 8003356:	4613      	mov	r3, r2
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	1a9b      	subs	r3, r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	440b      	add	r3, r1
 8003360:	3326      	adds	r3, #38	@ 0x26
 8003362:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003364:	2b02      	cmp	r3, #2
 8003366:	f040 80a9 	bne.w	80034bc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800336a:	78fb      	ldrb	r3, [r7, #3]
 800336c:	015a      	lsls	r2, r3, #5
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	4413      	add	r3, r2
 8003372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003380:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003388:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800338a:	78fb      	ldrb	r3, [r7, #3]
 800338c:	015a      	lsls	r2, r3, #5
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	4413      	add	r3, r2
 8003392:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003396:	461a      	mov	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6013      	str	r3, [r2, #0]
 800339c:	e08e      	b.n	80034bc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800339e:	78fa      	ldrb	r2, [r7, #3]
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	1a9b      	subs	r3, r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	334d      	adds	r3, #77	@ 0x4d
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	2b04      	cmp	r3, #4
 80033b2:	d143      	bne.n	800343c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033b4:	78fa      	ldrb	r2, [r7, #3]
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	011b      	lsls	r3, r3, #4
 80033bc:	1a9b      	subs	r3, r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	334d      	adds	r3, #77	@ 0x4d
 80033c4:	2202      	movs	r2, #2
 80033c6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033c8:	78fa      	ldrb	r2, [r7, #3]
 80033ca:	6879      	ldr	r1, [r7, #4]
 80033cc:	4613      	mov	r3, r2
 80033ce:	011b      	lsls	r3, r3, #4
 80033d0:	1a9b      	subs	r3, r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	440b      	add	r3, r1
 80033d6:	334c      	adds	r3, #76	@ 0x4c
 80033d8:	2202      	movs	r2, #2
 80033da:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80033dc:	78fa      	ldrb	r2, [r7, #3]
 80033de:	6879      	ldr	r1, [r7, #4]
 80033e0:	4613      	mov	r3, r2
 80033e2:	011b      	lsls	r3, r3, #4
 80033e4:	1a9b      	subs	r3, r3, r2
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	440b      	add	r3, r1
 80033ea:	3326      	adds	r3, #38	@ 0x26
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00a      	beq.n	8003408 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80033f2:	78fa      	ldrb	r2, [r7, #3]
 80033f4:	6879      	ldr	r1, [r7, #4]
 80033f6:	4613      	mov	r3, r2
 80033f8:	011b      	lsls	r3, r3, #4
 80033fa:	1a9b      	subs	r3, r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	440b      	add	r3, r1
 8003400:	3326      	adds	r3, #38	@ 0x26
 8003402:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003404:	2b02      	cmp	r3, #2
 8003406:	d159      	bne.n	80034bc <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003408:	78fb      	ldrb	r3, [r7, #3]
 800340a:	015a      	lsls	r2, r3, #5
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	4413      	add	r3, r2
 8003410:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800341e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003426:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003428:	78fb      	ldrb	r3, [r7, #3]
 800342a:	015a      	lsls	r2, r3, #5
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	4413      	add	r3, r2
 8003430:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003434:	461a      	mov	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6013      	str	r3, [r2, #0]
 800343a:	e03f      	b.n	80034bc <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800343c:	78fa      	ldrb	r2, [r7, #3]
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	4613      	mov	r3, r2
 8003442:	011b      	lsls	r3, r3, #4
 8003444:	1a9b      	subs	r3, r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	440b      	add	r3, r1
 800344a:	334d      	adds	r3, #77	@ 0x4d
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	2b08      	cmp	r3, #8
 8003450:	d126      	bne.n	80034a0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003452:	78fa      	ldrb	r2, [r7, #3]
 8003454:	6879      	ldr	r1, [r7, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	011b      	lsls	r3, r3, #4
 800345a:	1a9b      	subs	r3, r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	440b      	add	r3, r1
 8003460:	334d      	adds	r3, #77	@ 0x4d
 8003462:	2202      	movs	r2, #2
 8003464:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003466:	78fa      	ldrb	r2, [r7, #3]
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	4613      	mov	r3, r2
 800346c:	011b      	lsls	r3, r3, #4
 800346e:	1a9b      	subs	r3, r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	440b      	add	r3, r1
 8003474:	3344      	adds	r3, #68	@ 0x44
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	1c59      	adds	r1, r3, #1
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	4403      	add	r3, r0
 8003486:	3344      	adds	r3, #68	@ 0x44
 8003488:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800348a:	78fa      	ldrb	r2, [r7, #3]
 800348c:	6879      	ldr	r1, [r7, #4]
 800348e:	4613      	mov	r3, r2
 8003490:	011b      	lsls	r3, r3, #4
 8003492:	1a9b      	subs	r3, r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	440b      	add	r3, r1
 8003498:	334c      	adds	r3, #76	@ 0x4c
 800349a:	2204      	movs	r2, #4
 800349c:	701a      	strb	r2, [r3, #0]
 800349e:	e00d      	b.n	80034bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80034a0:	78fa      	ldrb	r2, [r7, #3]
 80034a2:	6879      	ldr	r1, [r7, #4]
 80034a4:	4613      	mov	r3, r2
 80034a6:	011b      	lsls	r3, r3, #4
 80034a8:	1a9b      	subs	r3, r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	440b      	add	r3, r1
 80034ae:	334d      	adds	r3, #77	@ 0x4d
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	f000 8100 	beq.w	80036b8 <HCD_HC_IN_IRQHandler+0xcca>
 80034b8:	e000      	b.n	80034bc <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034ba:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80034bc:	78fa      	ldrb	r2, [r7, #3]
 80034be:	6879      	ldr	r1, [r7, #4]
 80034c0:	4613      	mov	r3, r2
 80034c2:	011b      	lsls	r3, r3, #4
 80034c4:	1a9b      	subs	r3, r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	440b      	add	r3, r1
 80034ca:	334c      	adds	r3, #76	@ 0x4c
 80034cc:	781a      	ldrb	r2, [r3, #0]
 80034ce:	78fb      	ldrb	r3, [r7, #3]
 80034d0:	4619      	mov	r1, r3
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f009 fe18 	bl	800d108 <HAL_HCD_HC_NotifyURBChange_Callback>
 80034d8:	e0ef      	b.n	80036ba <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	78fa      	ldrb	r2, [r7, #3]
 80034e0:	4611      	mov	r1, r2
 80034e2:	4618      	mov	r0, r3
 80034e4:	f004 f8a9 	bl	800763a <USB_ReadChInterrupts>
 80034e8:	4603      	mov	r3, r0
 80034ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034ee:	2b40      	cmp	r3, #64	@ 0x40
 80034f0:	d12f      	bne.n	8003552 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80034f2:	78fb      	ldrb	r3, [r7, #3]
 80034f4:	015a      	lsls	r2, r3, #5
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	4413      	add	r3, r2
 80034fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034fe:	461a      	mov	r2, r3
 8003500:	2340      	movs	r3, #64	@ 0x40
 8003502:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003504:	78fa      	ldrb	r2, [r7, #3]
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	4613      	mov	r3, r2
 800350a:	011b      	lsls	r3, r3, #4
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	440b      	add	r3, r1
 8003512:	334d      	adds	r3, #77	@ 0x4d
 8003514:	2205      	movs	r2, #5
 8003516:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003518:	78fa      	ldrb	r2, [r7, #3]
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	011b      	lsls	r3, r3, #4
 8003520:	1a9b      	subs	r3, r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	331a      	adds	r3, #26
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d109      	bne.n	8003542 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800352e:	78fa      	ldrb	r2, [r7, #3]
 8003530:	6879      	ldr	r1, [r7, #4]
 8003532:	4613      	mov	r3, r2
 8003534:	011b      	lsls	r3, r3, #4
 8003536:	1a9b      	subs	r3, r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	440b      	add	r3, r1
 800353c:	3344      	adds	r3, #68	@ 0x44
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	78fa      	ldrb	r2, [r7, #3]
 8003548:	4611      	mov	r1, r2
 800354a:	4618      	mov	r0, r3
 800354c:	f004 fe1f 	bl	800818e <USB_HC_Halt>
 8003550:	e0b3      	b.n	80036ba <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	78fa      	ldrb	r2, [r7, #3]
 8003558:	4611      	mov	r1, r2
 800355a:	4618      	mov	r0, r3
 800355c:	f004 f86d 	bl	800763a <USB_ReadChInterrupts>
 8003560:	4603      	mov	r3, r0
 8003562:	f003 0310 	and.w	r3, r3, #16
 8003566:	2b10      	cmp	r3, #16
 8003568:	f040 80a7 	bne.w	80036ba <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800356c:	78fa      	ldrb	r2, [r7, #3]
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	4613      	mov	r3, r2
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	1a9b      	subs	r3, r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	440b      	add	r3, r1
 800357a:	3326      	adds	r3, #38	@ 0x26
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	2b03      	cmp	r3, #3
 8003580:	d11b      	bne.n	80035ba <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003582:	78fa      	ldrb	r2, [r7, #3]
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	1a9b      	subs	r3, r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	440b      	add	r3, r1
 8003590:	3344      	adds	r3, #68	@ 0x44
 8003592:	2200      	movs	r2, #0
 8003594:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003596:	78fa      	ldrb	r2, [r7, #3]
 8003598:	6879      	ldr	r1, [r7, #4]
 800359a:	4613      	mov	r3, r2
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	1a9b      	subs	r3, r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	440b      	add	r3, r1
 80035a4:	334d      	adds	r3, #77	@ 0x4d
 80035a6:	2204      	movs	r2, #4
 80035a8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	78fa      	ldrb	r2, [r7, #3]
 80035b0:	4611      	mov	r1, r2
 80035b2:	4618      	mov	r0, r3
 80035b4:	f004 fdeb 	bl	800818e <USB_HC_Halt>
 80035b8:	e03f      	b.n	800363a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80035ba:	78fa      	ldrb	r2, [r7, #3]
 80035bc:	6879      	ldr	r1, [r7, #4]
 80035be:	4613      	mov	r3, r2
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	1a9b      	subs	r3, r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	440b      	add	r3, r1
 80035c8:	3326      	adds	r3, #38	@ 0x26
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00a      	beq.n	80035e6 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80035d0:	78fa      	ldrb	r2, [r7, #3]
 80035d2:	6879      	ldr	r1, [r7, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	011b      	lsls	r3, r3, #4
 80035d8:	1a9b      	subs	r3, r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	3326      	adds	r3, #38	@ 0x26
 80035e0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d129      	bne.n	800363a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80035e6:	78fa      	ldrb	r2, [r7, #3]
 80035e8:	6879      	ldr	r1, [r7, #4]
 80035ea:	4613      	mov	r3, r2
 80035ec:	011b      	lsls	r3, r3, #4
 80035ee:	1a9b      	subs	r3, r3, r2
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	440b      	add	r3, r1
 80035f4:	3344      	adds	r3, #68	@ 0x44
 80035f6:	2200      	movs	r2, #0
 80035f8:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	799b      	ldrb	r3, [r3, #6]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00a      	beq.n	8003618 <HCD_HC_IN_IRQHandler+0xc2a>
 8003602:	78fa      	ldrb	r2, [r7, #3]
 8003604:	6879      	ldr	r1, [r7, #4]
 8003606:	4613      	mov	r3, r2
 8003608:	011b      	lsls	r3, r3, #4
 800360a:	1a9b      	subs	r3, r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	440b      	add	r3, r1
 8003610:	331b      	adds	r3, #27
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d110      	bne.n	800363a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003618:	78fa      	ldrb	r2, [r7, #3]
 800361a:	6879      	ldr	r1, [r7, #4]
 800361c:	4613      	mov	r3, r2
 800361e:	011b      	lsls	r3, r3, #4
 8003620:	1a9b      	subs	r3, r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	440b      	add	r3, r1
 8003626:	334d      	adds	r3, #77	@ 0x4d
 8003628:	2204      	movs	r2, #4
 800362a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	78fa      	ldrb	r2, [r7, #3]
 8003632:	4611      	mov	r1, r2
 8003634:	4618      	mov	r0, r3
 8003636:	f004 fdaa 	bl	800818e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800363a:	78fa      	ldrb	r2, [r7, #3]
 800363c:	6879      	ldr	r1, [r7, #4]
 800363e:	4613      	mov	r3, r2
 8003640:	011b      	lsls	r3, r3, #4
 8003642:	1a9b      	subs	r3, r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	440b      	add	r3, r1
 8003648:	331b      	adds	r3, #27
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d129      	bne.n	80036a4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003650:	78fa      	ldrb	r2, [r7, #3]
 8003652:	6879      	ldr	r1, [r7, #4]
 8003654:	4613      	mov	r3, r2
 8003656:	011b      	lsls	r3, r3, #4
 8003658:	1a9b      	subs	r3, r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	440b      	add	r3, r1
 800365e:	331b      	adds	r3, #27
 8003660:	2200      	movs	r2, #0
 8003662:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003664:	78fb      	ldrb	r3, [r7, #3]
 8003666:	015a      	lsls	r2, r3, #5
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	4413      	add	r3, r2
 800366c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	78fa      	ldrb	r2, [r7, #3]
 8003674:	0151      	lsls	r1, r2, #5
 8003676:	693a      	ldr	r2, [r7, #16]
 8003678:	440a      	add	r2, r1
 800367a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800367e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003682:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003684:	78fb      	ldrb	r3, [r7, #3]
 8003686:	015a      	lsls	r2, r3, #5
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	4413      	add	r3, r2
 800368c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	78fa      	ldrb	r2, [r7, #3]
 8003694:	0151      	lsls	r1, r2, #5
 8003696:	693a      	ldr	r2, [r7, #16]
 8003698:	440a      	add	r2, r1
 800369a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800369e:	f043 0320 	orr.w	r3, r3, #32
 80036a2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80036a4:	78fb      	ldrb	r3, [r7, #3]
 80036a6:	015a      	lsls	r2, r3, #5
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	4413      	add	r3, r2
 80036ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036b0:	461a      	mov	r2, r3
 80036b2:	2310      	movs	r3, #16
 80036b4:	6093      	str	r3, [r2, #8]
 80036b6:	e000      	b.n	80036ba <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80036b8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80036ba:	3718      	adds	r7, #24
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	460b      	mov	r3, r1
 80036ca:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	78fa      	ldrb	r2, [r7, #3]
 80036dc:	4611      	mov	r1, r2
 80036de:	4618      	mov	r0, r3
 80036e0:	f003 ffab 	bl	800763a <USB_ReadChInterrupts>
 80036e4:	4603      	mov	r3, r0
 80036e6:	f003 0304 	and.w	r3, r3, #4
 80036ea:	2b04      	cmp	r3, #4
 80036ec:	d11b      	bne.n	8003726 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80036ee:	78fb      	ldrb	r3, [r7, #3]
 80036f0:	015a      	lsls	r2, r3, #5
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	4413      	add	r3, r2
 80036f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036fa:	461a      	mov	r2, r3
 80036fc:	2304      	movs	r3, #4
 80036fe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003700:	78fa      	ldrb	r2, [r7, #3]
 8003702:	6879      	ldr	r1, [r7, #4]
 8003704:	4613      	mov	r3, r2
 8003706:	011b      	lsls	r3, r3, #4
 8003708:	1a9b      	subs	r3, r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	334d      	adds	r3, #77	@ 0x4d
 8003710:	2207      	movs	r2, #7
 8003712:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	78fa      	ldrb	r2, [r7, #3]
 800371a:	4611      	mov	r1, r2
 800371c:	4618      	mov	r0, r3
 800371e:	f004 fd36 	bl	800818e <USB_HC_Halt>
 8003722:	f000 bc89 	b.w	8004038 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	78fa      	ldrb	r2, [r7, #3]
 800372c:	4611      	mov	r1, r2
 800372e:	4618      	mov	r0, r3
 8003730:	f003 ff83 	bl	800763a <USB_ReadChInterrupts>
 8003734:	4603      	mov	r3, r0
 8003736:	f003 0320 	and.w	r3, r3, #32
 800373a:	2b20      	cmp	r3, #32
 800373c:	f040 8082 	bne.w	8003844 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003740:	78fb      	ldrb	r3, [r7, #3]
 8003742:	015a      	lsls	r2, r3, #5
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	4413      	add	r3, r2
 8003748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800374c:	461a      	mov	r2, r3
 800374e:	2320      	movs	r3, #32
 8003750:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003752:	78fa      	ldrb	r2, [r7, #3]
 8003754:	6879      	ldr	r1, [r7, #4]
 8003756:	4613      	mov	r3, r2
 8003758:	011b      	lsls	r3, r3, #4
 800375a:	1a9b      	subs	r3, r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	440b      	add	r3, r1
 8003760:	3319      	adds	r3, #25
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d124      	bne.n	80037b2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003768:	78fa      	ldrb	r2, [r7, #3]
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	4613      	mov	r3, r2
 800376e:	011b      	lsls	r3, r3, #4
 8003770:	1a9b      	subs	r3, r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	440b      	add	r3, r1
 8003776:	3319      	adds	r3, #25
 8003778:	2200      	movs	r2, #0
 800377a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800377c:	78fa      	ldrb	r2, [r7, #3]
 800377e:	6879      	ldr	r1, [r7, #4]
 8003780:	4613      	mov	r3, r2
 8003782:	011b      	lsls	r3, r3, #4
 8003784:	1a9b      	subs	r3, r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	334c      	adds	r3, #76	@ 0x4c
 800378c:	2202      	movs	r2, #2
 800378e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003790:	78fa      	ldrb	r2, [r7, #3]
 8003792:	6879      	ldr	r1, [r7, #4]
 8003794:	4613      	mov	r3, r2
 8003796:	011b      	lsls	r3, r3, #4
 8003798:	1a9b      	subs	r3, r3, r2
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	440b      	add	r3, r1
 800379e:	334d      	adds	r3, #77	@ 0x4d
 80037a0:	2203      	movs	r2, #3
 80037a2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	78fa      	ldrb	r2, [r7, #3]
 80037aa:	4611      	mov	r1, r2
 80037ac:	4618      	mov	r0, r3
 80037ae:	f004 fcee 	bl	800818e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80037b2:	78fa      	ldrb	r2, [r7, #3]
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	1a9b      	subs	r3, r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	440b      	add	r3, r1
 80037c0:	331a      	adds	r3, #26
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	f040 8437 	bne.w	8004038 <HCD_HC_OUT_IRQHandler+0x978>
 80037ca:	78fa      	ldrb	r2, [r7, #3]
 80037cc:	6879      	ldr	r1, [r7, #4]
 80037ce:	4613      	mov	r3, r2
 80037d0:	011b      	lsls	r3, r3, #4
 80037d2:	1a9b      	subs	r3, r3, r2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	440b      	add	r3, r1
 80037d8:	331b      	adds	r3, #27
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f040 842b 	bne.w	8004038 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80037e2:	78fa      	ldrb	r2, [r7, #3]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	3326      	adds	r3, #38	@ 0x26
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d009      	beq.n	800380c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80037f8:	78fa      	ldrb	r2, [r7, #3]
 80037fa:	6879      	ldr	r1, [r7, #4]
 80037fc:	4613      	mov	r3, r2
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	1a9b      	subs	r3, r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	331b      	adds	r3, #27
 8003808:	2201      	movs	r2, #1
 800380a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800380c:	78fa      	ldrb	r2, [r7, #3]
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	4613      	mov	r3, r2
 8003812:	011b      	lsls	r3, r3, #4
 8003814:	1a9b      	subs	r3, r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	440b      	add	r3, r1
 800381a:	334d      	adds	r3, #77	@ 0x4d
 800381c:	2203      	movs	r2, #3
 800381e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	78fa      	ldrb	r2, [r7, #3]
 8003826:	4611      	mov	r1, r2
 8003828:	4618      	mov	r0, r3
 800382a:	f004 fcb0 	bl	800818e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800382e:	78fa      	ldrb	r2, [r7, #3]
 8003830:	6879      	ldr	r1, [r7, #4]
 8003832:	4613      	mov	r3, r2
 8003834:	011b      	lsls	r3, r3, #4
 8003836:	1a9b      	subs	r3, r3, r2
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	440b      	add	r3, r1
 800383c:	3344      	adds	r3, #68	@ 0x44
 800383e:	2200      	movs	r2, #0
 8003840:	601a      	str	r2, [r3, #0]
 8003842:	e3f9      	b.n	8004038 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	78fa      	ldrb	r2, [r7, #3]
 800384a:	4611      	mov	r1, r2
 800384c:	4618      	mov	r0, r3
 800384e:	f003 fef4 	bl	800763a <USB_ReadChInterrupts>
 8003852:	4603      	mov	r3, r0
 8003854:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800385c:	d111      	bne.n	8003882 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800385e:	78fb      	ldrb	r3, [r7, #3]
 8003860:	015a      	lsls	r2, r3, #5
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	4413      	add	r3, r2
 8003866:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800386a:	461a      	mov	r2, r3
 800386c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003870:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	78fa      	ldrb	r2, [r7, #3]
 8003878:	4611      	mov	r1, r2
 800387a:	4618      	mov	r0, r3
 800387c:	f004 fc87 	bl	800818e <USB_HC_Halt>
 8003880:	e3da      	b.n	8004038 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	78fa      	ldrb	r2, [r7, #3]
 8003888:	4611      	mov	r1, r2
 800388a:	4618      	mov	r0, r3
 800388c:	f003 fed5 	bl	800763a <USB_ReadChInterrupts>
 8003890:	4603      	mov	r3, r0
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b01      	cmp	r3, #1
 8003898:	d168      	bne.n	800396c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800389a:	78fa      	ldrb	r2, [r7, #3]
 800389c:	6879      	ldr	r1, [r7, #4]
 800389e:	4613      	mov	r3, r2
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	1a9b      	subs	r3, r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	440b      	add	r3, r1
 80038a8:	3344      	adds	r3, #68	@ 0x44
 80038aa:	2200      	movs	r2, #0
 80038ac:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	78fa      	ldrb	r2, [r7, #3]
 80038b4:	4611      	mov	r1, r2
 80038b6:	4618      	mov	r0, r3
 80038b8:	f003 febf 	bl	800763a <USB_ReadChInterrupts>
 80038bc:	4603      	mov	r3, r0
 80038be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038c2:	2b40      	cmp	r3, #64	@ 0x40
 80038c4:	d112      	bne.n	80038ec <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80038c6:	78fa      	ldrb	r2, [r7, #3]
 80038c8:	6879      	ldr	r1, [r7, #4]
 80038ca:	4613      	mov	r3, r2
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	1a9b      	subs	r3, r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	440b      	add	r3, r1
 80038d4:	3319      	adds	r3, #25
 80038d6:	2201      	movs	r2, #1
 80038d8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80038da:	78fb      	ldrb	r3, [r7, #3]
 80038dc:	015a      	lsls	r2, r3, #5
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	4413      	add	r3, r2
 80038e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038e6:	461a      	mov	r2, r3
 80038e8:	2340      	movs	r3, #64	@ 0x40
 80038ea:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80038ec:	78fa      	ldrb	r2, [r7, #3]
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	4613      	mov	r3, r2
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	1a9b      	subs	r3, r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	440b      	add	r3, r1
 80038fa:	331b      	adds	r3, #27
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d019      	beq.n	8003936 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003902:	78fa      	ldrb	r2, [r7, #3]
 8003904:	6879      	ldr	r1, [r7, #4]
 8003906:	4613      	mov	r3, r2
 8003908:	011b      	lsls	r3, r3, #4
 800390a:	1a9b      	subs	r3, r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	440b      	add	r3, r1
 8003910:	331b      	adds	r3, #27
 8003912:	2200      	movs	r2, #0
 8003914:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003916:	78fb      	ldrb	r3, [r7, #3]
 8003918:	015a      	lsls	r2, r3, #5
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	4413      	add	r3, r2
 800391e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	78fa      	ldrb	r2, [r7, #3]
 8003926:	0151      	lsls	r1, r2, #5
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	440a      	add	r2, r1
 800392c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003930:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003934:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003936:	78fb      	ldrb	r3, [r7, #3]
 8003938:	015a      	lsls	r2, r3, #5
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	4413      	add	r3, r2
 800393e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003942:	461a      	mov	r2, r3
 8003944:	2301      	movs	r3, #1
 8003946:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003948:	78fa      	ldrb	r2, [r7, #3]
 800394a:	6879      	ldr	r1, [r7, #4]
 800394c:	4613      	mov	r3, r2
 800394e:	011b      	lsls	r3, r3, #4
 8003950:	1a9b      	subs	r3, r3, r2
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	440b      	add	r3, r1
 8003956:	334d      	adds	r3, #77	@ 0x4d
 8003958:	2201      	movs	r2, #1
 800395a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	78fa      	ldrb	r2, [r7, #3]
 8003962:	4611      	mov	r1, r2
 8003964:	4618      	mov	r0, r3
 8003966:	f004 fc12 	bl	800818e <USB_HC_Halt>
 800396a:	e365      	b.n	8004038 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	78fa      	ldrb	r2, [r7, #3]
 8003972:	4611      	mov	r1, r2
 8003974:	4618      	mov	r0, r3
 8003976:	f003 fe60 	bl	800763a <USB_ReadChInterrupts>
 800397a:	4603      	mov	r3, r0
 800397c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003980:	2b40      	cmp	r3, #64	@ 0x40
 8003982:	d139      	bne.n	80039f8 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003984:	78fa      	ldrb	r2, [r7, #3]
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	4613      	mov	r3, r2
 800398a:	011b      	lsls	r3, r3, #4
 800398c:	1a9b      	subs	r3, r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	440b      	add	r3, r1
 8003992:	334d      	adds	r3, #77	@ 0x4d
 8003994:	2205      	movs	r2, #5
 8003996:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003998:	78fa      	ldrb	r2, [r7, #3]
 800399a:	6879      	ldr	r1, [r7, #4]
 800399c:	4613      	mov	r3, r2
 800399e:	011b      	lsls	r3, r3, #4
 80039a0:	1a9b      	subs	r3, r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	440b      	add	r3, r1
 80039a6:	331a      	adds	r3, #26
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d109      	bne.n	80039c2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80039ae:	78fa      	ldrb	r2, [r7, #3]
 80039b0:	6879      	ldr	r1, [r7, #4]
 80039b2:	4613      	mov	r3, r2
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	1a9b      	subs	r3, r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	440b      	add	r3, r1
 80039bc:	3319      	adds	r3, #25
 80039be:	2201      	movs	r2, #1
 80039c0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80039c2:	78fa      	ldrb	r2, [r7, #3]
 80039c4:	6879      	ldr	r1, [r7, #4]
 80039c6:	4613      	mov	r3, r2
 80039c8:	011b      	lsls	r3, r3, #4
 80039ca:	1a9b      	subs	r3, r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	440b      	add	r3, r1
 80039d0:	3344      	adds	r3, #68	@ 0x44
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	78fa      	ldrb	r2, [r7, #3]
 80039dc:	4611      	mov	r1, r2
 80039de:	4618      	mov	r0, r3
 80039e0:	f004 fbd5 	bl	800818e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80039e4:	78fb      	ldrb	r3, [r7, #3]
 80039e6:	015a      	lsls	r2, r3, #5
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	4413      	add	r3, r2
 80039ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039f0:	461a      	mov	r2, r3
 80039f2:	2340      	movs	r3, #64	@ 0x40
 80039f4:	6093      	str	r3, [r2, #8]
 80039f6:	e31f      	b.n	8004038 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	78fa      	ldrb	r2, [r7, #3]
 80039fe:	4611      	mov	r1, r2
 8003a00:	4618      	mov	r0, r3
 8003a02:	f003 fe1a 	bl	800763a <USB_ReadChInterrupts>
 8003a06:	4603      	mov	r3, r0
 8003a08:	f003 0308 	and.w	r3, r3, #8
 8003a0c:	2b08      	cmp	r3, #8
 8003a0e:	d11a      	bne.n	8003a46 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003a10:	78fb      	ldrb	r3, [r7, #3]
 8003a12:	015a      	lsls	r2, r3, #5
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	4413      	add	r3, r2
 8003a18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	2308      	movs	r3, #8
 8003a20:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003a22:	78fa      	ldrb	r2, [r7, #3]
 8003a24:	6879      	ldr	r1, [r7, #4]
 8003a26:	4613      	mov	r3, r2
 8003a28:	011b      	lsls	r3, r3, #4
 8003a2a:	1a9b      	subs	r3, r3, r2
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	440b      	add	r3, r1
 8003a30:	334d      	adds	r3, #77	@ 0x4d
 8003a32:	2206      	movs	r2, #6
 8003a34:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	78fa      	ldrb	r2, [r7, #3]
 8003a3c:	4611      	mov	r1, r2
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f004 fba5 	bl	800818e <USB_HC_Halt>
 8003a44:	e2f8      	b.n	8004038 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	78fa      	ldrb	r2, [r7, #3]
 8003a4c:	4611      	mov	r1, r2
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f003 fdf3 	bl	800763a <USB_ReadChInterrupts>
 8003a54:	4603      	mov	r3, r0
 8003a56:	f003 0310 	and.w	r3, r3, #16
 8003a5a:	2b10      	cmp	r3, #16
 8003a5c:	d144      	bne.n	8003ae8 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003a5e:	78fa      	ldrb	r2, [r7, #3]
 8003a60:	6879      	ldr	r1, [r7, #4]
 8003a62:	4613      	mov	r3, r2
 8003a64:	011b      	lsls	r3, r3, #4
 8003a66:	1a9b      	subs	r3, r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	440b      	add	r3, r1
 8003a6c:	3344      	adds	r3, #68	@ 0x44
 8003a6e:	2200      	movs	r2, #0
 8003a70:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003a72:	78fa      	ldrb	r2, [r7, #3]
 8003a74:	6879      	ldr	r1, [r7, #4]
 8003a76:	4613      	mov	r3, r2
 8003a78:	011b      	lsls	r3, r3, #4
 8003a7a:	1a9b      	subs	r3, r3, r2
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	440b      	add	r3, r1
 8003a80:	334d      	adds	r3, #77	@ 0x4d
 8003a82:	2204      	movs	r2, #4
 8003a84:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003a86:	78fa      	ldrb	r2, [r7, #3]
 8003a88:	6879      	ldr	r1, [r7, #4]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	011b      	lsls	r3, r3, #4
 8003a8e:	1a9b      	subs	r3, r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	440b      	add	r3, r1
 8003a94:	3319      	adds	r3, #25
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d114      	bne.n	8003ac6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003a9c:	78fa      	ldrb	r2, [r7, #3]
 8003a9e:	6879      	ldr	r1, [r7, #4]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	011b      	lsls	r3, r3, #4
 8003aa4:	1a9b      	subs	r3, r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	440b      	add	r3, r1
 8003aaa:	3318      	adds	r3, #24
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d109      	bne.n	8003ac6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003ab2:	78fa      	ldrb	r2, [r7, #3]
 8003ab4:	6879      	ldr	r1, [r7, #4]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	011b      	lsls	r3, r3, #4
 8003aba:	1a9b      	subs	r3, r3, r2
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	440b      	add	r3, r1
 8003ac0:	3319      	adds	r3, #25
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	78fa      	ldrb	r2, [r7, #3]
 8003acc:	4611      	mov	r1, r2
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f004 fb5d 	bl	800818e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003ad4:	78fb      	ldrb	r3, [r7, #3]
 8003ad6:	015a      	lsls	r2, r3, #5
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	4413      	add	r3, r2
 8003adc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	2310      	movs	r3, #16
 8003ae4:	6093      	str	r3, [r2, #8]
 8003ae6:	e2a7      	b.n	8004038 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	78fa      	ldrb	r2, [r7, #3]
 8003aee:	4611      	mov	r1, r2
 8003af0:	4618      	mov	r0, r3
 8003af2:	f003 fda2 	bl	800763a <USB_ReadChInterrupts>
 8003af6:	4603      	mov	r3, r0
 8003af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003afc:	2b80      	cmp	r3, #128	@ 0x80
 8003afe:	f040 8083 	bne.w	8003c08 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	799b      	ldrb	r3, [r3, #6]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d111      	bne.n	8003b2e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003b0a:	78fa      	ldrb	r2, [r7, #3]
 8003b0c:	6879      	ldr	r1, [r7, #4]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	011b      	lsls	r3, r3, #4
 8003b12:	1a9b      	subs	r3, r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	440b      	add	r3, r1
 8003b18:	334d      	adds	r3, #77	@ 0x4d
 8003b1a:	2207      	movs	r2, #7
 8003b1c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	78fa      	ldrb	r2, [r7, #3]
 8003b24:	4611      	mov	r1, r2
 8003b26:	4618      	mov	r0, r3
 8003b28:	f004 fb31 	bl	800818e <USB_HC_Halt>
 8003b2c:	e062      	b.n	8003bf4 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003b2e:	78fa      	ldrb	r2, [r7, #3]
 8003b30:	6879      	ldr	r1, [r7, #4]
 8003b32:	4613      	mov	r3, r2
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	1a9b      	subs	r3, r3, r2
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	440b      	add	r3, r1
 8003b3c:	3344      	adds	r3, #68	@ 0x44
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	1c59      	adds	r1, r3, #1
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	4613      	mov	r3, r2
 8003b46:	011b      	lsls	r3, r3, #4
 8003b48:	1a9b      	subs	r3, r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	4403      	add	r3, r0
 8003b4e:	3344      	adds	r3, #68	@ 0x44
 8003b50:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b52:	78fa      	ldrb	r2, [r7, #3]
 8003b54:	6879      	ldr	r1, [r7, #4]
 8003b56:	4613      	mov	r3, r2
 8003b58:	011b      	lsls	r3, r3, #4
 8003b5a:	1a9b      	subs	r3, r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	440b      	add	r3, r1
 8003b60:	3344      	adds	r3, #68	@ 0x44
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d922      	bls.n	8003bae <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003b68:	78fa      	ldrb	r2, [r7, #3]
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	011b      	lsls	r3, r3, #4
 8003b70:	1a9b      	subs	r3, r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	440b      	add	r3, r1
 8003b76:	3344      	adds	r3, #68	@ 0x44
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b7c:	78fa      	ldrb	r2, [r7, #3]
 8003b7e:	6879      	ldr	r1, [r7, #4]
 8003b80:	4613      	mov	r3, r2
 8003b82:	011b      	lsls	r3, r3, #4
 8003b84:	1a9b      	subs	r3, r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	440b      	add	r3, r1
 8003b8a:	334c      	adds	r3, #76	@ 0x4c
 8003b8c:	2204      	movs	r2, #4
 8003b8e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b90:	78fa      	ldrb	r2, [r7, #3]
 8003b92:	6879      	ldr	r1, [r7, #4]
 8003b94:	4613      	mov	r3, r2
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	1a9b      	subs	r3, r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	334c      	adds	r3, #76	@ 0x4c
 8003ba0:	781a      	ldrb	r2, [r3, #0]
 8003ba2:	78fb      	ldrb	r3, [r7, #3]
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f009 faae 	bl	800d108 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003bac:	e022      	b.n	8003bf4 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003bae:	78fa      	ldrb	r2, [r7, #3]
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	011b      	lsls	r3, r3, #4
 8003bb6:	1a9b      	subs	r3, r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	440b      	add	r3, r1
 8003bbc:	334c      	adds	r3, #76	@ 0x4c
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003bc2:	78fb      	ldrb	r3, [r7, #3]
 8003bc4:	015a      	lsls	r2, r3, #5
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	4413      	add	r3, r2
 8003bca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003bd8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003be0:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003be2:	78fb      	ldrb	r3, [r7, #3]
 8003be4:	015a      	lsls	r2, r3, #5
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	4413      	add	r3, r2
 8003bea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bee:	461a      	mov	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003bf4:	78fb      	ldrb	r3, [r7, #3]
 8003bf6:	015a      	lsls	r2, r3, #5
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c00:	461a      	mov	r2, r3
 8003c02:	2380      	movs	r3, #128	@ 0x80
 8003c04:	6093      	str	r3, [r2, #8]
 8003c06:	e217      	b.n	8004038 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	78fa      	ldrb	r2, [r7, #3]
 8003c0e:	4611      	mov	r1, r2
 8003c10:	4618      	mov	r0, r3
 8003c12:	f003 fd12 	bl	800763a <USB_ReadChInterrupts>
 8003c16:	4603      	mov	r3, r0
 8003c18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c20:	d11b      	bne.n	8003c5a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003c22:	78fa      	ldrb	r2, [r7, #3]
 8003c24:	6879      	ldr	r1, [r7, #4]
 8003c26:	4613      	mov	r3, r2
 8003c28:	011b      	lsls	r3, r3, #4
 8003c2a:	1a9b      	subs	r3, r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	440b      	add	r3, r1
 8003c30:	334d      	adds	r3, #77	@ 0x4d
 8003c32:	2209      	movs	r2, #9
 8003c34:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	78fa      	ldrb	r2, [r7, #3]
 8003c3c:	4611      	mov	r1, r2
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f004 faa5 	bl	800818e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003c44:	78fb      	ldrb	r3, [r7, #3]
 8003c46:	015a      	lsls	r2, r3, #5
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c50:	461a      	mov	r2, r3
 8003c52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c56:	6093      	str	r3, [r2, #8]
 8003c58:	e1ee      	b.n	8004038 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	78fa      	ldrb	r2, [r7, #3]
 8003c60:	4611      	mov	r1, r2
 8003c62:	4618      	mov	r0, r3
 8003c64:	f003 fce9 	bl	800763a <USB_ReadChInterrupts>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	f040 81df 	bne.w	8004032 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003c74:	78fb      	ldrb	r3, [r7, #3]
 8003c76:	015a      	lsls	r2, r3, #5
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	4413      	add	r3, r2
 8003c7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c80:	461a      	mov	r2, r3
 8003c82:	2302      	movs	r3, #2
 8003c84:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003c86:	78fa      	ldrb	r2, [r7, #3]
 8003c88:	6879      	ldr	r1, [r7, #4]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	440b      	add	r3, r1
 8003c94:	334d      	adds	r3, #77	@ 0x4d
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	f040 8093 	bne.w	8003dc4 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c9e:	78fa      	ldrb	r2, [r7, #3]
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	1a9b      	subs	r3, r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	440b      	add	r3, r1
 8003cac:	334d      	adds	r3, #77	@ 0x4d
 8003cae:	2202      	movs	r2, #2
 8003cb0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003cb2:	78fa      	ldrb	r2, [r7, #3]
 8003cb4:	6879      	ldr	r1, [r7, #4]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	011b      	lsls	r3, r3, #4
 8003cba:	1a9b      	subs	r3, r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	440b      	add	r3, r1
 8003cc0:	334c      	adds	r3, #76	@ 0x4c
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003cc6:	78fa      	ldrb	r2, [r7, #3]
 8003cc8:	6879      	ldr	r1, [r7, #4]
 8003cca:	4613      	mov	r3, r2
 8003ccc:	011b      	lsls	r3, r3, #4
 8003cce:	1a9b      	subs	r3, r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	440b      	add	r3, r1
 8003cd4:	3326      	adds	r3, #38	@ 0x26
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d00b      	beq.n	8003cf4 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003cdc:	78fa      	ldrb	r2, [r7, #3]
 8003cde:	6879      	ldr	r1, [r7, #4]
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	011b      	lsls	r3, r3, #4
 8003ce4:	1a9b      	subs	r3, r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	440b      	add	r3, r1
 8003cea:	3326      	adds	r3, #38	@ 0x26
 8003cec:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003cee:	2b03      	cmp	r3, #3
 8003cf0:	f040 8190 	bne.w	8004014 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	799b      	ldrb	r3, [r3, #6]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d115      	bne.n	8003d28 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003cfc:	78fa      	ldrb	r2, [r7, #3]
 8003cfe:	6879      	ldr	r1, [r7, #4]
 8003d00:	4613      	mov	r3, r2
 8003d02:	011b      	lsls	r3, r3, #4
 8003d04:	1a9b      	subs	r3, r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	440b      	add	r3, r1
 8003d0a:	333d      	adds	r3, #61	@ 0x3d
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	78fa      	ldrb	r2, [r7, #3]
 8003d10:	f083 0301 	eor.w	r3, r3, #1
 8003d14:	b2d8      	uxtb	r0, r3
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	011b      	lsls	r3, r3, #4
 8003d1c:	1a9b      	subs	r3, r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	333d      	adds	r3, #61	@ 0x3d
 8003d24:	4602      	mov	r2, r0
 8003d26:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	799b      	ldrb	r3, [r3, #6]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	f040 8171 	bne.w	8004014 <HCD_HC_OUT_IRQHandler+0x954>
 8003d32:	78fa      	ldrb	r2, [r7, #3]
 8003d34:	6879      	ldr	r1, [r7, #4]
 8003d36:	4613      	mov	r3, r2
 8003d38:	011b      	lsls	r3, r3, #4
 8003d3a:	1a9b      	subs	r3, r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	440b      	add	r3, r1
 8003d40:	3334      	adds	r3, #52	@ 0x34
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f000 8165 	beq.w	8004014 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003d4a:	78fa      	ldrb	r2, [r7, #3]
 8003d4c:	6879      	ldr	r1, [r7, #4]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	011b      	lsls	r3, r3, #4
 8003d52:	1a9b      	subs	r3, r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	440b      	add	r3, r1
 8003d58:	3334      	adds	r3, #52	@ 0x34
 8003d5a:	6819      	ldr	r1, [r3, #0]
 8003d5c:	78fa      	ldrb	r2, [r7, #3]
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	4613      	mov	r3, r2
 8003d62:	011b      	lsls	r3, r3, #4
 8003d64:	1a9b      	subs	r3, r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4403      	add	r3, r0
 8003d6a:	3328      	adds	r3, #40	@ 0x28
 8003d6c:	881b      	ldrh	r3, [r3, #0]
 8003d6e:	440b      	add	r3, r1
 8003d70:	1e59      	subs	r1, r3, #1
 8003d72:	78fa      	ldrb	r2, [r7, #3]
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	4613      	mov	r3, r2
 8003d78:	011b      	lsls	r3, r3, #4
 8003d7a:	1a9b      	subs	r3, r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4403      	add	r3, r0
 8003d80:	3328      	adds	r3, #40	@ 0x28
 8003d82:	881b      	ldrh	r3, [r3, #0]
 8003d84:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d88:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 813f 	beq.w	8004014 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003d96:	78fa      	ldrb	r2, [r7, #3]
 8003d98:	6879      	ldr	r1, [r7, #4]
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	011b      	lsls	r3, r3, #4
 8003d9e:	1a9b      	subs	r3, r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	440b      	add	r3, r1
 8003da4:	333d      	adds	r3, #61	@ 0x3d
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	78fa      	ldrb	r2, [r7, #3]
 8003daa:	f083 0301 	eor.w	r3, r3, #1
 8003dae:	b2d8      	uxtb	r0, r3
 8003db0:	6879      	ldr	r1, [r7, #4]
 8003db2:	4613      	mov	r3, r2
 8003db4:	011b      	lsls	r3, r3, #4
 8003db6:	1a9b      	subs	r3, r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	440b      	add	r3, r1
 8003dbc:	333d      	adds	r3, #61	@ 0x3d
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	701a      	strb	r2, [r3, #0]
 8003dc2:	e127      	b.n	8004014 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003dc4:	78fa      	ldrb	r2, [r7, #3]
 8003dc6:	6879      	ldr	r1, [r7, #4]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	011b      	lsls	r3, r3, #4
 8003dcc:	1a9b      	subs	r3, r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	440b      	add	r3, r1
 8003dd2:	334d      	adds	r3, #77	@ 0x4d
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	2b03      	cmp	r3, #3
 8003dd8:	d120      	bne.n	8003e1c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003dda:	78fa      	ldrb	r2, [r7, #3]
 8003ddc:	6879      	ldr	r1, [r7, #4]
 8003dde:	4613      	mov	r3, r2
 8003de0:	011b      	lsls	r3, r3, #4
 8003de2:	1a9b      	subs	r3, r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	440b      	add	r3, r1
 8003de8:	334d      	adds	r3, #77	@ 0x4d
 8003dea:	2202      	movs	r2, #2
 8003dec:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003dee:	78fa      	ldrb	r2, [r7, #3]
 8003df0:	6879      	ldr	r1, [r7, #4]
 8003df2:	4613      	mov	r3, r2
 8003df4:	011b      	lsls	r3, r3, #4
 8003df6:	1a9b      	subs	r3, r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	440b      	add	r3, r1
 8003dfc:	331b      	adds	r3, #27
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	f040 8107 	bne.w	8004014 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e06:	78fa      	ldrb	r2, [r7, #3]
 8003e08:	6879      	ldr	r1, [r7, #4]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	011b      	lsls	r3, r3, #4
 8003e0e:	1a9b      	subs	r3, r3, r2
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	440b      	add	r3, r1
 8003e14:	334c      	adds	r3, #76	@ 0x4c
 8003e16:	2202      	movs	r2, #2
 8003e18:	701a      	strb	r2, [r3, #0]
 8003e1a:	e0fb      	b.n	8004014 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003e1c:	78fa      	ldrb	r2, [r7, #3]
 8003e1e:	6879      	ldr	r1, [r7, #4]
 8003e20:	4613      	mov	r3, r2
 8003e22:	011b      	lsls	r3, r3, #4
 8003e24:	1a9b      	subs	r3, r3, r2
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	440b      	add	r3, r1
 8003e2a:	334d      	adds	r3, #77	@ 0x4d
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	d13a      	bne.n	8003ea8 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e32:	78fa      	ldrb	r2, [r7, #3]
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	4613      	mov	r3, r2
 8003e38:	011b      	lsls	r3, r3, #4
 8003e3a:	1a9b      	subs	r3, r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	440b      	add	r3, r1
 8003e40:	334d      	adds	r3, #77	@ 0x4d
 8003e42:	2202      	movs	r2, #2
 8003e44:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e46:	78fa      	ldrb	r2, [r7, #3]
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	011b      	lsls	r3, r3, #4
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	440b      	add	r3, r1
 8003e54:	334c      	adds	r3, #76	@ 0x4c
 8003e56:	2202      	movs	r2, #2
 8003e58:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003e5a:	78fa      	ldrb	r2, [r7, #3]
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	1a9b      	subs	r3, r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	440b      	add	r3, r1
 8003e68:	331b      	adds	r3, #27
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	f040 80d1 	bne.w	8004014 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003e72:	78fa      	ldrb	r2, [r7, #3]
 8003e74:	6879      	ldr	r1, [r7, #4]
 8003e76:	4613      	mov	r3, r2
 8003e78:	011b      	lsls	r3, r3, #4
 8003e7a:	1a9b      	subs	r3, r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	440b      	add	r3, r1
 8003e80:	331b      	adds	r3, #27
 8003e82:	2200      	movs	r2, #0
 8003e84:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003e86:	78fb      	ldrb	r3, [r7, #3]
 8003e88:	015a      	lsls	r2, r3, #5
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	4413      	add	r3, r2
 8003e8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	78fa      	ldrb	r2, [r7, #3]
 8003e96:	0151      	lsls	r1, r2, #5
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	440a      	add	r2, r1
 8003e9c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003ea0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ea4:	6053      	str	r3, [r2, #4]
 8003ea6:	e0b5      	b.n	8004014 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	334d      	adds	r3, #77	@ 0x4d
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	2b05      	cmp	r3, #5
 8003ebc:	d114      	bne.n	8003ee8 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ebe:	78fa      	ldrb	r2, [r7, #3]
 8003ec0:	6879      	ldr	r1, [r7, #4]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	1a9b      	subs	r3, r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	440b      	add	r3, r1
 8003ecc:	334d      	adds	r3, #77	@ 0x4d
 8003ece:	2202      	movs	r2, #2
 8003ed0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003ed2:	78fa      	ldrb	r2, [r7, #3]
 8003ed4:	6879      	ldr	r1, [r7, #4]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	011b      	lsls	r3, r3, #4
 8003eda:	1a9b      	subs	r3, r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	440b      	add	r3, r1
 8003ee0:	334c      	adds	r3, #76	@ 0x4c
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	701a      	strb	r2, [r3, #0]
 8003ee6:	e095      	b.n	8004014 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003ee8:	78fa      	ldrb	r2, [r7, #3]
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	4613      	mov	r3, r2
 8003eee:	011b      	lsls	r3, r3, #4
 8003ef0:	1a9b      	subs	r3, r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	334d      	adds	r3, #77	@ 0x4d
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	2b06      	cmp	r3, #6
 8003efc:	d114      	bne.n	8003f28 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003efe:	78fa      	ldrb	r2, [r7, #3]
 8003f00:	6879      	ldr	r1, [r7, #4]
 8003f02:	4613      	mov	r3, r2
 8003f04:	011b      	lsls	r3, r3, #4
 8003f06:	1a9b      	subs	r3, r3, r2
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	440b      	add	r3, r1
 8003f0c:	334d      	adds	r3, #77	@ 0x4d
 8003f0e:	2202      	movs	r2, #2
 8003f10:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003f12:	78fa      	ldrb	r2, [r7, #3]
 8003f14:	6879      	ldr	r1, [r7, #4]
 8003f16:	4613      	mov	r3, r2
 8003f18:	011b      	lsls	r3, r3, #4
 8003f1a:	1a9b      	subs	r3, r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	440b      	add	r3, r1
 8003f20:	334c      	adds	r3, #76	@ 0x4c
 8003f22:	2205      	movs	r2, #5
 8003f24:	701a      	strb	r2, [r3, #0]
 8003f26:	e075      	b.n	8004014 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003f28:	78fa      	ldrb	r2, [r7, #3]
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	011b      	lsls	r3, r3, #4
 8003f30:	1a9b      	subs	r3, r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	334d      	adds	r3, #77	@ 0x4d
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b07      	cmp	r3, #7
 8003f3c:	d00a      	beq.n	8003f54 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003f3e:	78fa      	ldrb	r2, [r7, #3]
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	4613      	mov	r3, r2
 8003f44:	011b      	lsls	r3, r3, #4
 8003f46:	1a9b      	subs	r3, r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	440b      	add	r3, r1
 8003f4c:	334d      	adds	r3, #77	@ 0x4d
 8003f4e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003f50:	2b09      	cmp	r3, #9
 8003f52:	d170      	bne.n	8004036 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f54:	78fa      	ldrb	r2, [r7, #3]
 8003f56:	6879      	ldr	r1, [r7, #4]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	011b      	lsls	r3, r3, #4
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	334d      	adds	r3, #77	@ 0x4d
 8003f64:	2202      	movs	r2, #2
 8003f66:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003f68:	78fa      	ldrb	r2, [r7, #3]
 8003f6a:	6879      	ldr	r1, [r7, #4]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	011b      	lsls	r3, r3, #4
 8003f70:	1a9b      	subs	r3, r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	440b      	add	r3, r1
 8003f76:	3344      	adds	r3, #68	@ 0x44
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	1c59      	adds	r1, r3, #1
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	011b      	lsls	r3, r3, #4
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	4403      	add	r3, r0
 8003f88:	3344      	adds	r3, #68	@ 0x44
 8003f8a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f8c:	78fa      	ldrb	r2, [r7, #3]
 8003f8e:	6879      	ldr	r1, [r7, #4]
 8003f90:	4613      	mov	r3, r2
 8003f92:	011b      	lsls	r3, r3, #4
 8003f94:	1a9b      	subs	r3, r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	440b      	add	r3, r1
 8003f9a:	3344      	adds	r3, #68	@ 0x44
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d914      	bls.n	8003fcc <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003fa2:	78fa      	ldrb	r2, [r7, #3]
 8003fa4:	6879      	ldr	r1, [r7, #4]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	011b      	lsls	r3, r3, #4
 8003faa:	1a9b      	subs	r3, r3, r2
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	440b      	add	r3, r1
 8003fb0:	3344      	adds	r3, #68	@ 0x44
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003fb6:	78fa      	ldrb	r2, [r7, #3]
 8003fb8:	6879      	ldr	r1, [r7, #4]
 8003fba:	4613      	mov	r3, r2
 8003fbc:	011b      	lsls	r3, r3, #4
 8003fbe:	1a9b      	subs	r3, r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	440b      	add	r3, r1
 8003fc4:	334c      	adds	r3, #76	@ 0x4c
 8003fc6:	2204      	movs	r2, #4
 8003fc8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003fca:	e022      	b.n	8004012 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fcc:	78fa      	ldrb	r2, [r7, #3]
 8003fce:	6879      	ldr	r1, [r7, #4]
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	011b      	lsls	r3, r3, #4
 8003fd4:	1a9b      	subs	r3, r3, r2
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	440b      	add	r3, r1
 8003fda:	334c      	adds	r3, #76	@ 0x4c
 8003fdc:	2202      	movs	r2, #2
 8003fde:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003fe0:	78fb      	ldrb	r3, [r7, #3]
 8003fe2:	015a      	lsls	r2, r3, #5
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ff6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ffe:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004000:	78fb      	ldrb	r3, [r7, #3]
 8004002:	015a      	lsls	r2, r3, #5
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	4413      	add	r3, r2
 8004008:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800400c:	461a      	mov	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004012:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004014:	78fa      	ldrb	r2, [r7, #3]
 8004016:	6879      	ldr	r1, [r7, #4]
 8004018:	4613      	mov	r3, r2
 800401a:	011b      	lsls	r3, r3, #4
 800401c:	1a9b      	subs	r3, r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	440b      	add	r3, r1
 8004022:	334c      	adds	r3, #76	@ 0x4c
 8004024:	781a      	ldrb	r2, [r3, #0]
 8004026:	78fb      	ldrb	r3, [r7, #3]
 8004028:	4619      	mov	r1, r3
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f009 f86c 	bl	800d108 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004030:	e002      	b.n	8004038 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004032:	bf00      	nop
 8004034:	e000      	b.n	8004038 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004036:	bf00      	nop
  }
}
 8004038:	3718      	adds	r7, #24
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b08a      	sub	sp, #40	@ 0x28
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800404c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	f003 030f 	and.w	r3, r3, #15
 800405e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	0c5b      	lsrs	r3, r3, #17
 8004064:	f003 030f 	and.w	r3, r3, #15
 8004068:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	091b      	lsrs	r3, r3, #4
 800406e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004072:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	2b02      	cmp	r3, #2
 8004078:	d004      	beq.n	8004084 <HCD_RXQLVL_IRQHandler+0x46>
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	2b05      	cmp	r3, #5
 800407e:	f000 80b6 	beq.w	80041ee <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004082:	e0b7      	b.n	80041f4 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	2b00      	cmp	r3, #0
 8004088:	f000 80b3 	beq.w	80041f2 <HCD_RXQLVL_IRQHandler+0x1b4>
 800408c:	6879      	ldr	r1, [r7, #4]
 800408e:	69ba      	ldr	r2, [r7, #24]
 8004090:	4613      	mov	r3, r2
 8004092:	011b      	lsls	r3, r3, #4
 8004094:	1a9b      	subs	r3, r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	440b      	add	r3, r1
 800409a:	332c      	adds	r3, #44	@ 0x2c
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f000 80a7 	beq.w	80041f2 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80040a4:	6879      	ldr	r1, [r7, #4]
 80040a6:	69ba      	ldr	r2, [r7, #24]
 80040a8:	4613      	mov	r3, r2
 80040aa:	011b      	lsls	r3, r3, #4
 80040ac:	1a9b      	subs	r3, r3, r2
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	440b      	add	r3, r1
 80040b2:	3338      	adds	r3, #56	@ 0x38
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	18d1      	adds	r1, r2, r3
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	69ba      	ldr	r2, [r7, #24]
 80040be:	4613      	mov	r3, r2
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	1a9b      	subs	r3, r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4403      	add	r3, r0
 80040c8:	3334      	adds	r3, #52	@ 0x34
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4299      	cmp	r1, r3
 80040ce:	f200 8083 	bhi.w	80041d8 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6818      	ldr	r0, [r3, #0]
 80040d6:	6879      	ldr	r1, [r7, #4]
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	4613      	mov	r3, r2
 80040dc:	011b      	lsls	r3, r3, #4
 80040de:	1a9b      	subs	r3, r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	440b      	add	r3, r1
 80040e4:	332c      	adds	r3, #44	@ 0x2c
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	693a      	ldr	r2, [r7, #16]
 80040ea:	b292      	uxth	r2, r2
 80040ec:	4619      	mov	r1, r3
 80040ee:	f003 fa39 	bl	8007564 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	69ba      	ldr	r2, [r7, #24]
 80040f6:	4613      	mov	r3, r2
 80040f8:	011b      	lsls	r3, r3, #4
 80040fa:	1a9b      	subs	r3, r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	440b      	add	r3, r1
 8004100:	332c      	adds	r3, #44	@ 0x2c
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	18d1      	adds	r1, r2, r3
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	4613      	mov	r3, r2
 800410e:	011b      	lsls	r3, r3, #4
 8004110:	1a9b      	subs	r3, r3, r2
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	4403      	add	r3, r0
 8004116:	332c      	adds	r3, #44	@ 0x2c
 8004118:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800411a:	6879      	ldr	r1, [r7, #4]
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	4613      	mov	r3, r2
 8004120:	011b      	lsls	r3, r3, #4
 8004122:	1a9b      	subs	r3, r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	440b      	add	r3, r1
 8004128:	3338      	adds	r3, #56	@ 0x38
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	18d1      	adds	r1, r2, r3
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	4613      	mov	r3, r2
 8004136:	011b      	lsls	r3, r3, #4
 8004138:	1a9b      	subs	r3, r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4403      	add	r3, r0
 800413e:	3338      	adds	r3, #56	@ 0x38
 8004140:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	015a      	lsls	r2, r3, #5
 8004146:	6a3b      	ldr	r3, [r7, #32]
 8004148:	4413      	add	r3, r2
 800414a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	0cdb      	lsrs	r3, r3, #19
 8004152:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004156:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	69ba      	ldr	r2, [r7, #24]
 800415c:	4613      	mov	r3, r2
 800415e:	011b      	lsls	r3, r3, #4
 8004160:	1a9b      	subs	r3, r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	440b      	add	r3, r1
 8004166:	3328      	adds	r3, #40	@ 0x28
 8004168:	881b      	ldrh	r3, [r3, #0]
 800416a:	461a      	mov	r2, r3
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	4293      	cmp	r3, r2
 8004170:	d13f      	bne.n	80041f2 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d03c      	beq.n	80041f2 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	015a      	lsls	r2, r3, #5
 800417c:	6a3b      	ldr	r3, [r7, #32]
 800417e:	4413      	add	r3, r2
 8004180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800418e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004196:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	015a      	lsls	r2, r3, #5
 800419c:	6a3b      	ldr	r3, [r7, #32]
 800419e:	4413      	add	r3, r2
 80041a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041a4:	461a      	mov	r2, r3
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80041aa:	6879      	ldr	r1, [r7, #4]
 80041ac:	69ba      	ldr	r2, [r7, #24]
 80041ae:	4613      	mov	r3, r2
 80041b0:	011b      	lsls	r3, r3, #4
 80041b2:	1a9b      	subs	r3, r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	440b      	add	r3, r1
 80041b8:	333c      	adds	r3, #60	@ 0x3c
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	f083 0301 	eor.w	r3, r3, #1
 80041c0:	b2d8      	uxtb	r0, r3
 80041c2:	6879      	ldr	r1, [r7, #4]
 80041c4:	69ba      	ldr	r2, [r7, #24]
 80041c6:	4613      	mov	r3, r2
 80041c8:	011b      	lsls	r3, r3, #4
 80041ca:	1a9b      	subs	r3, r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	440b      	add	r3, r1
 80041d0:	333c      	adds	r3, #60	@ 0x3c
 80041d2:	4602      	mov	r2, r0
 80041d4:	701a      	strb	r2, [r3, #0]
      break;
 80041d6:	e00c      	b.n	80041f2 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80041d8:	6879      	ldr	r1, [r7, #4]
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	4613      	mov	r3, r2
 80041de:	011b      	lsls	r3, r3, #4
 80041e0:	1a9b      	subs	r3, r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	440b      	add	r3, r1
 80041e6:	334c      	adds	r3, #76	@ 0x4c
 80041e8:	2204      	movs	r2, #4
 80041ea:	701a      	strb	r2, [r3, #0]
      break;
 80041ec:	e001      	b.n	80041f2 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80041ee:	bf00      	nop
 80041f0:	e000      	b.n	80041f4 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80041f2:	bf00      	nop
  }
}
 80041f4:	bf00      	nop
 80041f6:	3728      	adds	r7, #40	@ 0x28
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004228:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b02      	cmp	r3, #2
 8004232:	d10b      	bne.n	800424c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	2b01      	cmp	r3, #1
 800423c:	d102      	bne.n	8004244 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f008 ff46 	bl	800d0d0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	f043 0302 	orr.w	r3, r3, #2
 800424a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f003 0308 	and.w	r3, r3, #8
 8004252:	2b08      	cmp	r3, #8
 8004254:	d132      	bne.n	80042bc <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	f043 0308 	orr.w	r3, r3, #8
 800425c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f003 0304 	and.w	r3, r3, #4
 8004264:	2b04      	cmp	r3, #4
 8004266:	d126      	bne.n	80042b6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	7a5b      	ldrb	r3, [r3, #9]
 800426c:	2b02      	cmp	r3, #2
 800426e:	d113      	bne.n	8004298 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004276:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800427a:	d106      	bne.n	800428a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2102      	movs	r1, #2
 8004282:	4618      	mov	r0, r3
 8004284:	f003 fb04 	bl	8007890 <USB_InitFSLSPClkSel>
 8004288:	e011      	b.n	80042ae <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2101      	movs	r1, #1
 8004290:	4618      	mov	r0, r3
 8004292:	f003 fafd 	bl	8007890 <USB_InitFSLSPClkSel>
 8004296:	e00a      	b.n	80042ae <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	79db      	ldrb	r3, [r3, #7]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d106      	bne.n	80042ae <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80042a6:	461a      	mov	r2, r3
 80042a8:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80042ac:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f008 ff3c 	bl	800d12c <HAL_HCD_PortEnabled_Callback>
 80042b4:	e002      	b.n	80042bc <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f008 ff46 	bl	800d148 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f003 0320 	and.w	r3, r3, #32
 80042c2:	2b20      	cmp	r3, #32
 80042c4:	d103      	bne.n	80042ce <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	f043 0320 	orr.w	r3, r3, #32
 80042cc:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80042d4:	461a      	mov	r2, r3
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	6013      	str	r3, [r2, #0]
}
 80042da:	bf00      	nop
 80042dc:	3718      	adds	r7, #24
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
	...

080042e4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b088      	sub	sp, #32
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e128      	b.n	8004548 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d109      	bne.n	8004316 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a90      	ldr	r2, [pc, #576]	@ (8004550 <HAL_I2S_Init+0x26c>)
 800430e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7fd f849 	bl	80013a8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2202      	movs	r2, #2
 800431a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	69db      	ldr	r3, [r3, #28]
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	6812      	ldr	r2, [r2, #0]
 8004328:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800432c:	f023 030f 	bic.w	r3, r3, #15
 8004330:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2202      	movs	r2, #2
 8004338:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	2b02      	cmp	r3, #2
 8004340:	d060      	beq.n	8004404 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d102      	bne.n	8004350 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800434a:	2310      	movs	r3, #16
 800434c:	617b      	str	r3, [r7, #20]
 800434e:	e001      	b.n	8004354 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004350:	2320      	movs	r3, #32
 8004352:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	2b20      	cmp	r3, #32
 800435a:	d802      	bhi.n	8004362 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	005b      	lsls	r3, r3, #1
 8004360:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004362:	2001      	movs	r0, #1
 8004364:	f001 f9d8 	bl	8005718 <HAL_RCCEx_GetPeriphCLKFreq>
 8004368:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004372:	d125      	bne.n	80043c0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d010      	beq.n	800439e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	68fa      	ldr	r2, [r7, #12]
 8004382:	fbb2 f2f3 	udiv	r2, r2, r3
 8004386:	4613      	mov	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4413      	add	r3, r2
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	461a      	mov	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	fbb2 f3f3 	udiv	r3, r2, r3
 8004398:	3305      	adds	r3, #5
 800439a:	613b      	str	r3, [r7, #16]
 800439c:	e01f      	b.n	80043de <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	68fa      	ldr	r2, [r7, #12]
 80043a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80043a8:	4613      	mov	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	4413      	add	r3, r2
 80043ae:	005b      	lsls	r3, r3, #1
 80043b0:	461a      	mov	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ba:	3305      	adds	r3, #5
 80043bc:	613b      	str	r3, [r7, #16]
 80043be:	e00e      	b.n	80043de <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80043c0:	68fa      	ldr	r2, [r7, #12]
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80043c8:	4613      	mov	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	4413      	add	r3, r2
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	461a      	mov	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043da:	3305      	adds	r3, #5
 80043dc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	4a5c      	ldr	r2, [pc, #368]	@ (8004554 <HAL_I2S_Init+0x270>)
 80043e2:	fba2 2303 	umull	r2, r3, r2, r3
 80043e6:	08db      	lsrs	r3, r3, #3
 80043e8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	085b      	lsrs	r3, r3, #1
 80043fa:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80043fc:	69bb      	ldr	r3, [r7, #24]
 80043fe:	021b      	lsls	r3, r3, #8
 8004400:	61bb      	str	r3, [r7, #24]
 8004402:	e003      	b.n	800440c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004404:	2302      	movs	r3, #2
 8004406:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004408:	2300      	movs	r3, #0
 800440a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d902      	bls.n	8004418 <HAL_I2S_Init+0x134>
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	2bff      	cmp	r3, #255	@ 0xff
 8004416:	d907      	bls.n	8004428 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800441c:	f043 0210 	orr.w	r2, r3, #16
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e08f      	b.n	8004548 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691a      	ldr	r2, [r3, #16]
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	ea42 0103 	orr.w	r1, r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	69fa      	ldr	r2, [r7, #28]
 8004438:	430a      	orrs	r2, r1
 800443a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	69db      	ldr	r3, [r3, #28]
 8004442:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004446:	f023 030f 	bic.w	r3, r3, #15
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	6851      	ldr	r1, [r2, #4]
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6892      	ldr	r2, [r2, #8]
 8004452:	4311      	orrs	r1, r2
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	68d2      	ldr	r2, [r2, #12]
 8004458:	4311      	orrs	r1, r2
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6992      	ldr	r2, [r2, #24]
 800445e:	430a      	orrs	r2, r1
 8004460:	431a      	orrs	r2, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800446a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a1b      	ldr	r3, [r3, #32]
 8004470:	2b01      	cmp	r3, #1
 8004472:	d161      	bne.n	8004538 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a38      	ldr	r2, [pc, #224]	@ (8004558 <HAL_I2S_Init+0x274>)
 8004478:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a37      	ldr	r2, [pc, #220]	@ (800455c <HAL_I2S_Init+0x278>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d101      	bne.n	8004488 <HAL_I2S_Init+0x1a4>
 8004484:	4b36      	ldr	r3, [pc, #216]	@ (8004560 <HAL_I2S_Init+0x27c>)
 8004486:	e001      	b.n	800448c <HAL_I2S_Init+0x1a8>
 8004488:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800448c:	69db      	ldr	r3, [r3, #28]
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	6812      	ldr	r2, [r2, #0]
 8004492:	4932      	ldr	r1, [pc, #200]	@ (800455c <HAL_I2S_Init+0x278>)
 8004494:	428a      	cmp	r2, r1
 8004496:	d101      	bne.n	800449c <HAL_I2S_Init+0x1b8>
 8004498:	4a31      	ldr	r2, [pc, #196]	@ (8004560 <HAL_I2S_Init+0x27c>)
 800449a:	e001      	b.n	80044a0 <HAL_I2S_Init+0x1bc>
 800449c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80044a0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80044a4:	f023 030f 	bic.w	r3, r3, #15
 80044a8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a2b      	ldr	r2, [pc, #172]	@ (800455c <HAL_I2S_Init+0x278>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d101      	bne.n	80044b8 <HAL_I2S_Init+0x1d4>
 80044b4:	4b2a      	ldr	r3, [pc, #168]	@ (8004560 <HAL_I2S_Init+0x27c>)
 80044b6:	e001      	b.n	80044bc <HAL_I2S_Init+0x1d8>
 80044b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044bc:	2202      	movs	r2, #2
 80044be:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a25      	ldr	r2, [pc, #148]	@ (800455c <HAL_I2S_Init+0x278>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d101      	bne.n	80044ce <HAL_I2S_Init+0x1ea>
 80044ca:	4b25      	ldr	r3, [pc, #148]	@ (8004560 <HAL_I2S_Init+0x27c>)
 80044cc:	e001      	b.n	80044d2 <HAL_I2S_Init+0x1ee>
 80044ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044de:	d003      	beq.n	80044e8 <HAL_I2S_Init+0x204>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d103      	bne.n	80044f0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80044e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80044ec:	613b      	str	r3, [r7, #16]
 80044ee:	e001      	b.n	80044f4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80044f0:	2300      	movs	r3, #0
 80044f2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80044fe:	4313      	orrs	r3, r2
 8004500:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004508:	4313      	orrs	r3, r2
 800450a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	699b      	ldr	r3, [r3, #24]
 8004510:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004512:	4313      	orrs	r3, r2
 8004514:	b29a      	uxth	r2, r3
 8004516:	897b      	ldrh	r3, [r7, #10]
 8004518:	4313      	orrs	r3, r2
 800451a:	b29b      	uxth	r3, r3
 800451c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004520:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a0d      	ldr	r2, [pc, #52]	@ (800455c <HAL_I2S_Init+0x278>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d101      	bne.n	8004530 <HAL_I2S_Init+0x24c>
 800452c:	4b0c      	ldr	r3, [pc, #48]	@ (8004560 <HAL_I2S_Init+0x27c>)
 800452e:	e001      	b.n	8004534 <HAL_I2S_Init+0x250>
 8004530:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004534:	897a      	ldrh	r2, [r7, #10]
 8004536:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2201      	movs	r2, #1
 8004542:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	3720      	adds	r7, #32
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}
 8004550:	0800465b 	.word	0x0800465b
 8004554:	cccccccd 	.word	0xcccccccd
 8004558:	08004771 	.word	0x08004771
 800455c:	40003800 	.word	0x40003800
 8004560:	40003400 	.word	0x40003400

08004564 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b082      	sub	sp, #8
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ac:	881a      	ldrh	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b8:	1c9a      	adds	r2, r3, #2
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	3b01      	subs	r3, #1
 80045c6:	b29a      	uxth	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10e      	bne.n	80045f4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80045e4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f7ff ffb8 	bl	8004564 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80045f4:	bf00      	nop
 80045f6:	3708      	adds	r7, #8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b082      	sub	sp, #8
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800460e:	b292      	uxth	r2, r2
 8004610:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004616:	1c9a      	adds	r2, r3, #2
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004620:	b29b      	uxth	r3, r3
 8004622:	3b01      	subs	r3, #1
 8004624:	b29a      	uxth	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800462e:	b29b      	uxth	r3, r3
 8004630:	2b00      	cmp	r3, #0
 8004632:	d10e      	bne.n	8004652 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004642:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f7ff ff93 	bl	8004578 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004652:	bf00      	nop
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b086      	sub	sp, #24
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b04      	cmp	r3, #4
 8004674:	d13a      	bne.n	80046ec <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	f003 0301 	and.w	r3, r3, #1
 800467c:	2b01      	cmp	r3, #1
 800467e:	d109      	bne.n	8004694 <I2S_IRQHandler+0x3a>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800468a:	2b40      	cmp	r3, #64	@ 0x40
 800468c:	d102      	bne.n	8004694 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7ff ffb4 	bl	80045fc <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800469a:	2b40      	cmp	r3, #64	@ 0x40
 800469c:	d126      	bne.n	80046ec <I2S_IRQHandler+0x92>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f003 0320 	and.w	r3, r3, #32
 80046a8:	2b20      	cmp	r3, #32
 80046aa:	d11f      	bne.n	80046ec <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685a      	ldr	r2, [r3, #4]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80046ba:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80046bc:	2300      	movs	r3, #0
 80046be:	613b      	str	r3, [r7, #16]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	613b      	str	r3, [r7, #16]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	613b      	str	r3, [r7, #16]
 80046d0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046de:	f043 0202 	orr.w	r2, r3, #2
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f7ff ff50 	bl	800458c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b03      	cmp	r3, #3
 80046f6:	d136      	bne.n	8004766 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	f003 0302 	and.w	r3, r3, #2
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d109      	bne.n	8004716 <I2S_IRQHandler+0xbc>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800470c:	2b80      	cmp	r3, #128	@ 0x80
 800470e:	d102      	bne.n	8004716 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f7ff ff45 	bl	80045a0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	f003 0308 	and.w	r3, r3, #8
 800471c:	2b08      	cmp	r3, #8
 800471e:	d122      	bne.n	8004766 <I2S_IRQHandler+0x10c>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f003 0320 	and.w	r3, r3, #32
 800472a:	2b20      	cmp	r3, #32
 800472c:	d11b      	bne.n	8004766 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800473c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800473e:	2300      	movs	r3, #0
 8004740:	60fb      	str	r3, [r7, #12]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	60fb      	str	r3, [r7, #12]
 800474a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004758:	f043 0204 	orr.w	r2, r3, #4
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f7ff ff13 	bl	800458c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004766:	bf00      	nop
 8004768:	3718      	adds	r7, #24
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
	...

08004770 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b088      	sub	sp, #32
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a92      	ldr	r2, [pc, #584]	@ (80049d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d101      	bne.n	800478e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800478a:	4b92      	ldr	r3, [pc, #584]	@ (80049d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800478c:	e001      	b.n	8004792 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800478e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a8b      	ldr	r2, [pc, #556]	@ (80049d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d101      	bne.n	80047ac <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80047a8:	4b8a      	ldr	r3, [pc, #552]	@ (80049d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80047aa:	e001      	b.n	80047b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80047ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047bc:	d004      	beq.n	80047c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f040 8099 	bne.w	80048fa <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d107      	bne.n	80047e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d002      	beq.n	80047e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f000 f925 	bl	8004a2c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	f003 0301 	and.w	r3, r3, #1
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d107      	bne.n	80047fc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d002      	beq.n	80047fc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 f9c8 	bl	8004b8c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004802:	2b40      	cmp	r3, #64	@ 0x40
 8004804:	d13a      	bne.n	800487c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	f003 0320 	and.w	r3, r3, #32
 800480c:	2b00      	cmp	r3, #0
 800480e:	d035      	beq.n	800487c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a6e      	ldr	r2, [pc, #440]	@ (80049d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d101      	bne.n	800481e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800481a:	4b6e      	ldr	r3, [pc, #440]	@ (80049d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800481c:	e001      	b.n	8004822 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800481e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004822:	685a      	ldr	r2, [r3, #4]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4969      	ldr	r1, [pc, #420]	@ (80049d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800482a:	428b      	cmp	r3, r1
 800482c:	d101      	bne.n	8004832 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800482e:	4b69      	ldr	r3, [pc, #420]	@ (80049d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004830:	e001      	b.n	8004836 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004832:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004836:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800483a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800484a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800484c:	2300      	movs	r3, #0
 800484e:	60fb      	str	r3, [r7, #12]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	60fb      	str	r3, [r7, #12]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	60fb      	str	r3, [r7, #12]
 8004860:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800486e:	f043 0202 	orr.w	r2, r3, #2
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f7ff fe88 	bl	800458c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	f003 0308 	and.w	r3, r3, #8
 8004882:	2b08      	cmp	r3, #8
 8004884:	f040 80c3 	bne.w	8004a0e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	f003 0320 	and.w	r3, r3, #32
 800488e:	2b00      	cmp	r3, #0
 8004890:	f000 80bd 	beq.w	8004a0e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685a      	ldr	r2, [r3, #4]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80048a2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a49      	ldr	r2, [pc, #292]	@ (80049d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d101      	bne.n	80048b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80048ae:	4b49      	ldr	r3, [pc, #292]	@ (80049d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80048b0:	e001      	b.n	80048b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80048b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4944      	ldr	r1, [pc, #272]	@ (80049d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80048be:	428b      	cmp	r3, r1
 80048c0:	d101      	bne.n	80048c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80048c2:	4b44      	ldr	r3, [pc, #272]	@ (80049d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80048c4:	e001      	b.n	80048ca <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80048c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80048ca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80048ce:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80048d0:	2300      	movs	r3, #0
 80048d2:	60bb      	str	r3, [r7, #8]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	60bb      	str	r3, [r7, #8]
 80048dc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ea:	f043 0204 	orr.w	r2, r3, #4
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7ff fe4a 	bl	800458c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80048f8:	e089      	b.n	8004a0e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	f003 0302 	and.w	r3, r3, #2
 8004900:	2b02      	cmp	r3, #2
 8004902:	d107      	bne.n	8004914 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800490a:	2b00      	cmp	r3, #0
 800490c:	d002      	beq.n	8004914 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 f8be 	bl	8004a90 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	2b01      	cmp	r3, #1
 800491c:	d107      	bne.n	800492e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004924:	2b00      	cmp	r3, #0
 8004926:	d002      	beq.n	800492e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f000 f8fd 	bl	8004b28 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004934:	2b40      	cmp	r3, #64	@ 0x40
 8004936:	d12f      	bne.n	8004998 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	f003 0320 	and.w	r3, r3, #32
 800493e:	2b00      	cmp	r3, #0
 8004940:	d02a      	beq.n	8004998 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	685a      	ldr	r2, [r3, #4]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004950:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a1e      	ldr	r2, [pc, #120]	@ (80049d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d101      	bne.n	8004960 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800495c:	4b1d      	ldr	r3, [pc, #116]	@ (80049d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800495e:	e001      	b.n	8004964 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004960:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004964:	685a      	ldr	r2, [r3, #4]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4919      	ldr	r1, [pc, #100]	@ (80049d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800496c:	428b      	cmp	r3, r1
 800496e:	d101      	bne.n	8004974 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004970:	4b18      	ldr	r3, [pc, #96]	@ (80049d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004972:	e001      	b.n	8004978 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004974:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004978:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800497c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800498a:	f043 0202 	orr.w	r2, r3, #2
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f7ff fdfa 	bl	800458c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	f003 0308 	and.w	r3, r3, #8
 800499e:	2b08      	cmp	r3, #8
 80049a0:	d136      	bne.n	8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	f003 0320 	and.w	r3, r3, #32
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d031      	beq.n	8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a07      	ldr	r2, [pc, #28]	@ (80049d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d101      	bne.n	80049ba <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80049b6:	4b07      	ldr	r3, [pc, #28]	@ (80049d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80049b8:	e001      	b.n	80049be <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80049ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049be:	685a      	ldr	r2, [r3, #4]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4902      	ldr	r1, [pc, #8]	@ (80049d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80049c6:	428b      	cmp	r3, r1
 80049c8:	d106      	bne.n	80049d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80049ca:	4b02      	ldr	r3, [pc, #8]	@ (80049d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80049cc:	e006      	b.n	80049dc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80049ce:	bf00      	nop
 80049d0:	40003800 	.word	0x40003800
 80049d4:	40003400 	.word	0x40003400
 80049d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049dc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80049e0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	685a      	ldr	r2, [r3, #4]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80049f0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049fe:	f043 0204 	orr.w	r2, r3, #4
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7ff fdc0 	bl	800458c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a0c:	e000      	b.n	8004a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004a0e:	bf00      	nop
}
 8004a10:	bf00      	nop
 8004a12:	3720      	adds	r7, #32
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a38:	1c99      	adds	r1, r3, #2
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	6251      	str	r1, [r2, #36]	@ 0x24
 8004a3e:	881a      	ldrh	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d113      	bne.n	8004a86 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685a      	ldr	r2, [r3, #4]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004a6c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d106      	bne.n	8004a86 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7ff ffc9 	bl	8004a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a86:	bf00      	nop
 8004a88:	3708      	adds	r7, #8
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
	...

08004a90 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9c:	1c99      	adds	r1, r3, #2
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	6251      	str	r1, [r2, #36]	@ 0x24
 8004aa2:	8819      	ldrh	r1, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8004b20 <I2SEx_TxISR_I2SExt+0x90>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d101      	bne.n	8004ab2 <I2SEx_TxISR_I2SExt+0x22>
 8004aae:	4b1d      	ldr	r3, [pc, #116]	@ (8004b24 <I2SEx_TxISR_I2SExt+0x94>)
 8004ab0:	e001      	b.n	8004ab6 <I2SEx_TxISR_I2SExt+0x26>
 8004ab2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ab6:	460a      	mov	r2, r1
 8004ab8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d121      	bne.n	8004b16 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a12      	ldr	r2, [pc, #72]	@ (8004b20 <I2SEx_TxISR_I2SExt+0x90>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d101      	bne.n	8004ae0 <I2SEx_TxISR_I2SExt+0x50>
 8004adc:	4b11      	ldr	r3, [pc, #68]	@ (8004b24 <I2SEx_TxISR_I2SExt+0x94>)
 8004ade:	e001      	b.n	8004ae4 <I2SEx_TxISR_I2SExt+0x54>
 8004ae0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ae4:	685a      	ldr	r2, [r3, #4]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	490d      	ldr	r1, [pc, #52]	@ (8004b20 <I2SEx_TxISR_I2SExt+0x90>)
 8004aec:	428b      	cmp	r3, r1
 8004aee:	d101      	bne.n	8004af4 <I2SEx_TxISR_I2SExt+0x64>
 8004af0:	4b0c      	ldr	r3, [pc, #48]	@ (8004b24 <I2SEx_TxISR_I2SExt+0x94>)
 8004af2:	e001      	b.n	8004af8 <I2SEx_TxISR_I2SExt+0x68>
 8004af4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004af8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004afc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d106      	bne.n	8004b16 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f7ff ff81 	bl	8004a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004b16:	bf00      	nop
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	40003800 	.word	0x40003800
 8004b24:	40003400 	.word	0x40003400

08004b28 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68d8      	ldr	r0, [r3, #12]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b3a:	1c99      	adds	r1, r3, #2
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004b40:	b282      	uxth	r2, r0
 8004b42:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	b29a      	uxth	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d113      	bne.n	8004b84 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	685a      	ldr	r2, [r3, #4]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004b6a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d106      	bne.n	8004b84 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f7ff ff4a 	bl	8004a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004b84:	bf00      	nop
 8004b86:	3708      	adds	r7, #8
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b082      	sub	sp, #8
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a20      	ldr	r2, [pc, #128]	@ (8004c1c <I2SEx_RxISR_I2SExt+0x90>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d101      	bne.n	8004ba2 <I2SEx_RxISR_I2SExt+0x16>
 8004b9e:	4b20      	ldr	r3, [pc, #128]	@ (8004c20 <I2SEx_RxISR_I2SExt+0x94>)
 8004ba0:	e001      	b.n	8004ba6 <I2SEx_RxISR_I2SExt+0x1a>
 8004ba2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ba6:	68d8      	ldr	r0, [r3, #12]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bac:	1c99      	adds	r1, r3, #2
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004bb2:	b282      	uxth	r2, r0
 8004bb4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d121      	bne.n	8004c12 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a12      	ldr	r2, [pc, #72]	@ (8004c1c <I2SEx_RxISR_I2SExt+0x90>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d101      	bne.n	8004bdc <I2SEx_RxISR_I2SExt+0x50>
 8004bd8:	4b11      	ldr	r3, [pc, #68]	@ (8004c20 <I2SEx_RxISR_I2SExt+0x94>)
 8004bda:	e001      	b.n	8004be0 <I2SEx_RxISR_I2SExt+0x54>
 8004bdc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	490d      	ldr	r1, [pc, #52]	@ (8004c1c <I2SEx_RxISR_I2SExt+0x90>)
 8004be8:	428b      	cmp	r3, r1
 8004bea:	d101      	bne.n	8004bf0 <I2SEx_RxISR_I2SExt+0x64>
 8004bec:	4b0c      	ldr	r3, [pc, #48]	@ (8004c20 <I2SEx_RxISR_I2SExt+0x94>)
 8004bee:	e001      	b.n	8004bf4 <I2SEx_RxISR_I2SExt+0x68>
 8004bf0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004bf4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004bf8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d106      	bne.n	8004c12 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f7ff ff03 	bl	8004a18 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c12:	bf00      	nop
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40003800 	.word	0x40003800
 8004c20:	40003400 	.word	0x40003400

08004c24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d101      	bne.n	8004c36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e267      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0301 	and.w	r3, r3, #1
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d075      	beq.n	8004d2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004c42:	4b88      	ldr	r3, [pc, #544]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	f003 030c 	and.w	r3, r3, #12
 8004c4a:	2b04      	cmp	r3, #4
 8004c4c:	d00c      	beq.n	8004c68 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c4e:	4b85      	ldr	r3, [pc, #532]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004c56:	2b08      	cmp	r3, #8
 8004c58:	d112      	bne.n	8004c80 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c5a:	4b82      	ldr	r3, [pc, #520]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c66:	d10b      	bne.n	8004c80 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c68:	4b7e      	ldr	r3, [pc, #504]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d05b      	beq.n	8004d2c <HAL_RCC_OscConfig+0x108>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d157      	bne.n	8004d2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e242      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c88:	d106      	bne.n	8004c98 <HAL_RCC_OscConfig+0x74>
 8004c8a:	4b76      	ldr	r3, [pc, #472]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a75      	ldr	r2, [pc, #468]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c94:	6013      	str	r3, [r2, #0]
 8004c96:	e01d      	b.n	8004cd4 <HAL_RCC_OscConfig+0xb0>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ca0:	d10c      	bne.n	8004cbc <HAL_RCC_OscConfig+0x98>
 8004ca2:	4b70      	ldr	r3, [pc, #448]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a6f      	ldr	r2, [pc, #444]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004ca8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004cac:	6013      	str	r3, [r2, #0]
 8004cae:	4b6d      	ldr	r3, [pc, #436]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a6c      	ldr	r2, [pc, #432]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cb8:	6013      	str	r3, [r2, #0]
 8004cba:	e00b      	b.n	8004cd4 <HAL_RCC_OscConfig+0xb0>
 8004cbc:	4b69      	ldr	r3, [pc, #420]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a68      	ldr	r2, [pc, #416]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004cc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cc6:	6013      	str	r3, [r2, #0]
 8004cc8:	4b66      	ldr	r3, [pc, #408]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a65      	ldr	r2, [pc, #404]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004cce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d013      	beq.n	8004d04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cdc:	f7fc febe 	bl	8001a5c <HAL_GetTick>
 8004ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ce2:	e008      	b.n	8004cf6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ce4:	f7fc feba 	bl	8001a5c <HAL_GetTick>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	2b64      	cmp	r3, #100	@ 0x64
 8004cf0:	d901      	bls.n	8004cf6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e207      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cf6:	4b5b      	ldr	r3, [pc, #364]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d0f0      	beq.n	8004ce4 <HAL_RCC_OscConfig+0xc0>
 8004d02:	e014      	b.n	8004d2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d04:	f7fc feaa 	bl	8001a5c <HAL_GetTick>
 8004d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d0a:	e008      	b.n	8004d1e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d0c:	f7fc fea6 	bl	8001a5c <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	2b64      	cmp	r3, #100	@ 0x64
 8004d18:	d901      	bls.n	8004d1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e1f3      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d1e:	4b51      	ldr	r3, [pc, #324]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d1f0      	bne.n	8004d0c <HAL_RCC_OscConfig+0xe8>
 8004d2a:	e000      	b.n	8004d2e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0302 	and.w	r3, r3, #2
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d063      	beq.n	8004e02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004d3a:	4b4a      	ldr	r3, [pc, #296]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	f003 030c 	and.w	r3, r3, #12
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d00b      	beq.n	8004d5e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d46:	4b47      	ldr	r3, [pc, #284]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004d4e:	2b08      	cmp	r3, #8
 8004d50:	d11c      	bne.n	8004d8c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d52:	4b44      	ldr	r3, [pc, #272]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d116      	bne.n	8004d8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d5e:	4b41      	ldr	r3, [pc, #260]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0302 	and.w	r3, r3, #2
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d005      	beq.n	8004d76 <HAL_RCC_OscConfig+0x152>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d001      	beq.n	8004d76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e1c7      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d76:	4b3b      	ldr	r3, [pc, #236]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	691b      	ldr	r3, [r3, #16]
 8004d82:	00db      	lsls	r3, r3, #3
 8004d84:	4937      	ldr	r1, [pc, #220]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d8a:	e03a      	b.n	8004e02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d020      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d94:	4b34      	ldr	r3, [pc, #208]	@ (8004e68 <HAL_RCC_OscConfig+0x244>)
 8004d96:	2201      	movs	r2, #1
 8004d98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d9a:	f7fc fe5f 	bl	8001a5c <HAL_GetTick>
 8004d9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004da0:	e008      	b.n	8004db4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004da2:	f7fc fe5b 	bl	8001a5c <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d901      	bls.n	8004db4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e1a8      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004db4:	4b2b      	ldr	r3, [pc, #172]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0302 	and.w	r3, r3, #2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0f0      	beq.n	8004da2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dc0:	4b28      	ldr	r3, [pc, #160]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	00db      	lsls	r3, r3, #3
 8004dce:	4925      	ldr	r1, [pc, #148]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	600b      	str	r3, [r1, #0]
 8004dd4:	e015      	b.n	8004e02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004dd6:	4b24      	ldr	r3, [pc, #144]	@ (8004e68 <HAL_RCC_OscConfig+0x244>)
 8004dd8:	2200      	movs	r2, #0
 8004dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ddc:	f7fc fe3e 	bl	8001a5c <HAL_GetTick>
 8004de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004de2:	e008      	b.n	8004df6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004de4:	f7fc fe3a 	bl	8001a5c <HAL_GetTick>
 8004de8:	4602      	mov	r2, r0
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d901      	bls.n	8004df6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e187      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004df6:	4b1b      	ldr	r3, [pc, #108]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0302 	and.w	r3, r3, #2
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1f0      	bne.n	8004de4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0308 	and.w	r3, r3, #8
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d036      	beq.n	8004e7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d016      	beq.n	8004e44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e16:	4b15      	ldr	r3, [pc, #84]	@ (8004e6c <HAL_RCC_OscConfig+0x248>)
 8004e18:	2201      	movs	r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e1c:	f7fc fe1e 	bl	8001a5c <HAL_GetTick>
 8004e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e22:	e008      	b.n	8004e36 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e24:	f7fc fe1a 	bl	8001a5c <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e167      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e36:	4b0b      	ldr	r3, [pc, #44]	@ (8004e64 <HAL_RCC_OscConfig+0x240>)
 8004e38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d0f0      	beq.n	8004e24 <HAL_RCC_OscConfig+0x200>
 8004e42:	e01b      	b.n	8004e7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e44:	4b09      	ldr	r3, [pc, #36]	@ (8004e6c <HAL_RCC_OscConfig+0x248>)
 8004e46:	2200      	movs	r2, #0
 8004e48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e4a:	f7fc fe07 	bl	8001a5c <HAL_GetTick>
 8004e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e50:	e00e      	b.n	8004e70 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e52:	f7fc fe03 	bl	8001a5c <HAL_GetTick>
 8004e56:	4602      	mov	r2, r0
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d907      	bls.n	8004e70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e150      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
 8004e64:	40023800 	.word	0x40023800
 8004e68:	42470000 	.word	0x42470000
 8004e6c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e70:	4b88      	ldr	r3, [pc, #544]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004e72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e74:	f003 0302 	and.w	r3, r3, #2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d1ea      	bne.n	8004e52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0304 	and.w	r3, r3, #4
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	f000 8097 	beq.w	8004fb8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e8e:	4b81      	ldr	r3, [pc, #516]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d10f      	bne.n	8004eba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	60bb      	str	r3, [r7, #8]
 8004e9e:	4b7d      	ldr	r3, [pc, #500]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea2:	4a7c      	ldr	r2, [pc, #496]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004ea4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ea8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004eaa:	4b7a      	ldr	r3, [pc, #488]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eb2:	60bb      	str	r3, [r7, #8]
 8004eb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eba:	4b77      	ldr	r3, [pc, #476]	@ (8005098 <HAL_RCC_OscConfig+0x474>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d118      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ec6:	4b74      	ldr	r3, [pc, #464]	@ (8005098 <HAL_RCC_OscConfig+0x474>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a73      	ldr	r2, [pc, #460]	@ (8005098 <HAL_RCC_OscConfig+0x474>)
 8004ecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ed0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ed2:	f7fc fdc3 	bl	8001a5c <HAL_GetTick>
 8004ed6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ed8:	e008      	b.n	8004eec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eda:	f7fc fdbf 	bl	8001a5c <HAL_GetTick>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d901      	bls.n	8004eec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e10c      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eec:	4b6a      	ldr	r3, [pc, #424]	@ (8005098 <HAL_RCC_OscConfig+0x474>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d0f0      	beq.n	8004eda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d106      	bne.n	8004f0e <HAL_RCC_OscConfig+0x2ea>
 8004f00:	4b64      	ldr	r3, [pc, #400]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f04:	4a63      	ldr	r2, [pc, #396]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f06:	f043 0301 	orr.w	r3, r3, #1
 8004f0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f0c:	e01c      	b.n	8004f48 <HAL_RCC_OscConfig+0x324>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	2b05      	cmp	r3, #5
 8004f14:	d10c      	bne.n	8004f30 <HAL_RCC_OscConfig+0x30c>
 8004f16:	4b5f      	ldr	r3, [pc, #380]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f1a:	4a5e      	ldr	r2, [pc, #376]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f1c:	f043 0304 	orr.w	r3, r3, #4
 8004f20:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f22:	4b5c      	ldr	r3, [pc, #368]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f26:	4a5b      	ldr	r2, [pc, #364]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f28:	f043 0301 	orr.w	r3, r3, #1
 8004f2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f2e:	e00b      	b.n	8004f48 <HAL_RCC_OscConfig+0x324>
 8004f30:	4b58      	ldr	r3, [pc, #352]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f34:	4a57      	ldr	r2, [pc, #348]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f36:	f023 0301 	bic.w	r3, r3, #1
 8004f3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f3c:	4b55      	ldr	r3, [pc, #340]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f40:	4a54      	ldr	r2, [pc, #336]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f42:	f023 0304 	bic.w	r3, r3, #4
 8004f46:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d015      	beq.n	8004f7c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f50:	f7fc fd84 	bl	8001a5c <HAL_GetTick>
 8004f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f56:	e00a      	b.n	8004f6e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f58:	f7fc fd80 	bl	8001a5c <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e0cb      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f6e:	4b49      	ldr	r3, [pc, #292]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d0ee      	beq.n	8004f58 <HAL_RCC_OscConfig+0x334>
 8004f7a:	e014      	b.n	8004fa6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f7c:	f7fc fd6e 	bl	8001a5c <HAL_GetTick>
 8004f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f82:	e00a      	b.n	8004f9a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f84:	f7fc fd6a 	bl	8001a5c <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d901      	bls.n	8004f9a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e0b5      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f9a:	4b3e      	ldr	r3, [pc, #248]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f9e:	f003 0302 	and.w	r3, r3, #2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1ee      	bne.n	8004f84 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004fa6:	7dfb      	ldrb	r3, [r7, #23]
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d105      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fac:	4b39      	ldr	r3, [pc, #228]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb0:	4a38      	ldr	r2, [pc, #224]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004fb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fb6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	699b      	ldr	r3, [r3, #24]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f000 80a1 	beq.w	8005104 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004fc2:	4b34      	ldr	r3, [pc, #208]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f003 030c 	and.w	r3, r3, #12
 8004fca:	2b08      	cmp	r3, #8
 8004fcc:	d05c      	beq.n	8005088 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	699b      	ldr	r3, [r3, #24]
 8004fd2:	2b02      	cmp	r3, #2
 8004fd4:	d141      	bne.n	800505a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fd6:	4b31      	ldr	r3, [pc, #196]	@ (800509c <HAL_RCC_OscConfig+0x478>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fdc:	f7fc fd3e 	bl	8001a5c <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fe4:	f7fc fd3a 	bl	8001a5c <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e087      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ff6:	4b27      	ldr	r3, [pc, #156]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1f0      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	69da      	ldr	r2, [r3, #28]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6a1b      	ldr	r3, [r3, #32]
 800500a:	431a      	orrs	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005010:	019b      	lsls	r3, r3, #6
 8005012:	431a      	orrs	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005018:	085b      	lsrs	r3, r3, #1
 800501a:	3b01      	subs	r3, #1
 800501c:	041b      	lsls	r3, r3, #16
 800501e:	431a      	orrs	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005024:	061b      	lsls	r3, r3, #24
 8005026:	491b      	ldr	r1, [pc, #108]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 8005028:	4313      	orrs	r3, r2
 800502a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800502c:	4b1b      	ldr	r3, [pc, #108]	@ (800509c <HAL_RCC_OscConfig+0x478>)
 800502e:	2201      	movs	r2, #1
 8005030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005032:	f7fc fd13 	bl	8001a5c <HAL_GetTick>
 8005036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005038:	e008      	b.n	800504c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800503a:	f7fc fd0f 	bl	8001a5c <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b02      	cmp	r3, #2
 8005046:	d901      	bls.n	800504c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e05c      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800504c:	4b11      	ldr	r3, [pc, #68]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0f0      	beq.n	800503a <HAL_RCC_OscConfig+0x416>
 8005058:	e054      	b.n	8005104 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800505a:	4b10      	ldr	r3, [pc, #64]	@ (800509c <HAL_RCC_OscConfig+0x478>)
 800505c:	2200      	movs	r2, #0
 800505e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005060:	f7fc fcfc 	bl	8001a5c <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005066:	e008      	b.n	800507a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005068:	f7fc fcf8 	bl	8001a5c <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d901      	bls.n	800507a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e045      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800507a:	4b06      	ldr	r3, [pc, #24]	@ (8005094 <HAL_RCC_OscConfig+0x470>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1f0      	bne.n	8005068 <HAL_RCC_OscConfig+0x444>
 8005086:	e03d      	b.n	8005104 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	699b      	ldr	r3, [r3, #24]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d107      	bne.n	80050a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e038      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
 8005094:	40023800 	.word	0x40023800
 8005098:	40007000 	.word	0x40007000
 800509c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80050a0:	4b1b      	ldr	r3, [pc, #108]	@ (8005110 <HAL_RCC_OscConfig+0x4ec>)
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d028      	beq.n	8005100 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d121      	bne.n	8005100 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d11a      	bne.n	8005100 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050ca:	68fa      	ldr	r2, [r7, #12]
 80050cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80050d0:	4013      	ands	r3, r2
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80050d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050d8:	4293      	cmp	r3, r2
 80050da:	d111      	bne.n	8005100 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e6:	085b      	lsrs	r3, r3, #1
 80050e8:	3b01      	subs	r3, #1
 80050ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d107      	bne.n	8005100 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d001      	beq.n	8005104 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e000      	b.n	8005106 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3718      	adds	r7, #24
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	40023800 	.word	0x40023800

08005114 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e0cc      	b.n	80052c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005128:	4b68      	ldr	r3, [pc, #416]	@ (80052cc <HAL_RCC_ClockConfig+0x1b8>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0307 	and.w	r3, r3, #7
 8005130:	683a      	ldr	r2, [r7, #0]
 8005132:	429a      	cmp	r2, r3
 8005134:	d90c      	bls.n	8005150 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005136:	4b65      	ldr	r3, [pc, #404]	@ (80052cc <HAL_RCC_ClockConfig+0x1b8>)
 8005138:	683a      	ldr	r2, [r7, #0]
 800513a:	b2d2      	uxtb	r2, r2
 800513c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800513e:	4b63      	ldr	r3, [pc, #396]	@ (80052cc <HAL_RCC_ClockConfig+0x1b8>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0307 	and.w	r3, r3, #7
 8005146:	683a      	ldr	r2, [r7, #0]
 8005148:	429a      	cmp	r2, r3
 800514a:	d001      	beq.n	8005150 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e0b8      	b.n	80052c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b00      	cmp	r3, #0
 800515a:	d020      	beq.n	800519e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0304 	and.w	r3, r3, #4
 8005164:	2b00      	cmp	r3, #0
 8005166:	d005      	beq.n	8005174 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005168:	4b59      	ldr	r3, [pc, #356]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	4a58      	ldr	r2, [pc, #352]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 800516e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005172:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0308 	and.w	r3, r3, #8
 800517c:	2b00      	cmp	r3, #0
 800517e:	d005      	beq.n	800518c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005180:	4b53      	ldr	r3, [pc, #332]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	4a52      	ldr	r2, [pc, #328]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005186:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800518a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800518c:	4b50      	ldr	r3, [pc, #320]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	494d      	ldr	r1, [pc, #308]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 800519a:	4313      	orrs	r3, r2
 800519c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0301 	and.w	r3, r3, #1
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d044      	beq.n	8005234 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d107      	bne.n	80051c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051b2:	4b47      	ldr	r3, [pc, #284]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d119      	bne.n	80051f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e07f      	b.n	80052c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d003      	beq.n	80051d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80051ce:	2b03      	cmp	r3, #3
 80051d0:	d107      	bne.n	80051e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051d2:	4b3f      	ldr	r3, [pc, #252]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d109      	bne.n	80051f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e06f      	b.n	80052c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051e2:	4b3b      	ldr	r3, [pc, #236]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0302 	and.w	r3, r3, #2
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d101      	bne.n	80051f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e067      	b.n	80052c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051f2:	4b37      	ldr	r3, [pc, #220]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f023 0203 	bic.w	r2, r3, #3
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	4934      	ldr	r1, [pc, #208]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005200:	4313      	orrs	r3, r2
 8005202:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005204:	f7fc fc2a 	bl	8001a5c <HAL_GetTick>
 8005208:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800520a:	e00a      	b.n	8005222 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800520c:	f7fc fc26 	bl	8001a5c <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800521a:	4293      	cmp	r3, r2
 800521c:	d901      	bls.n	8005222 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e04f      	b.n	80052c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005222:	4b2b      	ldr	r3, [pc, #172]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f003 020c 	and.w	r2, r3, #12
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	429a      	cmp	r2, r3
 8005232:	d1eb      	bne.n	800520c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005234:	4b25      	ldr	r3, [pc, #148]	@ (80052cc <HAL_RCC_ClockConfig+0x1b8>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0307 	and.w	r3, r3, #7
 800523c:	683a      	ldr	r2, [r7, #0]
 800523e:	429a      	cmp	r2, r3
 8005240:	d20c      	bcs.n	800525c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005242:	4b22      	ldr	r3, [pc, #136]	@ (80052cc <HAL_RCC_ClockConfig+0x1b8>)
 8005244:	683a      	ldr	r2, [r7, #0]
 8005246:	b2d2      	uxtb	r2, r2
 8005248:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800524a:	4b20      	ldr	r3, [pc, #128]	@ (80052cc <HAL_RCC_ClockConfig+0x1b8>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0307 	and.w	r3, r3, #7
 8005252:	683a      	ldr	r2, [r7, #0]
 8005254:	429a      	cmp	r2, r3
 8005256:	d001      	beq.n	800525c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e032      	b.n	80052c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 0304 	and.w	r3, r3, #4
 8005264:	2b00      	cmp	r3, #0
 8005266:	d008      	beq.n	800527a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005268:	4b19      	ldr	r3, [pc, #100]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	4916      	ldr	r1, [pc, #88]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005276:	4313      	orrs	r3, r2
 8005278:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0308 	and.w	r3, r3, #8
 8005282:	2b00      	cmp	r3, #0
 8005284:	d009      	beq.n	800529a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005286:	4b12      	ldr	r3, [pc, #72]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	00db      	lsls	r3, r3, #3
 8005294:	490e      	ldr	r1, [pc, #56]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005296:	4313      	orrs	r3, r2
 8005298:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800529a:	f000 f821 	bl	80052e0 <HAL_RCC_GetSysClockFreq>
 800529e:	4602      	mov	r2, r0
 80052a0:	4b0b      	ldr	r3, [pc, #44]	@ (80052d0 <HAL_RCC_ClockConfig+0x1bc>)
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	091b      	lsrs	r3, r3, #4
 80052a6:	f003 030f 	and.w	r3, r3, #15
 80052aa:	490a      	ldr	r1, [pc, #40]	@ (80052d4 <HAL_RCC_ClockConfig+0x1c0>)
 80052ac:	5ccb      	ldrb	r3, [r1, r3]
 80052ae:	fa22 f303 	lsr.w	r3, r2, r3
 80052b2:	4a09      	ldr	r2, [pc, #36]	@ (80052d8 <HAL_RCC_ClockConfig+0x1c4>)
 80052b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80052b6:	4b09      	ldr	r3, [pc, #36]	@ (80052dc <HAL_RCC_ClockConfig+0x1c8>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4618      	mov	r0, r3
 80052bc:	f7fc fb8a 	bl	80019d4 <HAL_InitTick>

  return HAL_OK;
 80052c0:	2300      	movs	r3, #0
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3710      	adds	r7, #16
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop
 80052cc:	40023c00 	.word	0x40023c00
 80052d0:	40023800 	.word	0x40023800
 80052d4:	0800e9ac 	.word	0x0800e9ac
 80052d8:	20000000 	.word	0x20000000
 80052dc:	20000004 	.word	0x20000004

080052e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052e4:	b094      	sub	sp, #80	@ 0x50
 80052e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80052e8:	2300      	movs	r3, #0
 80052ea:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80052ec:	2300      	movs	r3, #0
 80052ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80052f0:	2300      	movs	r3, #0
 80052f2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80052f4:	2300      	movs	r3, #0
 80052f6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80052f8:	4b79      	ldr	r3, [pc, #484]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f003 030c 	and.w	r3, r3, #12
 8005300:	2b08      	cmp	r3, #8
 8005302:	d00d      	beq.n	8005320 <HAL_RCC_GetSysClockFreq+0x40>
 8005304:	2b08      	cmp	r3, #8
 8005306:	f200 80e1 	bhi.w	80054cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800530a:	2b00      	cmp	r3, #0
 800530c:	d002      	beq.n	8005314 <HAL_RCC_GetSysClockFreq+0x34>
 800530e:	2b04      	cmp	r3, #4
 8005310:	d003      	beq.n	800531a <HAL_RCC_GetSysClockFreq+0x3a>
 8005312:	e0db      	b.n	80054cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005314:	4b73      	ldr	r3, [pc, #460]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005316:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005318:	e0db      	b.n	80054d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800531a:	4b73      	ldr	r3, [pc, #460]	@ (80054e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800531c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800531e:	e0d8      	b.n	80054d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005320:	4b6f      	ldr	r3, [pc, #444]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005328:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800532a:	4b6d      	ldr	r3, [pc, #436]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d063      	beq.n	80053fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005336:	4b6a      	ldr	r3, [pc, #424]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	099b      	lsrs	r3, r3, #6
 800533c:	2200      	movs	r2, #0
 800533e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005340:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005348:	633b      	str	r3, [r7, #48]	@ 0x30
 800534a:	2300      	movs	r3, #0
 800534c:	637b      	str	r3, [r7, #52]	@ 0x34
 800534e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005352:	4622      	mov	r2, r4
 8005354:	462b      	mov	r3, r5
 8005356:	f04f 0000 	mov.w	r0, #0
 800535a:	f04f 0100 	mov.w	r1, #0
 800535e:	0159      	lsls	r1, r3, #5
 8005360:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005364:	0150      	lsls	r0, r2, #5
 8005366:	4602      	mov	r2, r0
 8005368:	460b      	mov	r3, r1
 800536a:	4621      	mov	r1, r4
 800536c:	1a51      	subs	r1, r2, r1
 800536e:	6139      	str	r1, [r7, #16]
 8005370:	4629      	mov	r1, r5
 8005372:	eb63 0301 	sbc.w	r3, r3, r1
 8005376:	617b      	str	r3, [r7, #20]
 8005378:	f04f 0200 	mov.w	r2, #0
 800537c:	f04f 0300 	mov.w	r3, #0
 8005380:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005384:	4659      	mov	r1, fp
 8005386:	018b      	lsls	r3, r1, #6
 8005388:	4651      	mov	r1, sl
 800538a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800538e:	4651      	mov	r1, sl
 8005390:	018a      	lsls	r2, r1, #6
 8005392:	4651      	mov	r1, sl
 8005394:	ebb2 0801 	subs.w	r8, r2, r1
 8005398:	4659      	mov	r1, fp
 800539a:	eb63 0901 	sbc.w	r9, r3, r1
 800539e:	f04f 0200 	mov.w	r2, #0
 80053a2:	f04f 0300 	mov.w	r3, #0
 80053a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80053aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80053ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80053b2:	4690      	mov	r8, r2
 80053b4:	4699      	mov	r9, r3
 80053b6:	4623      	mov	r3, r4
 80053b8:	eb18 0303 	adds.w	r3, r8, r3
 80053bc:	60bb      	str	r3, [r7, #8]
 80053be:	462b      	mov	r3, r5
 80053c0:	eb49 0303 	adc.w	r3, r9, r3
 80053c4:	60fb      	str	r3, [r7, #12]
 80053c6:	f04f 0200 	mov.w	r2, #0
 80053ca:	f04f 0300 	mov.w	r3, #0
 80053ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80053d2:	4629      	mov	r1, r5
 80053d4:	024b      	lsls	r3, r1, #9
 80053d6:	4621      	mov	r1, r4
 80053d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80053dc:	4621      	mov	r1, r4
 80053de:	024a      	lsls	r2, r1, #9
 80053e0:	4610      	mov	r0, r2
 80053e2:	4619      	mov	r1, r3
 80053e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053e6:	2200      	movs	r2, #0
 80053e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80053f0:	f7fa ff46 	bl	8000280 <__aeabi_uldivmod>
 80053f4:	4602      	mov	r2, r0
 80053f6:	460b      	mov	r3, r1
 80053f8:	4613      	mov	r3, r2
 80053fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053fc:	e058      	b.n	80054b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053fe:	4b38      	ldr	r3, [pc, #224]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	099b      	lsrs	r3, r3, #6
 8005404:	2200      	movs	r2, #0
 8005406:	4618      	mov	r0, r3
 8005408:	4611      	mov	r1, r2
 800540a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800540e:	623b      	str	r3, [r7, #32]
 8005410:	2300      	movs	r3, #0
 8005412:	627b      	str	r3, [r7, #36]	@ 0x24
 8005414:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005418:	4642      	mov	r2, r8
 800541a:	464b      	mov	r3, r9
 800541c:	f04f 0000 	mov.w	r0, #0
 8005420:	f04f 0100 	mov.w	r1, #0
 8005424:	0159      	lsls	r1, r3, #5
 8005426:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800542a:	0150      	lsls	r0, r2, #5
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	4641      	mov	r1, r8
 8005432:	ebb2 0a01 	subs.w	sl, r2, r1
 8005436:	4649      	mov	r1, r9
 8005438:	eb63 0b01 	sbc.w	fp, r3, r1
 800543c:	f04f 0200 	mov.w	r2, #0
 8005440:	f04f 0300 	mov.w	r3, #0
 8005444:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005448:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800544c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005450:	ebb2 040a 	subs.w	r4, r2, sl
 8005454:	eb63 050b 	sbc.w	r5, r3, fp
 8005458:	f04f 0200 	mov.w	r2, #0
 800545c:	f04f 0300 	mov.w	r3, #0
 8005460:	00eb      	lsls	r3, r5, #3
 8005462:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005466:	00e2      	lsls	r2, r4, #3
 8005468:	4614      	mov	r4, r2
 800546a:	461d      	mov	r5, r3
 800546c:	4643      	mov	r3, r8
 800546e:	18e3      	adds	r3, r4, r3
 8005470:	603b      	str	r3, [r7, #0]
 8005472:	464b      	mov	r3, r9
 8005474:	eb45 0303 	adc.w	r3, r5, r3
 8005478:	607b      	str	r3, [r7, #4]
 800547a:	f04f 0200 	mov.w	r2, #0
 800547e:	f04f 0300 	mov.w	r3, #0
 8005482:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005486:	4629      	mov	r1, r5
 8005488:	028b      	lsls	r3, r1, #10
 800548a:	4621      	mov	r1, r4
 800548c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005490:	4621      	mov	r1, r4
 8005492:	028a      	lsls	r2, r1, #10
 8005494:	4610      	mov	r0, r2
 8005496:	4619      	mov	r1, r3
 8005498:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800549a:	2200      	movs	r2, #0
 800549c:	61bb      	str	r3, [r7, #24]
 800549e:	61fa      	str	r2, [r7, #28]
 80054a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054a4:	f7fa feec 	bl	8000280 <__aeabi_uldivmod>
 80054a8:	4602      	mov	r2, r0
 80054aa:	460b      	mov	r3, r1
 80054ac:	4613      	mov	r3, r2
 80054ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80054b0:	4b0b      	ldr	r3, [pc, #44]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	0c1b      	lsrs	r3, r3, #16
 80054b6:	f003 0303 	and.w	r3, r3, #3
 80054ba:	3301      	adds	r3, #1
 80054bc:	005b      	lsls	r3, r3, #1
 80054be:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80054c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80054c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80054c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054ca:	e002      	b.n	80054d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80054cc:	4b05      	ldr	r3, [pc, #20]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80054ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3750      	adds	r7, #80	@ 0x50
 80054d8:	46bd      	mov	sp, r7
 80054da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054de:	bf00      	nop
 80054e0:	40023800 	.word	0x40023800
 80054e4:	00f42400 	.word	0x00f42400
 80054e8:	007a1200 	.word	0x007a1200

080054ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054ec:	b480      	push	{r7}
 80054ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054f0:	4b03      	ldr	r3, [pc, #12]	@ (8005500 <HAL_RCC_GetHCLKFreq+0x14>)
 80054f2:	681b      	ldr	r3, [r3, #0]
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	20000000 	.word	0x20000000

08005504 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005508:	f7ff fff0 	bl	80054ec <HAL_RCC_GetHCLKFreq>
 800550c:	4602      	mov	r2, r0
 800550e:	4b05      	ldr	r3, [pc, #20]	@ (8005524 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	0a9b      	lsrs	r3, r3, #10
 8005514:	f003 0307 	and.w	r3, r3, #7
 8005518:	4903      	ldr	r1, [pc, #12]	@ (8005528 <HAL_RCC_GetPCLK1Freq+0x24>)
 800551a:	5ccb      	ldrb	r3, [r1, r3]
 800551c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005520:	4618      	mov	r0, r3
 8005522:	bd80      	pop	{r7, pc}
 8005524:	40023800 	.word	0x40023800
 8005528:	0800e9bc 	.word	0x0800e9bc

0800552c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005530:	f7ff ffdc 	bl	80054ec <HAL_RCC_GetHCLKFreq>
 8005534:	4602      	mov	r2, r0
 8005536:	4b05      	ldr	r3, [pc, #20]	@ (800554c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	0b5b      	lsrs	r3, r3, #13
 800553c:	f003 0307 	and.w	r3, r3, #7
 8005540:	4903      	ldr	r1, [pc, #12]	@ (8005550 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005542:	5ccb      	ldrb	r3, [r1, r3]
 8005544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005548:	4618      	mov	r0, r3
 800554a:	bd80      	pop	{r7, pc}
 800554c:	40023800 	.word	0x40023800
 8005550:	0800e9bc 	.word	0x0800e9bc

08005554 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800555c:	2300      	movs	r3, #0
 800555e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005560:	2300      	movs	r3, #0
 8005562:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0301 	and.w	r3, r3, #1
 800556c:	2b00      	cmp	r3, #0
 800556e:	d105      	bne.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005578:	2b00      	cmp	r3, #0
 800557a:	d035      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800557c:	4b62      	ldr	r3, [pc, #392]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800557e:	2200      	movs	r2, #0
 8005580:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005582:	f7fc fa6b 	bl	8001a5c <HAL_GetTick>
 8005586:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005588:	e008      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800558a:	f7fc fa67 	bl	8001a5c <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	2b02      	cmp	r3, #2
 8005596:	d901      	bls.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e0b0      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800559c:	4b5b      	ldr	r3, [pc, #364]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1f0      	bne.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	019a      	lsls	r2, r3, #6
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	071b      	lsls	r3, r3, #28
 80055b4:	4955      	ldr	r1, [pc, #340]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80055bc:	4b52      	ldr	r3, [pc, #328]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80055be:	2201      	movs	r2, #1
 80055c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80055c2:	f7fc fa4b 	bl	8001a5c <HAL_GetTick>
 80055c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80055c8:	e008      	b.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80055ca:	f7fc fa47 	bl	8001a5c <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	d901      	bls.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e090      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80055dc:	4b4b      	ldr	r3, [pc, #300]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d0f0      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 0302 	and.w	r3, r3, #2
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f000 8083 	beq.w	80056fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80055f6:	2300      	movs	r3, #0
 80055f8:	60fb      	str	r3, [r7, #12]
 80055fa:	4b44      	ldr	r3, [pc, #272]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fe:	4a43      	ldr	r2, [pc, #268]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005604:	6413      	str	r3, [r2, #64]	@ 0x40
 8005606:	4b41      	ldr	r3, [pc, #260]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800560a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800560e:	60fb      	str	r3, [r7, #12]
 8005610:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005612:	4b3f      	ldr	r3, [pc, #252]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a3e      	ldr	r2, [pc, #248]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005618:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800561c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800561e:	f7fc fa1d 	bl	8001a5c <HAL_GetTick>
 8005622:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005624:	e008      	b.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005626:	f7fc fa19 	bl	8001a5c <HAL_GetTick>
 800562a:	4602      	mov	r2, r0
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	2b02      	cmp	r3, #2
 8005632:	d901      	bls.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e062      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005638:	4b35      	ldr	r3, [pc, #212]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005640:	2b00      	cmp	r3, #0
 8005642:	d0f0      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005644:	4b31      	ldr	r3, [pc, #196]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005648:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800564c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d02f      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800565c:	693a      	ldr	r2, [r7, #16]
 800565e:	429a      	cmp	r2, r3
 8005660:	d028      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005662:	4b2a      	ldr	r3, [pc, #168]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005666:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800566a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800566c:	4b29      	ldr	r3, [pc, #164]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800566e:	2201      	movs	r2, #1
 8005670:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005672:	4b28      	ldr	r3, [pc, #160]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005674:	2200      	movs	r2, #0
 8005676:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005678:	4a24      	ldr	r2, [pc, #144]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800567e:	4b23      	ldr	r3, [pc, #140]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b01      	cmp	r3, #1
 8005688:	d114      	bne.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800568a:	f7fc f9e7 	bl	8001a5c <HAL_GetTick>
 800568e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005690:	e00a      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005692:	f7fc f9e3 	bl	8001a5c <HAL_GetTick>
 8005696:	4602      	mov	r2, r0
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d901      	bls.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e02a      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056a8:	4b18      	ldr	r3, [pc, #96]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ac:	f003 0302 	and.w	r3, r3, #2
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d0ee      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056c0:	d10d      	bne.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80056c2:	4b12      	ldr	r3, [pc, #72]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80056d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056d6:	490d      	ldr	r1, [pc, #52]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056d8:	4313      	orrs	r3, r2
 80056da:	608b      	str	r3, [r1, #8]
 80056dc:	e005      	b.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 80056de:	4b0b      	ldr	r3, [pc, #44]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	4a0a      	ldr	r2, [pc, #40]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056e4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80056e8:	6093      	str	r3, [r2, #8]
 80056ea:	4b08      	ldr	r3, [pc, #32]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056ec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056f6:	4905      	ldr	r1, [pc, #20]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3718      	adds	r7, #24
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	42470068 	.word	0x42470068
 800570c:	40023800 	.word	0x40023800
 8005710:	40007000 	.word	0x40007000
 8005714:	42470e40 	.word	0x42470e40

08005718 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005718:	b480      	push	{r7}
 800571a:	b087      	sub	sp, #28
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005720:	2300      	movs	r3, #0
 8005722:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005724:	2300      	movs	r3, #0
 8005726:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005728:	2300      	movs	r3, #0
 800572a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800572c:	2300      	movs	r3, #0
 800572e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b01      	cmp	r3, #1
 8005734:	d13f      	bne.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005736:	4b24      	ldr	r3, [pc, #144]	@ (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800573e:	60fb      	str	r3, [r7, #12]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d006      	beq.n	8005754 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800574c:	d12f      	bne.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800574e:	4b1f      	ldr	r3, [pc, #124]	@ (80057cc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005750:	617b      	str	r3, [r7, #20]
          break;
 8005752:	e02f      	b.n	80057b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005754:	4b1c      	ldr	r3, [pc, #112]	@ (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800575c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005760:	d108      	bne.n	8005774 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005762:	4b19      	ldr	r3, [pc, #100]	@ (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800576a:	4a19      	ldr	r2, [pc, #100]	@ (80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800576c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005770:	613b      	str	r3, [r7, #16]
 8005772:	e007      	b.n	8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005774:	4b14      	ldr	r3, [pc, #80]	@ (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800577c:	4a15      	ldr	r2, [pc, #84]	@ (80057d4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800577e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005782:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005784:	4b10      	ldr	r3, [pc, #64]	@ (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005786:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800578a:	099b      	lsrs	r3, r3, #6
 800578c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	fb02 f303 	mul.w	r3, r2, r3
 8005796:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005798:	4b0b      	ldr	r3, [pc, #44]	@ (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800579a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800579e:	0f1b      	lsrs	r3, r3, #28
 80057a0:	f003 0307 	and.w	r3, r3, #7
 80057a4:	68ba      	ldr	r2, [r7, #8]
 80057a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057aa:	617b      	str	r3, [r7, #20]
          break;
 80057ac:	e002      	b.n	80057b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80057ae:	2300      	movs	r3, #0
 80057b0:	617b      	str	r3, [r7, #20]
          break;
 80057b2:	bf00      	nop
        }
      }
      break;
 80057b4:	e000      	b.n	80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80057b6:	bf00      	nop
    }
  }
  return frequency;
 80057b8:	697b      	ldr	r3, [r7, #20]
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	371c      	adds	r7, #28
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	40023800 	.word	0x40023800
 80057cc:	00bb8000 	.word	0x00bb8000
 80057d0:	007a1200 	.word	0x007a1200
 80057d4:	00f42400 	.word	0x00f42400

080057d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b082      	sub	sp, #8
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d101      	bne.n	80057ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e07b      	b.n	80058e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d108      	bne.n	8005804 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057fa:	d009      	beq.n	8005810 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	61da      	str	r2, [r3, #28]
 8005802:	e005      	b.n	8005810 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d106      	bne.n	8005830 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f7fb fe3c 	bl	80014a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2202      	movs	r2, #2
 8005834:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005846:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005858:	431a      	orrs	r2, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005862:	431a      	orrs	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	f003 0302 	and.w	r3, r3, #2
 800586c:	431a      	orrs	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	431a      	orrs	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005880:	431a      	orrs	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	69db      	ldr	r3, [r3, #28]
 8005886:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a1b      	ldr	r3, [r3, #32]
 8005890:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005894:	ea42 0103 	orr.w	r1, r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800589c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	430a      	orrs	r2, r1
 80058a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	0c1b      	lsrs	r3, r3, #16
 80058ae:	f003 0104 	and.w	r1, r3, #4
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b6:	f003 0210 	and.w	r2, r3, #16
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	430a      	orrs	r2, r1
 80058c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	69da      	ldr	r2, [r3, #28]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3708      	adds	r7, #8
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b082      	sub	sp, #8
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d101      	bne.n	80058fc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	e041      	b.n	8005980 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005902:	b2db      	uxtb	r3, r3
 8005904:	2b00      	cmp	r3, #0
 8005906:	d106      	bne.n	8005916 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	f7fb fe11 	bl	8001538 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2202      	movs	r2, #2
 800591a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	3304      	adds	r3, #4
 8005926:	4619      	mov	r1, r3
 8005928:	4610      	mov	r0, r2
 800592a:	f000 fc63 	bl	80061f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2201      	movs	r2, #1
 800593a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2201      	movs	r2, #1
 800594a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2201      	movs	r2, #1
 8005952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2201      	movs	r2, #1
 800595a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2201      	movs	r2, #1
 800596a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2201      	movs	r2, #1
 8005972:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2201      	movs	r2, #1
 800597a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3708      	adds	r7, #8
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005988:	b480      	push	{r7}
 800598a:	b085      	sub	sp, #20
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b01      	cmp	r3, #1
 800599a:	d001      	beq.n	80059a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e046      	b.n	8005a2e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2202      	movs	r2, #2
 80059a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a23      	ldr	r2, [pc, #140]	@ (8005a3c <HAL_TIM_Base_Start+0xb4>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d022      	beq.n	80059f8 <HAL_TIM_Base_Start+0x70>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059ba:	d01d      	beq.n	80059f8 <HAL_TIM_Base_Start+0x70>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005a40 <HAL_TIM_Base_Start+0xb8>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d018      	beq.n	80059f8 <HAL_TIM_Base_Start+0x70>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005a44 <HAL_TIM_Base_Start+0xbc>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d013      	beq.n	80059f8 <HAL_TIM_Base_Start+0x70>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005a48 <HAL_TIM_Base_Start+0xc0>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d00e      	beq.n	80059f8 <HAL_TIM_Base_Start+0x70>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a1b      	ldr	r2, [pc, #108]	@ (8005a4c <HAL_TIM_Base_Start+0xc4>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d009      	beq.n	80059f8 <HAL_TIM_Base_Start+0x70>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a19      	ldr	r2, [pc, #100]	@ (8005a50 <HAL_TIM_Base_Start+0xc8>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d004      	beq.n	80059f8 <HAL_TIM_Base_Start+0x70>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a18      	ldr	r2, [pc, #96]	@ (8005a54 <HAL_TIM_Base_Start+0xcc>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d111      	bne.n	8005a1c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	f003 0307 	and.w	r3, r3, #7
 8005a02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2b06      	cmp	r3, #6
 8005a08:	d010      	beq.n	8005a2c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f042 0201 	orr.w	r2, r2, #1
 8005a18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a1a:	e007      	b.n	8005a2c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f042 0201 	orr.w	r2, r2, #1
 8005a2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a2c:	2300      	movs	r3, #0
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3714      	adds	r7, #20
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	40010000 	.word	0x40010000
 8005a40:	40000400 	.word	0x40000400
 8005a44:	40000800 	.word	0x40000800
 8005a48:	40000c00 	.word	0x40000c00
 8005a4c:	40010400 	.word	0x40010400
 8005a50:	40014000 	.word	0x40014000
 8005a54:	40001800 	.word	0x40001800

08005a58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d101      	bne.n	8005a6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e041      	b.n	8005aee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d106      	bne.n	8005a84 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 f839 	bl	8005af6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2202      	movs	r2, #2
 8005a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	3304      	adds	r3, #4
 8005a94:	4619      	mov	r1, r3
 8005a96:	4610      	mov	r0, r2
 8005a98:	f000 fbac 	bl	80061f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3708      	adds	r7, #8
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005af6:	b480      	push	{r7}
 8005af8:	b083      	sub	sp, #12
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005afe:	bf00      	nop
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
	...

08005b0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d109      	bne.n	8005b30 <HAL_TIM_PWM_Start+0x24>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	bf14      	ite	ne
 8005b28:	2301      	movne	r3, #1
 8005b2a:	2300      	moveq	r3, #0
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	e022      	b.n	8005b76 <HAL_TIM_PWM_Start+0x6a>
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d109      	bne.n	8005b4a <HAL_TIM_PWM_Start+0x3e>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	bf14      	ite	ne
 8005b42:	2301      	movne	r3, #1
 8005b44:	2300      	moveq	r3, #0
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	e015      	b.n	8005b76 <HAL_TIM_PWM_Start+0x6a>
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	2b08      	cmp	r3, #8
 8005b4e:	d109      	bne.n	8005b64 <HAL_TIM_PWM_Start+0x58>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	bf14      	ite	ne
 8005b5c:	2301      	movne	r3, #1
 8005b5e:	2300      	moveq	r3, #0
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	e008      	b.n	8005b76 <HAL_TIM_PWM_Start+0x6a>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	bf14      	ite	ne
 8005b70:	2301      	movne	r3, #1
 8005b72:	2300      	moveq	r3, #0
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d001      	beq.n	8005b7e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e07c      	b.n	8005c78 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d104      	bne.n	8005b8e <HAL_TIM_PWM_Start+0x82>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2202      	movs	r2, #2
 8005b88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b8c:	e013      	b.n	8005bb6 <HAL_TIM_PWM_Start+0xaa>
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	2b04      	cmp	r3, #4
 8005b92:	d104      	bne.n	8005b9e <HAL_TIM_PWM_Start+0x92>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2202      	movs	r2, #2
 8005b98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b9c:	e00b      	b.n	8005bb6 <HAL_TIM_PWM_Start+0xaa>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	2b08      	cmp	r3, #8
 8005ba2:	d104      	bne.n	8005bae <HAL_TIM_PWM_Start+0xa2>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bac:	e003      	b.n	8005bb6 <HAL_TIM_PWM_Start+0xaa>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2202      	movs	r2, #2
 8005bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	6839      	ldr	r1, [r7, #0]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f000 fe08 	bl	80067d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8005c80 <HAL_TIM_PWM_Start+0x174>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d004      	beq.n	8005bd8 <HAL_TIM_PWM_Start+0xcc>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a2c      	ldr	r2, [pc, #176]	@ (8005c84 <HAL_TIM_PWM_Start+0x178>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d101      	bne.n	8005bdc <HAL_TIM_PWM_Start+0xd0>
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e000      	b.n	8005bde <HAL_TIM_PWM_Start+0xd2>
 8005bdc:	2300      	movs	r3, #0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d007      	beq.n	8005bf2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bf0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a22      	ldr	r2, [pc, #136]	@ (8005c80 <HAL_TIM_PWM_Start+0x174>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d022      	beq.n	8005c42 <HAL_TIM_PWM_Start+0x136>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c04:	d01d      	beq.n	8005c42 <HAL_TIM_PWM_Start+0x136>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a1f      	ldr	r2, [pc, #124]	@ (8005c88 <HAL_TIM_PWM_Start+0x17c>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d018      	beq.n	8005c42 <HAL_TIM_PWM_Start+0x136>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a1d      	ldr	r2, [pc, #116]	@ (8005c8c <HAL_TIM_PWM_Start+0x180>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d013      	beq.n	8005c42 <HAL_TIM_PWM_Start+0x136>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8005c90 <HAL_TIM_PWM_Start+0x184>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d00e      	beq.n	8005c42 <HAL_TIM_PWM_Start+0x136>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a16      	ldr	r2, [pc, #88]	@ (8005c84 <HAL_TIM_PWM_Start+0x178>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d009      	beq.n	8005c42 <HAL_TIM_PWM_Start+0x136>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a18      	ldr	r2, [pc, #96]	@ (8005c94 <HAL_TIM_PWM_Start+0x188>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d004      	beq.n	8005c42 <HAL_TIM_PWM_Start+0x136>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a16      	ldr	r2, [pc, #88]	@ (8005c98 <HAL_TIM_PWM_Start+0x18c>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d111      	bne.n	8005c66 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f003 0307 	and.w	r3, r3, #7
 8005c4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2b06      	cmp	r3, #6
 8005c52:	d010      	beq.n	8005c76 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f042 0201 	orr.w	r2, r2, #1
 8005c62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c64:	e007      	b.n	8005c76 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f042 0201 	orr.w	r2, r2, #1
 8005c74:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3710      	adds	r7, #16
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	40010000 	.word	0x40010000
 8005c84:	40010400 	.word	0x40010400
 8005c88:	40000400 	.word	0x40000400
 8005c8c:	40000800 	.word	0x40000800
 8005c90:	40000c00 	.word	0x40000c00
 8005c94:	40014000 	.word	0x40014000
 8005c98:	40001800 	.word	0x40001800

08005c9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	f003 0302 	and.w	r3, r3, #2
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d020      	beq.n	8005d00 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f003 0302 	and.w	r3, r3, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d01b      	beq.n	8005d00 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f06f 0202 	mvn.w	r2, #2
 8005cd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	f003 0303 	and.w	r3, r3, #3
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f000 fa65 	bl	80061b6 <HAL_TIM_IC_CaptureCallback>
 8005cec:	e005      	b.n	8005cfa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 fa57 	bl	80061a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f000 fa68 	bl	80061ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	f003 0304 	and.w	r3, r3, #4
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d020      	beq.n	8005d4c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f003 0304 	and.w	r3, r3, #4
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d01b      	beq.n	8005d4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f06f 0204 	mvn.w	r2, #4
 8005d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2202      	movs	r2, #2
 8005d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d003      	beq.n	8005d3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 fa3f 	bl	80061b6 <HAL_TIM_IC_CaptureCallback>
 8005d38:	e005      	b.n	8005d46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 fa31 	bl	80061a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f000 fa42 	bl	80061ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	f003 0308 	and.w	r3, r3, #8
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d020      	beq.n	8005d98 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f003 0308 	and.w	r3, r3, #8
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d01b      	beq.n	8005d98 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f06f 0208 	mvn.w	r2, #8
 8005d68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2204      	movs	r2, #4
 8005d6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	69db      	ldr	r3, [r3, #28]
 8005d76:	f003 0303 	and.w	r3, r3, #3
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d003      	beq.n	8005d86 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 fa19 	bl	80061b6 <HAL_TIM_IC_CaptureCallback>
 8005d84:	e005      	b.n	8005d92 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 fa0b 	bl	80061a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 fa1c 	bl	80061ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	f003 0310 	and.w	r3, r3, #16
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d020      	beq.n	8005de4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f003 0310 	and.w	r3, r3, #16
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d01b      	beq.n	8005de4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f06f 0210 	mvn.w	r2, #16
 8005db4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2208      	movs	r2, #8
 8005dba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	69db      	ldr	r3, [r3, #28]
 8005dc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d003      	beq.n	8005dd2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 f9f3 	bl	80061b6 <HAL_TIM_IC_CaptureCallback>
 8005dd0:	e005      	b.n	8005dde <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 f9e5 	bl	80061a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f000 f9f6 	bl	80061ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	f003 0301 	and.w	r3, r3, #1
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00c      	beq.n	8005e08 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f003 0301 	and.w	r3, r3, #1
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d007      	beq.n	8005e08 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f06f 0201 	mvn.w	r2, #1
 8005e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 f9c3 	bl	800618e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00c      	beq.n	8005e2c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d007      	beq.n	8005e2c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 fd80 	bl	800692c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00c      	beq.n	8005e50 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d007      	beq.n	8005e50 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 f9c7 	bl	80061de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	f003 0320 	and.w	r3, r3, #32
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00c      	beq.n	8005e74 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f003 0320 	and.w	r3, r3, #32
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d007      	beq.n	8005e74 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f06f 0220 	mvn.w	r2, #32
 8005e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 fd52 	bl	8006918 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e74:	bf00      	nop
 8005e76:	3710      	adds	r7, #16
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b086      	sub	sp, #24
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	60b9      	str	r1, [r7, #8]
 8005e86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d101      	bne.n	8005e9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e96:	2302      	movs	r3, #2
 8005e98:	e0ae      	b.n	8005ff8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2b0c      	cmp	r3, #12
 8005ea6:	f200 809f 	bhi.w	8005fe8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005eaa:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb0:	08005ee5 	.word	0x08005ee5
 8005eb4:	08005fe9 	.word	0x08005fe9
 8005eb8:	08005fe9 	.word	0x08005fe9
 8005ebc:	08005fe9 	.word	0x08005fe9
 8005ec0:	08005f25 	.word	0x08005f25
 8005ec4:	08005fe9 	.word	0x08005fe9
 8005ec8:	08005fe9 	.word	0x08005fe9
 8005ecc:	08005fe9 	.word	0x08005fe9
 8005ed0:	08005f67 	.word	0x08005f67
 8005ed4:	08005fe9 	.word	0x08005fe9
 8005ed8:	08005fe9 	.word	0x08005fe9
 8005edc:	08005fe9 	.word	0x08005fe9
 8005ee0:	08005fa7 	.word	0x08005fa7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	68b9      	ldr	r1, [r7, #8]
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 fa28 	bl	8006340 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	699a      	ldr	r2, [r3, #24]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f042 0208 	orr.w	r2, r2, #8
 8005efe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	699a      	ldr	r2, [r3, #24]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f022 0204 	bic.w	r2, r2, #4
 8005f0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	6999      	ldr	r1, [r3, #24]
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	691a      	ldr	r2, [r3, #16]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	619a      	str	r2, [r3, #24]
      break;
 8005f22:	e064      	b.n	8005fee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68b9      	ldr	r1, [r7, #8]
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f000 fa78 	bl	8006420 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	699a      	ldr	r2, [r3, #24]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	699a      	ldr	r2, [r3, #24]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	6999      	ldr	r1, [r3, #24]
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	021a      	lsls	r2, r3, #8
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	430a      	orrs	r2, r1
 8005f62:	619a      	str	r2, [r3, #24]
      break;
 8005f64:	e043      	b.n	8005fee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68b9      	ldr	r1, [r7, #8]
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f000 facd 	bl	800650c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	69da      	ldr	r2, [r3, #28]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f042 0208 	orr.w	r2, r2, #8
 8005f80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	69da      	ldr	r2, [r3, #28]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 0204 	bic.w	r2, r2, #4
 8005f90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	69d9      	ldr	r1, [r3, #28]
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	691a      	ldr	r2, [r3, #16]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	430a      	orrs	r2, r1
 8005fa2:	61da      	str	r2, [r3, #28]
      break;
 8005fa4:	e023      	b.n	8005fee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68b9      	ldr	r1, [r7, #8]
 8005fac:	4618      	mov	r0, r3
 8005fae:	f000 fb21 	bl	80065f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	69da      	ldr	r2, [r3, #28]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	69da      	ldr	r2, [r3, #28]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	69d9      	ldr	r1, [r3, #28]
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	021a      	lsls	r2, r3, #8
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	61da      	str	r2, [r3, #28]
      break;
 8005fe6:	e002      	b.n	8005fee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	75fb      	strb	r3, [r7, #23]
      break;
 8005fec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ff6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3718      	adds	r7, #24
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800600a:	2300      	movs	r3, #0
 800600c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006014:	2b01      	cmp	r3, #1
 8006016:	d101      	bne.n	800601c <HAL_TIM_ConfigClockSource+0x1c>
 8006018:	2302      	movs	r3, #2
 800601a:	e0b4      	b.n	8006186 <HAL_TIM_ConfigClockSource+0x186>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2202      	movs	r2, #2
 8006028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800603a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006042:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	68ba      	ldr	r2, [r7, #8]
 800604a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006054:	d03e      	beq.n	80060d4 <HAL_TIM_ConfigClockSource+0xd4>
 8006056:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800605a:	f200 8087 	bhi.w	800616c <HAL_TIM_ConfigClockSource+0x16c>
 800605e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006062:	f000 8086 	beq.w	8006172 <HAL_TIM_ConfigClockSource+0x172>
 8006066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800606a:	d87f      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x16c>
 800606c:	2b70      	cmp	r3, #112	@ 0x70
 800606e:	d01a      	beq.n	80060a6 <HAL_TIM_ConfigClockSource+0xa6>
 8006070:	2b70      	cmp	r3, #112	@ 0x70
 8006072:	d87b      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x16c>
 8006074:	2b60      	cmp	r3, #96	@ 0x60
 8006076:	d050      	beq.n	800611a <HAL_TIM_ConfigClockSource+0x11a>
 8006078:	2b60      	cmp	r3, #96	@ 0x60
 800607a:	d877      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x16c>
 800607c:	2b50      	cmp	r3, #80	@ 0x50
 800607e:	d03c      	beq.n	80060fa <HAL_TIM_ConfigClockSource+0xfa>
 8006080:	2b50      	cmp	r3, #80	@ 0x50
 8006082:	d873      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x16c>
 8006084:	2b40      	cmp	r3, #64	@ 0x40
 8006086:	d058      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x13a>
 8006088:	2b40      	cmp	r3, #64	@ 0x40
 800608a:	d86f      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x16c>
 800608c:	2b30      	cmp	r3, #48	@ 0x30
 800608e:	d064      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x15a>
 8006090:	2b30      	cmp	r3, #48	@ 0x30
 8006092:	d86b      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x16c>
 8006094:	2b20      	cmp	r3, #32
 8006096:	d060      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x15a>
 8006098:	2b20      	cmp	r3, #32
 800609a:	d867      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x16c>
 800609c:	2b00      	cmp	r3, #0
 800609e:	d05c      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x15a>
 80060a0:	2b10      	cmp	r3, #16
 80060a2:	d05a      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x15a>
 80060a4:	e062      	b.n	800616c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060b6:	f000 fb6d 	bl	8006794 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68ba      	ldr	r2, [r7, #8]
 80060d0:	609a      	str	r2, [r3, #8]
      break;
 80060d2:	e04f      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060e4:	f000 fb56 	bl	8006794 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689a      	ldr	r2, [r3, #8]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060f6:	609a      	str	r2, [r3, #8]
      break;
 80060f8:	e03c      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006106:	461a      	mov	r2, r3
 8006108:	f000 faca 	bl	80066a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2150      	movs	r1, #80	@ 0x50
 8006112:	4618      	mov	r0, r3
 8006114:	f000 fb23 	bl	800675e <TIM_ITRx_SetConfig>
      break;
 8006118:	e02c      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006126:	461a      	mov	r2, r3
 8006128:	f000 fae9 	bl	80066fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2160      	movs	r1, #96	@ 0x60
 8006132:	4618      	mov	r0, r3
 8006134:	f000 fb13 	bl	800675e <TIM_ITRx_SetConfig>
      break;
 8006138:	e01c      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006146:	461a      	mov	r2, r3
 8006148:	f000 faaa 	bl	80066a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2140      	movs	r1, #64	@ 0x40
 8006152:	4618      	mov	r0, r3
 8006154:	f000 fb03 	bl	800675e <TIM_ITRx_SetConfig>
      break;
 8006158:	e00c      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4619      	mov	r1, r3
 8006164:	4610      	mov	r0, r2
 8006166:	f000 fafa 	bl	800675e <TIM_ITRx_SetConfig>
      break;
 800616a:	e003      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	73fb      	strb	r3, [r7, #15]
      break;
 8006170:	e000      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006172:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006184:	7bfb      	ldrb	r3, [r7, #15]
}
 8006186:	4618      	mov	r0, r3
 8006188:	3710      	adds	r7, #16
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}

0800618e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800618e:	b480      	push	{r7}
 8006190:	b083      	sub	sp, #12
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006196:	bf00      	nop
 8006198:	370c      	adds	r7, #12
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr

080061a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b083      	sub	sp, #12
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061aa:	bf00      	nop
 80061ac:	370c      	adds	r7, #12
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b083      	sub	sp, #12
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061be:	bf00      	nop
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b083      	sub	sp, #12
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061d2:	bf00      	nop
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061de:	b480      	push	{r7}
 80061e0:	b083      	sub	sp, #12
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061e6:	bf00      	nop
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
	...

080061f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a43      	ldr	r2, [pc, #268]	@ (8006314 <TIM_Base_SetConfig+0x120>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d013      	beq.n	8006234 <TIM_Base_SetConfig+0x40>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006212:	d00f      	beq.n	8006234 <TIM_Base_SetConfig+0x40>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	4a40      	ldr	r2, [pc, #256]	@ (8006318 <TIM_Base_SetConfig+0x124>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d00b      	beq.n	8006234 <TIM_Base_SetConfig+0x40>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a3f      	ldr	r2, [pc, #252]	@ (800631c <TIM_Base_SetConfig+0x128>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d007      	beq.n	8006234 <TIM_Base_SetConfig+0x40>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4a3e      	ldr	r2, [pc, #248]	@ (8006320 <TIM_Base_SetConfig+0x12c>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d003      	beq.n	8006234 <TIM_Base_SetConfig+0x40>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a3d      	ldr	r2, [pc, #244]	@ (8006324 <TIM_Base_SetConfig+0x130>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d108      	bne.n	8006246 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800623a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	4313      	orrs	r3, r2
 8006244:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a32      	ldr	r2, [pc, #200]	@ (8006314 <TIM_Base_SetConfig+0x120>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d02b      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006254:	d027      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a2f      	ldr	r2, [pc, #188]	@ (8006318 <TIM_Base_SetConfig+0x124>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d023      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a2e      	ldr	r2, [pc, #184]	@ (800631c <TIM_Base_SetConfig+0x128>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d01f      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a2d      	ldr	r2, [pc, #180]	@ (8006320 <TIM_Base_SetConfig+0x12c>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d01b      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a2c      	ldr	r2, [pc, #176]	@ (8006324 <TIM_Base_SetConfig+0x130>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d017      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a2b      	ldr	r2, [pc, #172]	@ (8006328 <TIM_Base_SetConfig+0x134>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d013      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a2a      	ldr	r2, [pc, #168]	@ (800632c <TIM_Base_SetConfig+0x138>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d00f      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a29      	ldr	r2, [pc, #164]	@ (8006330 <TIM_Base_SetConfig+0x13c>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d00b      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a28      	ldr	r2, [pc, #160]	@ (8006334 <TIM_Base_SetConfig+0x140>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d007      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a27      	ldr	r2, [pc, #156]	@ (8006338 <TIM_Base_SetConfig+0x144>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d003      	beq.n	80062a6 <TIM_Base_SetConfig+0xb2>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a26      	ldr	r2, [pc, #152]	@ (800633c <TIM_Base_SetConfig+0x148>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d108      	bne.n	80062b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	695b      	ldr	r3, [r3, #20]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	689a      	ldr	r2, [r3, #8]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a0e      	ldr	r2, [pc, #56]	@ (8006314 <TIM_Base_SetConfig+0x120>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d003      	beq.n	80062e6 <TIM_Base_SetConfig+0xf2>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a10      	ldr	r2, [pc, #64]	@ (8006324 <TIM_Base_SetConfig+0x130>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d103      	bne.n	80062ee <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	691a      	ldr	r2, [r3, #16]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f043 0204 	orr.w	r2, r3, #4
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2201      	movs	r2, #1
 80062fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	68fa      	ldr	r2, [r7, #12]
 8006304:	601a      	str	r2, [r3, #0]
}
 8006306:	bf00      	nop
 8006308:	3714      	adds	r7, #20
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop
 8006314:	40010000 	.word	0x40010000
 8006318:	40000400 	.word	0x40000400
 800631c:	40000800 	.word	0x40000800
 8006320:	40000c00 	.word	0x40000c00
 8006324:	40010400 	.word	0x40010400
 8006328:	40014000 	.word	0x40014000
 800632c:	40014400 	.word	0x40014400
 8006330:	40014800 	.word	0x40014800
 8006334:	40001800 	.word	0x40001800
 8006338:	40001c00 	.word	0x40001c00
 800633c:	40002000 	.word	0x40002000

08006340 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006340:	b480      	push	{r7}
 8006342:	b087      	sub	sp, #28
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6a1b      	ldr	r3, [r3, #32]
 800634e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6a1b      	ldr	r3, [r3, #32]
 8006354:	f023 0201 	bic.w	r2, r3, #1
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800636e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f023 0303 	bic.w	r3, r3, #3
 8006376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	68fa      	ldr	r2, [r7, #12]
 800637e:	4313      	orrs	r3, r2
 8006380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	f023 0302 	bic.w	r3, r3, #2
 8006388:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	697a      	ldr	r2, [r7, #20]
 8006390:	4313      	orrs	r3, r2
 8006392:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a20      	ldr	r2, [pc, #128]	@ (8006418 <TIM_OC1_SetConfig+0xd8>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d003      	beq.n	80063a4 <TIM_OC1_SetConfig+0x64>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a1f      	ldr	r2, [pc, #124]	@ (800641c <TIM_OC1_SetConfig+0xdc>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d10c      	bne.n	80063be <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	f023 0308 	bic.w	r3, r3, #8
 80063aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	697a      	ldr	r2, [r7, #20]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	f023 0304 	bic.w	r3, r3, #4
 80063bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a15      	ldr	r2, [pc, #84]	@ (8006418 <TIM_OC1_SetConfig+0xd8>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d003      	beq.n	80063ce <TIM_OC1_SetConfig+0x8e>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a14      	ldr	r2, [pc, #80]	@ (800641c <TIM_OC1_SetConfig+0xdc>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d111      	bne.n	80063f2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	693a      	ldr	r2, [r7, #16]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	693a      	ldr	r2, [r7, #16]
 80063ee:	4313      	orrs	r3, r2
 80063f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	693a      	ldr	r2, [r7, #16]
 80063f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	68fa      	ldr	r2, [r7, #12]
 80063fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	685a      	ldr	r2, [r3, #4]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	697a      	ldr	r2, [r7, #20]
 800640a:	621a      	str	r2, [r3, #32]
}
 800640c:	bf00      	nop
 800640e:	371c      	adds	r7, #28
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr
 8006418:	40010000 	.word	0x40010000
 800641c:	40010400 	.word	0x40010400

08006420 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006420:	b480      	push	{r7}
 8006422:	b087      	sub	sp, #28
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a1b      	ldr	r3, [r3, #32]
 800642e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6a1b      	ldr	r3, [r3, #32]
 8006434:	f023 0210 	bic.w	r2, r3, #16
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	699b      	ldr	r3, [r3, #24]
 8006446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800644e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006456:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	021b      	lsls	r3, r3, #8
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	4313      	orrs	r3, r2
 8006462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	f023 0320 	bic.w	r3, r3, #32
 800646a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	011b      	lsls	r3, r3, #4
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	4313      	orrs	r3, r2
 8006476:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	4a22      	ldr	r2, [pc, #136]	@ (8006504 <TIM_OC2_SetConfig+0xe4>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d003      	beq.n	8006488 <TIM_OC2_SetConfig+0x68>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	4a21      	ldr	r2, [pc, #132]	@ (8006508 <TIM_OC2_SetConfig+0xe8>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d10d      	bne.n	80064a4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800648e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	011b      	lsls	r3, r3, #4
 8006496:	697a      	ldr	r2, [r7, #20]
 8006498:	4313      	orrs	r3, r2
 800649a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a17      	ldr	r2, [pc, #92]	@ (8006504 <TIM_OC2_SetConfig+0xe4>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d003      	beq.n	80064b4 <TIM_OC2_SetConfig+0x94>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	4a16      	ldr	r2, [pc, #88]	@ (8006508 <TIM_OC2_SetConfig+0xe8>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d113      	bne.n	80064dc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80064ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80064c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	695b      	ldr	r3, [r3, #20]
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	693a      	ldr	r2, [r7, #16]
 80064cc:	4313      	orrs	r3, r2
 80064ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	4313      	orrs	r3, r2
 80064da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	693a      	ldr	r2, [r7, #16]
 80064e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	685a      	ldr	r2, [r3, #4]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	697a      	ldr	r2, [r7, #20]
 80064f4:	621a      	str	r2, [r3, #32]
}
 80064f6:	bf00      	nop
 80064f8:	371c      	adds	r7, #28
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	40010000 	.word	0x40010000
 8006508:	40010400 	.word	0x40010400

0800650c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800650c:	b480      	push	{r7}
 800650e:	b087      	sub	sp, #28
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a1b      	ldr	r3, [r3, #32]
 8006520:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	69db      	ldr	r3, [r3, #28]
 8006532:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800653a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f023 0303 	bic.w	r3, r3, #3
 8006542:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	4313      	orrs	r3, r2
 800654c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006554:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	021b      	lsls	r3, r3, #8
 800655c:	697a      	ldr	r2, [r7, #20]
 800655e:	4313      	orrs	r3, r2
 8006560:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a21      	ldr	r2, [pc, #132]	@ (80065ec <TIM_OC3_SetConfig+0xe0>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d003      	beq.n	8006572 <TIM_OC3_SetConfig+0x66>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a20      	ldr	r2, [pc, #128]	@ (80065f0 <TIM_OC3_SetConfig+0xe4>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d10d      	bne.n	800658e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006578:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	68db      	ldr	r3, [r3, #12]
 800657e:	021b      	lsls	r3, r3, #8
 8006580:	697a      	ldr	r2, [r7, #20]
 8006582:	4313      	orrs	r3, r2
 8006584:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800658c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a16      	ldr	r2, [pc, #88]	@ (80065ec <TIM_OC3_SetConfig+0xe0>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d003      	beq.n	800659e <TIM_OC3_SetConfig+0x92>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	4a15      	ldr	r2, [pc, #84]	@ (80065f0 <TIM_OC3_SetConfig+0xe4>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d113      	bne.n	80065c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	695b      	ldr	r3, [r3, #20]
 80065b2:	011b      	lsls	r3, r3, #4
 80065b4:	693a      	ldr	r2, [r7, #16]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	699b      	ldr	r3, [r3, #24]
 80065be:	011b      	lsls	r3, r3, #4
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	693a      	ldr	r2, [r7, #16]
 80065ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	685a      	ldr	r2, [r3, #4]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	697a      	ldr	r2, [r7, #20]
 80065de:	621a      	str	r2, [r3, #32]
}
 80065e0:	bf00      	nop
 80065e2:	371c      	adds	r7, #28
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr
 80065ec:	40010000 	.word	0x40010000
 80065f0:	40010400 	.word	0x40010400

080065f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b087      	sub	sp, #28
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a1b      	ldr	r3, [r3, #32]
 8006602:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6a1b      	ldr	r3, [r3, #32]
 8006608:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	69db      	ldr	r3, [r3, #28]
 800661a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800662a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	021b      	lsls	r3, r3, #8
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	4313      	orrs	r3, r2
 8006636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800663e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	031b      	lsls	r3, r3, #12
 8006646:	693a      	ldr	r2, [r7, #16]
 8006648:	4313      	orrs	r3, r2
 800664a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a12      	ldr	r2, [pc, #72]	@ (8006698 <TIM_OC4_SetConfig+0xa4>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d003      	beq.n	800665c <TIM_OC4_SetConfig+0x68>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	4a11      	ldr	r2, [pc, #68]	@ (800669c <TIM_OC4_SetConfig+0xa8>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d109      	bne.n	8006670 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006662:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	695b      	ldr	r3, [r3, #20]
 8006668:	019b      	lsls	r3, r3, #6
 800666a:	697a      	ldr	r2, [r7, #20]
 800666c:	4313      	orrs	r3, r2
 800666e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	697a      	ldr	r2, [r7, #20]
 8006674:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	685a      	ldr	r2, [r3, #4]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	693a      	ldr	r2, [r7, #16]
 8006688:	621a      	str	r2, [r3, #32]
}
 800668a:	bf00      	nop
 800668c:	371c      	adds	r7, #28
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop
 8006698:	40010000 	.word	0x40010000
 800669c:	40010400 	.word	0x40010400

080066a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b087      	sub	sp, #28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	60b9      	str	r1, [r7, #8]
 80066aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6a1b      	ldr	r3, [r3, #32]
 80066b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6a1b      	ldr	r3, [r3, #32]
 80066b6:	f023 0201 	bic.w	r2, r3, #1
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	699b      	ldr	r3, [r3, #24]
 80066c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	011b      	lsls	r3, r3, #4
 80066d0:	693a      	ldr	r2, [r7, #16]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	f023 030a 	bic.w	r3, r3, #10
 80066dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066de:	697a      	ldr	r2, [r7, #20]
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	621a      	str	r2, [r3, #32]
}
 80066f2:	bf00      	nop
 80066f4:	371c      	adds	r7, #28
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr

080066fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066fe:	b480      	push	{r7}
 8006700:	b087      	sub	sp, #28
 8006702:	af00      	add	r7, sp, #0
 8006704:	60f8      	str	r0, [r7, #12]
 8006706:	60b9      	str	r1, [r7, #8]
 8006708:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6a1b      	ldr	r3, [r3, #32]
 800670e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6a1b      	ldr	r3, [r3, #32]
 8006714:	f023 0210 	bic.w	r2, r3, #16
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	699b      	ldr	r3, [r3, #24]
 8006720:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006728:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	031b      	lsls	r3, r3, #12
 800672e:	693a      	ldr	r2, [r7, #16]
 8006730:	4313      	orrs	r3, r2
 8006732:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800673a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	011b      	lsls	r3, r3, #4
 8006740:	697a      	ldr	r2, [r7, #20]
 8006742:	4313      	orrs	r3, r2
 8006744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	697a      	ldr	r2, [r7, #20]
 8006750:	621a      	str	r2, [r3, #32]
}
 8006752:	bf00      	nop
 8006754:	371c      	adds	r7, #28
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr

0800675e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800675e:	b480      	push	{r7}
 8006760:	b085      	sub	sp, #20
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
 8006766:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006774:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006776:	683a      	ldr	r2, [r7, #0]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	4313      	orrs	r3, r2
 800677c:	f043 0307 	orr.w	r3, r3, #7
 8006780:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	609a      	str	r2, [r3, #8]
}
 8006788:	bf00      	nop
 800678a:	3714      	adds	r7, #20
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr

08006794 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006794:	b480      	push	{r7}
 8006796:	b087      	sub	sp, #28
 8006798:	af00      	add	r7, sp, #0
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	60b9      	str	r1, [r7, #8]
 800679e:	607a      	str	r2, [r7, #4]
 80067a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	021a      	lsls	r2, r3, #8
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	431a      	orrs	r2, r3
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	697a      	ldr	r2, [r7, #20]
 80067be:	4313      	orrs	r3, r2
 80067c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	697a      	ldr	r2, [r7, #20]
 80067c6:	609a      	str	r2, [r3, #8]
}
 80067c8:	bf00      	nop
 80067ca:	371c      	adds	r7, #28
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b087      	sub	sp, #28
 80067d8:	af00      	add	r7, sp, #0
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	f003 031f 	and.w	r3, r3, #31
 80067e6:	2201      	movs	r2, #1
 80067e8:	fa02 f303 	lsl.w	r3, r2, r3
 80067ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6a1a      	ldr	r2, [r3, #32]
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	43db      	mvns	r3, r3
 80067f6:	401a      	ands	r2, r3
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6a1a      	ldr	r2, [r3, #32]
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	f003 031f 	and.w	r3, r3, #31
 8006806:	6879      	ldr	r1, [r7, #4]
 8006808:	fa01 f303 	lsl.w	r3, r1, r3
 800680c:	431a      	orrs	r2, r3
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	621a      	str	r2, [r3, #32]
}
 8006812:	bf00      	nop
 8006814:	371c      	adds	r7, #28
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
	...

08006820 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006820:	b480      	push	{r7}
 8006822:	b085      	sub	sp, #20
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006830:	2b01      	cmp	r3, #1
 8006832:	d101      	bne.n	8006838 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006834:	2302      	movs	r3, #2
 8006836:	e05a      	b.n	80068ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2202      	movs	r2, #2
 8006844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800685e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	4313      	orrs	r3, r2
 8006868:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a21      	ldr	r2, [pc, #132]	@ (80068fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d022      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006884:	d01d      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a1d      	ldr	r2, [pc, #116]	@ (8006900 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d018      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a1b      	ldr	r2, [pc, #108]	@ (8006904 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d013      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a1a      	ldr	r2, [pc, #104]	@ (8006908 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d00e      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a18      	ldr	r2, [pc, #96]	@ (800690c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d009      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a17      	ldr	r2, [pc, #92]	@ (8006910 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d004      	beq.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a15      	ldr	r2, [pc, #84]	@ (8006914 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d10c      	bne.n	80068dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	68ba      	ldr	r2, [r7, #8]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68ba      	ldr	r2, [r7, #8]
 80068da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3714      	adds	r7, #20
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	40010000 	.word	0x40010000
 8006900:	40000400 	.word	0x40000400
 8006904:	40000800 	.word	0x40000800
 8006908:	40000c00 	.word	0x40000c00
 800690c:	40010400 	.word	0x40010400
 8006910:	40014000 	.word	0x40014000
 8006914:	40001800 	.word	0x40001800

08006918 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b082      	sub	sp, #8
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d101      	bne.n	8006952 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e042      	b.n	80069d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d106      	bne.n	800696c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f7fa fe8a 	bl	8001680 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2224      	movs	r2, #36	@ 0x24
 8006970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68da      	ldr	r2, [r3, #12]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006982:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f000 fa09 	bl	8006d9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	691a      	ldr	r2, [r3, #16]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006998:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	695a      	ldr	r2, [r3, #20]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68da      	ldr	r2, [r3, #12]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2220      	movs	r2, #32
 80069c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2220      	movs	r2, #32
 80069cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2200      	movs	r2, #0
 80069d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3708      	adds	r7, #8
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b08a      	sub	sp, #40	@ 0x28
 80069e4:	af02      	add	r7, sp, #8
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	60b9      	str	r1, [r7, #8]
 80069ea:	603b      	str	r3, [r7, #0]
 80069ec:	4613      	mov	r3, r2
 80069ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80069f0:	2300      	movs	r3, #0
 80069f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	2b20      	cmp	r3, #32
 80069fe:	d175      	bne.n	8006aec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d002      	beq.n	8006a0c <HAL_UART_Transmit+0x2c>
 8006a06:	88fb      	ldrh	r3, [r7, #6]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d101      	bne.n	8006a10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e06e      	b.n	8006aee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2200      	movs	r2, #0
 8006a14:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2221      	movs	r2, #33	@ 0x21
 8006a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a1e:	f7fb f81d 	bl	8001a5c <HAL_GetTick>
 8006a22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	88fa      	ldrh	r2, [r7, #6]
 8006a28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	88fa      	ldrh	r2, [r7, #6]
 8006a2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a38:	d108      	bne.n	8006a4c <HAL_UART_Transmit+0x6c>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	691b      	ldr	r3, [r3, #16]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d104      	bne.n	8006a4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006a42:	2300      	movs	r3, #0
 8006a44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	61bb      	str	r3, [r7, #24]
 8006a4a:	e003      	b.n	8006a54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a50:	2300      	movs	r3, #0
 8006a52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006a54:	e02e      	b.n	8006ab4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	2180      	movs	r1, #128	@ 0x80
 8006a60:	68f8      	ldr	r0, [r7, #12]
 8006a62:	f000 f8df 	bl	8006c24 <UART_WaitOnFlagUntilTimeout>
 8006a66:	4603      	mov	r3, r0
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d005      	beq.n	8006a78 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2220      	movs	r2, #32
 8006a70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006a74:	2303      	movs	r3, #3
 8006a76:	e03a      	b.n	8006aee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d10b      	bne.n	8006a96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	881b      	ldrh	r3, [r3, #0]
 8006a82:	461a      	mov	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006a8e:	69bb      	ldr	r3, [r7, #24]
 8006a90:	3302      	adds	r3, #2
 8006a92:	61bb      	str	r3, [r7, #24]
 8006a94:	e007      	b.n	8006aa6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	781a      	ldrb	r2, [r3, #0]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006aa0:	69fb      	ldr	r3, [r7, #28]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	3b01      	subs	r3, #1
 8006aae:	b29a      	uxth	r2, r3
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d1cb      	bne.n	8006a56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	9300      	str	r3, [sp, #0]
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	2140      	movs	r1, #64	@ 0x40
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f000 f8ab 	bl	8006c24 <UART_WaitOnFlagUntilTimeout>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d005      	beq.n	8006ae0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2220      	movs	r2, #32
 8006ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	e006      	b.n	8006aee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2220      	movs	r2, #32
 8006ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	e000      	b.n	8006aee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006aec:	2302      	movs	r3, #2
  }
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3720      	adds	r7, #32
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}

08006af6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006af6:	b580      	push	{r7, lr}
 8006af8:	b08a      	sub	sp, #40	@ 0x28
 8006afa:	af02      	add	r7, sp, #8
 8006afc:	60f8      	str	r0, [r7, #12]
 8006afe:	60b9      	str	r1, [r7, #8]
 8006b00:	603b      	str	r3, [r7, #0]
 8006b02:	4613      	mov	r3, r2
 8006b04:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006b06:	2300      	movs	r3, #0
 8006b08:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b20      	cmp	r3, #32
 8006b14:	f040 8081 	bne.w	8006c1a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d002      	beq.n	8006b24 <HAL_UART_Receive+0x2e>
 8006b1e:	88fb      	ldrh	r3, [r7, #6]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d101      	bne.n	8006b28 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e079      	b.n	8006c1c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2222      	movs	r2, #34	@ 0x22
 8006b32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b3c:	f7fa ff8e 	bl	8001a5c <HAL_GetTick>
 8006b40:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	88fa      	ldrh	r2, [r7, #6]
 8006b46:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	88fa      	ldrh	r2, [r7, #6]
 8006b4c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b56:	d108      	bne.n	8006b6a <HAL_UART_Receive+0x74>
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	691b      	ldr	r3, [r3, #16]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d104      	bne.n	8006b6a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8006b60:	2300      	movs	r3, #0
 8006b62:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	61bb      	str	r3, [r7, #24]
 8006b68:	e003      	b.n	8006b72 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006b72:	e047      	b.n	8006c04 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	9300      	str	r3, [sp, #0]
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	2120      	movs	r1, #32
 8006b7e:	68f8      	ldr	r0, [r7, #12]
 8006b80:	f000 f850 	bl	8006c24 <UART_WaitOnFlagUntilTimeout>
 8006b84:	4603      	mov	r3, r0
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d005      	beq.n	8006b96 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8006b92:	2303      	movs	r3, #3
 8006b94:	e042      	b.n	8006c1c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d10c      	bne.n	8006bb6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ba8:	b29a      	uxth	r2, r3
 8006baa:	69bb      	ldr	r3, [r7, #24]
 8006bac:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	3302      	adds	r3, #2
 8006bb2:	61bb      	str	r3, [r7, #24]
 8006bb4:	e01f      	b.n	8006bf6 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bbe:	d007      	beq.n	8006bd0 <HAL_UART_Receive+0xda>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d10a      	bne.n	8006bde <HAL_UART_Receive+0xe8>
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	691b      	ldr	r3, [r3, #16]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d106      	bne.n	8006bde <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	b2da      	uxtb	r2, r3
 8006bd8:	69fb      	ldr	r3, [r7, #28]
 8006bda:	701a      	strb	r2, [r3, #0]
 8006bdc:	e008      	b.n	8006bf0 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bea:	b2da      	uxtb	r2, r3
 8006bec:	69fb      	ldr	r3, [r7, #28]
 8006bee:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	3b01      	subs	r3, #1
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d1b2      	bne.n	8006b74 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2220      	movs	r2, #32
 8006c12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006c16:	2300      	movs	r3, #0
 8006c18:	e000      	b.n	8006c1c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006c1a:	2302      	movs	r3, #2
  }
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3720      	adds	r7, #32
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b086      	sub	sp, #24
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	60f8      	str	r0, [r7, #12]
 8006c2c:	60b9      	str	r1, [r7, #8]
 8006c2e:	603b      	str	r3, [r7, #0]
 8006c30:	4613      	mov	r3, r2
 8006c32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c34:	e03b      	b.n	8006cae <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c36:	6a3b      	ldr	r3, [r7, #32]
 8006c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c3c:	d037      	beq.n	8006cae <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c3e:	f7fa ff0d 	bl	8001a5c <HAL_GetTick>
 8006c42:	4602      	mov	r2, r0
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	1ad3      	subs	r3, r2, r3
 8006c48:	6a3a      	ldr	r2, [r7, #32]
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d302      	bcc.n	8006c54 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c4e:	6a3b      	ldr	r3, [r7, #32]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d101      	bne.n	8006c58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e03a      	b.n	8006cce <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	f003 0304 	and.w	r3, r3, #4
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d023      	beq.n	8006cae <UART_WaitOnFlagUntilTimeout+0x8a>
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	2b80      	cmp	r3, #128	@ 0x80
 8006c6a:	d020      	beq.n	8006cae <UART_WaitOnFlagUntilTimeout+0x8a>
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	2b40      	cmp	r3, #64	@ 0x40
 8006c70:	d01d      	beq.n	8006cae <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 0308 	and.w	r3, r3, #8
 8006c7c:	2b08      	cmp	r3, #8
 8006c7e:	d116      	bne.n	8006cae <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006c80:	2300      	movs	r3, #0
 8006c82:	617b      	str	r3, [r7, #20]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	617b      	str	r3, [r7, #20]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	617b      	str	r3, [r7, #20]
 8006c94:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c96:	68f8      	ldr	r0, [r7, #12]
 8006c98:	f000 f81d 	bl	8006cd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2208      	movs	r2, #8
 8006ca0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e00f      	b.n	8006cce <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	4013      	ands	r3, r2
 8006cb8:	68ba      	ldr	r2, [r7, #8]
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	bf0c      	ite	eq
 8006cbe:	2301      	moveq	r3, #1
 8006cc0:	2300      	movne	r3, #0
 8006cc2:	b2db      	uxtb	r3, r3
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	79fb      	ldrb	r3, [r7, #7]
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d0b4      	beq.n	8006c36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ccc:	2300      	movs	r3, #0
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3718      	adds	r7, #24
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}

08006cd6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cd6:	b480      	push	{r7}
 8006cd8:	b095      	sub	sp, #84	@ 0x54
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	330c      	adds	r3, #12
 8006ce4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ce8:	e853 3f00 	ldrex	r3, [r3]
 8006cec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	330c      	adds	r3, #12
 8006cfc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006cfe:	643a      	str	r2, [r7, #64]	@ 0x40
 8006d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d02:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d06:	e841 2300 	strex	r3, r2, [r1]
 8006d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1e5      	bne.n	8006cde <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	3314      	adds	r3, #20
 8006d18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1a:	6a3b      	ldr	r3, [r7, #32]
 8006d1c:	e853 3f00 	ldrex	r3, [r3]
 8006d20:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	f023 0301 	bic.w	r3, r3, #1
 8006d28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	3314      	adds	r3, #20
 8006d30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d34:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d3a:	e841 2300 	strex	r3, r2, [r1]
 8006d3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1e5      	bne.n	8006d12 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d119      	bne.n	8006d82 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	330c      	adds	r3, #12
 8006d54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	e853 3f00 	ldrex	r3, [r3]
 8006d5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	f023 0310 	bic.w	r3, r3, #16
 8006d64:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	330c      	adds	r3, #12
 8006d6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d6e:	61ba      	str	r2, [r7, #24]
 8006d70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d72:	6979      	ldr	r1, [r7, #20]
 8006d74:	69ba      	ldr	r2, [r7, #24]
 8006d76:	e841 2300 	strex	r3, r2, [r1]
 8006d7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d1e5      	bne.n	8006d4e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2220      	movs	r2, #32
 8006d86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006d90:	bf00      	nop
 8006d92:	3754      	adds	r7, #84	@ 0x54
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr

08006d9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006da0:	b0c0      	sub	sp, #256	@ 0x100
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006db8:	68d9      	ldr	r1, [r3, #12]
 8006dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	ea40 0301 	orr.w	r3, r0, r1
 8006dc4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dca:	689a      	ldr	r2, [r3, #8]
 8006dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	431a      	orrs	r2, r3
 8006dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	431a      	orrs	r2, r3
 8006ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de0:	69db      	ldr	r3, [r3, #28]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006df4:	f021 010c 	bic.w	r1, r1, #12
 8006df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006e02:	430b      	orrs	r3, r1
 8006e04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	695b      	ldr	r3, [r3, #20]
 8006e0e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e16:	6999      	ldr	r1, [r3, #24]
 8006e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	ea40 0301 	orr.w	r3, r0, r1
 8006e22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	4b8f      	ldr	r3, [pc, #572]	@ (8007068 <UART_SetConfig+0x2cc>)
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d005      	beq.n	8006e3c <UART_SetConfig+0xa0>
 8006e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	4b8d      	ldr	r3, [pc, #564]	@ (800706c <UART_SetConfig+0x2d0>)
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d104      	bne.n	8006e46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e3c:	f7fe fb76 	bl	800552c <HAL_RCC_GetPCLK2Freq>
 8006e40:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006e44:	e003      	b.n	8006e4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e46:	f7fe fb5d 	bl	8005504 <HAL_RCC_GetPCLK1Freq>
 8006e4a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e52:	69db      	ldr	r3, [r3, #28]
 8006e54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e58:	f040 810c 	bne.w	8007074 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006e5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e60:	2200      	movs	r2, #0
 8006e62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006e66:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006e6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006e6e:	4622      	mov	r2, r4
 8006e70:	462b      	mov	r3, r5
 8006e72:	1891      	adds	r1, r2, r2
 8006e74:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006e76:	415b      	adcs	r3, r3
 8006e78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006e7e:	4621      	mov	r1, r4
 8006e80:	eb12 0801 	adds.w	r8, r2, r1
 8006e84:	4629      	mov	r1, r5
 8006e86:	eb43 0901 	adc.w	r9, r3, r1
 8006e8a:	f04f 0200 	mov.w	r2, #0
 8006e8e:	f04f 0300 	mov.w	r3, #0
 8006e92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e9e:	4690      	mov	r8, r2
 8006ea0:	4699      	mov	r9, r3
 8006ea2:	4623      	mov	r3, r4
 8006ea4:	eb18 0303 	adds.w	r3, r8, r3
 8006ea8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006eac:	462b      	mov	r3, r5
 8006eae:	eb49 0303 	adc.w	r3, r9, r3
 8006eb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ec2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006ec6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006eca:	460b      	mov	r3, r1
 8006ecc:	18db      	adds	r3, r3, r3
 8006ece:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	eb42 0303 	adc.w	r3, r2, r3
 8006ed6:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ed8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006edc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006ee0:	f7f9 f9ce 	bl	8000280 <__aeabi_uldivmod>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	460b      	mov	r3, r1
 8006ee8:	4b61      	ldr	r3, [pc, #388]	@ (8007070 <UART_SetConfig+0x2d4>)
 8006eea:	fba3 2302 	umull	r2, r3, r3, r2
 8006eee:	095b      	lsrs	r3, r3, #5
 8006ef0:	011c      	lsls	r4, r3, #4
 8006ef2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006efc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006f00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006f04:	4642      	mov	r2, r8
 8006f06:	464b      	mov	r3, r9
 8006f08:	1891      	adds	r1, r2, r2
 8006f0a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006f0c:	415b      	adcs	r3, r3
 8006f0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006f14:	4641      	mov	r1, r8
 8006f16:	eb12 0a01 	adds.w	sl, r2, r1
 8006f1a:	4649      	mov	r1, r9
 8006f1c:	eb43 0b01 	adc.w	fp, r3, r1
 8006f20:	f04f 0200 	mov.w	r2, #0
 8006f24:	f04f 0300 	mov.w	r3, #0
 8006f28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f34:	4692      	mov	sl, r2
 8006f36:	469b      	mov	fp, r3
 8006f38:	4643      	mov	r3, r8
 8006f3a:	eb1a 0303 	adds.w	r3, sl, r3
 8006f3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f42:	464b      	mov	r3, r9
 8006f44:	eb4b 0303 	adc.w	r3, fp, r3
 8006f48:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f58:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006f5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006f60:	460b      	mov	r3, r1
 8006f62:	18db      	adds	r3, r3, r3
 8006f64:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f66:	4613      	mov	r3, r2
 8006f68:	eb42 0303 	adc.w	r3, r2, r3
 8006f6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006f72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006f76:	f7f9 f983 	bl	8000280 <__aeabi_uldivmod>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	460b      	mov	r3, r1
 8006f7e:	4611      	mov	r1, r2
 8006f80:	4b3b      	ldr	r3, [pc, #236]	@ (8007070 <UART_SetConfig+0x2d4>)
 8006f82:	fba3 2301 	umull	r2, r3, r3, r1
 8006f86:	095b      	lsrs	r3, r3, #5
 8006f88:	2264      	movs	r2, #100	@ 0x64
 8006f8a:	fb02 f303 	mul.w	r3, r2, r3
 8006f8e:	1acb      	subs	r3, r1, r3
 8006f90:	00db      	lsls	r3, r3, #3
 8006f92:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006f96:	4b36      	ldr	r3, [pc, #216]	@ (8007070 <UART_SetConfig+0x2d4>)
 8006f98:	fba3 2302 	umull	r2, r3, r3, r2
 8006f9c:	095b      	lsrs	r3, r3, #5
 8006f9e:	005b      	lsls	r3, r3, #1
 8006fa0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006fa4:	441c      	add	r4, r3
 8006fa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006faa:	2200      	movs	r2, #0
 8006fac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006fb0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006fb4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006fb8:	4642      	mov	r2, r8
 8006fba:	464b      	mov	r3, r9
 8006fbc:	1891      	adds	r1, r2, r2
 8006fbe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006fc0:	415b      	adcs	r3, r3
 8006fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006fc8:	4641      	mov	r1, r8
 8006fca:	1851      	adds	r1, r2, r1
 8006fcc:	6339      	str	r1, [r7, #48]	@ 0x30
 8006fce:	4649      	mov	r1, r9
 8006fd0:	414b      	adcs	r3, r1
 8006fd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fd4:	f04f 0200 	mov.w	r2, #0
 8006fd8:	f04f 0300 	mov.w	r3, #0
 8006fdc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006fe0:	4659      	mov	r1, fp
 8006fe2:	00cb      	lsls	r3, r1, #3
 8006fe4:	4651      	mov	r1, sl
 8006fe6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fea:	4651      	mov	r1, sl
 8006fec:	00ca      	lsls	r2, r1, #3
 8006fee:	4610      	mov	r0, r2
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	4642      	mov	r2, r8
 8006ff6:	189b      	adds	r3, r3, r2
 8006ff8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ffc:	464b      	mov	r3, r9
 8006ffe:	460a      	mov	r2, r1
 8007000:	eb42 0303 	adc.w	r3, r2, r3
 8007004:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007014:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007018:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800701c:	460b      	mov	r3, r1
 800701e:	18db      	adds	r3, r3, r3
 8007020:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007022:	4613      	mov	r3, r2
 8007024:	eb42 0303 	adc.w	r3, r2, r3
 8007028:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800702a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800702e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007032:	f7f9 f925 	bl	8000280 <__aeabi_uldivmod>
 8007036:	4602      	mov	r2, r0
 8007038:	460b      	mov	r3, r1
 800703a:	4b0d      	ldr	r3, [pc, #52]	@ (8007070 <UART_SetConfig+0x2d4>)
 800703c:	fba3 1302 	umull	r1, r3, r3, r2
 8007040:	095b      	lsrs	r3, r3, #5
 8007042:	2164      	movs	r1, #100	@ 0x64
 8007044:	fb01 f303 	mul.w	r3, r1, r3
 8007048:	1ad3      	subs	r3, r2, r3
 800704a:	00db      	lsls	r3, r3, #3
 800704c:	3332      	adds	r3, #50	@ 0x32
 800704e:	4a08      	ldr	r2, [pc, #32]	@ (8007070 <UART_SetConfig+0x2d4>)
 8007050:	fba2 2303 	umull	r2, r3, r2, r3
 8007054:	095b      	lsrs	r3, r3, #5
 8007056:	f003 0207 	and.w	r2, r3, #7
 800705a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4422      	add	r2, r4
 8007062:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007064:	e106      	b.n	8007274 <UART_SetConfig+0x4d8>
 8007066:	bf00      	nop
 8007068:	40011000 	.word	0x40011000
 800706c:	40011400 	.word	0x40011400
 8007070:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007074:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007078:	2200      	movs	r2, #0
 800707a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800707e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007082:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007086:	4642      	mov	r2, r8
 8007088:	464b      	mov	r3, r9
 800708a:	1891      	adds	r1, r2, r2
 800708c:	6239      	str	r1, [r7, #32]
 800708e:	415b      	adcs	r3, r3
 8007090:	627b      	str	r3, [r7, #36]	@ 0x24
 8007092:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007096:	4641      	mov	r1, r8
 8007098:	1854      	adds	r4, r2, r1
 800709a:	4649      	mov	r1, r9
 800709c:	eb43 0501 	adc.w	r5, r3, r1
 80070a0:	f04f 0200 	mov.w	r2, #0
 80070a4:	f04f 0300 	mov.w	r3, #0
 80070a8:	00eb      	lsls	r3, r5, #3
 80070aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070ae:	00e2      	lsls	r2, r4, #3
 80070b0:	4614      	mov	r4, r2
 80070b2:	461d      	mov	r5, r3
 80070b4:	4643      	mov	r3, r8
 80070b6:	18e3      	adds	r3, r4, r3
 80070b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80070bc:	464b      	mov	r3, r9
 80070be:	eb45 0303 	adc.w	r3, r5, r3
 80070c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80070c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80070d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80070d6:	f04f 0200 	mov.w	r2, #0
 80070da:	f04f 0300 	mov.w	r3, #0
 80070de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80070e2:	4629      	mov	r1, r5
 80070e4:	008b      	lsls	r3, r1, #2
 80070e6:	4621      	mov	r1, r4
 80070e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070ec:	4621      	mov	r1, r4
 80070ee:	008a      	lsls	r2, r1, #2
 80070f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80070f4:	f7f9 f8c4 	bl	8000280 <__aeabi_uldivmod>
 80070f8:	4602      	mov	r2, r0
 80070fa:	460b      	mov	r3, r1
 80070fc:	4b60      	ldr	r3, [pc, #384]	@ (8007280 <UART_SetConfig+0x4e4>)
 80070fe:	fba3 2302 	umull	r2, r3, r3, r2
 8007102:	095b      	lsrs	r3, r3, #5
 8007104:	011c      	lsls	r4, r3, #4
 8007106:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800710a:	2200      	movs	r2, #0
 800710c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007110:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007114:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007118:	4642      	mov	r2, r8
 800711a:	464b      	mov	r3, r9
 800711c:	1891      	adds	r1, r2, r2
 800711e:	61b9      	str	r1, [r7, #24]
 8007120:	415b      	adcs	r3, r3
 8007122:	61fb      	str	r3, [r7, #28]
 8007124:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007128:	4641      	mov	r1, r8
 800712a:	1851      	adds	r1, r2, r1
 800712c:	6139      	str	r1, [r7, #16]
 800712e:	4649      	mov	r1, r9
 8007130:	414b      	adcs	r3, r1
 8007132:	617b      	str	r3, [r7, #20]
 8007134:	f04f 0200 	mov.w	r2, #0
 8007138:	f04f 0300 	mov.w	r3, #0
 800713c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007140:	4659      	mov	r1, fp
 8007142:	00cb      	lsls	r3, r1, #3
 8007144:	4651      	mov	r1, sl
 8007146:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800714a:	4651      	mov	r1, sl
 800714c:	00ca      	lsls	r2, r1, #3
 800714e:	4610      	mov	r0, r2
 8007150:	4619      	mov	r1, r3
 8007152:	4603      	mov	r3, r0
 8007154:	4642      	mov	r2, r8
 8007156:	189b      	adds	r3, r3, r2
 8007158:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800715c:	464b      	mov	r3, r9
 800715e:	460a      	mov	r2, r1
 8007160:	eb42 0303 	adc.w	r3, r2, r3
 8007164:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007172:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007174:	f04f 0200 	mov.w	r2, #0
 8007178:	f04f 0300 	mov.w	r3, #0
 800717c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007180:	4649      	mov	r1, r9
 8007182:	008b      	lsls	r3, r1, #2
 8007184:	4641      	mov	r1, r8
 8007186:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800718a:	4641      	mov	r1, r8
 800718c:	008a      	lsls	r2, r1, #2
 800718e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007192:	f7f9 f875 	bl	8000280 <__aeabi_uldivmod>
 8007196:	4602      	mov	r2, r0
 8007198:	460b      	mov	r3, r1
 800719a:	4611      	mov	r1, r2
 800719c:	4b38      	ldr	r3, [pc, #224]	@ (8007280 <UART_SetConfig+0x4e4>)
 800719e:	fba3 2301 	umull	r2, r3, r3, r1
 80071a2:	095b      	lsrs	r3, r3, #5
 80071a4:	2264      	movs	r2, #100	@ 0x64
 80071a6:	fb02 f303 	mul.w	r3, r2, r3
 80071aa:	1acb      	subs	r3, r1, r3
 80071ac:	011b      	lsls	r3, r3, #4
 80071ae:	3332      	adds	r3, #50	@ 0x32
 80071b0:	4a33      	ldr	r2, [pc, #204]	@ (8007280 <UART_SetConfig+0x4e4>)
 80071b2:	fba2 2303 	umull	r2, r3, r2, r3
 80071b6:	095b      	lsrs	r3, r3, #5
 80071b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80071bc:	441c      	add	r4, r3
 80071be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071c2:	2200      	movs	r2, #0
 80071c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80071c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80071c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80071cc:	4642      	mov	r2, r8
 80071ce:	464b      	mov	r3, r9
 80071d0:	1891      	adds	r1, r2, r2
 80071d2:	60b9      	str	r1, [r7, #8]
 80071d4:	415b      	adcs	r3, r3
 80071d6:	60fb      	str	r3, [r7, #12]
 80071d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80071dc:	4641      	mov	r1, r8
 80071de:	1851      	adds	r1, r2, r1
 80071e0:	6039      	str	r1, [r7, #0]
 80071e2:	4649      	mov	r1, r9
 80071e4:	414b      	adcs	r3, r1
 80071e6:	607b      	str	r3, [r7, #4]
 80071e8:	f04f 0200 	mov.w	r2, #0
 80071ec:	f04f 0300 	mov.w	r3, #0
 80071f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80071f4:	4659      	mov	r1, fp
 80071f6:	00cb      	lsls	r3, r1, #3
 80071f8:	4651      	mov	r1, sl
 80071fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80071fe:	4651      	mov	r1, sl
 8007200:	00ca      	lsls	r2, r1, #3
 8007202:	4610      	mov	r0, r2
 8007204:	4619      	mov	r1, r3
 8007206:	4603      	mov	r3, r0
 8007208:	4642      	mov	r2, r8
 800720a:	189b      	adds	r3, r3, r2
 800720c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800720e:	464b      	mov	r3, r9
 8007210:	460a      	mov	r2, r1
 8007212:	eb42 0303 	adc.w	r3, r2, r3
 8007216:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	663b      	str	r3, [r7, #96]	@ 0x60
 8007222:	667a      	str	r2, [r7, #100]	@ 0x64
 8007224:	f04f 0200 	mov.w	r2, #0
 8007228:	f04f 0300 	mov.w	r3, #0
 800722c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007230:	4649      	mov	r1, r9
 8007232:	008b      	lsls	r3, r1, #2
 8007234:	4641      	mov	r1, r8
 8007236:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800723a:	4641      	mov	r1, r8
 800723c:	008a      	lsls	r2, r1, #2
 800723e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007242:	f7f9 f81d 	bl	8000280 <__aeabi_uldivmod>
 8007246:	4602      	mov	r2, r0
 8007248:	460b      	mov	r3, r1
 800724a:	4b0d      	ldr	r3, [pc, #52]	@ (8007280 <UART_SetConfig+0x4e4>)
 800724c:	fba3 1302 	umull	r1, r3, r3, r2
 8007250:	095b      	lsrs	r3, r3, #5
 8007252:	2164      	movs	r1, #100	@ 0x64
 8007254:	fb01 f303 	mul.w	r3, r1, r3
 8007258:	1ad3      	subs	r3, r2, r3
 800725a:	011b      	lsls	r3, r3, #4
 800725c:	3332      	adds	r3, #50	@ 0x32
 800725e:	4a08      	ldr	r2, [pc, #32]	@ (8007280 <UART_SetConfig+0x4e4>)
 8007260:	fba2 2303 	umull	r2, r3, r2, r3
 8007264:	095b      	lsrs	r3, r3, #5
 8007266:	f003 020f 	and.w	r2, r3, #15
 800726a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4422      	add	r2, r4
 8007272:	609a      	str	r2, [r3, #8]
}
 8007274:	bf00      	nop
 8007276:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800727a:	46bd      	mov	sp, r7
 800727c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007280:	51eb851f 	.word	0x51eb851f

08007284 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007284:	b084      	sub	sp, #16
 8007286:	b580      	push	{r7, lr}
 8007288:	b084      	sub	sp, #16
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
 800728e:	f107 001c 	add.w	r0, r7, #28
 8007292:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007296:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800729a:	2b01      	cmp	r3, #1
 800729c:	d123      	bne.n	80072e6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80072b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80072c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d105      	bne.n	80072da <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	68db      	ldr	r3, [r3, #12]
 80072d2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f000 f9dc 	bl	8007698 <USB_CoreReset>
 80072e0:	4603      	mov	r3, r0
 80072e2:	73fb      	strb	r3, [r7, #15]
 80072e4:	e01b      	b.n	800731e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	68db      	ldr	r3, [r3, #12]
 80072ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f000 f9d0 	bl	8007698 <USB_CoreReset>
 80072f8:	4603      	mov	r3, r0
 80072fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80072fc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007300:	2b00      	cmp	r3, #0
 8007302:	d106      	bne.n	8007312 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007308:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007310:	e005      	b.n	800731e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007316:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800731e:	7fbb      	ldrb	r3, [r7, #30]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d10b      	bne.n	800733c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	f043 0206 	orr.w	r2, r3, #6
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	f043 0220 	orr.w	r2, r3, #32
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800733c:	7bfb      	ldrb	r3, [r7, #15]
}
 800733e:	4618      	mov	r0, r3
 8007340:	3710      	adds	r7, #16
 8007342:	46bd      	mov	sp, r7
 8007344:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007348:	b004      	add	sp, #16
 800734a:	4770      	bx	lr

0800734c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	f043 0201 	orr.w	r2, r3, #1
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	4618      	mov	r0, r3
 8007364:	370c      	adds	r7, #12
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr

0800736e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800736e:	b480      	push	{r7}
 8007370:	b083      	sub	sp, #12
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	f023 0201 	bic.w	r2, r3, #1
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007382:	2300      	movs	r3, #0
}
 8007384:	4618      	mov	r0, r3
 8007386:	370c      	adds	r7, #12
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	460b      	mov	r3, r1
 800739a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800739c:	2300      	movs	r3, #0
 800739e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80073ac:	78fb      	ldrb	r3, [r7, #3]
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d115      	bne.n	80073de <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	68db      	ldr	r3, [r3, #12]
 80073b6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80073be:	200a      	movs	r0, #10
 80073c0:	f7fa fb58 	bl	8001a74 <HAL_Delay>
      ms += 10U;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	330a      	adds	r3, #10
 80073c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 f956 	bl	800767c <USB_GetMode>
 80073d0:	4603      	mov	r3, r0
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d01e      	beq.n	8007414 <USB_SetCurrentMode+0x84>
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2bc7      	cmp	r3, #199	@ 0xc7
 80073da:	d9f0      	bls.n	80073be <USB_SetCurrentMode+0x2e>
 80073dc:	e01a      	b.n	8007414 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80073de:	78fb      	ldrb	r3, [r7, #3]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d115      	bne.n	8007410 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80073f0:	200a      	movs	r0, #10
 80073f2:	f7fa fb3f 	bl	8001a74 <HAL_Delay>
      ms += 10U;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	330a      	adds	r3, #10
 80073fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f000 f93d 	bl	800767c <USB_GetMode>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d005      	beq.n	8007414 <USB_SetCurrentMode+0x84>
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2bc7      	cmp	r3, #199	@ 0xc7
 800740c:	d9f0      	bls.n	80073f0 <USB_SetCurrentMode+0x60>
 800740e:	e001      	b.n	8007414 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	e005      	b.n	8007420 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2bc8      	cmp	r3, #200	@ 0xc8
 8007418:	d101      	bne.n	800741e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e000      	b.n	8007420 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800741e:	2300      	movs	r3, #0
}
 8007420:	4618      	mov	r0, r3
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007428:	b480      	push	{r7}
 800742a:	b085      	sub	sp, #20
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
 8007430:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007432:	2300      	movs	r3, #0
 8007434:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	3301      	adds	r3, #1
 800743a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007442:	d901      	bls.n	8007448 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007444:	2303      	movs	r3, #3
 8007446:	e01b      	b.n	8007480 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	2b00      	cmp	r3, #0
 800744e:	daf2      	bge.n	8007436 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007450:	2300      	movs	r3, #0
 8007452:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	019b      	lsls	r3, r3, #6
 8007458:	f043 0220 	orr.w	r2, r3, #32
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	3301      	adds	r3, #1
 8007464:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800746c:	d901      	bls.n	8007472 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800746e:	2303      	movs	r3, #3
 8007470:	e006      	b.n	8007480 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	691b      	ldr	r3, [r3, #16]
 8007476:	f003 0320 	and.w	r3, r3, #32
 800747a:	2b20      	cmp	r3, #32
 800747c:	d0f0      	beq.n	8007460 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800747e:	2300      	movs	r3, #0
}
 8007480:	4618      	mov	r0, r3
 8007482:	3714      	adds	r7, #20
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800748c:	b480      	push	{r7}
 800748e:	b085      	sub	sp, #20
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007494:	2300      	movs	r3, #0
 8007496:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	3301      	adds	r3, #1
 800749c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074a4:	d901      	bls.n	80074aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e018      	b.n	80074dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	691b      	ldr	r3, [r3, #16]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	daf2      	bge.n	8007498 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80074b2:	2300      	movs	r3, #0
 80074b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2210      	movs	r2, #16
 80074ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	3301      	adds	r3, #1
 80074c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074c8:	d901      	bls.n	80074ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80074ca:	2303      	movs	r3, #3
 80074cc:	e006      	b.n	80074dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	691b      	ldr	r3, [r3, #16]
 80074d2:	f003 0310 	and.w	r3, r3, #16
 80074d6:	2b10      	cmp	r3, #16
 80074d8:	d0f0      	beq.n	80074bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80074da:	2300      	movs	r3, #0
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3714      	adds	r7, #20
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr

080074e8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b089      	sub	sp, #36	@ 0x24
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	60f8      	str	r0, [r7, #12]
 80074f0:	60b9      	str	r1, [r7, #8]
 80074f2:	4611      	mov	r1, r2
 80074f4:	461a      	mov	r2, r3
 80074f6:	460b      	mov	r3, r1
 80074f8:	71fb      	strb	r3, [r7, #7]
 80074fa:	4613      	mov	r3, r2
 80074fc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007506:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800750a:	2b00      	cmp	r3, #0
 800750c:	d123      	bne.n	8007556 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800750e:	88bb      	ldrh	r3, [r7, #4]
 8007510:	3303      	adds	r3, #3
 8007512:	089b      	lsrs	r3, r3, #2
 8007514:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007516:	2300      	movs	r3, #0
 8007518:	61bb      	str	r3, [r7, #24]
 800751a:	e018      	b.n	800754e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800751c:	79fb      	ldrb	r3, [r7, #7]
 800751e:	031a      	lsls	r2, r3, #12
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	4413      	add	r3, r2
 8007524:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007528:	461a      	mov	r2, r3
 800752a:	69fb      	ldr	r3, [r7, #28]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	3301      	adds	r3, #1
 8007534:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007536:	69fb      	ldr	r3, [r7, #28]
 8007538:	3301      	adds	r3, #1
 800753a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800753c:	69fb      	ldr	r3, [r7, #28]
 800753e:	3301      	adds	r3, #1
 8007540:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007542:	69fb      	ldr	r3, [r7, #28]
 8007544:	3301      	adds	r3, #1
 8007546:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007548:	69bb      	ldr	r3, [r7, #24]
 800754a:	3301      	adds	r3, #1
 800754c:	61bb      	str	r3, [r7, #24]
 800754e:	69ba      	ldr	r2, [r7, #24]
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	429a      	cmp	r2, r3
 8007554:	d3e2      	bcc.n	800751c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007556:	2300      	movs	r3, #0
}
 8007558:	4618      	mov	r0, r3
 800755a:	3724      	adds	r7, #36	@ 0x24
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007564:	b480      	push	{r7}
 8007566:	b08b      	sub	sp, #44	@ 0x2c
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	4613      	mov	r3, r2
 8007570:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800757a:	88fb      	ldrh	r3, [r7, #6]
 800757c:	089b      	lsrs	r3, r3, #2
 800757e:	b29b      	uxth	r3, r3
 8007580:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007582:	88fb      	ldrh	r3, [r7, #6]
 8007584:	f003 0303 	and.w	r3, r3, #3
 8007588:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800758a:	2300      	movs	r3, #0
 800758c:	623b      	str	r3, [r7, #32]
 800758e:	e014      	b.n	80075ba <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007590:	69bb      	ldr	r3, [r7, #24]
 8007592:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007596:	681a      	ldr	r2, [r3, #0]
 8007598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800759a:	601a      	str	r2, [r3, #0]
    pDest++;
 800759c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800759e:	3301      	adds	r3, #1
 80075a0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80075a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a4:	3301      	adds	r3, #1
 80075a6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80075a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075aa:	3301      	adds	r3, #1
 80075ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80075ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b0:	3301      	adds	r3, #1
 80075b2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80075b4:	6a3b      	ldr	r3, [r7, #32]
 80075b6:	3301      	adds	r3, #1
 80075b8:	623b      	str	r3, [r7, #32]
 80075ba:	6a3a      	ldr	r2, [r7, #32]
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d3e6      	bcc.n	8007590 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80075c2:	8bfb      	ldrh	r3, [r7, #30]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d01e      	beq.n	8007606 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80075c8:	2300      	movs	r3, #0
 80075ca:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80075cc:	69bb      	ldr	r3, [r7, #24]
 80075ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075d2:	461a      	mov	r2, r3
 80075d4:	f107 0310 	add.w	r3, r7, #16
 80075d8:	6812      	ldr	r2, [r2, #0]
 80075da:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80075dc:	693a      	ldr	r2, [r7, #16]
 80075de:	6a3b      	ldr	r3, [r7, #32]
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	00db      	lsls	r3, r3, #3
 80075e4:	fa22 f303 	lsr.w	r3, r2, r3
 80075e8:	b2da      	uxtb	r2, r3
 80075ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ec:	701a      	strb	r2, [r3, #0]
      i++;
 80075ee:	6a3b      	ldr	r3, [r7, #32]
 80075f0:	3301      	adds	r3, #1
 80075f2:	623b      	str	r3, [r7, #32]
      pDest++;
 80075f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f6:	3301      	adds	r3, #1
 80075f8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80075fa:	8bfb      	ldrh	r3, [r7, #30]
 80075fc:	3b01      	subs	r3, #1
 80075fe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007600:	8bfb      	ldrh	r3, [r7, #30]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d1ea      	bne.n	80075dc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007608:	4618      	mov	r0, r3
 800760a:	372c      	adds	r7, #44	@ 0x2c
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr

08007614 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007614:	b480      	push	{r7}
 8007616:	b085      	sub	sp, #20
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	695b      	ldr	r3, [r3, #20]
 8007620:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	699b      	ldr	r3, [r3, #24]
 8007626:	68fa      	ldr	r2, [r7, #12]
 8007628:	4013      	ands	r3, r2
 800762a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800762c:	68fb      	ldr	r3, [r7, #12]
}
 800762e:	4618      	mov	r0, r3
 8007630:	3714      	adds	r7, #20
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr

0800763a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800763a:	b480      	push	{r7}
 800763c:	b085      	sub	sp, #20
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
 8007642:	460b      	mov	r3, r1
 8007644:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800764a:	78fb      	ldrb	r3, [r7, #3]
 800764c:	015a      	lsls	r2, r3, #5
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	4413      	add	r3, r2
 8007652:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800765a:	78fb      	ldrb	r3, [r7, #3]
 800765c:	015a      	lsls	r2, r3, #5
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	4413      	add	r3, r2
 8007662:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	68ba      	ldr	r2, [r7, #8]
 800766a:	4013      	ands	r3, r2
 800766c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800766e:	68bb      	ldr	r3, [r7, #8]
}
 8007670:	4618      	mov	r0, r3
 8007672:	3714      	adds	r7, #20
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	695b      	ldr	r3, [r3, #20]
 8007688:	f003 0301 	and.w	r3, r3, #1
}
 800768c:	4618      	mov	r0, r3
 800768e:	370c      	adds	r7, #12
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007698:	b480      	push	{r7}
 800769a:	b085      	sub	sp, #20
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076a0:	2300      	movs	r3, #0
 80076a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	3301      	adds	r3, #1
 80076a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076b0:	d901      	bls.n	80076b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80076b2:	2303      	movs	r3, #3
 80076b4:	e022      	b.n	80076fc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	daf2      	bge.n	80076a4 <USB_CoreReset+0xc>

  count = 10U;
 80076be:	230a      	movs	r3, #10
 80076c0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80076c2:	e002      	b.n	80076ca <USB_CoreReset+0x32>
  {
    count--;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	3b01      	subs	r3, #1
 80076c8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1f9      	bne.n	80076c4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	691b      	ldr	r3, [r3, #16]
 80076d4:	f043 0201 	orr.w	r2, r3, #1
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	3301      	adds	r3, #1
 80076e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076e8:	d901      	bls.n	80076ee <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80076ea:	2303      	movs	r3, #3
 80076ec:	e006      	b.n	80076fc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	f003 0301 	and.w	r3, r3, #1
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	d0f0      	beq.n	80076dc <USB_CoreReset+0x44>

  return HAL_OK;
 80076fa:	2300      	movs	r3, #0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3714      	adds	r7, #20
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007708:	b084      	sub	sp, #16
 800770a:	b580      	push	{r7, lr}
 800770c:	b086      	sub	sp, #24
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
 8007712:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007716:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800771a:	2300      	movs	r3, #0
 800771c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007728:	461a      	mov	r2, r3
 800772a:	2300      	movs	r3, #0
 800772c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007732:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800773e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800774a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800775a:	2b00      	cmp	r3, #0
 800775c:	d119      	bne.n	8007792 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800775e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007762:	2b01      	cmp	r3, #1
 8007764:	d10a      	bne.n	800777c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007774:	f043 0304 	orr.w	r3, r3, #4
 8007778:	6013      	str	r3, [r2, #0]
 800777a:	e014      	b.n	80077a6 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800778a:	f023 0304 	bic.w	r3, r3, #4
 800778e:	6013      	str	r3, [r2, #0]
 8007790:	e009      	b.n	80077a6 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80077a0:	f023 0304 	bic.w	r3, r3, #4
 80077a4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80077a6:	2110      	movs	r1, #16
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f7ff fe3d 	bl	8007428 <USB_FlushTxFifo>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d001      	beq.n	80077b8 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f7ff fe67 	bl	800748c <USB_FlushRxFifo>
 80077be:	4603      	mov	r3, r0
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d001      	beq.n	80077c8 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80077c8:	2300      	movs	r3, #0
 80077ca:	613b      	str	r3, [r7, #16]
 80077cc:	e015      	b.n	80077fa <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	015a      	lsls	r2, r3, #5
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	4413      	add	r3, r2
 80077d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077da:	461a      	mov	r2, r3
 80077dc:	f04f 33ff 	mov.w	r3, #4294967295
 80077e0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	015a      	lsls	r2, r3, #5
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	4413      	add	r3, r2
 80077ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077ee:	461a      	mov	r2, r3
 80077f0:	2300      	movs	r3, #0
 80077f2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	3301      	adds	r3, #1
 80077f8:	613b      	str	r3, [r7, #16]
 80077fa:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80077fe:	461a      	mov	r2, r3
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	4293      	cmp	r3, r2
 8007804:	d3e3      	bcc.n	80077ce <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f04f 32ff 	mov.w	r2, #4294967295
 8007812:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a18      	ldr	r2, [pc, #96]	@ (8007878 <USB_HostInit+0x170>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d10b      	bne.n	8007834 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007822:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	4a15      	ldr	r2, [pc, #84]	@ (800787c <USB_HostInit+0x174>)
 8007828:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a14      	ldr	r2, [pc, #80]	@ (8007880 <USB_HostInit+0x178>)
 800782e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8007832:	e009      	b.n	8007848 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2280      	movs	r2, #128	@ 0x80
 8007838:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a11      	ldr	r2, [pc, #68]	@ (8007884 <USB_HostInit+0x17c>)
 800783e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	4a11      	ldr	r2, [pc, #68]	@ (8007888 <USB_HostInit+0x180>)
 8007844:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007848:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800784c:	2b00      	cmp	r3, #0
 800784e:	d105      	bne.n	800785c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	699b      	ldr	r3, [r3, #24]
 8007854:	f043 0210 	orr.w	r2, r3, #16
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	699a      	ldr	r2, [r3, #24]
 8007860:	4b0a      	ldr	r3, [pc, #40]	@ (800788c <USB_HostInit+0x184>)
 8007862:	4313      	orrs	r3, r2
 8007864:	687a      	ldr	r2, [r7, #4]
 8007866:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007868:	7dfb      	ldrb	r3, [r7, #23]
}
 800786a:	4618      	mov	r0, r3
 800786c:	3718      	adds	r7, #24
 800786e:	46bd      	mov	sp, r7
 8007870:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007874:	b004      	add	sp, #16
 8007876:	4770      	bx	lr
 8007878:	40040000 	.word	0x40040000
 800787c:	01000200 	.word	0x01000200
 8007880:	00e00300 	.word	0x00e00300
 8007884:	00600080 	.word	0x00600080
 8007888:	004000e0 	.word	0x004000e0
 800788c:	a3200008 	.word	0xa3200008

08007890 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	460b      	mov	r3, r1
 800789a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	68fa      	ldr	r2, [r7, #12]
 80078aa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80078ae:	f023 0303 	bic.w	r3, r3, #3
 80078b2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078ba:	681a      	ldr	r2, [r3, #0]
 80078bc:	78fb      	ldrb	r3, [r7, #3]
 80078be:	f003 0303 	and.w	r3, r3, #3
 80078c2:	68f9      	ldr	r1, [r7, #12]
 80078c4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80078c8:	4313      	orrs	r3, r2
 80078ca:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80078cc:	78fb      	ldrb	r3, [r7, #3]
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d107      	bne.n	80078e2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078d8:	461a      	mov	r2, r3
 80078da:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80078de:	6053      	str	r3, [r2, #4]
 80078e0:	e00c      	b.n	80078fc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80078e2:	78fb      	ldrb	r3, [r7, #3]
 80078e4:	2b02      	cmp	r3, #2
 80078e6:	d107      	bne.n	80078f8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078ee:	461a      	mov	r2, r3
 80078f0:	f241 7370 	movw	r3, #6000	@ 0x1770
 80078f4:	6053      	str	r3, [r2, #4]
 80078f6:	e001      	b.n	80078fc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	e000      	b.n	80078fe <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3714      	adds	r7, #20
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr

0800790a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800790a:	b580      	push	{r7, lr}
 800790c:	b084      	sub	sp, #16
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007916:	2300      	movs	r3, #0
 8007918:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800792a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	68fa      	ldr	r2, [r7, #12]
 8007930:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007934:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007938:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800793a:	2064      	movs	r0, #100	@ 0x64
 800793c:	f7fa f89a 	bl	8001a74 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	68fa      	ldr	r2, [r7, #12]
 8007944:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007948:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800794c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800794e:	200a      	movs	r0, #10
 8007950:	f7fa f890 	bl	8001a74 <HAL_Delay>

  return HAL_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	3710      	adds	r7, #16
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}

0800795e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800795e:	b480      	push	{r7}
 8007960:	b085      	sub	sp, #20
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
 8007966:	460b      	mov	r3, r1
 8007968:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800796e:	2300      	movs	r3, #0
 8007970:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007982:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800798a:	2b00      	cmp	r3, #0
 800798c:	d109      	bne.n	80079a2 <USB_DriveVbus+0x44>
 800798e:	78fb      	ldrb	r3, [r7, #3]
 8007990:	2b01      	cmp	r3, #1
 8007992:	d106      	bne.n	80079a2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	68fa      	ldr	r2, [r7, #12]
 8007998:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800799c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80079a0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80079a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079ac:	d109      	bne.n	80079c2 <USB_DriveVbus+0x64>
 80079ae:	78fb      	ldrb	r3, [r7, #3]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d106      	bne.n	80079c2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80079bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079c0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3714      	adds	r7, #20
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80079dc:	2300      	movs	r3, #0
 80079de:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	0c5b      	lsrs	r3, r3, #17
 80079ee:	f003 0303 	and.w	r3, r3, #3
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3714      	adds	r7, #20
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr

080079fe <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b085      	sub	sp, #20
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	b29b      	uxth	r3, r3
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3714      	adds	r7, #20
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b088      	sub	sp, #32
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	4608      	mov	r0, r1
 8007a2a:	4611      	mov	r1, r2
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	4603      	mov	r3, r0
 8007a30:	70fb      	strb	r3, [r7, #3]
 8007a32:	460b      	mov	r3, r1
 8007a34:	70bb      	strb	r3, [r7, #2]
 8007a36:	4613      	mov	r3, r2
 8007a38:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007a42:	78fb      	ldrb	r3, [r7, #3]
 8007a44:	015a      	lsls	r2, r3, #5
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	4413      	add	r3, r2
 8007a4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a4e:	461a      	mov	r2, r3
 8007a50:	f04f 33ff 	mov.w	r3, #4294967295
 8007a54:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007a56:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007a5a:	2b03      	cmp	r3, #3
 8007a5c:	d87c      	bhi.n	8007b58 <USB_HC_Init+0x138>
 8007a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a64 <USB_HC_Init+0x44>)
 8007a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a64:	08007a75 	.word	0x08007a75
 8007a68:	08007b1b 	.word	0x08007b1b
 8007a6c:	08007a75 	.word	0x08007a75
 8007a70:	08007add 	.word	0x08007add
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007a74:	78fb      	ldrb	r3, [r7, #3]
 8007a76:	015a      	lsls	r2, r3, #5
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	4413      	add	r3, r2
 8007a7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a80:	461a      	mov	r2, r3
 8007a82:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007a86:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007a88:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	da10      	bge.n	8007ab2 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007a90:	78fb      	ldrb	r3, [r7, #3]
 8007a92:	015a      	lsls	r2, r3, #5
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	4413      	add	r3, r2
 8007a98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	78fa      	ldrb	r2, [r7, #3]
 8007aa0:	0151      	lsls	r1, r2, #5
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	440a      	add	r2, r1
 8007aa6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007aaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007aae:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007ab0:	e055      	b.n	8007b5e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a6f      	ldr	r2, [pc, #444]	@ (8007c74 <USB_HC_Init+0x254>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d151      	bne.n	8007b5e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007aba:	78fb      	ldrb	r3, [r7, #3]
 8007abc:	015a      	lsls	r2, r3, #5
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	4413      	add	r3, r2
 8007ac2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ac6:	68db      	ldr	r3, [r3, #12]
 8007ac8:	78fa      	ldrb	r2, [r7, #3]
 8007aca:	0151      	lsls	r1, r2, #5
 8007acc:	693a      	ldr	r2, [r7, #16]
 8007ace:	440a      	add	r2, r1
 8007ad0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ad4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007ad8:	60d3      	str	r3, [r2, #12]
      break;
 8007ada:	e040      	b.n	8007b5e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007adc:	78fb      	ldrb	r3, [r7, #3]
 8007ade:	015a      	lsls	r2, r3, #5
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	4413      	add	r3, r2
 8007ae4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ae8:	461a      	mov	r2, r3
 8007aea:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007aee:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007af0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	da34      	bge.n	8007b62 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007af8:	78fb      	ldrb	r3, [r7, #3]
 8007afa:	015a      	lsls	r2, r3, #5
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	4413      	add	r3, r2
 8007b00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b04:	68db      	ldr	r3, [r3, #12]
 8007b06:	78fa      	ldrb	r2, [r7, #3]
 8007b08:	0151      	lsls	r1, r2, #5
 8007b0a:	693a      	ldr	r2, [r7, #16]
 8007b0c:	440a      	add	r2, r1
 8007b0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b16:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007b18:	e023      	b.n	8007b62 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007b1a:	78fb      	ldrb	r3, [r7, #3]
 8007b1c:	015a      	lsls	r2, r3, #5
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	4413      	add	r3, r2
 8007b22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b26:	461a      	mov	r2, r3
 8007b28:	f240 2325 	movw	r3, #549	@ 0x225
 8007b2c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007b2e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	da17      	bge.n	8007b66 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007b36:	78fb      	ldrb	r3, [r7, #3]
 8007b38:	015a      	lsls	r2, r3, #5
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	4413      	add	r3, r2
 8007b3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b42:	68db      	ldr	r3, [r3, #12]
 8007b44:	78fa      	ldrb	r2, [r7, #3]
 8007b46:	0151      	lsls	r1, r2, #5
 8007b48:	693a      	ldr	r2, [r7, #16]
 8007b4a:	440a      	add	r2, r1
 8007b4c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b50:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007b54:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007b56:	e006      	b.n	8007b66 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	77fb      	strb	r3, [r7, #31]
      break;
 8007b5c:	e004      	b.n	8007b68 <USB_HC_Init+0x148>
      break;
 8007b5e:	bf00      	nop
 8007b60:	e002      	b.n	8007b68 <USB_HC_Init+0x148>
      break;
 8007b62:	bf00      	nop
 8007b64:	e000      	b.n	8007b68 <USB_HC_Init+0x148>
      break;
 8007b66:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007b68:	78fb      	ldrb	r3, [r7, #3]
 8007b6a:	015a      	lsls	r2, r3, #5
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	4413      	add	r3, r2
 8007b70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b74:	461a      	mov	r2, r3
 8007b76:	2300      	movs	r3, #0
 8007b78:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007b7a:	78fb      	ldrb	r3, [r7, #3]
 8007b7c:	015a      	lsls	r2, r3, #5
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	4413      	add	r3, r2
 8007b82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	78fa      	ldrb	r2, [r7, #3]
 8007b8a:	0151      	lsls	r1, r2, #5
 8007b8c:	693a      	ldr	r2, [r7, #16]
 8007b8e:	440a      	add	r2, r1
 8007b90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b94:	f043 0302 	orr.w	r3, r3, #2
 8007b98:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007ba0:	699a      	ldr	r2, [r3, #24]
 8007ba2:	78fb      	ldrb	r3, [r7, #3]
 8007ba4:	f003 030f 	and.w	r3, r3, #15
 8007ba8:	2101      	movs	r1, #1
 8007baa:	fa01 f303 	lsl.w	r3, r1, r3
 8007bae:	6939      	ldr	r1, [r7, #16]
 8007bb0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	699b      	ldr	r3, [r3, #24]
 8007bbc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007bc4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	da03      	bge.n	8007bd4 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007bcc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bd0:	61bb      	str	r3, [r7, #24]
 8007bd2:	e001      	b.n	8007bd8 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f7ff fef9 	bl	80079d0 <USB_GetHostSpeed>
 8007bde:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007be0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007be4:	2b02      	cmp	r3, #2
 8007be6:	d106      	bne.n	8007bf6 <USB_HC_Init+0x1d6>
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d003      	beq.n	8007bf6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007bee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007bf2:	617b      	str	r3, [r7, #20]
 8007bf4:	e001      	b.n	8007bfa <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007bfa:	787b      	ldrb	r3, [r7, #1]
 8007bfc:	059b      	lsls	r3, r3, #22
 8007bfe:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007c02:	78bb      	ldrb	r3, [r7, #2]
 8007c04:	02db      	lsls	r3, r3, #11
 8007c06:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c0a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007c0c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c10:	049b      	lsls	r3, r3, #18
 8007c12:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007c16:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007c18:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007c1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007c1e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	431a      	orrs	r2, r3
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c28:	78fa      	ldrb	r2, [r7, #3]
 8007c2a:	0151      	lsls	r1, r2, #5
 8007c2c:	693a      	ldr	r2, [r7, #16]
 8007c2e:	440a      	add	r2, r1
 8007c30:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007c34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c38:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007c3a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c3e:	2b03      	cmp	r3, #3
 8007c40:	d003      	beq.n	8007c4a <USB_HC_Init+0x22a>
 8007c42:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c46:	2b01      	cmp	r3, #1
 8007c48:	d10f      	bne.n	8007c6a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007c4a:	78fb      	ldrb	r3, [r7, #3]
 8007c4c:	015a      	lsls	r2, r3, #5
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	4413      	add	r3, r2
 8007c52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	78fa      	ldrb	r2, [r7, #3]
 8007c5a:	0151      	lsls	r1, r2, #5
 8007c5c:	693a      	ldr	r2, [r7, #16]
 8007c5e:	440a      	add	r2, r1
 8007c60:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c64:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007c68:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007c6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3720      	adds	r7, #32
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}
 8007c74:	40040000 	.word	0x40040000

08007c78 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b08c      	sub	sp, #48	@ 0x30
 8007c7c:	af02      	add	r7, sp, #8
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	4613      	mov	r3, r2
 8007c84:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	785b      	ldrb	r3, [r3, #1]
 8007c8e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007c90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007c94:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	4a5d      	ldr	r2, [pc, #372]	@ (8007e10 <USB_HC_StartXfer+0x198>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d12f      	bne.n	8007cfe <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007c9e:	79fb      	ldrb	r3, [r7, #7]
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d11c      	bne.n	8007cde <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	7c9b      	ldrb	r3, [r3, #18]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d003      	beq.n	8007cb4 <USB_HC_StartXfer+0x3c>
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	7c9b      	ldrb	r3, [r3, #18]
 8007cb0:	2b02      	cmp	r3, #2
 8007cb2:	d124      	bne.n	8007cfe <USB_HC_StartXfer+0x86>
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	799b      	ldrb	r3, [r3, #6]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d120      	bne.n	8007cfe <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007cbc:	69fb      	ldr	r3, [r7, #28]
 8007cbe:	015a      	lsls	r2, r3, #5
 8007cc0:	6a3b      	ldr	r3, [r7, #32]
 8007cc2:	4413      	add	r3, r2
 8007cc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cc8:	68db      	ldr	r3, [r3, #12]
 8007cca:	69fa      	ldr	r2, [r7, #28]
 8007ccc:	0151      	lsls	r1, r2, #5
 8007cce:	6a3a      	ldr	r2, [r7, #32]
 8007cd0:	440a      	add	r2, r1
 8007cd2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cda:	60d3      	str	r3, [r2, #12]
 8007cdc:	e00f      	b.n	8007cfe <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	791b      	ldrb	r3, [r3, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d10b      	bne.n	8007cfe <USB_HC_StartXfer+0x86>
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	795b      	ldrb	r3, [r3, #5]
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d107      	bne.n	8007cfe <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	785b      	ldrb	r3, [r3, #1]
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	68f8      	ldr	r0, [r7, #12]
 8007cf6:	f000 fb6b 	bl	80083d0 <USB_DoPing>
        return HAL_OK;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	e232      	b.n	8008164 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	799b      	ldrb	r3, [r3, #6]
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d158      	bne.n	8007db8 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007d06:	2301      	movs	r3, #1
 8007d08:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	78db      	ldrb	r3, [r3, #3]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d007      	beq.n	8007d22 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007d12:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007d14:	68ba      	ldr	r2, [r7, #8]
 8007d16:	8a92      	ldrh	r2, [r2, #20]
 8007d18:	fb03 f202 	mul.w	r2, r3, r2
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	61da      	str	r2, [r3, #28]
 8007d20:	e07c      	b.n	8007e1c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	7c9b      	ldrb	r3, [r3, #18]
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d130      	bne.n	8007d8c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	6a1b      	ldr	r3, [r3, #32]
 8007d2e:	2bbc      	cmp	r3, #188	@ 0xbc
 8007d30:	d918      	bls.n	8007d64 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	8a9b      	ldrh	r3, [r3, #20]
 8007d36:	461a      	mov	r2, r3
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	69da      	ldr	r2, [r3, #28]
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	68db      	ldr	r3, [r3, #12]
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d003      	beq.n	8007d54 <USB_HC_StartXfer+0xdc>
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	2b02      	cmp	r3, #2
 8007d52:	d103      	bne.n	8007d5c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	2202      	movs	r2, #2
 8007d58:	60da      	str	r2, [r3, #12]
 8007d5a:	e05f      	b.n	8007e1c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	60da      	str	r2, [r3, #12]
 8007d62:	e05b      	b.n	8007e1c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	6a1a      	ldr	r2, [r3, #32]
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d007      	beq.n	8007d84 <USB_HC_StartXfer+0x10c>
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	68db      	ldr	r3, [r3, #12]
 8007d78:	2b02      	cmp	r3, #2
 8007d7a:	d003      	beq.n	8007d84 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	2204      	movs	r2, #4
 8007d80:	60da      	str	r2, [r3, #12]
 8007d82:	e04b      	b.n	8007e1c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	2203      	movs	r2, #3
 8007d88:	60da      	str	r2, [r3, #12]
 8007d8a:	e047      	b.n	8007e1c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007d8c:	79fb      	ldrb	r3, [r7, #7]
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d10d      	bne.n	8007dae <USB_HC_StartXfer+0x136>
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	6a1b      	ldr	r3, [r3, #32]
 8007d96:	68ba      	ldr	r2, [r7, #8]
 8007d98:	8a92      	ldrh	r2, [r2, #20]
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d907      	bls.n	8007dae <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007d9e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007da0:	68ba      	ldr	r2, [r7, #8]
 8007da2:	8a92      	ldrh	r2, [r2, #20]
 8007da4:	fb03 f202 	mul.w	r2, r3, r2
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	61da      	str	r2, [r3, #28]
 8007dac:	e036      	b.n	8007e1c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	6a1a      	ldr	r2, [r3, #32]
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	61da      	str	r2, [r3, #28]
 8007db6:	e031      	b.n	8007e1c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	6a1b      	ldr	r3, [r3, #32]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d018      	beq.n	8007df2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	6a1b      	ldr	r3, [r3, #32]
 8007dc4:	68ba      	ldr	r2, [r7, #8]
 8007dc6:	8a92      	ldrh	r2, [r2, #20]
 8007dc8:	4413      	add	r3, r2
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	8a92      	ldrh	r2, [r2, #20]
 8007dd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007dd4:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007dd6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007dd8:	8b7b      	ldrh	r3, [r7, #26]
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d90b      	bls.n	8007df6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007dde:	8b7b      	ldrh	r3, [r7, #26]
 8007de0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007de2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007de4:	68ba      	ldr	r2, [r7, #8]
 8007de6:	8a92      	ldrh	r2, [r2, #20]
 8007de8:	fb03 f202 	mul.w	r2, r3, r2
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	61da      	str	r2, [r3, #28]
 8007df0:	e001      	b.n	8007df6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007df2:	2301      	movs	r3, #1
 8007df4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	78db      	ldrb	r3, [r3, #3]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d00a      	beq.n	8007e14 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007dfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007e00:	68ba      	ldr	r2, [r7, #8]
 8007e02:	8a92      	ldrh	r2, [r2, #20]
 8007e04:	fb03 f202 	mul.w	r2, r3, r2
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	61da      	str	r2, [r3, #28]
 8007e0c:	e006      	b.n	8007e1c <USB_HC_StartXfer+0x1a4>
 8007e0e:	bf00      	nop
 8007e10:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	6a1a      	ldr	r2, [r3, #32]
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	69db      	ldr	r3, [r3, #28]
 8007e20:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007e24:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007e26:	04d9      	lsls	r1, r3, #19
 8007e28:	4ba3      	ldr	r3, [pc, #652]	@ (80080b8 <USB_HC_StartXfer+0x440>)
 8007e2a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e2c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	7d9b      	ldrb	r3, [r3, #22]
 8007e32:	075b      	lsls	r3, r3, #29
 8007e34:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e38:	69f9      	ldr	r1, [r7, #28]
 8007e3a:	0148      	lsls	r0, r1, #5
 8007e3c:	6a39      	ldr	r1, [r7, #32]
 8007e3e:	4401      	add	r1, r0
 8007e40:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007e44:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e46:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007e48:	79fb      	ldrb	r3, [r7, #7]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d009      	beq.n	8007e62 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	6999      	ldr	r1, [r3, #24]
 8007e52:	69fb      	ldr	r3, [r7, #28]
 8007e54:	015a      	lsls	r2, r3, #5
 8007e56:	6a3b      	ldr	r3, [r7, #32]
 8007e58:	4413      	add	r3, r2
 8007e5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e5e:	460a      	mov	r2, r1
 8007e60:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007e62:	6a3b      	ldr	r3, [r7, #32]
 8007e64:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	f003 0301 	and.w	r3, r3, #1
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	bf0c      	ite	eq
 8007e72:	2301      	moveq	r3, #1
 8007e74:	2300      	movne	r3, #0
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007e7a:	69fb      	ldr	r3, [r7, #28]
 8007e7c:	015a      	lsls	r2, r3, #5
 8007e7e:	6a3b      	ldr	r3, [r7, #32]
 8007e80:	4413      	add	r3, r2
 8007e82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	69fa      	ldr	r2, [r7, #28]
 8007e8a:	0151      	lsls	r1, r2, #5
 8007e8c:	6a3a      	ldr	r2, [r7, #32]
 8007e8e:	440a      	add	r2, r1
 8007e90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e94:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007e98:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007e9a:	69fb      	ldr	r3, [r7, #28]
 8007e9c:	015a      	lsls	r2, r3, #5
 8007e9e:	6a3b      	ldr	r3, [r7, #32]
 8007ea0:	4413      	add	r3, r2
 8007ea2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	7e7b      	ldrb	r3, [r7, #25]
 8007eaa:	075b      	lsls	r3, r3, #29
 8007eac:	69f9      	ldr	r1, [r7, #28]
 8007eae:	0148      	lsls	r0, r1, #5
 8007eb0:	6a39      	ldr	r1, [r7, #32]
 8007eb2:	4401      	add	r1, r0
 8007eb4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	799b      	ldrb	r3, [r3, #6]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	f040 80c3 	bne.w	800804c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	7c5b      	ldrb	r3, [r3, #17]
 8007eca:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007ecc:	68ba      	ldr	r2, [r7, #8]
 8007ece:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	69fa      	ldr	r2, [r7, #28]
 8007ed4:	0151      	lsls	r1, r2, #5
 8007ed6:	6a3a      	ldr	r2, [r7, #32]
 8007ed8:	440a      	add	r2, r1
 8007eda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007ede:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007ee2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	015a      	lsls	r2, r3, #5
 8007ee8:	6a3b      	ldr	r3, [r7, #32]
 8007eea:	4413      	add	r3, r2
 8007eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ef0:	68db      	ldr	r3, [r3, #12]
 8007ef2:	69fa      	ldr	r2, [r7, #28]
 8007ef4:	0151      	lsls	r1, r2, #5
 8007ef6:	6a3a      	ldr	r2, [r7, #32]
 8007ef8:	440a      	add	r2, r1
 8007efa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007efe:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007f02:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	79db      	ldrb	r3, [r3, #7]
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d123      	bne.n	8007f54 <USB_HC_StartXfer+0x2dc>
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	78db      	ldrb	r3, [r3, #3]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d11f      	bne.n	8007f54 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007f14:	69fb      	ldr	r3, [r7, #28]
 8007f16:	015a      	lsls	r2, r3, #5
 8007f18:	6a3b      	ldr	r3, [r7, #32]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	69fa      	ldr	r2, [r7, #28]
 8007f24:	0151      	lsls	r1, r2, #5
 8007f26:	6a3a      	ldr	r2, [r7, #32]
 8007f28:	440a      	add	r2, r1
 8007f2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f32:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	015a      	lsls	r2, r3, #5
 8007f38:	6a3b      	ldr	r3, [r7, #32]
 8007f3a:	4413      	add	r3, r2
 8007f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f40:	68db      	ldr	r3, [r3, #12]
 8007f42:	69fa      	ldr	r2, [r7, #28]
 8007f44:	0151      	lsls	r1, r2, #5
 8007f46:	6a3a      	ldr	r2, [r7, #32]
 8007f48:	440a      	add	r2, r1
 8007f4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f52:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	7c9b      	ldrb	r3, [r3, #18]
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d003      	beq.n	8007f64 <USB_HC_StartXfer+0x2ec>
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	7c9b      	ldrb	r3, [r3, #18]
 8007f60:	2b03      	cmp	r3, #3
 8007f62:	d117      	bne.n	8007f94 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d113      	bne.n	8007f94 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	78db      	ldrb	r3, [r3, #3]
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d10f      	bne.n	8007f94 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007f74:	69fb      	ldr	r3, [r7, #28]
 8007f76:	015a      	lsls	r2, r3, #5
 8007f78:	6a3b      	ldr	r3, [r7, #32]
 8007f7a:	4413      	add	r3, r2
 8007f7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	69fa      	ldr	r2, [r7, #28]
 8007f84:	0151      	lsls	r1, r2, #5
 8007f86:	6a3a      	ldr	r2, [r7, #32]
 8007f88:	440a      	add	r2, r1
 8007f8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f92:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	7c9b      	ldrb	r3, [r3, #18]
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d162      	bne.n	8008062 <USB_HC_StartXfer+0x3ea>
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	78db      	ldrb	r3, [r3, #3]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d15e      	bne.n	8008062 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	3b01      	subs	r3, #1
 8007faa:	2b03      	cmp	r3, #3
 8007fac:	d858      	bhi.n	8008060 <USB_HC_StartXfer+0x3e8>
 8007fae:	a201      	add	r2, pc, #4	@ (adr r2, 8007fb4 <USB_HC_StartXfer+0x33c>)
 8007fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb4:	08007fc5 	.word	0x08007fc5
 8007fb8:	08007fe7 	.word	0x08007fe7
 8007fbc:	08008009 	.word	0x08008009
 8007fc0:	0800802b 	.word	0x0800802b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007fc4:	69fb      	ldr	r3, [r7, #28]
 8007fc6:	015a      	lsls	r2, r3, #5
 8007fc8:	6a3b      	ldr	r3, [r7, #32]
 8007fca:	4413      	add	r3, r2
 8007fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	69fa      	ldr	r2, [r7, #28]
 8007fd4:	0151      	lsls	r1, r2, #5
 8007fd6:	6a3a      	ldr	r2, [r7, #32]
 8007fd8:	440a      	add	r2, r1
 8007fda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fe2:	6053      	str	r3, [r2, #4]
          break;
 8007fe4:	e03d      	b.n	8008062 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	015a      	lsls	r2, r3, #5
 8007fea:	6a3b      	ldr	r3, [r7, #32]
 8007fec:	4413      	add	r3, r2
 8007fee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	69fa      	ldr	r2, [r7, #28]
 8007ff6:	0151      	lsls	r1, r2, #5
 8007ff8:	6a3a      	ldr	r2, [r7, #32]
 8007ffa:	440a      	add	r2, r1
 8007ffc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008000:	f043 030e 	orr.w	r3, r3, #14
 8008004:	6053      	str	r3, [r2, #4]
          break;
 8008006:	e02c      	b.n	8008062 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8008008:	69fb      	ldr	r3, [r7, #28]
 800800a:	015a      	lsls	r2, r3, #5
 800800c:	6a3b      	ldr	r3, [r7, #32]
 800800e:	4413      	add	r3, r2
 8008010:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	69fa      	ldr	r2, [r7, #28]
 8008018:	0151      	lsls	r1, r2, #5
 800801a:	6a3a      	ldr	r2, [r7, #32]
 800801c:	440a      	add	r2, r1
 800801e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008022:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008026:	6053      	str	r3, [r2, #4]
          break;
 8008028:	e01b      	b.n	8008062 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800802a:	69fb      	ldr	r3, [r7, #28]
 800802c:	015a      	lsls	r2, r3, #5
 800802e:	6a3b      	ldr	r3, [r7, #32]
 8008030:	4413      	add	r3, r2
 8008032:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	69fa      	ldr	r2, [r7, #28]
 800803a:	0151      	lsls	r1, r2, #5
 800803c:	6a3a      	ldr	r2, [r7, #32]
 800803e:	440a      	add	r2, r1
 8008040:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008044:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008048:	6053      	str	r3, [r2, #4]
          break;
 800804a:	e00a      	b.n	8008062 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800804c:	69fb      	ldr	r3, [r7, #28]
 800804e:	015a      	lsls	r2, r3, #5
 8008050:	6a3b      	ldr	r3, [r7, #32]
 8008052:	4413      	add	r3, r2
 8008054:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008058:	461a      	mov	r2, r3
 800805a:	2300      	movs	r3, #0
 800805c:	6053      	str	r3, [r2, #4]
 800805e:	e000      	b.n	8008062 <USB_HC_StartXfer+0x3ea>
          break;
 8008060:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	015a      	lsls	r2, r3, #5
 8008066:	6a3b      	ldr	r3, [r7, #32]
 8008068:	4413      	add	r3, r2
 800806a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008078:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	78db      	ldrb	r3, [r3, #3]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d004      	beq.n	800808c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008088:	613b      	str	r3, [r7, #16]
 800808a:	e003      	b.n	8008094 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008092:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800809a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	015a      	lsls	r2, r3, #5
 80080a0:	6a3b      	ldr	r3, [r7, #32]
 80080a2:	4413      	add	r3, r2
 80080a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080a8:	461a      	mov	r2, r3
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80080ae:	79fb      	ldrb	r3, [r7, #7]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d003      	beq.n	80080bc <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80080b4:	2300      	movs	r3, #0
 80080b6:	e055      	b.n	8008164 <USB_HC_StartXfer+0x4ec>
 80080b8:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	78db      	ldrb	r3, [r3, #3]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d14e      	bne.n	8008162 <USB_HC_StartXfer+0x4ea>
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	6a1b      	ldr	r3, [r3, #32]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d04a      	beq.n	8008162 <USB_HC_StartXfer+0x4ea>
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	79db      	ldrb	r3, [r3, #7]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d146      	bne.n	8008162 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	7c9b      	ldrb	r3, [r3, #18]
 80080d8:	2b03      	cmp	r3, #3
 80080da:	d831      	bhi.n	8008140 <USB_HC_StartXfer+0x4c8>
 80080dc:	a201      	add	r2, pc, #4	@ (adr r2, 80080e4 <USB_HC_StartXfer+0x46c>)
 80080de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080e2:	bf00      	nop
 80080e4:	080080f5 	.word	0x080080f5
 80080e8:	08008119 	.word	0x08008119
 80080ec:	080080f5 	.word	0x080080f5
 80080f0:	08008119 	.word	0x08008119
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	6a1b      	ldr	r3, [r3, #32]
 80080f8:	3303      	adds	r3, #3
 80080fa:	089b      	lsrs	r3, r3, #2
 80080fc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80080fe:	8afa      	ldrh	r2, [r7, #22]
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008104:	b29b      	uxth	r3, r3
 8008106:	429a      	cmp	r2, r3
 8008108:	d91c      	bls.n	8008144 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	699b      	ldr	r3, [r3, #24]
 800810e:	f043 0220 	orr.w	r2, r3, #32
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	619a      	str	r2, [r3, #24]
        }
        break;
 8008116:	e015      	b.n	8008144 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	6a1b      	ldr	r3, [r3, #32]
 800811c:	3303      	adds	r3, #3
 800811e:	089b      	lsrs	r3, r3, #2
 8008120:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008122:	8afa      	ldrh	r2, [r7, #22]
 8008124:	6a3b      	ldr	r3, [r7, #32]
 8008126:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800812a:	691b      	ldr	r3, [r3, #16]
 800812c:	b29b      	uxth	r3, r3
 800812e:	429a      	cmp	r2, r3
 8008130:	d90a      	bls.n	8008148 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	699b      	ldr	r3, [r3, #24]
 8008136:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	619a      	str	r2, [r3, #24]
        }
        break;
 800813e:	e003      	b.n	8008148 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8008140:	bf00      	nop
 8008142:	e002      	b.n	800814a <USB_HC_StartXfer+0x4d2>
        break;
 8008144:	bf00      	nop
 8008146:	e000      	b.n	800814a <USB_HC_StartXfer+0x4d2>
        break;
 8008148:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	6999      	ldr	r1, [r3, #24]
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	785a      	ldrb	r2, [r3, #1]
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	6a1b      	ldr	r3, [r3, #32]
 8008156:	b29b      	uxth	r3, r3
 8008158:	2000      	movs	r0, #0
 800815a:	9000      	str	r0, [sp, #0]
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f7ff f9c3 	bl	80074e8 <USB_WritePacket>
  }

  return HAL_OK;
 8008162:	2300      	movs	r3, #0
}
 8008164:	4618      	mov	r0, r3
 8008166:	3728      	adds	r7, #40	@ 0x28
 8008168:	46bd      	mov	sp, r7
 800816a:	bd80      	pop	{r7, pc}

0800816c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800816c:	b480      	push	{r7}
 800816e:	b085      	sub	sp, #20
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800817e:	695b      	ldr	r3, [r3, #20]
 8008180:	b29b      	uxth	r3, r3
}
 8008182:	4618      	mov	r0, r3
 8008184:	3714      	adds	r7, #20
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr

0800818e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800818e:	b480      	push	{r7}
 8008190:	b089      	sub	sp, #36	@ 0x24
 8008192:	af00      	add	r7, sp, #0
 8008194:	6078      	str	r0, [r7, #4]
 8008196:	460b      	mov	r3, r1
 8008198:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800819e:	78fb      	ldrb	r3, [r7, #3]
 80081a0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80081a2:	2300      	movs	r3, #0
 80081a4:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80081a6:	69bb      	ldr	r3, [r7, #24]
 80081a8:	015a      	lsls	r2, r3, #5
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	4413      	add	r3, r2
 80081ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	0c9b      	lsrs	r3, r3, #18
 80081b6:	f003 0303 	and.w	r3, r3, #3
 80081ba:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80081bc:	69bb      	ldr	r3, [r7, #24]
 80081be:	015a      	lsls	r2, r3, #5
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	4413      	add	r3, r2
 80081c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	0fdb      	lsrs	r3, r3, #31
 80081cc:	f003 0301 	and.w	r3, r3, #1
 80081d0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	015a      	lsls	r2, r3, #5
 80081d6:	69fb      	ldr	r3, [r7, #28]
 80081d8:	4413      	add	r3, r2
 80081da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	0fdb      	lsrs	r3, r3, #31
 80081e2:	f003 0301 	and.w	r3, r3, #1
 80081e6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	f003 0320 	and.w	r3, r3, #32
 80081f0:	2b20      	cmp	r3, #32
 80081f2:	d10d      	bne.n	8008210 <USB_HC_Halt+0x82>
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d10a      	bne.n	8008210 <USB_HC_Halt+0x82>
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d005      	beq.n	800820c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	2b01      	cmp	r3, #1
 8008204:	d002      	beq.n	800820c <USB_HC_Halt+0x7e>
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	2b03      	cmp	r3, #3
 800820a:	d101      	bne.n	8008210 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800820c:	2300      	movs	r3, #0
 800820e:	e0d8      	b.n	80083c2 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d002      	beq.n	800821c <USB_HC_Halt+0x8e>
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	2b02      	cmp	r3, #2
 800821a:	d173      	bne.n	8008304 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	015a      	lsls	r2, r3, #5
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	4413      	add	r3, r2
 8008224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	69ba      	ldr	r2, [r7, #24]
 800822c:	0151      	lsls	r1, r2, #5
 800822e:	69fa      	ldr	r2, [r7, #28]
 8008230:	440a      	add	r2, r1
 8008232:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008236:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800823a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	f003 0320 	and.w	r3, r3, #32
 8008244:	2b00      	cmp	r3, #0
 8008246:	d14a      	bne.n	80082de <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800824c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008250:	2b00      	cmp	r3, #0
 8008252:	d133      	bne.n	80082bc <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	015a      	lsls	r2, r3, #5
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	4413      	add	r3, r2
 800825c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	69ba      	ldr	r2, [r7, #24]
 8008264:	0151      	lsls	r1, r2, #5
 8008266:	69fa      	ldr	r2, [r7, #28]
 8008268:	440a      	add	r2, r1
 800826a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800826e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008272:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008274:	69bb      	ldr	r3, [r7, #24]
 8008276:	015a      	lsls	r2, r3, #5
 8008278:	69fb      	ldr	r3, [r7, #28]
 800827a:	4413      	add	r3, r2
 800827c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	69ba      	ldr	r2, [r7, #24]
 8008284:	0151      	lsls	r1, r2, #5
 8008286:	69fa      	ldr	r2, [r7, #28]
 8008288:	440a      	add	r2, r1
 800828a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800828e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008292:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	3301      	adds	r3, #1
 8008298:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80082a0:	d82e      	bhi.n	8008300 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	015a      	lsls	r2, r3, #5
 80082a6:	69fb      	ldr	r3, [r7, #28]
 80082a8:	4413      	add	r3, r2
 80082aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082b8:	d0ec      	beq.n	8008294 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80082ba:	e081      	b.n	80083c0 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80082bc:	69bb      	ldr	r3, [r7, #24]
 80082be:	015a      	lsls	r2, r3, #5
 80082c0:	69fb      	ldr	r3, [r7, #28]
 80082c2:	4413      	add	r3, r2
 80082c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	69ba      	ldr	r2, [r7, #24]
 80082cc:	0151      	lsls	r1, r2, #5
 80082ce:	69fa      	ldr	r2, [r7, #28]
 80082d0:	440a      	add	r2, r1
 80082d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80082da:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80082dc:	e070      	b.n	80083c0 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	015a      	lsls	r2, r3, #5
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	4413      	add	r3, r2
 80082e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	69ba      	ldr	r2, [r7, #24]
 80082ee:	0151      	lsls	r1, r2, #5
 80082f0:	69fa      	ldr	r2, [r7, #28]
 80082f2:	440a      	add	r2, r1
 80082f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80082fc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80082fe:	e05f      	b.n	80083c0 <USB_HC_Halt+0x232>
            break;
 8008300:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008302:	e05d      	b.n	80083c0 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008304:	69bb      	ldr	r3, [r7, #24]
 8008306:	015a      	lsls	r2, r3, #5
 8008308:	69fb      	ldr	r3, [r7, #28]
 800830a:	4413      	add	r3, r2
 800830c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	69ba      	ldr	r2, [r7, #24]
 8008314:	0151      	lsls	r1, r2, #5
 8008316:	69fa      	ldr	r2, [r7, #28]
 8008318:	440a      	add	r2, r1
 800831a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800831e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008322:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008324:	69fb      	ldr	r3, [r7, #28]
 8008326:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008330:	2b00      	cmp	r3, #0
 8008332:	d133      	bne.n	800839c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	015a      	lsls	r2, r3, #5
 8008338:	69fb      	ldr	r3, [r7, #28]
 800833a:	4413      	add	r3, r2
 800833c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	69ba      	ldr	r2, [r7, #24]
 8008344:	0151      	lsls	r1, r2, #5
 8008346:	69fa      	ldr	r2, [r7, #28]
 8008348:	440a      	add	r2, r1
 800834a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800834e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008352:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008354:	69bb      	ldr	r3, [r7, #24]
 8008356:	015a      	lsls	r2, r3, #5
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	4413      	add	r3, r2
 800835c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	69ba      	ldr	r2, [r7, #24]
 8008364:	0151      	lsls	r1, r2, #5
 8008366:	69fa      	ldr	r2, [r7, #28]
 8008368:	440a      	add	r2, r1
 800836a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800836e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008372:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	3301      	adds	r3, #1
 8008378:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008380:	d81d      	bhi.n	80083be <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008382:	69bb      	ldr	r3, [r7, #24]
 8008384:	015a      	lsls	r2, r3, #5
 8008386:	69fb      	ldr	r3, [r7, #28]
 8008388:	4413      	add	r3, r2
 800838a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008394:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008398:	d0ec      	beq.n	8008374 <USB_HC_Halt+0x1e6>
 800839a:	e011      	b.n	80083c0 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800839c:	69bb      	ldr	r3, [r7, #24]
 800839e:	015a      	lsls	r2, r3, #5
 80083a0:	69fb      	ldr	r3, [r7, #28]
 80083a2:	4413      	add	r3, r2
 80083a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	69ba      	ldr	r2, [r7, #24]
 80083ac:	0151      	lsls	r1, r2, #5
 80083ae:	69fa      	ldr	r2, [r7, #28]
 80083b0:	440a      	add	r2, r1
 80083b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80083ba:	6013      	str	r3, [r2, #0]
 80083bc:	e000      	b.n	80083c0 <USB_HC_Halt+0x232>
          break;
 80083be:	bf00      	nop
    }
  }

  return HAL_OK;
 80083c0:	2300      	movs	r3, #0
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3724      	adds	r7, #36	@ 0x24
 80083c6:	46bd      	mov	sp, r7
 80083c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083cc:	4770      	bx	lr
	...

080083d0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b087      	sub	sp, #28
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
 80083d8:	460b      	mov	r3, r1
 80083da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80083e0:	78fb      	ldrb	r3, [r7, #3]
 80083e2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80083e4:	2301      	movs	r3, #1
 80083e6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	04da      	lsls	r2, r3, #19
 80083ec:	4b15      	ldr	r3, [pc, #84]	@ (8008444 <USB_DoPing+0x74>)
 80083ee:	4013      	ands	r3, r2
 80083f0:	693a      	ldr	r2, [r7, #16]
 80083f2:	0151      	lsls	r1, r2, #5
 80083f4:	697a      	ldr	r2, [r7, #20]
 80083f6:	440a      	add	r2, r1
 80083f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008400:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	015a      	lsls	r2, r3, #5
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	4413      	add	r3, r2
 800840a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008418:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008420:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	015a      	lsls	r2, r3, #5
 8008426:	697b      	ldr	r3, [r7, #20]
 8008428:	4413      	add	r3, r2
 800842a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800842e:	461a      	mov	r2, r3
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008434:	2300      	movs	r3, #0
}
 8008436:	4618      	mov	r0, r3
 8008438:	371c      	adds	r7, #28
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr
 8008442:	bf00      	nop
 8008444:	1ff80000 	.word	0x1ff80000

08008448 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b088      	sub	sp, #32
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008450:	2300      	movs	r3, #0
 8008452:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008458:	2300      	movs	r3, #0
 800845a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f7fe ff86 	bl	800736e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008462:	2110      	movs	r1, #16
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f7fe ffdf 	bl	8007428 <USB_FlushTxFifo>
 800846a:	4603      	mov	r3, r0
 800846c:	2b00      	cmp	r3, #0
 800846e:	d001      	beq.n	8008474 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008470:	2301      	movs	r3, #1
 8008472:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f7ff f809 	bl	800748c <USB_FlushRxFifo>
 800847a:	4603      	mov	r3, r0
 800847c:	2b00      	cmp	r3, #0
 800847e:	d001      	beq.n	8008484 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008480:	2301      	movs	r3, #1
 8008482:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008484:	2300      	movs	r3, #0
 8008486:	61bb      	str	r3, [r7, #24]
 8008488:	e01f      	b.n	80084ca <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	015a      	lsls	r2, r3, #5
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	4413      	add	r3, r2
 8008492:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084a0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80084a8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80084b0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80084b2:	69bb      	ldr	r3, [r7, #24]
 80084b4:	015a      	lsls	r2, r3, #5
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	4413      	add	r3, r2
 80084ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084be:	461a      	mov	r2, r3
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80084c4:	69bb      	ldr	r3, [r7, #24]
 80084c6:	3301      	adds	r3, #1
 80084c8:	61bb      	str	r3, [r7, #24]
 80084ca:	69bb      	ldr	r3, [r7, #24]
 80084cc:	2b0f      	cmp	r3, #15
 80084ce:	d9dc      	bls.n	800848a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80084d0:	2300      	movs	r3, #0
 80084d2:	61bb      	str	r3, [r7, #24]
 80084d4:	e034      	b.n	8008540 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80084d6:	69bb      	ldr	r3, [r7, #24]
 80084d8:	015a      	lsls	r2, r3, #5
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	4413      	add	r3, r2
 80084de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084ec:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80084f4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80084fc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	015a      	lsls	r2, r3, #5
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	4413      	add	r3, r2
 8008506:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800850a:	461a      	mov	r2, r3
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	3301      	adds	r3, #1
 8008514:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800851c:	d80c      	bhi.n	8008538 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	015a      	lsls	r2, r3, #5
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	4413      	add	r3, r2
 8008526:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008530:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008534:	d0ec      	beq.n	8008510 <USB_StopHost+0xc8>
 8008536:	e000      	b.n	800853a <USB_StopHost+0xf2>
        break;
 8008538:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	3301      	adds	r3, #1
 800853e:	61bb      	str	r3, [r7, #24]
 8008540:	69bb      	ldr	r3, [r7, #24]
 8008542:	2b0f      	cmp	r3, #15
 8008544:	d9c7      	bls.n	80084d6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800854c:	461a      	mov	r2, r3
 800854e:	f04f 33ff 	mov.w	r3, #4294967295
 8008552:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f04f 32ff 	mov.w	r2, #4294967295
 800855a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f7fe fef5 	bl	800734c <USB_EnableGlobalInt>

  return ret;
 8008562:	7ffb      	ldrb	r3, [r7, #31]
}
 8008564:	4618      	mov	r0, r3
 8008566:	3720      	adds	r7, #32
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800856c:	b590      	push	{r4, r7, lr}
 800856e:	b089      	sub	sp, #36	@ 0x24
 8008570:	af04      	add	r7, sp, #16
 8008572:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008574:	2301      	movs	r3, #1
 8008576:	2202      	movs	r2, #2
 8008578:	2102      	movs	r1, #2
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 fcbd 	bl	8008efa <USBH_FindInterface>
 8008580:	4603      	mov	r3, r0
 8008582:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008584:	7bfb      	ldrb	r3, [r7, #15]
 8008586:	2bff      	cmp	r3, #255	@ 0xff
 8008588:	d002      	beq.n	8008590 <USBH_CDC_InterfaceInit+0x24>
 800858a:	7bfb      	ldrb	r3, [r7, #15]
 800858c:	2b01      	cmp	r3, #1
 800858e:	d901      	bls.n	8008594 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008590:	2302      	movs	r3, #2
 8008592:	e13d      	b.n	8008810 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008594:	7bfb      	ldrb	r3, [r7, #15]
 8008596:	4619      	mov	r1, r3
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f000 fc92 	bl	8008ec2 <USBH_SelectInterface>
 800859e:	4603      	mov	r3, r0
 80085a0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80085a2:	7bbb      	ldrb	r3, [r7, #14]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d001      	beq.n	80085ac <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80085a8:	2302      	movs	r3, #2
 80085aa:	e131      	b.n	8008810 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80085b2:	2050      	movs	r0, #80	@ 0x50
 80085b4:	f004 ffcc 	bl	800d550 <malloc>
 80085b8:	4603      	mov	r3, r0
 80085ba:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80085c2:	69db      	ldr	r3, [r3, #28]
 80085c4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d101      	bne.n	80085d0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80085cc:	2302      	movs	r3, #2
 80085ce:	e11f      	b.n	8008810 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80085d0:	2250      	movs	r2, #80	@ 0x50
 80085d2:	2100      	movs	r1, #0
 80085d4:	68b8      	ldr	r0, [r7, #8]
 80085d6:	f005 fa83 	bl	800dae0 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80085da:	7bfb      	ldrb	r3, [r7, #15]
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	211a      	movs	r1, #26
 80085e0:	fb01 f303 	mul.w	r3, r1, r3
 80085e4:	4413      	add	r3, r2
 80085e6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	b25b      	sxtb	r3, r3
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	da15      	bge.n	800861e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80085f2:	7bfb      	ldrb	r3, [r7, #15]
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	211a      	movs	r1, #26
 80085f8:	fb01 f303 	mul.w	r3, r1, r3
 80085fc:	4413      	add	r3, r2
 80085fe:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008602:	781a      	ldrb	r2, [r3, #0]
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008608:	7bfb      	ldrb	r3, [r7, #15]
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	211a      	movs	r1, #26
 800860e:	fb01 f303 	mul.w	r3, r1, r3
 8008612:	4413      	add	r3, r2
 8008614:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008618:	881a      	ldrh	r2, [r3, #0]
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	785b      	ldrb	r3, [r3, #1]
 8008622:	4619      	mov	r1, r3
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f002 f90c 	bl	800a842 <USBH_AllocPipe>
 800862a:	4603      	mov	r3, r0
 800862c:	461a      	mov	r2, r3
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	7819      	ldrb	r1, [r3, #0]
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	7858      	ldrb	r0, [r3, #1]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008646:	68ba      	ldr	r2, [r7, #8]
 8008648:	8952      	ldrh	r2, [r2, #10]
 800864a:	9202      	str	r2, [sp, #8]
 800864c:	2203      	movs	r2, #3
 800864e:	9201      	str	r2, [sp, #4]
 8008650:	9300      	str	r3, [sp, #0]
 8008652:	4623      	mov	r3, r4
 8008654:	4602      	mov	r2, r0
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f002 f8c4 	bl	800a7e4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	781b      	ldrb	r3, [r3, #0]
 8008660:	2200      	movs	r2, #0
 8008662:	4619      	mov	r1, r3
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f004 feed 	bl	800d444 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800866a:	2300      	movs	r3, #0
 800866c:	2200      	movs	r2, #0
 800866e:	210a      	movs	r1, #10
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f000 fc42 	bl	8008efa <USBH_FindInterface>
 8008676:	4603      	mov	r3, r0
 8008678:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800867a:	7bfb      	ldrb	r3, [r7, #15]
 800867c:	2bff      	cmp	r3, #255	@ 0xff
 800867e:	d002      	beq.n	8008686 <USBH_CDC_InterfaceInit+0x11a>
 8008680:	7bfb      	ldrb	r3, [r7, #15]
 8008682:	2b01      	cmp	r3, #1
 8008684:	d901      	bls.n	800868a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008686:	2302      	movs	r3, #2
 8008688:	e0c2      	b.n	8008810 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800868a:	7bfb      	ldrb	r3, [r7, #15]
 800868c:	687a      	ldr	r2, [r7, #4]
 800868e:	211a      	movs	r1, #26
 8008690:	fb01 f303 	mul.w	r3, r1, r3
 8008694:	4413      	add	r3, r2
 8008696:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	b25b      	sxtb	r3, r3
 800869e:	2b00      	cmp	r3, #0
 80086a0:	da16      	bge.n	80086d0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80086a2:	7bfb      	ldrb	r3, [r7, #15]
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	211a      	movs	r1, #26
 80086a8:	fb01 f303 	mul.w	r3, r1, r3
 80086ac:	4413      	add	r3, r2
 80086ae:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80086b2:	781a      	ldrb	r2, [r3, #0]
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80086b8:	7bfb      	ldrb	r3, [r7, #15]
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	211a      	movs	r1, #26
 80086be:	fb01 f303 	mul.w	r3, r1, r3
 80086c2:	4413      	add	r3, r2
 80086c4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80086c8:	881a      	ldrh	r2, [r3, #0]
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	835a      	strh	r2, [r3, #26]
 80086ce:	e015      	b.n	80086fc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80086d0:	7bfb      	ldrb	r3, [r7, #15]
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	211a      	movs	r1, #26
 80086d6:	fb01 f303 	mul.w	r3, r1, r3
 80086da:	4413      	add	r3, r2
 80086dc:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80086e0:	781a      	ldrb	r2, [r3, #0]
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80086e6:	7bfb      	ldrb	r3, [r7, #15]
 80086e8:	687a      	ldr	r2, [r7, #4]
 80086ea:	211a      	movs	r1, #26
 80086ec:	fb01 f303 	mul.w	r3, r1, r3
 80086f0:	4413      	add	r3, r2
 80086f2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80086f6:	881a      	ldrh	r2, [r3, #0]
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80086fc:	7bfb      	ldrb	r3, [r7, #15]
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	211a      	movs	r1, #26
 8008702:	fb01 f303 	mul.w	r3, r1, r3
 8008706:	4413      	add	r3, r2
 8008708:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	b25b      	sxtb	r3, r3
 8008710:	2b00      	cmp	r3, #0
 8008712:	da16      	bge.n	8008742 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008714:	7bfb      	ldrb	r3, [r7, #15]
 8008716:	687a      	ldr	r2, [r7, #4]
 8008718:	211a      	movs	r1, #26
 800871a:	fb01 f303 	mul.w	r3, r1, r3
 800871e:	4413      	add	r3, r2
 8008720:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008724:	781a      	ldrb	r2, [r3, #0]
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800872a:	7bfb      	ldrb	r3, [r7, #15]
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	211a      	movs	r1, #26
 8008730:	fb01 f303 	mul.w	r3, r1, r3
 8008734:	4413      	add	r3, r2
 8008736:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800873a:	881a      	ldrh	r2, [r3, #0]
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	835a      	strh	r2, [r3, #26]
 8008740:	e015      	b.n	800876e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008742:	7bfb      	ldrb	r3, [r7, #15]
 8008744:	687a      	ldr	r2, [r7, #4]
 8008746:	211a      	movs	r1, #26
 8008748:	fb01 f303 	mul.w	r3, r1, r3
 800874c:	4413      	add	r3, r2
 800874e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008752:	781a      	ldrb	r2, [r3, #0]
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008758:	7bfb      	ldrb	r3, [r7, #15]
 800875a:	687a      	ldr	r2, [r7, #4]
 800875c:	211a      	movs	r1, #26
 800875e:	fb01 f303 	mul.w	r3, r1, r3
 8008762:	4413      	add	r3, r2
 8008764:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008768:	881a      	ldrh	r2, [r3, #0]
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	7b9b      	ldrb	r3, [r3, #14]
 8008772:	4619      	mov	r1, r3
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f002 f864 	bl	800a842 <USBH_AllocPipe>
 800877a:	4603      	mov	r3, r0
 800877c:	461a      	mov	r2, r3
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	7bdb      	ldrb	r3, [r3, #15]
 8008786:	4619      	mov	r1, r3
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f002 f85a 	bl	800a842 <USBH_AllocPipe>
 800878e:	4603      	mov	r3, r0
 8008790:	461a      	mov	r2, r3
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	7b59      	ldrb	r1, [r3, #13]
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	7b98      	ldrb	r0, [r3, #14]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80087aa:	68ba      	ldr	r2, [r7, #8]
 80087ac:	8b12      	ldrh	r2, [r2, #24]
 80087ae:	9202      	str	r2, [sp, #8]
 80087b0:	2202      	movs	r2, #2
 80087b2:	9201      	str	r2, [sp, #4]
 80087b4:	9300      	str	r3, [sp, #0]
 80087b6:	4623      	mov	r3, r4
 80087b8:	4602      	mov	r2, r0
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f002 f812 	bl	800a7e4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	7b19      	ldrb	r1, [r3, #12]
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	7bd8      	ldrb	r0, [r3, #15]
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80087d4:	68ba      	ldr	r2, [r7, #8]
 80087d6:	8b52      	ldrh	r2, [r2, #26]
 80087d8:	9202      	str	r2, [sp, #8]
 80087da:	2202      	movs	r2, #2
 80087dc:	9201      	str	r2, [sp, #4]
 80087de:	9300      	str	r3, [sp, #0]
 80087e0:	4623      	mov	r3, r4
 80087e2:	4602      	mov	r2, r0
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f001 fffd 	bl	800a7e4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	2200      	movs	r2, #0
 80087ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	7b5b      	ldrb	r3, [r3, #13]
 80087f6:	2200      	movs	r2, #0
 80087f8:	4619      	mov	r1, r3
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f004 fe22 	bl	800d444 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	7b1b      	ldrb	r3, [r3, #12]
 8008804:	2200      	movs	r2, #0
 8008806:	4619      	mov	r1, r3
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f004 fe1b 	bl	800d444 <USBH_LL_SetToggle>

  return USBH_OK;
 800880e:	2300      	movs	r3, #0
}
 8008810:	4618      	mov	r0, r3
 8008812:	3714      	adds	r7, #20
 8008814:	46bd      	mov	sp, r7
 8008816:	bd90      	pop	{r4, r7, pc}

08008818 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008826:	69db      	ldr	r3, [r3, #28]
 8008828:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	781b      	ldrb	r3, [r3, #0]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d00e      	beq.n	8008850 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	781b      	ldrb	r3, [r3, #0]
 8008836:	4619      	mov	r1, r3
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f001 fff2 	bl	800a822 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	781b      	ldrb	r3, [r3, #0]
 8008842:	4619      	mov	r1, r3
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f002 f81d 	bl	800a884 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2200      	movs	r2, #0
 800884e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	7b1b      	ldrb	r3, [r3, #12]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d00e      	beq.n	8008876 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	7b1b      	ldrb	r3, [r3, #12]
 800885c:	4619      	mov	r1, r3
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f001 ffdf 	bl	800a822 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	7b1b      	ldrb	r3, [r3, #12]
 8008868:	4619      	mov	r1, r3
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f002 f80a 	bl	800a884 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2200      	movs	r2, #0
 8008874:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	7b5b      	ldrb	r3, [r3, #13]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d00e      	beq.n	800889c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	7b5b      	ldrb	r3, [r3, #13]
 8008882:	4619      	mov	r1, r3
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f001 ffcc 	bl	800a822 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	7b5b      	ldrb	r3, [r3, #13]
 800888e:	4619      	mov	r1, r3
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f001 fff7 	bl	800a884 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2200      	movs	r2, #0
 800889a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80088a2:	69db      	ldr	r3, [r3, #28]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00b      	beq.n	80088c0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80088ae:	69db      	ldr	r3, [r3, #28]
 80088b0:	4618      	mov	r0, r3
 80088b2:	f004 fe55 	bl	800d560 <free>
    phost->pActiveClass->pData = 0U;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80088bc:	2200      	movs	r2, #0
 80088be:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80088c0:	2300      	movs	r3, #0
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}

080088ca <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80088ca:	b580      	push	{r7, lr}
 80088cc:	b084      	sub	sp, #16
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80088d8:	69db      	ldr	r3, [r3, #28]
 80088da:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	3340      	adds	r3, #64	@ 0x40
 80088e0:	4619      	mov	r1, r3
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 f8b1 	bl	8008a4a <GetLineCoding>
 80088e8:	4603      	mov	r3, r0
 80088ea:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80088ec:	7afb      	ldrb	r3, [r7, #11]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d105      	bne.n	80088fe <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80088f8:	2102      	movs	r1, #2
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80088fe:	7afb      	ldrb	r3, [r7, #11]
}
 8008900:	4618      	mov	r0, r3
 8008902:	3710      	adds	r7, #16
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b084      	sub	sp, #16
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008910:	2301      	movs	r3, #1
 8008912:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008914:	2300      	movs	r3, #0
 8008916:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800891e:	69db      	ldr	r3, [r3, #28]
 8008920:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008928:	2b04      	cmp	r3, #4
 800892a:	d877      	bhi.n	8008a1c <USBH_CDC_Process+0x114>
 800892c:	a201      	add	r2, pc, #4	@ (adr r2, 8008934 <USBH_CDC_Process+0x2c>)
 800892e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008932:	bf00      	nop
 8008934:	08008949 	.word	0x08008949
 8008938:	0800894f 	.word	0x0800894f
 800893c:	0800897f 	.word	0x0800897f
 8008940:	080089f3 	.word	0x080089f3
 8008944:	08008a01 	.word	0x08008a01
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008948:	2300      	movs	r3, #0
 800894a:	73fb      	strb	r3, [r7, #15]
      break;
 800894c:	e06d      	b.n	8008a2a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008952:	4619      	mov	r1, r3
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 f897 	bl	8008a88 <SetLineCoding>
 800895a:	4603      	mov	r3, r0
 800895c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800895e:	7bbb      	ldrb	r3, [r7, #14]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d104      	bne.n	800896e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	2202      	movs	r2, #2
 8008968:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800896c:	e058      	b.n	8008a20 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800896e:	7bbb      	ldrb	r3, [r7, #14]
 8008970:	2b01      	cmp	r3, #1
 8008972:	d055      	beq.n	8008a20 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	2204      	movs	r2, #4
 8008978:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800897c:	e050      	b.n	8008a20 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	3340      	adds	r3, #64	@ 0x40
 8008982:	4619      	mov	r1, r3
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f000 f860 	bl	8008a4a <GetLineCoding>
 800898a:	4603      	mov	r3, r0
 800898c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800898e:	7bbb      	ldrb	r3, [r7, #14]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d126      	bne.n	80089e2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	2200      	movs	r2, #0
 8008998:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089a6:	791b      	ldrb	r3, [r3, #4]
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d13b      	bne.n	8008a24 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089b6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d133      	bne.n	8008a24 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089c6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80089c8:	429a      	cmp	r2, r3
 80089ca:	d12b      	bne.n	8008a24 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089d4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d124      	bne.n	8008a24 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f000 f96a 	bl	8008cb4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80089e0:	e020      	b.n	8008a24 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80089e2:	7bbb      	ldrb	r3, [r7, #14]
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	d01d      	beq.n	8008a24 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	2204      	movs	r2, #4
 80089ec:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80089f0:	e018      	b.n	8008a24 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 f867 	bl	8008ac6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f000 f8e6 	bl	8008bca <CDC_ProcessReception>
      break;
 80089fe:	e014      	b.n	8008a2a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008a00:	2100      	movs	r1, #0
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f001 f8ff 	bl	8009c06 <USBH_ClrFeature>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008a0c:	7bbb      	ldrb	r3, [r7, #14]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d10a      	bne.n	8008a28 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	2200      	movs	r2, #0
 8008a16:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8008a1a:	e005      	b.n	8008a28 <USBH_CDC_Process+0x120>

    default:
      break;
 8008a1c:	bf00      	nop
 8008a1e:	e004      	b.n	8008a2a <USBH_CDC_Process+0x122>
      break;
 8008a20:	bf00      	nop
 8008a22:	e002      	b.n	8008a2a <USBH_CDC_Process+0x122>
      break;
 8008a24:	bf00      	nop
 8008a26:	e000      	b.n	8008a2a <USBH_CDC_Process+0x122>
      break;
 8008a28:	bf00      	nop

  }

  return status;
 8008a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3710      	adds	r7, #16
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b083      	sub	sp, #12
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008a3c:	2300      	movs	r3, #0
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	370c      	adds	r7, #12
 8008a42:	46bd      	mov	sp, r7
 8008a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a48:	4770      	bx	lr

08008a4a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008a4a:	b580      	push	{r7, lr}
 8008a4c:	b082      	sub	sp, #8
 8008a4e:	af00      	add	r7, sp, #0
 8008a50:	6078      	str	r0, [r7, #4]
 8008a52:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	22a1      	movs	r2, #161	@ 0xa1
 8008a58:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2221      	movs	r2, #33	@ 0x21
 8008a5e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2200      	movs	r2, #0
 8008a64:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2207      	movs	r2, #7
 8008a70:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	2207      	movs	r2, #7
 8008a76:	4619      	mov	r1, r3
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f001 fbf9 	bl	800a270 <USBH_CtlReq>
 8008a7e:	4603      	mov	r3, r0
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3708      	adds	r7, #8
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}

08008a88 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b082      	sub	sp, #8
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
 8008a90:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2221      	movs	r2, #33	@ 0x21
 8008a96:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2220      	movs	r2, #32
 8008a9c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2207      	movs	r2, #7
 8008aae:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	2207      	movs	r2, #7
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f001 fbda 	bl	800a270 <USBH_CtlReq>
 8008abc:	4603      	mov	r3, r0
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3708      	adds	r7, #8
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}

08008ac6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008ac6:	b580      	push	{r7, lr}
 8008ac8:	b086      	sub	sp, #24
 8008aca:	af02      	add	r7, sp, #8
 8008acc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ad4:	69db      	ldr	r3, [r3, #28]
 8008ad6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008ae2:	2b01      	cmp	r3, #1
 8008ae4:	d002      	beq.n	8008aec <CDC_ProcessTransmission+0x26>
 8008ae6:	2b02      	cmp	r3, #2
 8008ae8:	d023      	beq.n	8008b32 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008aea:	e06a      	b.n	8008bc2 <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008af0:	68fa      	ldr	r2, [r7, #12]
 8008af2:	8b12      	ldrh	r2, [r2, #24]
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d90b      	bls.n	8008b10 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	69d9      	ldr	r1, [r3, #28]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	8b1a      	ldrh	r2, [r3, #24]
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	7b5b      	ldrb	r3, [r3, #13]
 8008b04:	2001      	movs	r0, #1
 8008b06:	9000      	str	r0, [sp, #0]
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f001 fe28 	bl	800a75e <USBH_BulkSendData>
 8008b0e:	e00b      	b.n	8008b28 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008b18:	b29a      	uxth	r2, r3
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	7b5b      	ldrb	r3, [r3, #13]
 8008b1e:	2001      	movs	r0, #1
 8008b20:	9000      	str	r0, [sp, #0]
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f001 fe1b 	bl	800a75e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2202      	movs	r2, #2
 8008b2c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008b30:	e047      	b.n	8008bc2 <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	7b5b      	ldrb	r3, [r3, #13]
 8008b36:	4619      	mov	r1, r3
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f004 fc59 	bl	800d3f0 <USBH_LL_GetURBState>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008b42:	7afb      	ldrb	r3, [r7, #11]
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d12e      	bne.n	8008ba6 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b4c:	68fa      	ldr	r2, [r7, #12]
 8008b4e:	8b12      	ldrh	r2, [r2, #24]
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d90e      	bls.n	8008b72 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b58:	68fa      	ldr	r2, [r7, #12]
 8008b5a:	8b12      	ldrh	r2, [r2, #24]
 8008b5c:	1a9a      	subs	r2, r3, r2
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	69db      	ldr	r3, [r3, #28]
 8008b66:	68fa      	ldr	r2, [r7, #12]
 8008b68:	8b12      	ldrh	r2, [r2, #24]
 8008b6a:	441a      	add	r2, r3
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	61da      	str	r2, [r3, #28]
 8008b70:	e002      	b.n	8008b78 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2200      	movs	r2, #0
 8008b76:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d004      	beq.n	8008b8a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2201      	movs	r2, #1
 8008b84:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8008b88:	e006      	b.n	8008b98 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f000 f87a 	bl	8008c8c <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008b98:	2300      	movs	r3, #0
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	2104      	movs	r1, #4
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f000 febc 	bl	800991c <USBH_OS_PutMessage>
      break;
 8008ba4:	e00c      	b.n	8008bc0 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8008ba6:	7afb      	ldrb	r3, [r7, #11]
 8008ba8:	2b02      	cmp	r3, #2
 8008baa:	d109      	bne.n	8008bc0 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2201      	movs	r2, #1
 8008bb0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	2104      	movs	r1, #4
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f000 feae 	bl	800991c <USBH_OS_PutMessage>
      break;
 8008bc0:	bf00      	nop
  }
}
 8008bc2:	bf00      	nop
 8008bc4:	3710      	adds	r7, #16
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}

08008bca <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b086      	sub	sp, #24
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008bd8:	69db      	ldr	r3, [r3, #28]
 8008bda:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008bdc:	2300      	movs	r3, #0
 8008bde:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008be6:	2b03      	cmp	r3, #3
 8008be8:	d002      	beq.n	8008bf0 <CDC_ProcessReception+0x26>
 8008bea:	2b04      	cmp	r3, #4
 8008bec:	d00e      	beq.n	8008c0c <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8008bee:	e049      	b.n	8008c84 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	6a19      	ldr	r1, [r3, #32]
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	8b5a      	ldrh	r2, [r3, #26]
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	7b1b      	ldrb	r3, [r3, #12]
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f001 fdd3 	bl	800a7a8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	2204      	movs	r2, #4
 8008c06:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008c0a:	e03b      	b.n	8008c84 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	7b1b      	ldrb	r3, [r3, #12]
 8008c10:	4619      	mov	r1, r3
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f004 fbec 	bl	800d3f0 <USBH_LL_GetURBState>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008c1c:	7cfb      	ldrb	r3, [r7, #19]
 8008c1e:	2b01      	cmp	r3, #1
 8008c20:	d12f      	bne.n	8008c82 <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	7b1b      	ldrb	r3, [r3, #12]
 8008c26:	4619      	mov	r1, r3
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f004 fb4f 	bl	800d2cc <USBH_LL_GetLastXferSize>
 8008c2e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d016      	beq.n	8008c68 <CDC_ProcessReception+0x9e>
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	8b5b      	ldrh	r3, [r3, #26]
 8008c3e:	461a      	mov	r2, r3
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d110      	bne.n	8008c68 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	1ad2      	subs	r2, r2, r3
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	6a1a      	ldr	r2, [r3, #32]
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	441a      	add	r2, r3
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	2203      	movs	r2, #3
 8008c62:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8008c66:	e006      	b.n	8008c76 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f815 	bl	8008ca0 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008c76:	2300      	movs	r3, #0
 8008c78:	2200      	movs	r2, #0
 8008c7a:	2104      	movs	r1, #4
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 fe4d 	bl	800991c <USBH_OS_PutMessage>
      break;
 8008c82:	bf00      	nop
  }
}
 8008c84:	bf00      	nop
 8008c86:	3718      	adds	r7, #24
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}

08008c8c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b083      	sub	sp, #12
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008c94:	bf00      	nop
 8008c96:	370c      	adds	r7, #12
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr

08008ca0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b083      	sub	sp, #12
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008ca8:	bf00      	nop
 8008caa:	370c      	adds	r7, #12
 8008cac:	46bd      	mov	sp, r7
 8008cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb2:	4770      	bx	lr

08008cb4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b083      	sub	sp, #12
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008cbc:	bf00      	nop
 8008cbe:	370c      	adds	r7, #12
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr

08008cc8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008cc8:	b5b0      	push	{r4, r5, r7, lr}
 8008cca:	b090      	sub	sp, #64	@ 0x40
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	60f8      	str	r0, [r7, #12]
 8008cd0:	60b9      	str	r1, [r7, #8]
 8008cd2:	4613      	mov	r3, r2
 8008cd4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d101      	bne.n	8008ce0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008cdc:	2302      	movs	r3, #2
 8008cde:	e04d      	b.n	8008d7c <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	79fa      	ldrb	r2, [r7, #7]
 8008ce4:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2200      	movs	r2, #0
 8008cec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008cf8:	68f8      	ldr	r0, [r7, #12]
 8008cfa:	f000 f847 	bl	8008d8c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2200      	movs	r2, #0
 8008d02:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	2200      	movs	r2, #0
 8008d12:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d003      	beq.n	8008d2c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	68ba      	ldr	r2, [r7, #8]
 8008d28:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 8008d2c:	4b15      	ldr	r3, [pc, #84]	@ (8008d84 <USBH_Init+0xbc>)
 8008d2e:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8008d32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008d34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8008d38:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008d3c:	2100      	movs	r1, #0
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f001 fe83 	bl	800aa4a <osMessageCreate>
 8008d44:	4602      	mov	r2, r0
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 8008d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8008d88 <USBH_Init+0xc0>)
 8008d4e:	f107 0414 	add.w	r4, r7, #20
 8008d52:	461d      	mov	r5, r3
 8008d54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008d56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008d58:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008d5c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 8008d60:	f107 0314 	add.w	r3, r7, #20
 8008d64:	68f9      	ldr	r1, [r7, #12]
 8008d66:	4618      	mov	r0, r3
 8008d68:	f001 fe0f 	bl	800a98a <osThreadCreate>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008d74:	68f8      	ldr	r0, [r7, #12]
 8008d76:	f004 f9f5 	bl	800d164 <USBH_LL_Init>

  return USBH_OK;
 8008d7a:	2300      	movs	r3, #0
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3740      	adds	r7, #64	@ 0x40
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bdb0      	pop	{r4, r5, r7, pc}
 8008d84:	0800e96c 	.word	0x0800e96c
 8008d88:	0800e988 	.word	0x0800e988

08008d8c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b084      	sub	sp, #16
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008d94:	2300      	movs	r3, #0
 8008d96:	60fb      	str	r3, [r7, #12]
 8008d98:	e009      	b.n	8008dae <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8008d9a:	687a      	ldr	r2, [r7, #4]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	33e0      	adds	r3, #224	@ 0xe0
 8008da0:	009b      	lsls	r3, r3, #2
 8008da2:	4413      	add	r3, r2
 8008da4:	2200      	movs	r2, #0
 8008da6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	3301      	adds	r3, #1
 8008dac:	60fb      	str	r3, [r7, #12]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2b0f      	cmp	r3, #15
 8008db2:	d9f2      	bls.n	8008d9a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008db4:	2300      	movs	r3, #0
 8008db6:	60fb      	str	r3, [r7, #12]
 8008db8:	e009      	b.n	8008dce <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	3301      	adds	r3, #1
 8008dcc:	60fb      	str	r3, [r7, #12]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dd4:	d3f1      	bcc.n	8008dba <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2201      	movs	r2, #1
 8008de6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2240      	movs	r2, #64	@ 0x40
 8008dfa:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2200      	movs	r2, #0
 8008e06:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	331c      	adds	r3, #28
 8008e26:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008e2a:	2100      	movs	r1, #0
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f004 fe57 	bl	800dae0 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008e38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008e3c:	2100      	movs	r1, #0
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f004 fe4e 	bl	800dae0 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008e4a:	2212      	movs	r2, #18
 8008e4c:	2100      	movs	r1, #0
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f004 fe46 	bl	800dae0 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008e5a:	223e      	movs	r2, #62	@ 0x3e
 8008e5c:	2100      	movs	r1, #0
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f004 fe3e 	bl	800dae0 <memset>

  return USBH_OK;
 8008e64:	2300      	movs	r3, #0
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3710      	adds	r7, #16
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}

08008e6e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008e6e:	b480      	push	{r7}
 8008e70:	b085      	sub	sp, #20
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
 8008e76:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d016      	beq.n	8008eb0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d10e      	bne.n	8008eaa <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008e92:	1c59      	adds	r1, r3, #1
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	33de      	adds	r3, #222	@ 0xde
 8008e9e:	6839      	ldr	r1, [r7, #0]
 8008ea0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	73fb      	strb	r3, [r7, #15]
 8008ea8:	e004      	b.n	8008eb4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008eaa:	2302      	movs	r3, #2
 8008eac:	73fb      	strb	r3, [r7, #15]
 8008eae:	e001      	b.n	8008eb4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008eb0:	2302      	movs	r3, #2
 8008eb2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	3714      	adds	r7, #20
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec0:	4770      	bx	lr

08008ec2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008ec2:	b480      	push	{r7}
 8008ec4:	b085      	sub	sp, #20
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	6078      	str	r0, [r7, #4]
 8008eca:	460b      	mov	r3, r1
 8008ecc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008ed8:	78fa      	ldrb	r2, [r7, #3]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d204      	bcs.n	8008ee8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	78fa      	ldrb	r2, [r7, #3]
 8008ee2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008ee6:	e001      	b.n	8008eec <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008ee8:	2302      	movs	r3, #2
 8008eea:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3714      	adds	r7, #20
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef8:	4770      	bx	lr

08008efa <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008efa:	b480      	push	{r7}
 8008efc:	b087      	sub	sp, #28
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	6078      	str	r0, [r7, #4]
 8008f02:	4608      	mov	r0, r1
 8008f04:	4611      	mov	r1, r2
 8008f06:	461a      	mov	r2, r3
 8008f08:	4603      	mov	r3, r0
 8008f0a:	70fb      	strb	r3, [r7, #3]
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	70bb      	strb	r3, [r7, #2]
 8008f10:	4613      	mov	r3, r2
 8008f12:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008f14:	2300      	movs	r3, #0
 8008f16:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008f18:	2300      	movs	r3, #0
 8008f1a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008f22:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008f24:	e025      	b.n	8008f72 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008f26:	7dfb      	ldrb	r3, [r7, #23]
 8008f28:	221a      	movs	r2, #26
 8008f2a:	fb02 f303 	mul.w	r3, r2, r3
 8008f2e:	3308      	adds	r3, #8
 8008f30:	68fa      	ldr	r2, [r7, #12]
 8008f32:	4413      	add	r3, r2
 8008f34:	3302      	adds	r3, #2
 8008f36:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008f38:	693b      	ldr	r3, [r7, #16]
 8008f3a:	795b      	ldrb	r3, [r3, #5]
 8008f3c:	78fa      	ldrb	r2, [r7, #3]
 8008f3e:	429a      	cmp	r2, r3
 8008f40:	d002      	beq.n	8008f48 <USBH_FindInterface+0x4e>
 8008f42:	78fb      	ldrb	r3, [r7, #3]
 8008f44:	2bff      	cmp	r3, #255	@ 0xff
 8008f46:	d111      	bne.n	8008f6c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008f4c:	78ba      	ldrb	r2, [r7, #2]
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d002      	beq.n	8008f58 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008f52:	78bb      	ldrb	r3, [r7, #2]
 8008f54:	2bff      	cmp	r3, #255	@ 0xff
 8008f56:	d109      	bne.n	8008f6c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008f5c:	787a      	ldrb	r2, [r7, #1]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d002      	beq.n	8008f68 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008f62:	787b      	ldrb	r3, [r7, #1]
 8008f64:	2bff      	cmp	r3, #255	@ 0xff
 8008f66:	d101      	bne.n	8008f6c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008f68:	7dfb      	ldrb	r3, [r7, #23]
 8008f6a:	e006      	b.n	8008f7a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008f6c:	7dfb      	ldrb	r3, [r7, #23]
 8008f6e:	3301      	adds	r3, #1
 8008f70:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008f72:	7dfb      	ldrb	r3, [r7, #23]
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d9d6      	bls.n	8008f26 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008f78:	23ff      	movs	r3, #255	@ 0xff
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	371c      	adds	r7, #28
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f84:	4770      	bx	lr

08008f86 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008f86:	b580      	push	{r7, lr}
 8008f88:	b082      	sub	sp, #8
 8008f8a:	af00      	add	r7, sp, #0
 8008f8c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f004 f924 	bl	800d1dc <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008f94:	2101      	movs	r1, #1
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f004 fa3d 	bl	800d416 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008f9c:	2300      	movs	r3, #0
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3708      	adds	r7, #8
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}
	...

08008fa8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b088      	sub	sp, #32
 8008fac:	af04      	add	r7, sp, #16
 8008fae:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008fb0:	2302      	movs	r3, #2
 8008fb2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008fbe:	b2db      	uxtb	r3, r3
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d102      	bne.n	8008fca <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2203      	movs	r2, #3
 8008fc8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	b2db      	uxtb	r3, r3
 8008fd0:	2b0b      	cmp	r3, #11
 8008fd2:	f200 81f5 	bhi.w	80093c0 <USBH_Process+0x418>
 8008fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8008fdc <USBH_Process+0x34>)
 8008fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fdc:	0800900d 	.word	0x0800900d
 8008fe0:	0800904b 	.word	0x0800904b
 8008fe4:	080090c1 	.word	0x080090c1
 8008fe8:	0800934f 	.word	0x0800934f
 8008fec:	080093c1 	.word	0x080093c1
 8008ff0:	0800916d 	.word	0x0800916d
 8008ff4:	080092e9 	.word	0x080092e9
 8008ff8:	080091af 	.word	0x080091af
 8008ffc:	080091db 	.word	0x080091db
 8009000:	08009203 	.word	0x08009203
 8009004:	08009251 	.word	0x08009251
 8009008:	08009337 	.word	0x08009337
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8009012:	b2db      	uxtb	r3, r3
 8009014:	2b00      	cmp	r3, #0
 8009016:	f000 81d5 	beq.w	80093c4 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2201      	movs	r2, #1
 800901e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009020:	20c8      	movs	r0, #200	@ 0xc8
 8009022:	f004 fa42 	bl	800d4aa <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f004 f935 	bl	800d296 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2200      	movs	r2, #0
 8009030:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2200      	movs	r2, #0
 8009038:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800903c:	2300      	movs	r3, #0
 800903e:	2200      	movs	r2, #0
 8009040:	2101      	movs	r1, #1
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f000 fc6a 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009048:	e1bc      	b.n	80093c4 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8009050:	b2db      	uxtb	r3, r3
 8009052:	2b01      	cmp	r3, #1
 8009054:	d107      	bne.n	8009066 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2200      	movs	r2, #0
 800905a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2202      	movs	r2, #2
 8009062:	701a      	strb	r2, [r3, #0]
 8009064:	e025      	b.n	80090b2 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800906c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009070:	d914      	bls.n	800909c <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009078:	3301      	adds	r3, #1
 800907a:	b2da      	uxtb	r2, r3
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009088:	2b03      	cmp	r3, #3
 800908a:	d903      	bls.n	8009094 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	220d      	movs	r2, #13
 8009090:	701a      	strb	r2, [r3, #0]
 8009092:	e00e      	b.n	80090b2 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2200      	movs	r2, #0
 8009098:	701a      	strb	r2, [r3, #0]
 800909a:	e00a      	b.n	80090b2 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80090a2:	f103 020a 	add.w	r2, r3, #10
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80090ac:	200a      	movs	r0, #10
 80090ae:	f004 f9fc 	bl	800d4aa <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80090b2:	2300      	movs	r3, #0
 80090b4:	2200      	movs	r2, #0
 80090b6:	2101      	movs	r1, #1
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f000 fc2f 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80090be:	e188      	b.n	80093d2 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d005      	beq.n	80090d6 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80090d0:	2104      	movs	r1, #4
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80090d6:	2064      	movs	r0, #100	@ 0x64
 80090d8:	f004 f9e7 	bl	800d4aa <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f004 f8b3 	bl	800d248 <USBH_LL_GetSpeed>
 80090e2:	4603      	mov	r3, r0
 80090e4:	461a      	mov	r2, r3
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2205      	movs	r2, #5
 80090f0:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80090f2:	2100      	movs	r1, #0
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	f001 fba4 	bl	800a842 <USBH_AllocPipe>
 80090fa:	4603      	mov	r3, r0
 80090fc:	461a      	mov	r2, r3
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009102:	2180      	movs	r1, #128	@ 0x80
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f001 fb9c 	bl	800a842 <USBH_AllocPipe>
 800910a:	4603      	mov	r3, r0
 800910c:	461a      	mov	r2, r3
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	7919      	ldrb	r1, [r3, #4]
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009126:	9202      	str	r2, [sp, #8]
 8009128:	2200      	movs	r2, #0
 800912a:	9201      	str	r2, [sp, #4]
 800912c:	9300      	str	r3, [sp, #0]
 800912e:	4603      	mov	r3, r0
 8009130:	2280      	movs	r2, #128	@ 0x80
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f001 fb56 	bl	800a7e4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	7959      	ldrb	r1, [r3, #5]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009148:	687a      	ldr	r2, [r7, #4]
 800914a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800914c:	9202      	str	r2, [sp, #8]
 800914e:	2200      	movs	r2, #0
 8009150:	9201      	str	r2, [sp, #4]
 8009152:	9300      	str	r3, [sp, #0]
 8009154:	4603      	mov	r3, r0
 8009156:	2200      	movs	r2, #0
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f001 fb43 	bl	800a7e4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800915e:	2300      	movs	r3, #0
 8009160:	2200      	movs	r2, #0
 8009162:	2101      	movs	r1, #1
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 fbd9 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800916a:	e132      	b.n	80093d2 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f000 f935 	bl	80093dc <USBH_HandleEnum>
 8009172:	4603      	mov	r3, r0
 8009174:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009176:	7bbb      	ldrb	r3, [r7, #14]
 8009178:	b2db      	uxtb	r3, r3
 800917a:	2b00      	cmp	r3, #0
 800917c:	f040 8124 	bne.w	80093c8 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2200      	movs	r2, #0
 8009184:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800918e:	2b01      	cmp	r3, #1
 8009190:	d103      	bne.n	800919a <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2208      	movs	r2, #8
 8009196:	701a      	strb	r2, [r3, #0]
 8009198:	e002      	b.n	80091a0 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2207      	movs	r2, #7
 800919e:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80091a0:	2300      	movs	r3, #0
 80091a2:	2200      	movs	r2, #0
 80091a4:	2105      	movs	r1, #5
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f000 fbb8 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80091ac:	e10c      	b.n	80093c8 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f000 8109 	beq.w	80093cc <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80091c0:	2101      	movs	r1, #1
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2208      	movs	r2, #8
 80091ca:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80091cc:	2300      	movs	r3, #0
 80091ce:	2200      	movs	r2, #0
 80091d0:	2105      	movs	r1, #5
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f000 fba2 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80091d8:	e0f8      	b.n	80093cc <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80091e0:	4619      	mov	r1, r3
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f000 fcc8 	bl	8009b78 <USBH_SetCfg>
 80091e8:	4603      	mov	r3, r0
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d102      	bne.n	80091f4 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2209      	movs	r2, #9
 80091f2:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80091f4:	2300      	movs	r3, #0
 80091f6:	2200      	movs	r2, #0
 80091f8:	2101      	movs	r1, #1
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f000 fb8e 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009200:	e0e7      	b.n	80093d2 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8009208:	f003 0320 	and.w	r3, r3, #32
 800920c:	2b00      	cmp	r3, #0
 800920e:	d015      	beq.n	800923c <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8009210:	2101      	movs	r1, #1
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	f000 fcd3 	bl	8009bbe <USBH_SetFeature>
 8009218:	4603      	mov	r3, r0
 800921a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800921c:	7bbb      	ldrb	r3, [r7, #14]
 800921e:	b2db      	uxtb	r3, r3
 8009220:	2b00      	cmp	r3, #0
 8009222:	d103      	bne.n	800922c <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	220a      	movs	r2, #10
 8009228:	701a      	strb	r2, [r3, #0]
 800922a:	e00a      	b.n	8009242 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 800922c:	7bbb      	ldrb	r3, [r7, #14]
 800922e:	b2db      	uxtb	r3, r3
 8009230:	2b03      	cmp	r3, #3
 8009232:	d106      	bne.n	8009242 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	220a      	movs	r2, #10
 8009238:	701a      	strb	r2, [r3, #0]
 800923a:	e002      	b.n	8009242 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	220a      	movs	r2, #10
 8009240:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009242:	2300      	movs	r3, #0
 8009244:	2200      	movs	r2, #0
 8009246:	2101      	movs	r1, #1
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f000 fb67 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800924e:	e0c0      	b.n	80093d2 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009256:	2b00      	cmp	r3, #0
 8009258:	d03f      	beq.n	80092da <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2200      	movs	r2, #0
 800925e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009262:	2300      	movs	r3, #0
 8009264:	73fb      	strb	r3, [r7, #15]
 8009266:	e016      	b.n	8009296 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009268:	7bfa      	ldrb	r2, [r7, #15]
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	32de      	adds	r2, #222	@ 0xde
 800926e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009272:	791a      	ldrb	r2, [r3, #4]
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800927a:	429a      	cmp	r2, r3
 800927c:	d108      	bne.n	8009290 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 800927e:	7bfa      	ldrb	r2, [r7, #15]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	32de      	adds	r2, #222	@ 0xde
 8009284:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800928e:	e005      	b.n	800929c <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009290:	7bfb      	ldrb	r3, [r7, #15]
 8009292:	3301      	adds	r3, #1
 8009294:	73fb      	strb	r3, [r7, #15]
 8009296:	7bfb      	ldrb	r3, [r7, #15]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d0e5      	beq.n	8009268 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d016      	beq.n	80092d4 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	4798      	blx	r3
 80092b2:	4603      	mov	r3, r0
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d109      	bne.n	80092cc <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2206      	movs	r2, #6
 80092bc:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80092c4:	2103      	movs	r1, #3
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	4798      	blx	r3
 80092ca:	e006      	b.n	80092da <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	220d      	movs	r2, #13
 80092d0:	701a      	strb	r2, [r3, #0]
 80092d2:	e002      	b.n	80092da <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	220d      	movs	r2, #13
 80092d8:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80092da:	2300      	movs	r3, #0
 80092dc:	2200      	movs	r2, #0
 80092de:	2105      	movs	r1, #5
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f000 fb1b 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80092e6:	e074      	b.n	80093d2 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d017      	beq.n	8009322 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80092f8:	691b      	ldr	r3, [r3, #16]
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	4798      	blx	r3
 80092fe:	4603      	mov	r3, r0
 8009300:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009302:	7bbb      	ldrb	r3, [r7, #14]
 8009304:	b2db      	uxtb	r3, r3
 8009306:	2b00      	cmp	r3, #0
 8009308:	d103      	bne.n	8009312 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	220b      	movs	r2, #11
 800930e:	701a      	strb	r2, [r3, #0]
 8009310:	e00a      	b.n	8009328 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 8009312:	7bbb      	ldrb	r3, [r7, #14]
 8009314:	b2db      	uxtb	r3, r3
 8009316:	2b02      	cmp	r3, #2
 8009318:	d106      	bne.n	8009328 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	220d      	movs	r2, #13
 800931e:	701a      	strb	r2, [r3, #0]
 8009320:	e002      	b.n	8009328 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	220d      	movs	r2, #13
 8009326:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009328:	2300      	movs	r3, #0
 800932a:	2200      	movs	r2, #0
 800932c:	2105      	movs	r1, #5
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 faf4 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009334:	e04d      	b.n	80093d2 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800933c:	2b00      	cmp	r3, #0
 800933e:	d047      	beq.n	80093d0 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009346:	695b      	ldr	r3, [r3, #20]
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	4798      	blx	r3
      }
      break;
 800934c:	e040      	b.n	80093d0 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2200      	movs	r2, #0
 8009352:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f7ff fd18 	bl	8008d8c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009362:	2b00      	cmp	r3, #0
 8009364:	d009      	beq.n	800937a <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800936c:	68db      	ldr	r3, [r3, #12]
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2200      	movs	r2, #0
 8009376:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009380:	2b00      	cmp	r3, #0
 8009382:	d005      	beq.n	8009390 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800938a:	2105      	movs	r1, #5
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009396:	b2db      	uxtb	r3, r3
 8009398:	2b01      	cmp	r3, #1
 800939a:	d107      	bne.n	80093ac <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2200      	movs	r2, #0
 80093a0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80093a4:	6878      	ldr	r0, [r7, #4]
 80093a6:	f7ff fdee 	bl	8008f86 <USBH_Start>
 80093aa:	e002      	b.n	80093b2 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 80093ac:	6878      	ldr	r0, [r7, #4]
 80093ae:	f003 ff15 	bl	800d1dc <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80093b2:	2300      	movs	r3, #0
 80093b4:	2200      	movs	r2, #0
 80093b6:	2101      	movs	r1, #1
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f000 faaf 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80093be:	e008      	b.n	80093d2 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 80093c0:	bf00      	nop
 80093c2:	e006      	b.n	80093d2 <USBH_Process+0x42a>
      break;
 80093c4:	bf00      	nop
 80093c6:	e004      	b.n	80093d2 <USBH_Process+0x42a>
      break;
 80093c8:	bf00      	nop
 80093ca:	e002      	b.n	80093d2 <USBH_Process+0x42a>
    break;
 80093cc:	bf00      	nop
 80093ce:	e000      	b.n	80093d2 <USBH_Process+0x42a>
      break;
 80093d0:	bf00      	nop
  }
  return USBH_OK;
 80093d2:	2300      	movs	r3, #0
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	3710      	adds	r7, #16
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd80      	pop	{r7, pc}

080093dc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b088      	sub	sp, #32
 80093e0:	af04      	add	r7, sp, #16
 80093e2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80093e4:	2301      	movs	r3, #1
 80093e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80093e8:	2301      	movs	r3, #1
 80093ea:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	785b      	ldrb	r3, [r3, #1]
 80093f0:	2b07      	cmp	r3, #7
 80093f2:	f200 81db 	bhi.w	80097ac <USBH_HandleEnum+0x3d0>
 80093f6:	a201      	add	r2, pc, #4	@ (adr r2, 80093fc <USBH_HandleEnum+0x20>)
 80093f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093fc:	0800941d 	.word	0x0800941d
 8009400:	080094d7 	.word	0x080094d7
 8009404:	08009541 	.word	0x08009541
 8009408:	080095cb 	.word	0x080095cb
 800940c:	08009635 	.word	0x08009635
 8009410:	080096a5 	.word	0x080096a5
 8009414:	0800970f 	.word	0x0800970f
 8009418:	0800976d 	.word	0x0800976d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800941c:	2108      	movs	r1, #8
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f000 fac7 	bl	80099b2 <USBH_Get_DevDesc>
 8009424:	4603      	mov	r3, r0
 8009426:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009428:	7bbb      	ldrb	r3, [r7, #14]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d12e      	bne.n	800948c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2201      	movs	r2, #1
 800943c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	7919      	ldrb	r1, [r3, #4]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009452:	9202      	str	r2, [sp, #8]
 8009454:	2200      	movs	r2, #0
 8009456:	9201      	str	r2, [sp, #4]
 8009458:	9300      	str	r3, [sp, #0]
 800945a:	4603      	mov	r3, r0
 800945c:	2280      	movs	r2, #128	@ 0x80
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f001 f9c0 	bl	800a7e4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	7959      	ldrb	r1, [r3, #5]
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009474:	687a      	ldr	r2, [r7, #4]
 8009476:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009478:	9202      	str	r2, [sp, #8]
 800947a:	2200      	movs	r2, #0
 800947c:	9201      	str	r2, [sp, #4]
 800947e:	9300      	str	r3, [sp, #0]
 8009480:	4603      	mov	r3, r0
 8009482:	2200      	movs	r2, #0
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f001 f9ad 	bl	800a7e4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800948a:	e191      	b.n	80097b0 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800948c:	7bbb      	ldrb	r3, [r7, #14]
 800948e:	2b03      	cmp	r3, #3
 8009490:	f040 818e 	bne.w	80097b0 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800949a:	3301      	adds	r3, #1
 800949c:	b2da      	uxtb	r2, r3
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80094aa:	2b03      	cmp	r3, #3
 80094ac:	d903      	bls.n	80094b6 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	220d      	movs	r2, #13
 80094b2:	701a      	strb	r2, [r3, #0]
      break;
 80094b4:	e17c      	b.n	80097b0 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	795b      	ldrb	r3, [r3, #5]
 80094ba:	4619      	mov	r1, r3
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f001 f9e1 	bl	800a884 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	791b      	ldrb	r3, [r3, #4]
 80094c6:	4619      	mov	r1, r3
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f001 f9db 	bl	800a884 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2200      	movs	r2, #0
 80094d2:	701a      	strb	r2, [r3, #0]
      break;
 80094d4:	e16c      	b.n	80097b0 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80094d6:	2112      	movs	r1, #18
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f000 fa6a 	bl	80099b2 <USBH_Get_DevDesc>
 80094de:	4603      	mov	r3, r0
 80094e0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80094e2:	7bbb      	ldrb	r3, [r7, #14]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d103      	bne.n	80094f0 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2202      	movs	r2, #2
 80094ec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80094ee:	e161      	b.n	80097b4 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80094f0:	7bbb      	ldrb	r3, [r7, #14]
 80094f2:	2b03      	cmp	r3, #3
 80094f4:	f040 815e 	bne.w	80097b4 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80094fe:	3301      	adds	r3, #1
 8009500:	b2da      	uxtb	r2, r3
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800950e:	2b03      	cmp	r3, #3
 8009510:	d903      	bls.n	800951a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	220d      	movs	r2, #13
 8009516:	701a      	strb	r2, [r3, #0]
      break;
 8009518:	e14c      	b.n	80097b4 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	795b      	ldrb	r3, [r3, #5]
 800951e:	4619      	mov	r1, r3
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f001 f9af 	bl	800a884 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	791b      	ldrb	r3, [r3, #4]
 800952a:	4619      	mov	r1, r3
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f001 f9a9 	bl	800a884 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2200      	movs	r2, #0
 800953c:	701a      	strb	r2, [r3, #0]
      break;
 800953e:	e139      	b.n	80097b4 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009540:	2101      	movs	r1, #1
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f000 faf4 	bl	8009b30 <USBH_SetAddress>
 8009548:	4603      	mov	r3, r0
 800954a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800954c:	7bbb      	ldrb	r3, [r7, #14]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d130      	bne.n	80095b4 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8009552:	2002      	movs	r0, #2
 8009554:	f003 ffa9 	bl	800d4aa <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2201      	movs	r2, #1
 800955c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2203      	movs	r2, #3
 8009564:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	7919      	ldrb	r1, [r3, #4]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009576:	687a      	ldr	r2, [r7, #4]
 8009578:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800957a:	9202      	str	r2, [sp, #8]
 800957c:	2200      	movs	r2, #0
 800957e:	9201      	str	r2, [sp, #4]
 8009580:	9300      	str	r3, [sp, #0]
 8009582:	4603      	mov	r3, r0
 8009584:	2280      	movs	r2, #128	@ 0x80
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f001 f92c 	bl	800a7e4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	7959      	ldrb	r1, [r3, #5]
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800959c:	687a      	ldr	r2, [r7, #4]
 800959e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80095a0:	9202      	str	r2, [sp, #8]
 80095a2:	2200      	movs	r2, #0
 80095a4:	9201      	str	r2, [sp, #4]
 80095a6:	9300      	str	r3, [sp, #0]
 80095a8:	4603      	mov	r3, r0
 80095aa:	2200      	movs	r2, #0
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f001 f919 	bl	800a7e4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80095b2:	e101      	b.n	80097b8 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80095b4:	7bbb      	ldrb	r3, [r7, #14]
 80095b6:	2b03      	cmp	r3, #3
 80095b8:	f040 80fe 	bne.w	80097b8 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	220d      	movs	r2, #13
 80095c0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	705a      	strb	r2, [r3, #1]
      break;
 80095c8:	e0f6      	b.n	80097b8 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80095ca:	2109      	movs	r1, #9
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f000 fa1c 	bl	8009a0a <USBH_Get_CfgDesc>
 80095d2:	4603      	mov	r3, r0
 80095d4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80095d6:	7bbb      	ldrb	r3, [r7, #14]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d103      	bne.n	80095e4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2204      	movs	r2, #4
 80095e0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80095e2:	e0eb      	b.n	80097bc <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80095e4:	7bbb      	ldrb	r3, [r7, #14]
 80095e6:	2b03      	cmp	r3, #3
 80095e8:	f040 80e8 	bne.w	80097bc <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80095f2:	3301      	adds	r3, #1
 80095f4:	b2da      	uxtb	r2, r3
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009602:	2b03      	cmp	r3, #3
 8009604:	d903      	bls.n	800960e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	220d      	movs	r2, #13
 800960a:	701a      	strb	r2, [r3, #0]
      break;
 800960c:	e0d6      	b.n	80097bc <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	795b      	ldrb	r3, [r3, #5]
 8009612:	4619      	mov	r1, r3
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f001 f935 	bl	800a884 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	791b      	ldrb	r3, [r3, #4]
 800961e:	4619      	mov	r1, r3
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f001 f92f 	bl	800a884 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2200      	movs	r2, #0
 800962a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2200      	movs	r2, #0
 8009630:	701a      	strb	r2, [r3, #0]
      break;
 8009632:	e0c3      	b.n	80097bc <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800963a:	4619      	mov	r1, r3
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 f9e4 	bl	8009a0a <USBH_Get_CfgDesc>
 8009642:	4603      	mov	r3, r0
 8009644:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009646:	7bbb      	ldrb	r3, [r7, #14]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d103      	bne.n	8009654 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2205      	movs	r2, #5
 8009650:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009652:	e0b5      	b.n	80097c0 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009654:	7bbb      	ldrb	r3, [r7, #14]
 8009656:	2b03      	cmp	r3, #3
 8009658:	f040 80b2 	bne.w	80097c0 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009662:	3301      	adds	r3, #1
 8009664:	b2da      	uxtb	r2, r3
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009672:	2b03      	cmp	r3, #3
 8009674:	d903      	bls.n	800967e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	220d      	movs	r2, #13
 800967a:	701a      	strb	r2, [r3, #0]
      break;
 800967c:	e0a0      	b.n	80097c0 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	795b      	ldrb	r3, [r3, #5]
 8009682:	4619      	mov	r1, r3
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f001 f8fd 	bl	800a884 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	791b      	ldrb	r3, [r3, #4]
 800968e:	4619      	mov	r1, r3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f001 f8f7 	bl	800a884 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2200      	movs	r2, #0
 800969a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2200      	movs	r2, #0
 80096a0:	701a      	strb	r2, [r3, #0]
      break;
 80096a2:	e08d      	b.n	80097c0 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d025      	beq.n	80096fa <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80096ba:	23ff      	movs	r3, #255	@ 0xff
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f000 f9ce 	bl	8009a5e <USBH_Get_StringDesc>
 80096c2:	4603      	mov	r3, r0
 80096c4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80096c6:	7bbb      	ldrb	r3, [r7, #14]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d109      	bne.n	80096e0 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2206      	movs	r2, #6
 80096d0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80096d2:	2300      	movs	r3, #0
 80096d4:	2200      	movs	r2, #0
 80096d6:	2105      	movs	r1, #5
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f000 f91f 	bl	800991c <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80096de:	e071      	b.n	80097c4 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80096e0:	7bbb      	ldrb	r3, [r7, #14]
 80096e2:	2b03      	cmp	r3, #3
 80096e4:	d16e      	bne.n	80097c4 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2206      	movs	r2, #6
 80096ea:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80096ec:	2300      	movs	r3, #0
 80096ee:	2200      	movs	r2, #0
 80096f0:	2105      	movs	r1, #5
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f000 f912 	bl	800991c <USBH_OS_PutMessage>
      break;
 80096f8:	e064      	b.n	80097c4 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2206      	movs	r2, #6
 80096fe:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009700:	2300      	movs	r3, #0
 8009702:	2200      	movs	r2, #0
 8009704:	2105      	movs	r1, #5
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f000 f908 	bl	800991c <USBH_OS_PutMessage>
      break;
 800970c:	e05a      	b.n	80097c4 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8009714:	2b00      	cmp	r3, #0
 8009716:	d01f      	beq.n	8009758 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009724:	23ff      	movs	r3, #255	@ 0xff
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 f999 	bl	8009a5e <USBH_Get_StringDesc>
 800972c:	4603      	mov	r3, r0
 800972e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009730:	7bbb      	ldrb	r3, [r7, #14]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d103      	bne.n	800973e <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2207      	movs	r2, #7
 800973a:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800973c:	e044      	b.n	80097c8 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800973e:	7bbb      	ldrb	r3, [r7, #14]
 8009740:	2b03      	cmp	r3, #3
 8009742:	d141      	bne.n	80097c8 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2207      	movs	r2, #7
 8009748:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800974a:	2300      	movs	r3, #0
 800974c:	2200      	movs	r2, #0
 800974e:	2105      	movs	r1, #5
 8009750:	6878      	ldr	r0, [r7, #4]
 8009752:	f000 f8e3 	bl	800991c <USBH_OS_PutMessage>
      break;
 8009756:	e037      	b.n	80097c8 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2207      	movs	r2, #7
 800975c:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800975e:	2300      	movs	r3, #0
 8009760:	2200      	movs	r2, #0
 8009762:	2105      	movs	r1, #5
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f000 f8d9 	bl	800991c <USBH_OS_PutMessage>
      break;
 800976a:	e02d      	b.n	80097c8 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009772:	2b00      	cmp	r3, #0
 8009774:	d017      	beq.n	80097a6 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009782:	23ff      	movs	r3, #255	@ 0xff
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f000 f96a 	bl	8009a5e <USBH_Get_StringDesc>
 800978a:	4603      	mov	r3, r0
 800978c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800978e:	7bbb      	ldrb	r3, [r7, #14]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d102      	bne.n	800979a <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009794:	2300      	movs	r3, #0
 8009796:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009798:	e018      	b.n	80097cc <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800979a:	7bbb      	ldrb	r3, [r7, #14]
 800979c:	2b03      	cmp	r3, #3
 800979e:	d115      	bne.n	80097cc <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 80097a0:	2300      	movs	r3, #0
 80097a2:	73fb      	strb	r3, [r7, #15]
      break;
 80097a4:	e012      	b.n	80097cc <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 80097a6:	2300      	movs	r3, #0
 80097a8:	73fb      	strb	r3, [r7, #15]
      break;
 80097aa:	e00f      	b.n	80097cc <USBH_HandleEnum+0x3f0>

    default:
      break;
 80097ac:	bf00      	nop
 80097ae:	e00e      	b.n	80097ce <USBH_HandleEnum+0x3f2>
      break;
 80097b0:	bf00      	nop
 80097b2:	e00c      	b.n	80097ce <USBH_HandleEnum+0x3f2>
      break;
 80097b4:	bf00      	nop
 80097b6:	e00a      	b.n	80097ce <USBH_HandleEnum+0x3f2>
      break;
 80097b8:	bf00      	nop
 80097ba:	e008      	b.n	80097ce <USBH_HandleEnum+0x3f2>
      break;
 80097bc:	bf00      	nop
 80097be:	e006      	b.n	80097ce <USBH_HandleEnum+0x3f2>
      break;
 80097c0:	bf00      	nop
 80097c2:	e004      	b.n	80097ce <USBH_HandleEnum+0x3f2>
      break;
 80097c4:	bf00      	nop
 80097c6:	e002      	b.n	80097ce <USBH_HandleEnum+0x3f2>
      break;
 80097c8:	bf00      	nop
 80097ca:	e000      	b.n	80097ce <USBH_HandleEnum+0x3f2>
      break;
 80097cc:	bf00      	nop
  }
  return Status;
 80097ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	3710      	adds	r7, #16
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}

080097d8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80097d8:	b480      	push	{r7}
 80097da:	b083      	sub	sp, #12
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	683a      	ldr	r2, [r7, #0]
 80097e6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80097ea:	bf00      	nop
 80097ec:	370c      	adds	r7, #12
 80097ee:	46bd      	mov	sp, r7
 80097f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f4:	4770      	bx	lr

080097f6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80097f6:	b580      	push	{r7, lr}
 80097f8:	b082      	sub	sp, #8
 80097fa:	af00      	add	r7, sp, #0
 80097fc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009804:	1c5a      	adds	r2, r3, #1
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f000 f804 	bl	800981a <USBH_HandleSof>
}
 8009812:	bf00      	nop
 8009814:	3708      	adds	r7, #8
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}

0800981a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800981a:	b580      	push	{r7, lr}
 800981c:	b082      	sub	sp, #8
 800981e:	af00      	add	r7, sp, #0
 8009820:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	781b      	ldrb	r3, [r3, #0]
 8009826:	b2db      	uxtb	r3, r3
 8009828:	2b0b      	cmp	r3, #11
 800982a:	d10a      	bne.n	8009842 <USBH_HandleSof+0x28>
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009832:	2b00      	cmp	r3, #0
 8009834:	d005      	beq.n	8009842 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800983c:	699b      	ldr	r3, [r3, #24]
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	4798      	blx	r3
  }
}
 8009842:	bf00      	nop
 8009844:	3708      	adds	r7, #8
 8009846:	46bd      	mov	sp, r7
 8009848:	bd80      	pop	{r7, pc}

0800984a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800984a:	b580      	push	{r7, lr}
 800984c:	b082      	sub	sp, #8
 800984e:	af00      	add	r7, sp, #0
 8009850:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2201      	movs	r2, #1
 8009856:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800985a:	2300      	movs	r3, #0
 800985c:	2200      	movs	r2, #0
 800985e:	2101      	movs	r1, #1
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f000 f85b 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8009866:	bf00      	nop
}
 8009868:	3708      	adds	r7, #8
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}

0800986e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800986e:	b480      	push	{r7}
 8009870:	b083      	sub	sp, #12
 8009872:	af00      	add	r7, sp, #0
 8009874:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2200      	movs	r2, #0
 800987a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2201      	movs	r2, #1
 8009882:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009886:	bf00      	nop
}
 8009888:	370c      	adds	r7, #12
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009892:	b580      	push	{r7, lr}
 8009894:	b082      	sub	sp, #8
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2201      	movs	r2, #1
 800989e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2200      	movs	r2, #0
 80098a6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2200      	movs	r2, #0
 80098ae:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80098b2:	2300      	movs	r3, #0
 80098b4:	2200      	movs	r2, #0
 80098b6:	2101      	movs	r1, #1
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 f82f 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80098be:	2300      	movs	r3, #0
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3708      	adds	r7, #8
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b082      	sub	sp, #8
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2201      	movs	r2, #1
 80098d4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2200      	movs	r2, #0
 80098dc:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2200      	movs	r2, #0
 80098e4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f003 fc92 	bl	800d212 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	791b      	ldrb	r3, [r3, #4]
 80098f2:	4619      	mov	r1, r3
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 ffc5 	bl	800a884 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	795b      	ldrb	r3, [r3, #5]
 80098fe:	4619      	mov	r1, r3
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 ffbf 	bl	800a884 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009906:	2300      	movs	r3, #0
 8009908:	2200      	movs	r2, #0
 800990a:	2101      	movs	r1, #1
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 f805 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009912:	2300      	movs	r3, #0
}
 8009914:	4618      	mov	r0, r3
 8009916:	3708      	adds	r7, #8
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}

0800991c <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b086      	sub	sp, #24
 8009920:	af00      	add	r7, sp, #0
 8009922:	60f8      	str	r0, [r7, #12]
 8009924:	607a      	str	r2, [r7, #4]
 8009926:	603b      	str	r3, [r7, #0]
 8009928:	460b      	mov	r3, r1
 800992a:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 800992c:	7afa      	ldrb	r2, [r7, #11]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 800993a:	4618      	mov	r0, r3
 800993c:	f001 f962 	bl	800ac04 <osMessageWaiting>
 8009940:	4603      	mov	r3, r0
 8009942:	f1c3 0310 	rsb	r3, r3, #16
 8009946:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d009      	beq.n	8009962 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800995a:	687a      	ldr	r2, [r7, #4]
 800995c:	4619      	mov	r1, r3
 800995e:	f001 f89d 	bl	800aa9c <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8009962:	bf00      	nop
 8009964:	3718      	adds	r7, #24
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}

0800996a <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 800996a:	b580      	push	{r7, lr}
 800996c:	b086      	sub	sp, #24
 800996e:	af00      	add	r7, sp, #0
 8009970:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 8009978:	f107 030c 	add.w	r3, r7, #12
 800997c:	f04f 32ff 	mov.w	r2, #4294967295
 8009980:	4618      	mov	r0, r3
 8009982:	f001 f8cb 	bl	800ab1c <osMessageGet>
    if (event.status == osEventMessage)
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	2b10      	cmp	r3, #16
 800998a:	d1f2      	bne.n	8009972 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f7ff fb0b 	bl	8008fa8 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8009992:	e7ee      	b.n	8009972 <USBH_Process_OS+0x8>

08009994 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b082      	sub	sp, #8
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800999c:	2300      	movs	r3, #0
 800999e:	2200      	movs	r2, #0
 80099a0:	2101      	movs	r1, #1
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f7ff ffba 	bl	800991c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80099a8:	2300      	movs	r3, #0
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3708      	adds	r7, #8
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80099b2:	b580      	push	{r7, lr}
 80099b4:	b086      	sub	sp, #24
 80099b6:	af02      	add	r7, sp, #8
 80099b8:	6078      	str	r0, [r7, #4]
 80099ba:	460b      	mov	r3, r1
 80099bc:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80099be:	887b      	ldrh	r3, [r7, #2]
 80099c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099c4:	d901      	bls.n	80099ca <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80099c6:	2303      	movs	r3, #3
 80099c8:	e01b      	b.n	8009a02 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80099d0:	887b      	ldrh	r3, [r7, #2]
 80099d2:	9300      	str	r3, [sp, #0]
 80099d4:	4613      	mov	r3, r2
 80099d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80099da:	2100      	movs	r1, #0
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	f000 f872 	bl	8009ac6 <USBH_GetDescriptor>
 80099e2:	4603      	mov	r3, r0
 80099e4:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80099e6:	7bfb      	ldrb	r3, [r7, #15]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d109      	bne.n	8009a00 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80099f2:	887a      	ldrh	r2, [r7, #2]
 80099f4:	4619      	mov	r1, r3
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 f92a 	bl	8009c50 <USBH_ParseDevDesc>
 80099fc:	4603      	mov	r3, r0
 80099fe:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3710      	adds	r7, #16
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b086      	sub	sp, #24
 8009a0e:	af02      	add	r7, sp, #8
 8009a10:	6078      	str	r0, [r7, #4]
 8009a12:	460b      	mov	r3, r1
 8009a14:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	331c      	adds	r3, #28
 8009a1a:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8009a1c:	887b      	ldrh	r3, [r7, #2]
 8009a1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a22:	d901      	bls.n	8009a28 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009a24:	2303      	movs	r3, #3
 8009a26:	e016      	b.n	8009a56 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009a28:	887b      	ldrh	r3, [r7, #2]
 8009a2a:	9300      	str	r3, [sp, #0]
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a32:	2100      	movs	r1, #0
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f000 f846 	bl	8009ac6 <USBH_GetDescriptor>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009a3e:	7bfb      	ldrb	r3, [r7, #15]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d107      	bne.n	8009a54 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009a44:	887b      	ldrh	r3, [r7, #2]
 8009a46:	461a      	mov	r2, r3
 8009a48:	68b9      	ldr	r1, [r7, #8]
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 f9b0 	bl	8009db0 <USBH_ParseCfgDesc>
 8009a50:	4603      	mov	r3, r0
 8009a52:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a56:	4618      	mov	r0, r3
 8009a58:	3710      	adds	r7, #16
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}

08009a5e <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009a5e:	b580      	push	{r7, lr}
 8009a60:	b088      	sub	sp, #32
 8009a62:	af02      	add	r7, sp, #8
 8009a64:	60f8      	str	r0, [r7, #12]
 8009a66:	607a      	str	r2, [r7, #4]
 8009a68:	461a      	mov	r2, r3
 8009a6a:	460b      	mov	r3, r1
 8009a6c:	72fb      	strb	r3, [r7, #11]
 8009a6e:	4613      	mov	r3, r2
 8009a70:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009a72:	893b      	ldrh	r3, [r7, #8]
 8009a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a78:	d802      	bhi.n	8009a80 <USBH_Get_StringDesc+0x22>
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d101      	bne.n	8009a84 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009a80:	2303      	movs	r3, #3
 8009a82:	e01c      	b.n	8009abe <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009a84:	7afb      	ldrb	r3, [r7, #11]
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009a8c:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009a94:	893b      	ldrh	r3, [r7, #8]
 8009a96:	9300      	str	r3, [sp, #0]
 8009a98:	460b      	mov	r3, r1
 8009a9a:	2100      	movs	r1, #0
 8009a9c:	68f8      	ldr	r0, [r7, #12]
 8009a9e:	f000 f812 	bl	8009ac6 <USBH_GetDescriptor>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009aa6:	7dfb      	ldrb	r3, [r7, #23]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d107      	bne.n	8009abc <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009ab2:	893a      	ldrh	r2, [r7, #8]
 8009ab4:	6879      	ldr	r1, [r7, #4]
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f000 fb8d 	bl	800a1d6 <USBH_ParseStringDesc>
  }

  return status;
 8009abc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3718      	adds	r7, #24
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}

08009ac6 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009ac6:	b580      	push	{r7, lr}
 8009ac8:	b084      	sub	sp, #16
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	60f8      	str	r0, [r7, #12]
 8009ace:	607b      	str	r3, [r7, #4]
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	72fb      	strb	r3, [r7, #11]
 8009ad4:	4613      	mov	r3, r2
 8009ad6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	789b      	ldrb	r3, [r3, #2]
 8009adc:	2b01      	cmp	r3, #1
 8009ade:	d11c      	bne.n	8009b1a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009ae0:	7afb      	ldrb	r3, [r7, #11]
 8009ae2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009ae6:	b2da      	uxtb	r2, r3
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	2206      	movs	r2, #6
 8009af0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	893a      	ldrh	r2, [r7, #8]
 8009af6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009af8:	893b      	ldrh	r3, [r7, #8]
 8009afa:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009afe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b02:	d104      	bne.n	8009b0e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f240 4209 	movw	r2, #1033	@ 0x409
 8009b0a:	829a      	strh	r2, [r3, #20]
 8009b0c:	e002      	b.n	8009b14 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	2200      	movs	r2, #0
 8009b12:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	8b3a      	ldrh	r2, [r7, #24]
 8009b18:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009b1a:	8b3b      	ldrh	r3, [r7, #24]
 8009b1c:	461a      	mov	r2, r3
 8009b1e:	6879      	ldr	r1, [r7, #4]
 8009b20:	68f8      	ldr	r0, [r7, #12]
 8009b22:	f000 fba5 	bl	800a270 <USBH_CtlReq>
 8009b26:	4603      	mov	r3, r0
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	3710      	adds	r7, #16
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}

08009b30 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b082      	sub	sp, #8
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
 8009b38:	460b      	mov	r3, r1
 8009b3a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	789b      	ldrb	r3, [r3, #2]
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d10f      	bne.n	8009b64 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2200      	movs	r2, #0
 8009b48:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2205      	movs	r2, #5
 8009b4e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009b50:	78fb      	ldrb	r3, [r7, #3]
 8009b52:	b29a      	uxth	r2, r3
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2200      	movs	r2, #0
 8009b62:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009b64:	2200      	movs	r2, #0
 8009b66:	2100      	movs	r1, #0
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f000 fb81 	bl	800a270 <USBH_CtlReq>
 8009b6e:	4603      	mov	r3, r0
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3708      	adds	r7, #8
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}

08009b78 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b082      	sub	sp, #8
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
 8009b80:	460b      	mov	r3, r1
 8009b82:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	789b      	ldrb	r3, [r3, #2]
 8009b88:	2b01      	cmp	r3, #1
 8009b8a:	d10e      	bne.n	8009baa <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2209      	movs	r2, #9
 8009b96:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	887a      	ldrh	r2, [r7, #2]
 8009b9c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009baa:	2200      	movs	r2, #0
 8009bac:	2100      	movs	r1, #0
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f000 fb5e 	bl	800a270 <USBH_CtlReq>
 8009bb4:	4603      	mov	r3, r0
}
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	3708      	adds	r7, #8
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}

08009bbe <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009bbe:	b580      	push	{r7, lr}
 8009bc0:	b082      	sub	sp, #8
 8009bc2:	af00      	add	r7, sp, #0
 8009bc4:	6078      	str	r0, [r7, #4]
 8009bc6:	460b      	mov	r3, r1
 8009bc8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	789b      	ldrb	r3, [r3, #2]
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	d10f      	bne.n	8009bf2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2203      	movs	r2, #3
 8009bdc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009bde:	78fb      	ldrb	r3, [r7, #3]
 8009be0:	b29a      	uxth	r2, r3
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2200      	movs	r2, #0
 8009bea:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	2100      	movs	r1, #0
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f000 fb3a 	bl	800a270 <USBH_CtlReq>
 8009bfc:	4603      	mov	r3, r0
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3708      	adds	r7, #8
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b082      	sub	sp, #8
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
 8009c0e:	460b      	mov	r3, r1
 8009c10:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	789b      	ldrb	r3, [r3, #2]
 8009c16:	2b01      	cmp	r3, #1
 8009c18:	d10f      	bne.n	8009c3a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2202      	movs	r2, #2
 8009c1e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2201      	movs	r2, #1
 8009c24:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009c2c:	78fb      	ldrb	r3, [r7, #3]
 8009c2e:	b29a      	uxth	r2, r3
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	2100      	movs	r1, #0
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f000 fb16 	bl	800a270 <USBH_CtlReq>
 8009c44:	4603      	mov	r3, r0
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3708      	adds	r7, #8
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}
	...

08009c50 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009c50:	b480      	push	{r7}
 8009c52:	b087      	sub	sp, #28
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	60b9      	str	r1, [r7, #8]
 8009c5a:	4613      	mov	r3, r2
 8009c5c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009c64:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009c66:	2300      	movs	r3, #0
 8009c68:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d101      	bne.n	8009c74 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009c70:	2302      	movs	r3, #2
 8009c72:	e094      	b.n	8009d9e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	781a      	ldrb	r2, [r3, #0]
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	785a      	ldrb	r2, [r3, #1]
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	3302      	adds	r3, #2
 8009c88:	781b      	ldrb	r3, [r3, #0]
 8009c8a:	461a      	mov	r2, r3
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	3303      	adds	r3, #3
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	021b      	lsls	r3, r3, #8
 8009c94:	b29b      	uxth	r3, r3
 8009c96:	4313      	orrs	r3, r2
 8009c98:	b29a      	uxth	r2, r3
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	791a      	ldrb	r2, [r3, #4]
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	795a      	ldrb	r2, [r3, #5]
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	799a      	ldrb	r2, [r3, #6]
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	79da      	ldrb	r2, [r3, #7]
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d004      	beq.n	8009cd2 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009cce:	2b01      	cmp	r3, #1
 8009cd0:	d11b      	bne.n	8009d0a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	79db      	ldrb	r3, [r3, #7]
 8009cd6:	2b20      	cmp	r3, #32
 8009cd8:	dc0f      	bgt.n	8009cfa <USBH_ParseDevDesc+0xaa>
 8009cda:	2b08      	cmp	r3, #8
 8009cdc:	db0f      	blt.n	8009cfe <USBH_ParseDevDesc+0xae>
 8009cde:	3b08      	subs	r3, #8
 8009ce0:	4a32      	ldr	r2, [pc, #200]	@ (8009dac <USBH_ParseDevDesc+0x15c>)
 8009ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8009ce6:	f003 0301 	and.w	r3, r3, #1
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	bf14      	ite	ne
 8009cee:	2301      	movne	r3, #1
 8009cf0:	2300      	moveq	r3, #0
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d106      	bne.n	8009d06 <USBH_ParseDevDesc+0xb6>
 8009cf8:	e001      	b.n	8009cfe <USBH_ParseDevDesc+0xae>
 8009cfa:	2b40      	cmp	r3, #64	@ 0x40
 8009cfc:	d003      	beq.n	8009d06 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009cfe:	693b      	ldr	r3, [r7, #16]
 8009d00:	2208      	movs	r2, #8
 8009d02:	71da      	strb	r2, [r3, #7]
        break;
 8009d04:	e000      	b.n	8009d08 <USBH_ParseDevDesc+0xb8>
        break;
 8009d06:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009d08:	e00e      	b.n	8009d28 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d10:	2b02      	cmp	r3, #2
 8009d12:	d107      	bne.n	8009d24 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	79db      	ldrb	r3, [r3, #7]
 8009d18:	2b08      	cmp	r3, #8
 8009d1a:	d005      	beq.n	8009d28 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009d1c:	693b      	ldr	r3, [r7, #16]
 8009d1e:	2208      	movs	r2, #8
 8009d20:	71da      	strb	r2, [r3, #7]
 8009d22:	e001      	b.n	8009d28 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009d24:	2303      	movs	r3, #3
 8009d26:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009d28:	88fb      	ldrh	r3, [r7, #6]
 8009d2a:	2b08      	cmp	r3, #8
 8009d2c:	d936      	bls.n	8009d9c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	3308      	adds	r3, #8
 8009d32:	781b      	ldrb	r3, [r3, #0]
 8009d34:	461a      	mov	r2, r3
 8009d36:	68bb      	ldr	r3, [r7, #8]
 8009d38:	3309      	adds	r3, #9
 8009d3a:	781b      	ldrb	r3, [r3, #0]
 8009d3c:	021b      	lsls	r3, r3, #8
 8009d3e:	b29b      	uxth	r3, r3
 8009d40:	4313      	orrs	r3, r2
 8009d42:	b29a      	uxth	r2, r3
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	330a      	adds	r3, #10
 8009d4c:	781b      	ldrb	r3, [r3, #0]
 8009d4e:	461a      	mov	r2, r3
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	330b      	adds	r3, #11
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	021b      	lsls	r3, r3, #8
 8009d58:	b29b      	uxth	r3, r3
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	b29a      	uxth	r2, r3
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	330c      	adds	r3, #12
 8009d66:	781b      	ldrb	r3, [r3, #0]
 8009d68:	461a      	mov	r2, r3
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	330d      	adds	r3, #13
 8009d6e:	781b      	ldrb	r3, [r3, #0]
 8009d70:	021b      	lsls	r3, r3, #8
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	4313      	orrs	r3, r2
 8009d76:	b29a      	uxth	r2, r3
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	7b9a      	ldrb	r2, [r3, #14]
 8009d80:	693b      	ldr	r3, [r7, #16]
 8009d82:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	7bda      	ldrb	r2, [r3, #15]
 8009d88:	693b      	ldr	r3, [r7, #16]
 8009d8a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	7c1a      	ldrb	r2, [r3, #16]
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	7c5a      	ldrb	r2, [r3, #17]
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d9e:	4618      	mov	r0, r3
 8009da0:	371c      	adds	r7, #28
 8009da2:	46bd      	mov	sp, r7
 8009da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da8:	4770      	bx	lr
 8009daa:	bf00      	nop
 8009dac:	01000101 	.word	0x01000101

08009db0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b08c      	sub	sp, #48	@ 0x30
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	60f8      	str	r0, [r7, #12]
 8009db8:	60b9      	str	r1, [r7, #8]
 8009dba:	4613      	mov	r3, r2
 8009dbc:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009dc4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009dcc:	2300      	movs	r3, #0
 8009dce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d101      	bne.n	8009de2 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009dde:	2302      	movs	r3, #2
 8009de0:	e0de      	b.n	8009fa0 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009de8:	781b      	ldrb	r3, [r3, #0]
 8009dea:	2b09      	cmp	r3, #9
 8009dec:	d002      	beq.n	8009df4 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009df0:	2209      	movs	r2, #9
 8009df2:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	781a      	ldrb	r2, [r3, #0]
 8009df8:	6a3b      	ldr	r3, [r7, #32]
 8009dfa:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	785a      	ldrb	r2, [r3, #1]
 8009e00:	6a3b      	ldr	r3, [r7, #32]
 8009e02:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	3302      	adds	r3, #2
 8009e08:	781b      	ldrb	r3, [r3, #0]
 8009e0a:	461a      	mov	r2, r3
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	3303      	adds	r3, #3
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	021b      	lsls	r3, r3, #8
 8009e14:	b29b      	uxth	r3, r3
 8009e16:	4313      	orrs	r3, r2
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e1e:	bf28      	it	cs
 8009e20:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009e24:	b29a      	uxth	r2, r3
 8009e26:	6a3b      	ldr	r3, [r7, #32]
 8009e28:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	791a      	ldrb	r2, [r3, #4]
 8009e2e:	6a3b      	ldr	r3, [r7, #32]
 8009e30:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009e32:	68bb      	ldr	r3, [r7, #8]
 8009e34:	795a      	ldrb	r2, [r3, #5]
 8009e36:	6a3b      	ldr	r3, [r7, #32]
 8009e38:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	799a      	ldrb	r2, [r3, #6]
 8009e3e:	6a3b      	ldr	r3, [r7, #32]
 8009e40:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	79da      	ldrb	r2, [r3, #7]
 8009e46:	6a3b      	ldr	r3, [r7, #32]
 8009e48:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009e4a:	68bb      	ldr	r3, [r7, #8]
 8009e4c:	7a1a      	ldrb	r2, [r3, #8]
 8009e4e:	6a3b      	ldr	r3, [r7, #32]
 8009e50:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009e52:	88fb      	ldrh	r3, [r7, #6]
 8009e54:	2b09      	cmp	r3, #9
 8009e56:	f240 80a1 	bls.w	8009f9c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8009e5a:	2309      	movs	r3, #9
 8009e5c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009e62:	e085      	b.n	8009f70 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009e64:	f107 0316 	add.w	r3, r7, #22
 8009e68:	4619      	mov	r1, r3
 8009e6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e6c:	f000 f9e6 	bl	800a23c <USBH_GetNextDesc>
 8009e70:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e74:	785b      	ldrb	r3, [r3, #1]
 8009e76:	2b04      	cmp	r3, #4
 8009e78:	d17a      	bne.n	8009f70 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e7c:	781b      	ldrb	r3, [r3, #0]
 8009e7e:	2b09      	cmp	r3, #9
 8009e80:	d002      	beq.n	8009e88 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e84:	2209      	movs	r2, #9
 8009e86:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009e88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e8c:	221a      	movs	r2, #26
 8009e8e:	fb02 f303 	mul.w	r3, r2, r3
 8009e92:	3308      	adds	r3, #8
 8009e94:	6a3a      	ldr	r2, [r7, #32]
 8009e96:	4413      	add	r3, r2
 8009e98:	3302      	adds	r3, #2
 8009e9a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009e9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e9e:	69f8      	ldr	r0, [r7, #28]
 8009ea0:	f000 f882 	bl	8009fa8 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009eae:	e043      	b.n	8009f38 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009eb0:	f107 0316 	add.w	r3, r7, #22
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009eb8:	f000 f9c0 	bl	800a23c <USBH_GetNextDesc>
 8009ebc:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ec0:	785b      	ldrb	r3, [r3, #1]
 8009ec2:	2b05      	cmp	r3, #5
 8009ec4:	d138      	bne.n	8009f38 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009ec6:	69fb      	ldr	r3, [r7, #28]
 8009ec8:	795b      	ldrb	r3, [r3, #5]
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	d113      	bne.n	8009ef6 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009ece:	69fb      	ldr	r3, [r7, #28]
 8009ed0:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009ed2:	2b02      	cmp	r3, #2
 8009ed4:	d003      	beq.n	8009ede <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009ed6:	69fb      	ldr	r3, [r7, #28]
 8009ed8:	799b      	ldrb	r3, [r3, #6]
 8009eda:	2b03      	cmp	r3, #3
 8009edc:	d10b      	bne.n	8009ef6 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009ede:	69fb      	ldr	r3, [r7, #28]
 8009ee0:	79db      	ldrb	r3, [r3, #7]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d10b      	bne.n	8009efe <USBH_ParseCfgDesc+0x14e>
 8009ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ee8:	781b      	ldrb	r3, [r3, #0]
 8009eea:	2b09      	cmp	r3, #9
 8009eec:	d007      	beq.n	8009efe <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ef0:	2209      	movs	r2, #9
 8009ef2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009ef4:	e003      	b.n	8009efe <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ef8:	2207      	movs	r2, #7
 8009efa:	701a      	strb	r2, [r3, #0]
 8009efc:	e000      	b.n	8009f00 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009efe:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009f00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f04:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009f08:	3201      	adds	r2, #1
 8009f0a:	00d2      	lsls	r2, r2, #3
 8009f0c:	211a      	movs	r1, #26
 8009f0e:	fb01 f303 	mul.w	r3, r1, r3
 8009f12:	4413      	add	r3, r2
 8009f14:	3308      	adds	r3, #8
 8009f16:	6a3a      	ldr	r2, [r7, #32]
 8009f18:	4413      	add	r3, r2
 8009f1a:	3304      	adds	r3, #4
 8009f1c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009f1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f20:	69b9      	ldr	r1, [r7, #24]
 8009f22:	68f8      	ldr	r0, [r7, #12]
 8009f24:	f000 f86f 	bl	800a006 <USBH_ParseEPDesc>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009f2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009f32:	3301      	adds	r3, #1
 8009f34:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009f38:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d80a      	bhi.n	8009f56 <USBH_ParseCfgDesc+0x1a6>
 8009f40:	69fb      	ldr	r3, [r7, #28]
 8009f42:	791b      	ldrb	r3, [r3, #4]
 8009f44:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009f48:	429a      	cmp	r2, r3
 8009f4a:	d204      	bcs.n	8009f56 <USBH_ParseCfgDesc+0x1a6>
 8009f4c:	6a3b      	ldr	r3, [r7, #32]
 8009f4e:	885a      	ldrh	r2, [r3, #2]
 8009f50:	8afb      	ldrh	r3, [r7, #22]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d8ac      	bhi.n	8009eb0 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009f56:	69fb      	ldr	r3, [r7, #28]
 8009f58:	791b      	ldrb	r3, [r3, #4]
 8009f5a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009f5e:	429a      	cmp	r2, r3
 8009f60:	d201      	bcs.n	8009f66 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8009f62:	2303      	movs	r3, #3
 8009f64:	e01c      	b.n	8009fa0 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8009f66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009f70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d805      	bhi.n	8009f84 <USBH_ParseCfgDesc+0x1d4>
 8009f78:	6a3b      	ldr	r3, [r7, #32]
 8009f7a:	885a      	ldrh	r2, [r3, #2]
 8009f7c:	8afb      	ldrh	r3, [r7, #22]
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	f63f af70 	bhi.w	8009e64 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009f84:	6a3b      	ldr	r3, [r7, #32]
 8009f86:	791b      	ldrb	r3, [r3, #4]
 8009f88:	2b02      	cmp	r3, #2
 8009f8a:	bf28      	it	cs
 8009f8c:	2302      	movcs	r3, #2
 8009f8e:	b2db      	uxtb	r3, r3
 8009f90:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009f94:	429a      	cmp	r2, r3
 8009f96:	d201      	bcs.n	8009f9c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009f98:	2303      	movs	r3, #3
 8009f9a:	e001      	b.n	8009fa0 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8009f9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3730      	adds	r7, #48	@ 0x30
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}

08009fa8 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b083      	sub	sp, #12
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
 8009fb0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	781a      	ldrb	r2, [r3, #0]
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	785a      	ldrb	r2, [r3, #1]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	789a      	ldrb	r2, [r3, #2]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	78da      	ldrb	r2, [r3, #3]
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	791a      	ldrb	r2, [r3, #4]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	795a      	ldrb	r2, [r3, #5]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	799a      	ldrb	r2, [r3, #6]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	79da      	ldrb	r2, [r3, #7]
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	7a1a      	ldrb	r2, [r3, #8]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	721a      	strb	r2, [r3, #8]
}
 8009ffa:	bf00      	nop
 8009ffc:	370c      	adds	r7, #12
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr

0800a006 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800a006:	b480      	push	{r7}
 800a008:	b087      	sub	sp, #28
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	60f8      	str	r0, [r7, #12]
 800a00e:	60b9      	str	r1, [r7, #8]
 800a010:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800a012:	2300      	movs	r3, #0
 800a014:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	781a      	ldrb	r2, [r3, #0]
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	785a      	ldrb	r2, [r3, #1]
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	789a      	ldrb	r2, [r3, #2]
 800a02a:	68bb      	ldr	r3, [r7, #8]
 800a02c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	78da      	ldrb	r2, [r3, #3]
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	3304      	adds	r3, #4
 800a03a:	781b      	ldrb	r3, [r3, #0]
 800a03c:	461a      	mov	r2, r3
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	3305      	adds	r3, #5
 800a042:	781b      	ldrb	r3, [r3, #0]
 800a044:	021b      	lsls	r3, r3, #8
 800a046:	b29b      	uxth	r3, r3
 800a048:	4313      	orrs	r3, r2
 800a04a:	b29a      	uxth	r2, r3
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	799a      	ldrb	r2, [r3, #6]
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	889b      	ldrh	r3, [r3, #4]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d009      	beq.n	800a074 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a064:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a068:	d804      	bhi.n	800a074 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a06e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a072:	d901      	bls.n	800a078 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800a074:	2303      	movs	r3, #3
 800a076:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d136      	bne.n	800a0f0 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	78db      	ldrb	r3, [r3, #3]
 800a086:	f003 0303 	and.w	r3, r3, #3
 800a08a:	2b02      	cmp	r3, #2
 800a08c:	d108      	bne.n	800a0a0 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	889b      	ldrh	r3, [r3, #4]
 800a092:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a096:	f240 8097 	bls.w	800a1c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a09a:	2303      	movs	r3, #3
 800a09c:	75fb      	strb	r3, [r7, #23]
 800a09e:	e093      	b.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	78db      	ldrb	r3, [r3, #3]
 800a0a4:	f003 0303 	and.w	r3, r3, #3
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d107      	bne.n	800a0bc <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	889b      	ldrh	r3, [r3, #4]
 800a0b0:	2b40      	cmp	r3, #64	@ 0x40
 800a0b2:	f240 8089 	bls.w	800a1c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a0b6:	2303      	movs	r3, #3
 800a0b8:	75fb      	strb	r3, [r7, #23]
 800a0ba:	e085      	b.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	78db      	ldrb	r3, [r3, #3]
 800a0c0:	f003 0303 	and.w	r3, r3, #3
 800a0c4:	2b01      	cmp	r3, #1
 800a0c6:	d005      	beq.n	800a0d4 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	78db      	ldrb	r3, [r3, #3]
 800a0cc:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a0d0:	2b03      	cmp	r3, #3
 800a0d2:	d10a      	bne.n	800a0ea <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	799b      	ldrb	r3, [r3, #6]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d003      	beq.n	800a0e4 <USBH_ParseEPDesc+0xde>
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	799b      	ldrb	r3, [r3, #6]
 800a0e0:	2b10      	cmp	r3, #16
 800a0e2:	d970      	bls.n	800a1c6 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800a0e4:	2303      	movs	r3, #3
 800a0e6:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a0e8:	e06d      	b.n	800a1c6 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a0ea:	2303      	movs	r3, #3
 800a0ec:	75fb      	strb	r3, [r7, #23]
 800a0ee:	e06b      	b.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d13c      	bne.n	800a174 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	78db      	ldrb	r3, [r3, #3]
 800a0fe:	f003 0303 	and.w	r3, r3, #3
 800a102:	2b02      	cmp	r3, #2
 800a104:	d005      	beq.n	800a112 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	78db      	ldrb	r3, [r3, #3]
 800a10a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d106      	bne.n	800a120 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	889b      	ldrh	r3, [r3, #4]
 800a116:	2b40      	cmp	r3, #64	@ 0x40
 800a118:	d956      	bls.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a11a:	2303      	movs	r3, #3
 800a11c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a11e:	e053      	b.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	78db      	ldrb	r3, [r3, #3]
 800a124:	f003 0303 	and.w	r3, r3, #3
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d10e      	bne.n	800a14a <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	799b      	ldrb	r3, [r3, #6]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d007      	beq.n	800a144 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800a138:	2b10      	cmp	r3, #16
 800a13a:	d803      	bhi.n	800a144 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800a140:	2b40      	cmp	r3, #64	@ 0x40
 800a142:	d941      	bls.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a144:	2303      	movs	r3, #3
 800a146:	75fb      	strb	r3, [r7, #23]
 800a148:	e03e      	b.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	78db      	ldrb	r3, [r3, #3]
 800a14e:	f003 0303 	and.w	r3, r3, #3
 800a152:	2b03      	cmp	r3, #3
 800a154:	d10b      	bne.n	800a16e <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	799b      	ldrb	r3, [r3, #6]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d004      	beq.n	800a168 <USBH_ParseEPDesc+0x162>
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	889b      	ldrh	r3, [r3, #4]
 800a162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a166:	d32f      	bcc.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a168:	2303      	movs	r3, #3
 800a16a:	75fb      	strb	r3, [r7, #23]
 800a16c:	e02c      	b.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a16e:	2303      	movs	r3, #3
 800a170:	75fb      	strb	r3, [r7, #23]
 800a172:	e029      	b.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a17a:	2b02      	cmp	r3, #2
 800a17c:	d120      	bne.n	800a1c0 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	78db      	ldrb	r3, [r3, #3]
 800a182:	f003 0303 	and.w	r3, r3, #3
 800a186:	2b00      	cmp	r3, #0
 800a188:	d106      	bne.n	800a198 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	889b      	ldrh	r3, [r3, #4]
 800a18e:	2b08      	cmp	r3, #8
 800a190:	d01a      	beq.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a192:	2303      	movs	r3, #3
 800a194:	75fb      	strb	r3, [r7, #23]
 800a196:	e017      	b.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	78db      	ldrb	r3, [r3, #3]
 800a19c:	f003 0303 	and.w	r3, r3, #3
 800a1a0:	2b03      	cmp	r3, #3
 800a1a2:	d10a      	bne.n	800a1ba <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	799b      	ldrb	r3, [r3, #6]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d003      	beq.n	800a1b4 <USBH_ParseEPDesc+0x1ae>
 800a1ac:	68bb      	ldr	r3, [r7, #8]
 800a1ae:	889b      	ldrh	r3, [r3, #4]
 800a1b0:	2b08      	cmp	r3, #8
 800a1b2:	d909      	bls.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a1b4:	2303      	movs	r3, #3
 800a1b6:	75fb      	strb	r3, [r7, #23]
 800a1b8:	e006      	b.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a1ba:	2303      	movs	r3, #3
 800a1bc:	75fb      	strb	r3, [r7, #23]
 800a1be:	e003      	b.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a1c0:	2303      	movs	r3, #3
 800a1c2:	75fb      	strb	r3, [r7, #23]
 800a1c4:	e000      	b.n	800a1c8 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a1c6:	bf00      	nop
  }

  return status;
 800a1c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	371c      	adds	r7, #28
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr

0800a1d6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a1d6:	b480      	push	{r7}
 800a1d8:	b087      	sub	sp, #28
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	60f8      	str	r0, [r7, #12]
 800a1de:	60b9      	str	r1, [r7, #8]
 800a1e0:	4613      	mov	r3, r2
 800a1e2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	2b03      	cmp	r3, #3
 800a1ec:	d120      	bne.n	800a230 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	781b      	ldrb	r3, [r3, #0]
 800a1f2:	1e9a      	subs	r2, r3, #2
 800a1f4:	88fb      	ldrh	r3, [r7, #6]
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	bf28      	it	cs
 800a1fa:	4613      	movcs	r3, r2
 800a1fc:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	3302      	adds	r3, #2
 800a202:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a204:	2300      	movs	r3, #0
 800a206:	82fb      	strh	r3, [r7, #22]
 800a208:	e00b      	b.n	800a222 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a20a:	8afb      	ldrh	r3, [r7, #22]
 800a20c:	68fa      	ldr	r2, [r7, #12]
 800a20e:	4413      	add	r3, r2
 800a210:	781a      	ldrb	r2, [r3, #0]
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	3301      	adds	r3, #1
 800a21a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a21c:	8afb      	ldrh	r3, [r7, #22]
 800a21e:	3302      	adds	r3, #2
 800a220:	82fb      	strh	r3, [r7, #22]
 800a222:	8afa      	ldrh	r2, [r7, #22]
 800a224:	8abb      	ldrh	r3, [r7, #20]
 800a226:	429a      	cmp	r2, r3
 800a228:	d3ef      	bcc.n	800a20a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	2200      	movs	r2, #0
 800a22e:	701a      	strb	r2, [r3, #0]
  }
}
 800a230:	bf00      	nop
 800a232:	371c      	adds	r7, #28
 800a234:	46bd      	mov	sp, r7
 800a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23a:	4770      	bx	lr

0800a23c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b085      	sub	sp, #20
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
 800a244:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	881b      	ldrh	r3, [r3, #0]
 800a24a:	687a      	ldr	r2, [r7, #4]
 800a24c:	7812      	ldrb	r2, [r2, #0]
 800a24e:	4413      	add	r3, r2
 800a250:	b29a      	uxth	r2, r3
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	781b      	ldrb	r3, [r3, #0]
 800a25a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	4413      	add	r3, r2
 800a260:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a262:	68fb      	ldr	r3, [r7, #12]
}
 800a264:	4618      	mov	r0, r3
 800a266:	3714      	adds	r7, #20
 800a268:	46bd      	mov	sp, r7
 800a26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26e:	4770      	bx	lr

0800a270 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b086      	sub	sp, #24
 800a274:	af00      	add	r7, sp, #0
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	60b9      	str	r1, [r7, #8]
 800a27a:	4613      	mov	r3, r2
 800a27c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a27e:	2301      	movs	r3, #1
 800a280:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	789b      	ldrb	r3, [r3, #2]
 800a286:	2b01      	cmp	r3, #1
 800a288:	d002      	beq.n	800a290 <USBH_CtlReq+0x20>
 800a28a:	2b02      	cmp	r3, #2
 800a28c:	d015      	beq.n	800a2ba <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800a28e:	e033      	b.n	800a2f8 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	68ba      	ldr	r2, [r7, #8]
 800a294:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	88fa      	ldrh	r2, [r7, #6]
 800a29a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	2201      	movs	r2, #1
 800a2a0:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2202      	movs	r2, #2
 800a2a6:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	2103      	movs	r1, #3
 800a2b2:	68f8      	ldr	r0, [r7, #12]
 800a2b4:	f7ff fb32 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a2b8:	e01e      	b.n	800a2f8 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 800a2ba:	68f8      	ldr	r0, [r7, #12]
 800a2bc:	f000 f822 	bl	800a304 <USBH_HandleControl>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a2c4:	7dfb      	ldrb	r3, [r7, #23]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d002      	beq.n	800a2d0 <USBH_CtlReq+0x60>
 800a2ca:	7dfb      	ldrb	r3, [r7, #23]
 800a2cc:	2b03      	cmp	r3, #3
 800a2ce:	d106      	bne.n	800a2de <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	761a      	strb	r2, [r3, #24]
 800a2dc:	e005      	b.n	800a2ea <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 800a2de:	7dfb      	ldrb	r3, [r7, #23]
 800a2e0:	2b02      	cmp	r3, #2
 800a2e2:	d102      	bne.n	800a2ea <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	2103      	movs	r1, #3
 800a2f0:	68f8      	ldr	r0, [r7, #12]
 800a2f2:	f7ff fb13 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a2f6:	bf00      	nop
  }
  return status;
 800a2f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3718      	adds	r7, #24
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}
	...

0800a304 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b086      	sub	sp, #24
 800a308:	af02      	add	r7, sp, #8
 800a30a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a30c:	2301      	movs	r3, #1
 800a30e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a310:	2300      	movs	r3, #0
 800a312:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	7e1b      	ldrb	r3, [r3, #24]
 800a318:	3b01      	subs	r3, #1
 800a31a:	2b0a      	cmp	r3, #10
 800a31c:	f200 81b2 	bhi.w	800a684 <USBH_HandleControl+0x380>
 800a320:	a201      	add	r2, pc, #4	@ (adr r2, 800a328 <USBH_HandleControl+0x24>)
 800a322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a326:	bf00      	nop
 800a328:	0800a355 	.word	0x0800a355
 800a32c:	0800a36f 	.word	0x0800a36f
 800a330:	0800a3f1 	.word	0x0800a3f1
 800a334:	0800a417 	.word	0x0800a417
 800a338:	0800a475 	.word	0x0800a475
 800a33c:	0800a49f 	.word	0x0800a49f
 800a340:	0800a521 	.word	0x0800a521
 800a344:	0800a543 	.word	0x0800a543
 800a348:	0800a5a5 	.word	0x0800a5a5
 800a34c:	0800a5cb 	.word	0x0800a5cb
 800a350:	0800a62d 	.word	0x0800a62d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f103 0110 	add.w	r1, r3, #16
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	795b      	ldrb	r3, [r3, #5]
 800a35e:	461a      	mov	r2, r3
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	f000 f99f 	bl	800a6a4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2202      	movs	r2, #2
 800a36a:	761a      	strb	r2, [r3, #24]
      break;
 800a36c:	e195      	b.n	800a69a <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	795b      	ldrb	r3, [r3, #5]
 800a372:	4619      	mov	r1, r3
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f003 f83b 	bl	800d3f0 <USBH_LL_GetURBState>
 800a37a:	4603      	mov	r3, r0
 800a37c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a37e:	7bbb      	ldrb	r3, [r7, #14]
 800a380:	2b01      	cmp	r3, #1
 800a382:	d124      	bne.n	800a3ce <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	7c1b      	ldrb	r3, [r3, #16]
 800a388:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a38c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	8adb      	ldrh	r3, [r3, #22]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00a      	beq.n	800a3ac <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a396:	7b7b      	ldrb	r3, [r7, #13]
 800a398:	2b80      	cmp	r3, #128	@ 0x80
 800a39a:	d103      	bne.n	800a3a4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2203      	movs	r2, #3
 800a3a0:	761a      	strb	r2, [r3, #24]
 800a3a2:	e00d      	b.n	800a3c0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2205      	movs	r2, #5
 800a3a8:	761a      	strb	r2, [r3, #24]
 800a3aa:	e009      	b.n	800a3c0 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800a3ac:	7b7b      	ldrb	r3, [r7, #13]
 800a3ae:	2b80      	cmp	r3, #128	@ 0x80
 800a3b0:	d103      	bne.n	800a3ba <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2209      	movs	r2, #9
 800a3b6:	761a      	strb	r2, [r3, #24]
 800a3b8:	e002      	b.n	800a3c0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2207      	movs	r2, #7
 800a3be:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	2103      	movs	r1, #3
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f7ff faa8 	bl	800991c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a3cc:	e15c      	b.n	800a688 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a3ce:	7bbb      	ldrb	r3, [r7, #14]
 800a3d0:	2b04      	cmp	r3, #4
 800a3d2:	d003      	beq.n	800a3dc <USBH_HandleControl+0xd8>
 800a3d4:	7bbb      	ldrb	r3, [r7, #14]
 800a3d6:	2b02      	cmp	r3, #2
 800a3d8:	f040 8156 	bne.w	800a688 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	220b      	movs	r2, #11
 800a3e0:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	2103      	movs	r1, #3
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f7ff fa97 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a3ee:	e14b      	b.n	800a688 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a3f6:	b29a      	uxth	r2, r3
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6899      	ldr	r1, [r3, #8]
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	899a      	ldrh	r2, [r3, #12]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	791b      	ldrb	r3, [r3, #4]
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f000 f98a 	bl	800a722 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2204      	movs	r2, #4
 800a412:	761a      	strb	r2, [r3, #24]
      break;
 800a414:	e141      	b.n	800a69a <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	791b      	ldrb	r3, [r3, #4]
 800a41a:	4619      	mov	r1, r3
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	f002 ffe7 	bl	800d3f0 <USBH_LL_GetURBState>
 800a422:	4603      	mov	r3, r0
 800a424:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a426:	7bbb      	ldrb	r3, [r7, #14]
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d109      	bne.n	800a440 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2209      	movs	r2, #9
 800a430:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a432:	2300      	movs	r3, #0
 800a434:	2200      	movs	r2, #0
 800a436:	2103      	movs	r1, #3
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f7ff fa6f 	bl	800991c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a43e:	e125      	b.n	800a68c <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 800a440:	7bbb      	ldrb	r3, [r7, #14]
 800a442:	2b05      	cmp	r3, #5
 800a444:	d108      	bne.n	800a458 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 800a446:	2303      	movs	r3, #3
 800a448:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a44a:	2300      	movs	r3, #0
 800a44c:	2200      	movs	r2, #0
 800a44e:	2103      	movs	r1, #3
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f7ff fa63 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a456:	e119      	b.n	800a68c <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 800a458:	7bbb      	ldrb	r3, [r7, #14]
 800a45a:	2b04      	cmp	r3, #4
 800a45c:	f040 8116 	bne.w	800a68c <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	220b      	movs	r2, #11
 800a464:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a466:	2300      	movs	r3, #0
 800a468:	2200      	movs	r2, #0
 800a46a:	2103      	movs	r1, #3
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f7ff fa55 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a472:	e10b      	b.n	800a68c <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6899      	ldr	r1, [r3, #8]
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	899a      	ldrh	r2, [r3, #12]
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	795b      	ldrb	r3, [r3, #5]
 800a480:	2001      	movs	r0, #1
 800a482:	9000      	str	r0, [sp, #0]
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f000 f927 	bl	800a6d8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a490:	b29a      	uxth	r2, r3
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2206      	movs	r2, #6
 800a49a:	761a      	strb	r2, [r3, #24]
      break;
 800a49c:	e0fd      	b.n	800a69a <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	795b      	ldrb	r3, [r3, #5]
 800a4a2:	4619      	mov	r1, r3
 800a4a4:	6878      	ldr	r0, [r7, #4]
 800a4a6:	f002 ffa3 	bl	800d3f0 <USBH_LL_GetURBState>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a4ae:	7bbb      	ldrb	r3, [r7, #14]
 800a4b0:	2b01      	cmp	r3, #1
 800a4b2:	d109      	bne.n	800a4c8 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2207      	movs	r2, #7
 800a4b8:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	2200      	movs	r2, #0
 800a4be:	2103      	movs	r1, #3
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f7ff fa2b 	bl	800991c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a4c6:	e0e3      	b.n	800a690 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 800a4c8:	7bbb      	ldrb	r3, [r7, #14]
 800a4ca:	2b05      	cmp	r3, #5
 800a4cc:	d10b      	bne.n	800a4e6 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	220c      	movs	r2, #12
 800a4d2:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a4d4:	2303      	movs	r3, #3
 800a4d6:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a4d8:	2300      	movs	r3, #0
 800a4da:	2200      	movs	r2, #0
 800a4dc:	2103      	movs	r1, #3
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f7ff fa1c 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a4e4:	e0d4      	b.n	800a690 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a4e6:	7bbb      	ldrb	r3, [r7, #14]
 800a4e8:	2b02      	cmp	r3, #2
 800a4ea:	d109      	bne.n	800a500 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2205      	movs	r2, #5
 800a4f0:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	2103      	movs	r1, #3
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f7ff fa0f 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a4fe:	e0c7      	b.n	800a690 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 800a500:	7bbb      	ldrb	r3, [r7, #14]
 800a502:	2b04      	cmp	r3, #4
 800a504:	f040 80c4 	bne.w	800a690 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	220b      	movs	r2, #11
 800a50c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a50e:	2302      	movs	r3, #2
 800a510:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a512:	2300      	movs	r3, #0
 800a514:	2200      	movs	r2, #0
 800a516:	2103      	movs	r1, #3
 800a518:	6878      	ldr	r0, [r7, #4]
 800a51a:	f7ff f9ff 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a51e:	e0b7      	b.n	800a690 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	791b      	ldrb	r3, [r3, #4]
 800a524:	2200      	movs	r2, #0
 800a526:	2100      	movs	r1, #0
 800a528:	6878      	ldr	r0, [r7, #4]
 800a52a:	f000 f8fa 	bl	800a722 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a534:	b29a      	uxth	r2, r3
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2208      	movs	r2, #8
 800a53e:	761a      	strb	r2, [r3, #24]

      break;
 800a540:	e0ab      	b.n	800a69a <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	791b      	ldrb	r3, [r3, #4]
 800a546:	4619      	mov	r1, r3
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f002 ff51 	bl	800d3f0 <USBH_LL_GetURBState>
 800a54e:	4603      	mov	r3, r0
 800a550:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a552:	7bbb      	ldrb	r3, [r7, #14]
 800a554:	2b01      	cmp	r3, #1
 800a556:	d10b      	bne.n	800a570 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	220d      	movs	r2, #13
 800a55c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a55e:	2300      	movs	r3, #0
 800a560:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a562:	2300      	movs	r3, #0
 800a564:	2200      	movs	r2, #0
 800a566:	2103      	movs	r1, #3
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f7ff f9d7 	bl	800991c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a56e:	e091      	b.n	800a694 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 800a570:	7bbb      	ldrb	r3, [r7, #14]
 800a572:	2b04      	cmp	r3, #4
 800a574:	d109      	bne.n	800a58a <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	220b      	movs	r2, #11
 800a57a:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a57c:	2300      	movs	r3, #0
 800a57e:	2200      	movs	r2, #0
 800a580:	2103      	movs	r1, #3
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f7ff f9ca 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a588:	e084      	b.n	800a694 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 800a58a:	7bbb      	ldrb	r3, [r7, #14]
 800a58c:	2b05      	cmp	r3, #5
 800a58e:	f040 8081 	bne.w	800a694 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 800a592:	2303      	movs	r3, #3
 800a594:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a596:	2300      	movs	r3, #0
 800a598:	2200      	movs	r2, #0
 800a59a:	2103      	movs	r1, #3
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f7ff f9bd 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a5a2:	e077      	b.n	800a694 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	795b      	ldrb	r3, [r3, #5]
 800a5a8:	2201      	movs	r2, #1
 800a5aa:	9200      	str	r2, [sp, #0]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	2100      	movs	r1, #0
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	f000 f891 	bl	800a6d8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a5bc:	b29a      	uxth	r2, r3
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	220a      	movs	r2, #10
 800a5c6:	761a      	strb	r2, [r3, #24]
      break;
 800a5c8:	e067      	b.n	800a69a <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	795b      	ldrb	r3, [r3, #5]
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f002 ff0d 	bl	800d3f0 <USBH_LL_GetURBState>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a5da:	7bbb      	ldrb	r3, [r7, #14]
 800a5dc:	2b01      	cmp	r3, #1
 800a5de:	d10b      	bne.n	800a5f8 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	220d      	movs	r2, #13
 800a5e8:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	2103      	movs	r1, #3
 800a5f0:	6878      	ldr	r0, [r7, #4]
 800a5f2:	f7ff f993 	bl	800991c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a5f6:	e04f      	b.n	800a698 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a5f8:	7bbb      	ldrb	r3, [r7, #14]
 800a5fa:	2b02      	cmp	r3, #2
 800a5fc:	d109      	bne.n	800a612 <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	2209      	movs	r2, #9
 800a602:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a604:	2300      	movs	r3, #0
 800a606:	2200      	movs	r2, #0
 800a608:	2103      	movs	r1, #3
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f7ff f986 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a610:	e042      	b.n	800a698 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 800a612:	7bbb      	ldrb	r3, [r7, #14]
 800a614:	2b04      	cmp	r3, #4
 800a616:	d13f      	bne.n	800a698 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	220b      	movs	r2, #11
 800a61c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a61e:	2300      	movs	r3, #0
 800a620:	2200      	movs	r2, #0
 800a622:	2103      	movs	r1, #3
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	f7ff f979 	bl	800991c <USBH_OS_PutMessage>
      break;
 800a62a:	e035      	b.n	800a698 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	7e5b      	ldrb	r3, [r3, #25]
 800a630:	3301      	adds	r3, #1
 800a632:	b2da      	uxtb	r2, r3
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	765a      	strb	r2, [r3, #25]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	7e5b      	ldrb	r3, [r3, #25]
 800a63c:	2b02      	cmp	r3, #2
 800a63e:	d806      	bhi.n	800a64e <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2201      	movs	r2, #1
 800a644:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2201      	movs	r2, #1
 800a64a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a64c:	e025      	b.n	800a69a <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a654:	2106      	movs	r1, #6
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2200      	movs	r2, #0
 800a65e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	795b      	ldrb	r3, [r3, #5]
 800a664:	4619      	mov	r1, r3
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 f90c 	bl	800a884 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	791b      	ldrb	r3, [r3, #4]
 800a670:	4619      	mov	r1, r3
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f000 f906 	bl	800a884 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2200      	movs	r2, #0
 800a67c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a67e:	2302      	movs	r3, #2
 800a680:	73fb      	strb	r3, [r7, #15]
      break;
 800a682:	e00a      	b.n	800a69a <USBH_HandleControl+0x396>

    default:
      break;
 800a684:	bf00      	nop
 800a686:	e008      	b.n	800a69a <USBH_HandleControl+0x396>
      break;
 800a688:	bf00      	nop
 800a68a:	e006      	b.n	800a69a <USBH_HandleControl+0x396>
      break;
 800a68c:	bf00      	nop
 800a68e:	e004      	b.n	800a69a <USBH_HandleControl+0x396>
      break;
 800a690:	bf00      	nop
 800a692:	e002      	b.n	800a69a <USBH_HandleControl+0x396>
      break;
 800a694:	bf00      	nop
 800a696:	e000      	b.n	800a69a <USBH_HandleControl+0x396>
      break;
 800a698:	bf00      	nop
  }

  return status;
 800a69a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	3710      	adds	r7, #16
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}

0800a6a4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b088      	sub	sp, #32
 800a6a8:	af04      	add	r7, sp, #16
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	60b9      	str	r1, [r7, #8]
 800a6ae:	4613      	mov	r3, r2
 800a6b0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a6b2:	79f9      	ldrb	r1, [r7, #7]
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	9303      	str	r3, [sp, #12]
 800a6b8:	2308      	movs	r3, #8
 800a6ba:	9302      	str	r3, [sp, #8]
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	9301      	str	r3, [sp, #4]
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	9300      	str	r3, [sp, #0]
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	68f8      	ldr	r0, [r7, #12]
 800a6ca:	f002 fe60 	bl	800d38e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a6ce:	2300      	movs	r3, #0
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3710      	adds	r7, #16
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}

0800a6d8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b088      	sub	sp, #32
 800a6dc:	af04      	add	r7, sp, #16
 800a6de:	60f8      	str	r0, [r7, #12]
 800a6e0:	60b9      	str	r1, [r7, #8]
 800a6e2:	4611      	mov	r1, r2
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	460b      	mov	r3, r1
 800a6e8:	80fb      	strh	r3, [r7, #6]
 800a6ea:	4613      	mov	r3, r2
 800a6ec:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d001      	beq.n	800a6fc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a6fc:	7979      	ldrb	r1, [r7, #5]
 800a6fe:	7e3b      	ldrb	r3, [r7, #24]
 800a700:	9303      	str	r3, [sp, #12]
 800a702:	88fb      	ldrh	r3, [r7, #6]
 800a704:	9302      	str	r3, [sp, #8]
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	9301      	str	r3, [sp, #4]
 800a70a:	2301      	movs	r3, #1
 800a70c:	9300      	str	r3, [sp, #0]
 800a70e:	2300      	movs	r3, #0
 800a710:	2200      	movs	r2, #0
 800a712:	68f8      	ldr	r0, [r7, #12]
 800a714:	f002 fe3b 	bl	800d38e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a718:	2300      	movs	r3, #0
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3710      	adds	r7, #16
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd80      	pop	{r7, pc}

0800a722 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a722:	b580      	push	{r7, lr}
 800a724:	b088      	sub	sp, #32
 800a726:	af04      	add	r7, sp, #16
 800a728:	60f8      	str	r0, [r7, #12]
 800a72a:	60b9      	str	r1, [r7, #8]
 800a72c:	4611      	mov	r1, r2
 800a72e:	461a      	mov	r2, r3
 800a730:	460b      	mov	r3, r1
 800a732:	80fb      	strh	r3, [r7, #6]
 800a734:	4613      	mov	r3, r2
 800a736:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a738:	7979      	ldrb	r1, [r7, #5]
 800a73a:	2300      	movs	r3, #0
 800a73c:	9303      	str	r3, [sp, #12]
 800a73e:	88fb      	ldrh	r3, [r7, #6]
 800a740:	9302      	str	r3, [sp, #8]
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	9301      	str	r3, [sp, #4]
 800a746:	2301      	movs	r3, #1
 800a748:	9300      	str	r3, [sp, #0]
 800a74a:	2300      	movs	r3, #0
 800a74c:	2201      	movs	r2, #1
 800a74e:	68f8      	ldr	r0, [r7, #12]
 800a750:	f002 fe1d 	bl	800d38e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a754:	2300      	movs	r3, #0

}
 800a756:	4618      	mov	r0, r3
 800a758:	3710      	adds	r7, #16
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}

0800a75e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a75e:	b580      	push	{r7, lr}
 800a760:	b088      	sub	sp, #32
 800a762:	af04      	add	r7, sp, #16
 800a764:	60f8      	str	r0, [r7, #12]
 800a766:	60b9      	str	r1, [r7, #8]
 800a768:	4611      	mov	r1, r2
 800a76a:	461a      	mov	r2, r3
 800a76c:	460b      	mov	r3, r1
 800a76e:	80fb      	strh	r3, [r7, #6]
 800a770:	4613      	mov	r3, r2
 800a772:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d001      	beq.n	800a782 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a77e:	2300      	movs	r3, #0
 800a780:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a782:	7979      	ldrb	r1, [r7, #5]
 800a784:	7e3b      	ldrb	r3, [r7, #24]
 800a786:	9303      	str	r3, [sp, #12]
 800a788:	88fb      	ldrh	r3, [r7, #6]
 800a78a:	9302      	str	r3, [sp, #8]
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	9301      	str	r3, [sp, #4]
 800a790:	2301      	movs	r3, #1
 800a792:	9300      	str	r3, [sp, #0]
 800a794:	2302      	movs	r3, #2
 800a796:	2200      	movs	r2, #0
 800a798:	68f8      	ldr	r0, [r7, #12]
 800a79a:	f002 fdf8 	bl	800d38e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a79e:	2300      	movs	r3, #0
}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	3710      	adds	r7, #16
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}

0800a7a8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b088      	sub	sp, #32
 800a7ac:	af04      	add	r7, sp, #16
 800a7ae:	60f8      	str	r0, [r7, #12]
 800a7b0:	60b9      	str	r1, [r7, #8]
 800a7b2:	4611      	mov	r1, r2
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	80fb      	strh	r3, [r7, #6]
 800a7ba:	4613      	mov	r3, r2
 800a7bc:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a7be:	7979      	ldrb	r1, [r7, #5]
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	9303      	str	r3, [sp, #12]
 800a7c4:	88fb      	ldrh	r3, [r7, #6]
 800a7c6:	9302      	str	r3, [sp, #8]
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	9301      	str	r3, [sp, #4]
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	9300      	str	r3, [sp, #0]
 800a7d0:	2302      	movs	r3, #2
 800a7d2:	2201      	movs	r2, #1
 800a7d4:	68f8      	ldr	r0, [r7, #12]
 800a7d6:	f002 fdda 	bl	800d38e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a7da:	2300      	movs	r3, #0
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	3710      	adds	r7, #16
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}

0800a7e4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b086      	sub	sp, #24
 800a7e8:	af04      	add	r7, sp, #16
 800a7ea:	6078      	str	r0, [r7, #4]
 800a7ec:	4608      	mov	r0, r1
 800a7ee:	4611      	mov	r1, r2
 800a7f0:	461a      	mov	r2, r3
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	70fb      	strb	r3, [r7, #3]
 800a7f6:	460b      	mov	r3, r1
 800a7f8:	70bb      	strb	r3, [r7, #2]
 800a7fa:	4613      	mov	r3, r2
 800a7fc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a7fe:	7878      	ldrb	r0, [r7, #1]
 800a800:	78ba      	ldrb	r2, [r7, #2]
 800a802:	78f9      	ldrb	r1, [r7, #3]
 800a804:	8b3b      	ldrh	r3, [r7, #24]
 800a806:	9302      	str	r3, [sp, #8]
 800a808:	7d3b      	ldrb	r3, [r7, #20]
 800a80a:	9301      	str	r3, [sp, #4]
 800a80c:	7c3b      	ldrb	r3, [r7, #16]
 800a80e:	9300      	str	r3, [sp, #0]
 800a810:	4603      	mov	r3, r0
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f002 fd6d 	bl	800d2f2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800a818:	2300      	movs	r3, #0
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3708      	adds	r7, #8
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}

0800a822 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a822:	b580      	push	{r7, lr}
 800a824:	b082      	sub	sp, #8
 800a826:	af00      	add	r7, sp, #0
 800a828:	6078      	str	r0, [r7, #4]
 800a82a:	460b      	mov	r3, r1
 800a82c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a82e:	78fb      	ldrb	r3, [r7, #3]
 800a830:	4619      	mov	r1, r3
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f002 fd8c 	bl	800d350 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a838:	2300      	movs	r3, #0
}
 800a83a:	4618      	mov	r0, r3
 800a83c:	3708      	adds	r7, #8
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}

0800a842 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a842:	b580      	push	{r7, lr}
 800a844:	b084      	sub	sp, #16
 800a846:	af00      	add	r7, sp, #0
 800a848:	6078      	str	r0, [r7, #4]
 800a84a:	460b      	mov	r3, r1
 800a84c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 f836 	bl	800a8c0 <USBH_GetFreePipe>
 800a854:	4603      	mov	r3, r0
 800a856:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a858:	89fb      	ldrh	r3, [r7, #14]
 800a85a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a85e:	4293      	cmp	r3, r2
 800a860:	d00a      	beq.n	800a878 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a862:	78fa      	ldrb	r2, [r7, #3]
 800a864:	89fb      	ldrh	r3, [r7, #14]
 800a866:	f003 030f 	and.w	r3, r3, #15
 800a86a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a86e:	6879      	ldr	r1, [r7, #4]
 800a870:	33e0      	adds	r3, #224	@ 0xe0
 800a872:	009b      	lsls	r3, r3, #2
 800a874:	440b      	add	r3, r1
 800a876:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a878:	89fb      	ldrh	r3, [r7, #14]
 800a87a:	b2db      	uxtb	r3, r3
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	3710      	adds	r7, #16
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}

0800a884 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a884:	b480      	push	{r7}
 800a886:	b083      	sub	sp, #12
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
 800a88c:	460b      	mov	r3, r1
 800a88e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a890:	78fb      	ldrb	r3, [r7, #3]
 800a892:	2b0f      	cmp	r3, #15
 800a894:	d80d      	bhi.n	800a8b2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a896:	78fb      	ldrb	r3, [r7, #3]
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	33e0      	adds	r3, #224	@ 0xe0
 800a89c:	009b      	lsls	r3, r3, #2
 800a89e:	4413      	add	r3, r2
 800a8a0:	685a      	ldr	r2, [r3, #4]
 800a8a2:	78fb      	ldrb	r3, [r7, #3]
 800a8a4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a8a8:	6879      	ldr	r1, [r7, #4]
 800a8aa:	33e0      	adds	r3, #224	@ 0xe0
 800a8ac:	009b      	lsls	r3, r3, #2
 800a8ae:	440b      	add	r3, r1
 800a8b0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a8b2:	2300      	movs	r3, #0
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	370c      	adds	r7, #12
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b085      	sub	sp, #20
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	73fb      	strb	r3, [r7, #15]
 800a8d0:	e00f      	b.n	800a8f2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a8d2:	7bfb      	ldrb	r3, [r7, #15]
 800a8d4:	687a      	ldr	r2, [r7, #4]
 800a8d6:	33e0      	adds	r3, #224	@ 0xe0
 800a8d8:	009b      	lsls	r3, r3, #2
 800a8da:	4413      	add	r3, r2
 800a8dc:	685b      	ldr	r3, [r3, #4]
 800a8de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d102      	bne.n	800a8ec <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a8e6:	7bfb      	ldrb	r3, [r7, #15]
 800a8e8:	b29b      	uxth	r3, r3
 800a8ea:	e007      	b.n	800a8fc <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a8ec:	7bfb      	ldrb	r3, [r7, #15]
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	73fb      	strb	r3, [r7, #15]
 800a8f2:	7bfb      	ldrb	r3, [r7, #15]
 800a8f4:	2b0f      	cmp	r3, #15
 800a8f6:	d9ec      	bls.n	800a8d2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a8f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	3714      	adds	r7, #20
 800a900:	46bd      	mov	sp, r7
 800a902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a906:	4770      	bx	lr

0800a908 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a908:	b480      	push	{r7}
 800a90a:	b085      	sub	sp, #20
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	4603      	mov	r3, r0
 800a910:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a912:	2300      	movs	r3, #0
 800a914:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a916:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a91a:	2b84      	cmp	r3, #132	@ 0x84
 800a91c:	d005      	beq.n	800a92a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a91e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	4413      	add	r3, r2
 800a926:	3303      	adds	r3, #3
 800a928:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a92a:	68fb      	ldr	r3, [r7, #12]
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3714      	adds	r7, #20
 800a930:	46bd      	mov	sp, r7
 800a932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a936:	4770      	bx	lr

0800a938 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a938:	b480      	push	{r7}
 800a93a:	b083      	sub	sp, #12
 800a93c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a93e:	f3ef 8305 	mrs	r3, IPSR
 800a942:	607b      	str	r3, [r7, #4]
  return(result);
 800a944:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a946:	2b00      	cmp	r3, #0
 800a948:	bf14      	ite	ne
 800a94a:	2301      	movne	r3, #1
 800a94c:	2300      	moveq	r3, #0
 800a94e:	b2db      	uxtb	r3, r3
}
 800a950:	4618      	mov	r0, r3
 800a952:	370c      	adds	r7, #12
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr

0800a95c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a960:	f001 f97c 	bl	800bc5c <vTaskStartScheduler>
  
  return osOK;
 800a964:	2300      	movs	r3, #0
}
 800a966:	4618      	mov	r0, r3
 800a968:	bd80      	pop	{r7, pc}

0800a96a <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800a96a:	b580      	push	{r7, lr}
 800a96c:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800a96e:	f7ff ffe3 	bl	800a938 <inHandlerMode>
 800a972:	4603      	mov	r3, r0
 800a974:	2b00      	cmp	r3, #0
 800a976:	d003      	beq.n	800a980 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800a978:	f001 fa8e 	bl	800be98 <xTaskGetTickCountFromISR>
 800a97c:	4603      	mov	r3, r0
 800a97e:	e002      	b.n	800a986 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800a980:	f001 fa7a 	bl	800be78 <xTaskGetTickCount>
 800a984:	4603      	mov	r3, r0
  }
}
 800a986:	4618      	mov	r0, r3
 800a988:	bd80      	pop	{r7, pc}

0800a98a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a98a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a98c:	b089      	sub	sp, #36	@ 0x24
 800a98e:	af04      	add	r7, sp, #16
 800a990:	6078      	str	r0, [r7, #4]
 800a992:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	695b      	ldr	r3, [r3, #20]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d020      	beq.n	800a9de <osThreadCreate+0x54>
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	699b      	ldr	r3, [r3, #24]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d01c      	beq.n	800a9de <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	685c      	ldr	r4, [r3, #4]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	691e      	ldr	r6, [r3, #16]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7ff ffa6 	bl	800a908 <makeFreeRtosPriority>
 800a9bc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	695b      	ldr	r3, [r3, #20]
 800a9c2:	687a      	ldr	r2, [r7, #4]
 800a9c4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a9c6:	9202      	str	r2, [sp, #8]
 800a9c8:	9301      	str	r3, [sp, #4]
 800a9ca:	9100      	str	r1, [sp, #0]
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	4632      	mov	r2, r6
 800a9d0:	4629      	mov	r1, r5
 800a9d2:	4620      	mov	r0, r4
 800a9d4:	f000 ff74 	bl	800b8c0 <xTaskCreateStatic>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	60fb      	str	r3, [r7, #12]
 800a9dc:	e01c      	b.n	800aa18 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	685c      	ldr	r4, [r3, #4]
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a9ea:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f7ff ff88 	bl	800a908 <makeFreeRtosPriority>
 800a9f8:	4602      	mov	r2, r0
 800a9fa:	f107 030c 	add.w	r3, r7, #12
 800a9fe:	9301      	str	r3, [sp, #4]
 800aa00:	9200      	str	r2, [sp, #0]
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	4632      	mov	r2, r6
 800aa06:	4629      	mov	r1, r5
 800aa08:	4620      	mov	r0, r4
 800aa0a:	f000 ffb9 	bl	800b980 <xTaskCreate>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	2b01      	cmp	r3, #1
 800aa12:	d001      	beq.n	800aa18 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800aa14:	2300      	movs	r3, #0
 800aa16:	e000      	b.n	800aa1a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800aa18:	68fb      	ldr	r3, [r7, #12]
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3714      	adds	r7, #20
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800aa22 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800aa22:	b580      	push	{r7, lr}
 800aa24:	b084      	sub	sp, #16
 800aa26:	af00      	add	r7, sp, #0
 800aa28:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d001      	beq.n	800aa38 <osDelay+0x16>
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	e000      	b.n	800aa3a <osDelay+0x18>
 800aa38:	2301      	movs	r3, #1
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	f001 f8d8 	bl	800bbf0 <vTaskDelay>
  
  return osOK;
 800aa40:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800aa42:	4618      	mov	r0, r3
 800aa44:	3710      	adds	r7, #16
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bd80      	pop	{r7, pc}

0800aa4a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800aa4a:	b590      	push	{r4, r7, lr}
 800aa4c:	b085      	sub	sp, #20
 800aa4e:	af02      	add	r7, sp, #8
 800aa50:	6078      	str	r0, [r7, #4]
 800aa52:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	689b      	ldr	r3, [r3, #8]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d011      	beq.n	800aa80 <osMessageCreate+0x36>
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	68db      	ldr	r3, [r3, #12]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d00d      	beq.n	800aa80 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6818      	ldr	r0, [r3, #0]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6859      	ldr	r1, [r3, #4]
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	689a      	ldr	r2, [r3, #8]
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	68db      	ldr	r3, [r3, #12]
 800aa74:	2400      	movs	r4, #0
 800aa76:	9400      	str	r4, [sp, #0]
 800aa78:	f000 f9f8 	bl	800ae6c <xQueueGenericCreateStatic>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	e008      	b.n	800aa92 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6818      	ldr	r0, [r3, #0]
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	4619      	mov	r1, r3
 800aa8c:	f000 fa6b 	bl	800af66 <xQueueGenericCreate>
 800aa90:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	370c      	adds	r7, #12
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd90      	pop	{r4, r7, pc}
	...

0800aa9c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b086      	sub	sp, #24
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	60f8      	str	r0, [r7, #12]
 800aaa4:	60b9      	str	r1, [r7, #8]
 800aaa6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d101      	bne.n	800aaba <osMessagePut+0x1e>
    ticks = 1;
 800aab6:	2301      	movs	r3, #1
 800aab8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800aaba:	f7ff ff3d 	bl	800a938 <inHandlerMode>
 800aabe:	4603      	mov	r3, r0
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d018      	beq.n	800aaf6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800aac4:	f107 0210 	add.w	r2, r7, #16
 800aac8:	f107 0108 	add.w	r1, r7, #8
 800aacc:	2300      	movs	r3, #0
 800aace:	68f8      	ldr	r0, [r7, #12]
 800aad0:	f000 fba6 	bl	800b220 <xQueueGenericSendFromISR>
 800aad4:	4603      	mov	r3, r0
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	d001      	beq.n	800aade <osMessagePut+0x42>
      return osErrorOS;
 800aada:	23ff      	movs	r3, #255	@ 0xff
 800aadc:	e018      	b.n	800ab10 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800aade:	693b      	ldr	r3, [r7, #16]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d014      	beq.n	800ab0e <osMessagePut+0x72>
 800aae4:	4b0c      	ldr	r3, [pc, #48]	@ (800ab18 <osMessagePut+0x7c>)
 800aae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aaea:	601a      	str	r2, [r3, #0]
 800aaec:	f3bf 8f4f 	dsb	sy
 800aaf0:	f3bf 8f6f 	isb	sy
 800aaf4:	e00b      	b.n	800ab0e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800aaf6:	f107 0108 	add.w	r1, r7, #8
 800aafa:	2300      	movs	r3, #0
 800aafc:	697a      	ldr	r2, [r7, #20]
 800aafe:	68f8      	ldr	r0, [r7, #12]
 800ab00:	f000 fa8c 	bl	800b01c <xQueueGenericSend>
 800ab04:	4603      	mov	r3, r0
 800ab06:	2b01      	cmp	r3, #1
 800ab08:	d001      	beq.n	800ab0e <osMessagePut+0x72>
      return osErrorOS;
 800ab0a:	23ff      	movs	r3, #255	@ 0xff
 800ab0c:	e000      	b.n	800ab10 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800ab0e:	2300      	movs	r3, #0
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3718      	adds	r7, #24
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}
 800ab18:	e000ed04 	.word	0xe000ed04

0800ab1c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800ab1c:	b590      	push	{r4, r7, lr}
 800ab1e:	b08b      	sub	sp, #44	@ 0x2c
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	60f8      	str	r0, [r7, #12]
 800ab24:	60b9      	str	r1, [r7, #8]
 800ab26:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d10a      	bne.n	800ab4c <osMessageGet+0x30>
    event.status = osErrorParameter;
 800ab36:	2380      	movs	r3, #128	@ 0x80
 800ab38:	617b      	str	r3, [r7, #20]
    return event;
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	461c      	mov	r4, r3
 800ab3e:	f107 0314 	add.w	r3, r7, #20
 800ab42:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ab46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ab4a:	e054      	b.n	800abf6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800ab50:	2300      	movs	r3, #0
 800ab52:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab5a:	d103      	bne.n	800ab64 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800ab5c:	f04f 33ff 	mov.w	r3, #4294967295
 800ab60:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab62:	e009      	b.n	800ab78 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d006      	beq.n	800ab78 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800ab6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d101      	bne.n	800ab78 <osMessageGet+0x5c>
      ticks = 1;
 800ab74:	2301      	movs	r3, #1
 800ab76:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800ab78:	f7ff fede 	bl	800a938 <inHandlerMode>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d01c      	beq.n	800abbc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800ab82:	f107 0220 	add.w	r2, r7, #32
 800ab86:	f107 0314 	add.w	r3, r7, #20
 800ab8a:	3304      	adds	r3, #4
 800ab8c:	4619      	mov	r1, r3
 800ab8e:	68b8      	ldr	r0, [r7, #8]
 800ab90:	f000 fcc6 	bl	800b520 <xQueueReceiveFromISR>
 800ab94:	4603      	mov	r3, r0
 800ab96:	2b01      	cmp	r3, #1
 800ab98:	d102      	bne.n	800aba0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800ab9a:	2310      	movs	r3, #16
 800ab9c:	617b      	str	r3, [r7, #20]
 800ab9e:	e001      	b.n	800aba4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800aba0:	2300      	movs	r3, #0
 800aba2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800aba4:	6a3b      	ldr	r3, [r7, #32]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d01d      	beq.n	800abe6 <osMessageGet+0xca>
 800abaa:	4b15      	ldr	r3, [pc, #84]	@ (800ac00 <osMessageGet+0xe4>)
 800abac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800abb0:	601a      	str	r2, [r3, #0]
 800abb2:	f3bf 8f4f 	dsb	sy
 800abb6:	f3bf 8f6f 	isb	sy
 800abba:	e014      	b.n	800abe6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800abbc:	f107 0314 	add.w	r3, r7, #20
 800abc0:	3304      	adds	r3, #4
 800abc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abc4:	4619      	mov	r1, r3
 800abc6:	68b8      	ldr	r0, [r7, #8]
 800abc8:	f000 fbc8 	bl	800b35c <xQueueReceive>
 800abcc:	4603      	mov	r3, r0
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d102      	bne.n	800abd8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800abd2:	2310      	movs	r3, #16
 800abd4:	617b      	str	r3, [r7, #20]
 800abd6:	e006      	b.n	800abe6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800abd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d101      	bne.n	800abe2 <osMessageGet+0xc6>
 800abde:	2300      	movs	r3, #0
 800abe0:	e000      	b.n	800abe4 <osMessageGet+0xc8>
 800abe2:	2340      	movs	r3, #64	@ 0x40
 800abe4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	461c      	mov	r4, r3
 800abea:	f107 0314 	add.w	r3, r7, #20
 800abee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800abf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800abf6:	68f8      	ldr	r0, [r7, #12]
 800abf8:	372c      	adds	r7, #44	@ 0x2c
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd90      	pop	{r4, r7, pc}
 800abfe:	bf00      	nop
 800ac00:	e000ed04 	.word	0xe000ed04

0800ac04 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b082      	sub	sp, #8
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800ac0c:	f7ff fe94 	bl	800a938 <inHandlerMode>
 800ac10:	4603      	mov	r3, r0
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d004      	beq.n	800ac20 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f000 fd23 	bl	800b662 <uxQueueMessagesWaitingFromISR>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	e003      	b.n	800ac28 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f000 fcff 	bl	800b624 <uxQueueMessagesWaiting>
 800ac26:	4603      	mov	r3, r0
  }
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3708      	adds	r7, #8
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}

0800ac30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ac30:	b480      	push	{r7}
 800ac32:	b083      	sub	sp, #12
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f103 0208 	add.w	r2, r3, #8
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f04f 32ff 	mov.w	r2, #4294967295
 800ac48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f103 0208 	add.w	r2, r3, #8
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f103 0208 	add.w	r2, r3, #8
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2200      	movs	r2, #0
 800ac62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ac64:	bf00      	nop
 800ac66:	370c      	adds	r7, #12
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6e:	4770      	bx	lr

0800ac70 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ac70:	b480      	push	{r7}
 800ac72:	b083      	sub	sp, #12
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ac7e:	bf00      	nop
 800ac80:	370c      	adds	r7, #12
 800ac82:	46bd      	mov	sp, r7
 800ac84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac88:	4770      	bx	lr

0800ac8a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ac8a:	b480      	push	{r7}
 800ac8c:	b085      	sub	sp, #20
 800ac8e:	af00      	add	r7, sp, #0
 800ac90:	6078      	str	r0, [r7, #4]
 800ac92:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	685b      	ldr	r3, [r3, #4]
 800ac98:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	68fa      	ldr	r2, [r7, #12]
 800ac9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	689a      	ldr	r2, [r3, #8]
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	689b      	ldr	r3, [r3, #8]
 800acac:	683a      	ldr	r2, [r7, #0]
 800acae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	683a      	ldr	r2, [r7, #0]
 800acb4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	687a      	ldr	r2, [r7, #4]
 800acba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	1c5a      	adds	r2, r3, #1
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	601a      	str	r2, [r3, #0]
}
 800acc6:	bf00      	nop
 800acc8:	3714      	adds	r7, #20
 800acca:	46bd      	mov	sp, r7
 800accc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd0:	4770      	bx	lr

0800acd2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800acd2:	b480      	push	{r7}
 800acd4:	b085      	sub	sp, #20
 800acd6:	af00      	add	r7, sp, #0
 800acd8:	6078      	str	r0, [r7, #4]
 800acda:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ace8:	d103      	bne.n	800acf2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	691b      	ldr	r3, [r3, #16]
 800acee:	60fb      	str	r3, [r7, #12]
 800acf0:	e00c      	b.n	800ad0c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	3308      	adds	r3, #8
 800acf6:	60fb      	str	r3, [r7, #12]
 800acf8:	e002      	b.n	800ad00 <vListInsert+0x2e>
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	685b      	ldr	r3, [r3, #4]
 800acfe:	60fb      	str	r3, [r7, #12]
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	68ba      	ldr	r2, [r7, #8]
 800ad08:	429a      	cmp	r2, r3
 800ad0a:	d2f6      	bcs.n	800acfa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	685a      	ldr	r2, [r3, #4]
 800ad10:	683b      	ldr	r3, [r7, #0]
 800ad12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	685b      	ldr	r3, [r3, #4]
 800ad18:	683a      	ldr	r2, [r7, #0]
 800ad1a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	68fa      	ldr	r2, [r7, #12]
 800ad20:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	683a      	ldr	r2, [r7, #0]
 800ad26:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	687a      	ldr	r2, [r7, #4]
 800ad2c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	1c5a      	adds	r2, r3, #1
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	601a      	str	r2, [r3, #0]
}
 800ad38:	bf00      	nop
 800ad3a:	3714      	adds	r7, #20
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr

0800ad44 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ad44:	b480      	push	{r7}
 800ad46:	b085      	sub	sp, #20
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	691b      	ldr	r3, [r3, #16]
 800ad50:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	687a      	ldr	r2, [r7, #4]
 800ad58:	6892      	ldr	r2, [r2, #8]
 800ad5a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	689b      	ldr	r3, [r3, #8]
 800ad60:	687a      	ldr	r2, [r7, #4]
 800ad62:	6852      	ldr	r2, [r2, #4]
 800ad64:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	687a      	ldr	r2, [r7, #4]
 800ad6c:	429a      	cmp	r2, r3
 800ad6e:	d103      	bne.n	800ad78 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	689a      	ldr	r2, [r3, #8]
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	1e5a      	subs	r2, r3, #1
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3714      	adds	r7, #20
 800ad90:	46bd      	mov	sp, r7
 800ad92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad96:	4770      	bx	lr

0800ad98 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b084      	sub	sp, #16
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
 800ada0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d10b      	bne.n	800adc4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800adac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb0:	f383 8811 	msr	BASEPRI, r3
 800adb4:	f3bf 8f6f 	isb	sy
 800adb8:	f3bf 8f4f 	dsb	sy
 800adbc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800adbe:	bf00      	nop
 800adc0:	bf00      	nop
 800adc2:	e7fd      	b.n	800adc0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800adc4:	f001 fdb0 	bl	800c928 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	681a      	ldr	r2, [r3, #0]
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800add0:	68f9      	ldr	r1, [r7, #12]
 800add2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800add4:	fb01 f303 	mul.w	r3, r1, r3
 800add8:	441a      	add	r2, r3
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	2200      	movs	r2, #0
 800ade2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	681a      	ldr	r2, [r3, #0]
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	681a      	ldr	r2, [r3, #0]
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adf4:	3b01      	subs	r3, #1
 800adf6:	68f9      	ldr	r1, [r7, #12]
 800adf8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800adfa:	fb01 f303 	mul.w	r3, r1, r3
 800adfe:	441a      	add	r2, r3
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	22ff      	movs	r2, #255	@ 0xff
 800ae08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	22ff      	movs	r2, #255	@ 0xff
 800ae10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d114      	bne.n	800ae44 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	691b      	ldr	r3, [r3, #16]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d01a      	beq.n	800ae58 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	3310      	adds	r3, #16
 800ae26:	4618      	mov	r0, r3
 800ae28:	f001 f984 	bl	800c134 <xTaskRemoveFromEventList>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d012      	beq.n	800ae58 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ae32:	4b0d      	ldr	r3, [pc, #52]	@ (800ae68 <xQueueGenericReset+0xd0>)
 800ae34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae38:	601a      	str	r2, [r3, #0]
 800ae3a:	f3bf 8f4f 	dsb	sy
 800ae3e:	f3bf 8f6f 	isb	sy
 800ae42:	e009      	b.n	800ae58 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	3310      	adds	r3, #16
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f7ff fef1 	bl	800ac30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	3324      	adds	r3, #36	@ 0x24
 800ae52:	4618      	mov	r0, r3
 800ae54:	f7ff feec 	bl	800ac30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ae58:	f001 fd98 	bl	800c98c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ae5c:	2301      	movs	r3, #1
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3710      	adds	r7, #16
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}
 800ae66:	bf00      	nop
 800ae68:	e000ed04 	.word	0xe000ed04

0800ae6c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b08e      	sub	sp, #56	@ 0x38
 800ae70:	af02      	add	r7, sp, #8
 800ae72:	60f8      	str	r0, [r7, #12]
 800ae74:	60b9      	str	r1, [r7, #8]
 800ae76:	607a      	str	r2, [r7, #4]
 800ae78:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d10b      	bne.n	800ae98 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800ae80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae84:	f383 8811 	msr	BASEPRI, r3
 800ae88:	f3bf 8f6f 	isb	sy
 800ae8c:	f3bf 8f4f 	dsb	sy
 800ae90:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ae92:	bf00      	nop
 800ae94:	bf00      	nop
 800ae96:	e7fd      	b.n	800ae94 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d10b      	bne.n	800aeb6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ae9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aea2:	f383 8811 	msr	BASEPRI, r3
 800aea6:	f3bf 8f6f 	isb	sy
 800aeaa:	f3bf 8f4f 	dsb	sy
 800aeae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800aeb0:	bf00      	nop
 800aeb2:	bf00      	nop
 800aeb4:	e7fd      	b.n	800aeb2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d002      	beq.n	800aec2 <xQueueGenericCreateStatic+0x56>
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d001      	beq.n	800aec6 <xQueueGenericCreateStatic+0x5a>
 800aec2:	2301      	movs	r3, #1
 800aec4:	e000      	b.n	800aec8 <xQueueGenericCreateStatic+0x5c>
 800aec6:	2300      	movs	r3, #0
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d10b      	bne.n	800aee4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800aecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed0:	f383 8811 	msr	BASEPRI, r3
 800aed4:	f3bf 8f6f 	isb	sy
 800aed8:	f3bf 8f4f 	dsb	sy
 800aedc:	623b      	str	r3, [r7, #32]
}
 800aede:	bf00      	nop
 800aee0:	bf00      	nop
 800aee2:	e7fd      	b.n	800aee0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d102      	bne.n	800aef0 <xQueueGenericCreateStatic+0x84>
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d101      	bne.n	800aef4 <xQueueGenericCreateStatic+0x88>
 800aef0:	2301      	movs	r3, #1
 800aef2:	e000      	b.n	800aef6 <xQueueGenericCreateStatic+0x8a>
 800aef4:	2300      	movs	r3, #0
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d10b      	bne.n	800af12 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800aefa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aefe:	f383 8811 	msr	BASEPRI, r3
 800af02:	f3bf 8f6f 	isb	sy
 800af06:	f3bf 8f4f 	dsb	sy
 800af0a:	61fb      	str	r3, [r7, #28]
}
 800af0c:	bf00      	nop
 800af0e:	bf00      	nop
 800af10:	e7fd      	b.n	800af0e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800af12:	2348      	movs	r3, #72	@ 0x48
 800af14:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800af16:	697b      	ldr	r3, [r7, #20]
 800af18:	2b48      	cmp	r3, #72	@ 0x48
 800af1a:	d00b      	beq.n	800af34 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800af1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af20:	f383 8811 	msr	BASEPRI, r3
 800af24:	f3bf 8f6f 	isb	sy
 800af28:	f3bf 8f4f 	dsb	sy
 800af2c:	61bb      	str	r3, [r7, #24]
}
 800af2e:	bf00      	nop
 800af30:	bf00      	nop
 800af32:	e7fd      	b.n	800af30 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800af34:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800af3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d00d      	beq.n	800af5c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800af40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af42:	2201      	movs	r2, #1
 800af44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800af48:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800af4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af4e:	9300      	str	r3, [sp, #0]
 800af50:	4613      	mov	r3, r2
 800af52:	687a      	ldr	r2, [r7, #4]
 800af54:	68b9      	ldr	r1, [r7, #8]
 800af56:	68f8      	ldr	r0, [r7, #12]
 800af58:	f000 f840 	bl	800afdc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800af5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800af5e:	4618      	mov	r0, r3
 800af60:	3730      	adds	r7, #48	@ 0x30
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}

0800af66 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800af66:	b580      	push	{r7, lr}
 800af68:	b08a      	sub	sp, #40	@ 0x28
 800af6a:	af02      	add	r7, sp, #8
 800af6c:	60f8      	str	r0, [r7, #12]
 800af6e:	60b9      	str	r1, [r7, #8]
 800af70:	4613      	mov	r3, r2
 800af72:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d10b      	bne.n	800af92 <xQueueGenericCreate+0x2c>
	__asm volatile
 800af7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af7e:	f383 8811 	msr	BASEPRI, r3
 800af82:	f3bf 8f6f 	isb	sy
 800af86:	f3bf 8f4f 	dsb	sy
 800af8a:	613b      	str	r3, [r7, #16]
}
 800af8c:	bf00      	nop
 800af8e:	bf00      	nop
 800af90:	e7fd      	b.n	800af8e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	68ba      	ldr	r2, [r7, #8]
 800af96:	fb02 f303 	mul.w	r3, r2, r3
 800af9a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800af9c:	69fb      	ldr	r3, [r7, #28]
 800af9e:	3348      	adds	r3, #72	@ 0x48
 800afa0:	4618      	mov	r0, r3
 800afa2:	f001 fde3 	bl	800cb6c <pvPortMalloc>
 800afa6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800afa8:	69bb      	ldr	r3, [r7, #24]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d011      	beq.n	800afd2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800afae:	69bb      	ldr	r3, [r7, #24]
 800afb0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800afb2:	697b      	ldr	r3, [r7, #20]
 800afb4:	3348      	adds	r3, #72	@ 0x48
 800afb6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800afb8:	69bb      	ldr	r3, [r7, #24]
 800afba:	2200      	movs	r2, #0
 800afbc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800afc0:	79fa      	ldrb	r2, [r7, #7]
 800afc2:	69bb      	ldr	r3, [r7, #24]
 800afc4:	9300      	str	r3, [sp, #0]
 800afc6:	4613      	mov	r3, r2
 800afc8:	697a      	ldr	r2, [r7, #20]
 800afca:	68b9      	ldr	r1, [r7, #8]
 800afcc:	68f8      	ldr	r0, [r7, #12]
 800afce:	f000 f805 	bl	800afdc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800afd2:	69bb      	ldr	r3, [r7, #24]
	}
 800afd4:	4618      	mov	r0, r3
 800afd6:	3720      	adds	r7, #32
 800afd8:	46bd      	mov	sp, r7
 800afda:	bd80      	pop	{r7, pc}

0800afdc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	60f8      	str	r0, [r7, #12]
 800afe4:	60b9      	str	r1, [r7, #8]
 800afe6:	607a      	str	r2, [r7, #4]
 800afe8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d103      	bne.n	800aff8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800aff0:	69bb      	ldr	r3, [r7, #24]
 800aff2:	69ba      	ldr	r2, [r7, #24]
 800aff4:	601a      	str	r2, [r3, #0]
 800aff6:	e002      	b.n	800affe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800aff8:	69bb      	ldr	r3, [r7, #24]
 800affa:	687a      	ldr	r2, [r7, #4]
 800affc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800affe:	69bb      	ldr	r3, [r7, #24]
 800b000:	68fa      	ldr	r2, [r7, #12]
 800b002:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b004:	69bb      	ldr	r3, [r7, #24]
 800b006:	68ba      	ldr	r2, [r7, #8]
 800b008:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b00a:	2101      	movs	r1, #1
 800b00c:	69b8      	ldr	r0, [r7, #24]
 800b00e:	f7ff fec3 	bl	800ad98 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b012:	bf00      	nop
 800b014:	3710      	adds	r7, #16
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
	...

0800b01c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b08e      	sub	sp, #56	@ 0x38
 800b020:	af00      	add	r7, sp, #0
 800b022:	60f8      	str	r0, [r7, #12]
 800b024:	60b9      	str	r1, [r7, #8]
 800b026:	607a      	str	r2, [r7, #4]
 800b028:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b02a:	2300      	movs	r3, #0
 800b02c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b034:	2b00      	cmp	r3, #0
 800b036:	d10b      	bne.n	800b050 <xQueueGenericSend+0x34>
	__asm volatile
 800b038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b03c:	f383 8811 	msr	BASEPRI, r3
 800b040:	f3bf 8f6f 	isb	sy
 800b044:	f3bf 8f4f 	dsb	sy
 800b048:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b04a:	bf00      	nop
 800b04c:	bf00      	nop
 800b04e:	e7fd      	b.n	800b04c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b050:	68bb      	ldr	r3, [r7, #8]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d103      	bne.n	800b05e <xQueueGenericSend+0x42>
 800b056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d101      	bne.n	800b062 <xQueueGenericSend+0x46>
 800b05e:	2301      	movs	r3, #1
 800b060:	e000      	b.n	800b064 <xQueueGenericSend+0x48>
 800b062:	2300      	movs	r3, #0
 800b064:	2b00      	cmp	r3, #0
 800b066:	d10b      	bne.n	800b080 <xQueueGenericSend+0x64>
	__asm volatile
 800b068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b06c:	f383 8811 	msr	BASEPRI, r3
 800b070:	f3bf 8f6f 	isb	sy
 800b074:	f3bf 8f4f 	dsb	sy
 800b078:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b07a:	bf00      	nop
 800b07c:	bf00      	nop
 800b07e:	e7fd      	b.n	800b07c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	2b02      	cmp	r3, #2
 800b084:	d103      	bne.n	800b08e <xQueueGenericSend+0x72>
 800b086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b08a:	2b01      	cmp	r3, #1
 800b08c:	d101      	bne.n	800b092 <xQueueGenericSend+0x76>
 800b08e:	2301      	movs	r3, #1
 800b090:	e000      	b.n	800b094 <xQueueGenericSend+0x78>
 800b092:	2300      	movs	r3, #0
 800b094:	2b00      	cmp	r3, #0
 800b096:	d10b      	bne.n	800b0b0 <xQueueGenericSend+0x94>
	__asm volatile
 800b098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b09c:	f383 8811 	msr	BASEPRI, r3
 800b0a0:	f3bf 8f6f 	isb	sy
 800b0a4:	f3bf 8f4f 	dsb	sy
 800b0a8:	623b      	str	r3, [r7, #32]
}
 800b0aa:	bf00      	nop
 800b0ac:	bf00      	nop
 800b0ae:	e7fd      	b.n	800b0ac <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b0b0:	f001 fa00 	bl	800c4b4 <xTaskGetSchedulerState>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d102      	bne.n	800b0c0 <xQueueGenericSend+0xa4>
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d101      	bne.n	800b0c4 <xQueueGenericSend+0xa8>
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e000      	b.n	800b0c6 <xQueueGenericSend+0xaa>
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d10b      	bne.n	800b0e2 <xQueueGenericSend+0xc6>
	__asm volatile
 800b0ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0ce:	f383 8811 	msr	BASEPRI, r3
 800b0d2:	f3bf 8f6f 	isb	sy
 800b0d6:	f3bf 8f4f 	dsb	sy
 800b0da:	61fb      	str	r3, [r7, #28]
}
 800b0dc:	bf00      	nop
 800b0de:	bf00      	nop
 800b0e0:	e7fd      	b.n	800b0de <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b0e2:	f001 fc21 	bl	800c928 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b0e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0ee:	429a      	cmp	r2, r3
 800b0f0:	d302      	bcc.n	800b0f8 <xQueueGenericSend+0xdc>
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	2b02      	cmp	r3, #2
 800b0f6:	d129      	bne.n	800b14c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b0f8:	683a      	ldr	r2, [r7, #0]
 800b0fa:	68b9      	ldr	r1, [r7, #8]
 800b0fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b0fe:	f000 facf 	bl	800b6a0 <prvCopyDataToQueue>
 800b102:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d010      	beq.n	800b12e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b10c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b10e:	3324      	adds	r3, #36	@ 0x24
 800b110:	4618      	mov	r0, r3
 800b112:	f001 f80f 	bl	800c134 <xTaskRemoveFromEventList>
 800b116:	4603      	mov	r3, r0
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d013      	beq.n	800b144 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b11c:	4b3f      	ldr	r3, [pc, #252]	@ (800b21c <xQueueGenericSend+0x200>)
 800b11e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b122:	601a      	str	r2, [r3, #0]
 800b124:	f3bf 8f4f 	dsb	sy
 800b128:	f3bf 8f6f 	isb	sy
 800b12c:	e00a      	b.n	800b144 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b12e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b130:	2b00      	cmp	r3, #0
 800b132:	d007      	beq.n	800b144 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b134:	4b39      	ldr	r3, [pc, #228]	@ (800b21c <xQueueGenericSend+0x200>)
 800b136:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b13a:	601a      	str	r2, [r3, #0]
 800b13c:	f3bf 8f4f 	dsb	sy
 800b140:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b144:	f001 fc22 	bl	800c98c <vPortExitCritical>
				return pdPASS;
 800b148:	2301      	movs	r3, #1
 800b14a:	e063      	b.n	800b214 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d103      	bne.n	800b15a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b152:	f001 fc1b 	bl	800c98c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b156:	2300      	movs	r3, #0
 800b158:	e05c      	b.n	800b214 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b15a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d106      	bne.n	800b16e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b160:	f107 0314 	add.w	r3, r7, #20
 800b164:	4618      	mov	r0, r3
 800b166:	f001 f849 	bl	800c1fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b16a:	2301      	movs	r3, #1
 800b16c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b16e:	f001 fc0d 	bl	800c98c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b172:	f000 fdd5 	bl	800bd20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b176:	f001 fbd7 	bl	800c928 <vPortEnterCritical>
 800b17a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b17c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b180:	b25b      	sxtb	r3, r3
 800b182:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b186:	d103      	bne.n	800b190 <xQueueGenericSend+0x174>
 800b188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b18a:	2200      	movs	r2, #0
 800b18c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b192:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b196:	b25b      	sxtb	r3, r3
 800b198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b19c:	d103      	bne.n	800b1a6 <xQueueGenericSend+0x18a>
 800b19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b1a6:	f001 fbf1 	bl	800c98c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b1aa:	1d3a      	adds	r2, r7, #4
 800b1ac:	f107 0314 	add.w	r3, r7, #20
 800b1b0:	4611      	mov	r1, r2
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f001 f838 	bl	800c228 <xTaskCheckForTimeOut>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d124      	bne.n	800b208 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b1be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1c0:	f000 fb66 	bl	800b890 <prvIsQueueFull>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d018      	beq.n	800b1fc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1cc:	3310      	adds	r3, #16
 800b1ce:	687a      	ldr	r2, [r7, #4]
 800b1d0:	4611      	mov	r1, r2
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	f000 ff88 	bl	800c0e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b1d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1da:	f000 faf1 	bl	800b7c0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b1de:	f000 fdad 	bl	800bd3c <xTaskResumeAll>
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	f47f af7c 	bne.w	800b0e2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b1ea:	4b0c      	ldr	r3, [pc, #48]	@ (800b21c <xQueueGenericSend+0x200>)
 800b1ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b1f0:	601a      	str	r2, [r3, #0]
 800b1f2:	f3bf 8f4f 	dsb	sy
 800b1f6:	f3bf 8f6f 	isb	sy
 800b1fa:	e772      	b.n	800b0e2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b1fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1fe:	f000 fadf 	bl	800b7c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b202:	f000 fd9b 	bl	800bd3c <xTaskResumeAll>
 800b206:	e76c      	b.n	800b0e2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b208:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b20a:	f000 fad9 	bl	800b7c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b20e:	f000 fd95 	bl	800bd3c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b212:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b214:	4618      	mov	r0, r3
 800b216:	3738      	adds	r7, #56	@ 0x38
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}
 800b21c:	e000ed04 	.word	0xe000ed04

0800b220 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b090      	sub	sp, #64	@ 0x40
 800b224:	af00      	add	r7, sp, #0
 800b226:	60f8      	str	r0, [r7, #12]
 800b228:	60b9      	str	r1, [r7, #8]
 800b22a:	607a      	str	r2, [r7, #4]
 800b22c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b234:	2b00      	cmp	r3, #0
 800b236:	d10b      	bne.n	800b250 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b23c:	f383 8811 	msr	BASEPRI, r3
 800b240:	f3bf 8f6f 	isb	sy
 800b244:	f3bf 8f4f 	dsb	sy
 800b248:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b24a:	bf00      	nop
 800b24c:	bf00      	nop
 800b24e:	e7fd      	b.n	800b24c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d103      	bne.n	800b25e <xQueueGenericSendFromISR+0x3e>
 800b256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d101      	bne.n	800b262 <xQueueGenericSendFromISR+0x42>
 800b25e:	2301      	movs	r3, #1
 800b260:	e000      	b.n	800b264 <xQueueGenericSendFromISR+0x44>
 800b262:	2300      	movs	r3, #0
 800b264:	2b00      	cmp	r3, #0
 800b266:	d10b      	bne.n	800b280 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b26c:	f383 8811 	msr	BASEPRI, r3
 800b270:	f3bf 8f6f 	isb	sy
 800b274:	f3bf 8f4f 	dsb	sy
 800b278:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b27a:	bf00      	nop
 800b27c:	bf00      	nop
 800b27e:	e7fd      	b.n	800b27c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	2b02      	cmp	r3, #2
 800b284:	d103      	bne.n	800b28e <xQueueGenericSendFromISR+0x6e>
 800b286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b28a:	2b01      	cmp	r3, #1
 800b28c:	d101      	bne.n	800b292 <xQueueGenericSendFromISR+0x72>
 800b28e:	2301      	movs	r3, #1
 800b290:	e000      	b.n	800b294 <xQueueGenericSendFromISR+0x74>
 800b292:	2300      	movs	r3, #0
 800b294:	2b00      	cmp	r3, #0
 800b296:	d10b      	bne.n	800b2b0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b29c:	f383 8811 	msr	BASEPRI, r3
 800b2a0:	f3bf 8f6f 	isb	sy
 800b2a4:	f3bf 8f4f 	dsb	sy
 800b2a8:	623b      	str	r3, [r7, #32]
}
 800b2aa:	bf00      	nop
 800b2ac:	bf00      	nop
 800b2ae:	e7fd      	b.n	800b2ac <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b2b0:	f001 fc1a 	bl	800cae8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b2b4:	f3ef 8211 	mrs	r2, BASEPRI
 800b2b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2bc:	f383 8811 	msr	BASEPRI, r3
 800b2c0:	f3bf 8f6f 	isb	sy
 800b2c4:	f3bf 8f4f 	dsb	sy
 800b2c8:	61fa      	str	r2, [r7, #28]
 800b2ca:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b2cc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b2ce:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b2d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b2d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d302      	bcc.n	800b2e2 <xQueueGenericSendFromISR+0xc2>
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	2b02      	cmp	r3, #2
 800b2e0:	d12f      	bne.n	800b342 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b2e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b2e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b2ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b2f2:	683a      	ldr	r2, [r7, #0]
 800b2f4:	68b9      	ldr	r1, [r7, #8]
 800b2f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b2f8:	f000 f9d2 	bl	800b6a0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b2fc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b300:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b304:	d112      	bne.n	800b32c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d016      	beq.n	800b33c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b30e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b310:	3324      	adds	r3, #36	@ 0x24
 800b312:	4618      	mov	r0, r3
 800b314:	f000 ff0e 	bl	800c134 <xTaskRemoveFromEventList>
 800b318:	4603      	mov	r3, r0
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d00e      	beq.n	800b33c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	2b00      	cmp	r3, #0
 800b322:	d00b      	beq.n	800b33c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2201      	movs	r2, #1
 800b328:	601a      	str	r2, [r3, #0]
 800b32a:	e007      	b.n	800b33c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b32c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b330:	3301      	adds	r3, #1
 800b332:	b2db      	uxtb	r3, r3
 800b334:	b25a      	sxtb	r2, r3
 800b336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b338:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b33c:	2301      	movs	r3, #1
 800b33e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b340:	e001      	b.n	800b346 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b342:	2300      	movs	r3, #0
 800b344:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b348:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b34a:	697b      	ldr	r3, [r7, #20]
 800b34c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b350:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b354:	4618      	mov	r0, r3
 800b356:	3740      	adds	r7, #64	@ 0x40
 800b358:	46bd      	mov	sp, r7
 800b35a:	bd80      	pop	{r7, pc}

0800b35c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b08c      	sub	sp, #48	@ 0x30
 800b360:	af00      	add	r7, sp, #0
 800b362:	60f8      	str	r0, [r7, #12]
 800b364:	60b9      	str	r1, [r7, #8]
 800b366:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b368:	2300      	movs	r3, #0
 800b36a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b372:	2b00      	cmp	r3, #0
 800b374:	d10b      	bne.n	800b38e <xQueueReceive+0x32>
	__asm volatile
 800b376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b37a:	f383 8811 	msr	BASEPRI, r3
 800b37e:	f3bf 8f6f 	isb	sy
 800b382:	f3bf 8f4f 	dsb	sy
 800b386:	623b      	str	r3, [r7, #32]
}
 800b388:	bf00      	nop
 800b38a:	bf00      	nop
 800b38c:	e7fd      	b.n	800b38a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d103      	bne.n	800b39c <xQueueReceive+0x40>
 800b394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d101      	bne.n	800b3a0 <xQueueReceive+0x44>
 800b39c:	2301      	movs	r3, #1
 800b39e:	e000      	b.n	800b3a2 <xQueueReceive+0x46>
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d10b      	bne.n	800b3be <xQueueReceive+0x62>
	__asm volatile
 800b3a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3aa:	f383 8811 	msr	BASEPRI, r3
 800b3ae:	f3bf 8f6f 	isb	sy
 800b3b2:	f3bf 8f4f 	dsb	sy
 800b3b6:	61fb      	str	r3, [r7, #28]
}
 800b3b8:	bf00      	nop
 800b3ba:	bf00      	nop
 800b3bc:	e7fd      	b.n	800b3ba <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b3be:	f001 f879 	bl	800c4b4 <xTaskGetSchedulerState>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d102      	bne.n	800b3ce <xQueueReceive+0x72>
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d101      	bne.n	800b3d2 <xQueueReceive+0x76>
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	e000      	b.n	800b3d4 <xQueueReceive+0x78>
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d10b      	bne.n	800b3f0 <xQueueReceive+0x94>
	__asm volatile
 800b3d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3dc:	f383 8811 	msr	BASEPRI, r3
 800b3e0:	f3bf 8f6f 	isb	sy
 800b3e4:	f3bf 8f4f 	dsb	sy
 800b3e8:	61bb      	str	r3, [r7, #24]
}
 800b3ea:	bf00      	nop
 800b3ec:	bf00      	nop
 800b3ee:	e7fd      	b.n	800b3ec <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b3f0:	f001 fa9a 	bl	800c928 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b3f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3f8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d01f      	beq.n	800b440 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b400:	68b9      	ldr	r1, [r7, #8]
 800b402:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b404:	f000 f9b6 	bl	800b774 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b40a:	1e5a      	subs	r2, r3, #1
 800b40c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b40e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b412:	691b      	ldr	r3, [r3, #16]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d00f      	beq.n	800b438 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b41a:	3310      	adds	r3, #16
 800b41c:	4618      	mov	r0, r3
 800b41e:	f000 fe89 	bl	800c134 <xTaskRemoveFromEventList>
 800b422:	4603      	mov	r3, r0
 800b424:	2b00      	cmp	r3, #0
 800b426:	d007      	beq.n	800b438 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b428:	4b3c      	ldr	r3, [pc, #240]	@ (800b51c <xQueueReceive+0x1c0>)
 800b42a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b42e:	601a      	str	r2, [r3, #0]
 800b430:	f3bf 8f4f 	dsb	sy
 800b434:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b438:	f001 faa8 	bl	800c98c <vPortExitCritical>
				return pdPASS;
 800b43c:	2301      	movs	r3, #1
 800b43e:	e069      	b.n	800b514 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d103      	bne.n	800b44e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b446:	f001 faa1 	bl	800c98c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b44a:	2300      	movs	r3, #0
 800b44c:	e062      	b.n	800b514 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b44e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b450:	2b00      	cmp	r3, #0
 800b452:	d106      	bne.n	800b462 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b454:	f107 0310 	add.w	r3, r7, #16
 800b458:	4618      	mov	r0, r3
 800b45a:	f000 fecf 	bl	800c1fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b45e:	2301      	movs	r3, #1
 800b460:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b462:	f001 fa93 	bl	800c98c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b466:	f000 fc5b 	bl	800bd20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b46a:	f001 fa5d 	bl	800c928 <vPortEnterCritical>
 800b46e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b470:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b474:	b25b      	sxtb	r3, r3
 800b476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b47a:	d103      	bne.n	800b484 <xQueueReceive+0x128>
 800b47c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b47e:	2200      	movs	r2, #0
 800b480:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b486:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b48a:	b25b      	sxtb	r3, r3
 800b48c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b490:	d103      	bne.n	800b49a <xQueueReceive+0x13e>
 800b492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b494:	2200      	movs	r2, #0
 800b496:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b49a:	f001 fa77 	bl	800c98c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b49e:	1d3a      	adds	r2, r7, #4
 800b4a0:	f107 0310 	add.w	r3, r7, #16
 800b4a4:	4611      	mov	r1, r2
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f000 febe 	bl	800c228 <xTaskCheckForTimeOut>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d123      	bne.n	800b4fa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b4b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4b4:	f000 f9d6 	bl	800b864 <prvIsQueueEmpty>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d017      	beq.n	800b4ee <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b4be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4c0:	3324      	adds	r3, #36	@ 0x24
 800b4c2:	687a      	ldr	r2, [r7, #4]
 800b4c4:	4611      	mov	r1, r2
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f000 fe0e 	bl	800c0e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b4cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4ce:	f000 f977 	bl	800b7c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b4d2:	f000 fc33 	bl	800bd3c <xTaskResumeAll>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d189      	bne.n	800b3f0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b4dc:	4b0f      	ldr	r3, [pc, #60]	@ (800b51c <xQueueReceive+0x1c0>)
 800b4de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4e2:	601a      	str	r2, [r3, #0]
 800b4e4:	f3bf 8f4f 	dsb	sy
 800b4e8:	f3bf 8f6f 	isb	sy
 800b4ec:	e780      	b.n	800b3f0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b4ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4f0:	f000 f966 	bl	800b7c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b4f4:	f000 fc22 	bl	800bd3c <xTaskResumeAll>
 800b4f8:	e77a      	b.n	800b3f0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b4fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4fc:	f000 f960 	bl	800b7c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b500:	f000 fc1c 	bl	800bd3c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b504:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b506:	f000 f9ad 	bl	800b864 <prvIsQueueEmpty>
 800b50a:	4603      	mov	r3, r0
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	f43f af6f 	beq.w	800b3f0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b512:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b514:	4618      	mov	r0, r3
 800b516:	3730      	adds	r7, #48	@ 0x30
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}
 800b51c:	e000ed04 	.word	0xe000ed04

0800b520 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b08e      	sub	sp, #56	@ 0x38
 800b524:	af00      	add	r7, sp, #0
 800b526:	60f8      	str	r0, [r7, #12]
 800b528:	60b9      	str	r1, [r7, #8]
 800b52a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b532:	2b00      	cmp	r3, #0
 800b534:	d10b      	bne.n	800b54e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800b536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b53a:	f383 8811 	msr	BASEPRI, r3
 800b53e:	f3bf 8f6f 	isb	sy
 800b542:	f3bf 8f4f 	dsb	sy
 800b546:	623b      	str	r3, [r7, #32]
}
 800b548:	bf00      	nop
 800b54a:	bf00      	nop
 800b54c:	e7fd      	b.n	800b54a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b54e:	68bb      	ldr	r3, [r7, #8]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d103      	bne.n	800b55c <xQueueReceiveFromISR+0x3c>
 800b554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d101      	bne.n	800b560 <xQueueReceiveFromISR+0x40>
 800b55c:	2301      	movs	r3, #1
 800b55e:	e000      	b.n	800b562 <xQueueReceiveFromISR+0x42>
 800b560:	2300      	movs	r3, #0
 800b562:	2b00      	cmp	r3, #0
 800b564:	d10b      	bne.n	800b57e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800b566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b56a:	f383 8811 	msr	BASEPRI, r3
 800b56e:	f3bf 8f6f 	isb	sy
 800b572:	f3bf 8f4f 	dsb	sy
 800b576:	61fb      	str	r3, [r7, #28]
}
 800b578:	bf00      	nop
 800b57a:	bf00      	nop
 800b57c:	e7fd      	b.n	800b57a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b57e:	f001 fab3 	bl	800cae8 <vPortValidateInterruptPriority>
	__asm volatile
 800b582:	f3ef 8211 	mrs	r2, BASEPRI
 800b586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b58a:	f383 8811 	msr	BASEPRI, r3
 800b58e:	f3bf 8f6f 	isb	sy
 800b592:	f3bf 8f4f 	dsb	sy
 800b596:	61ba      	str	r2, [r7, #24]
 800b598:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b59a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b59c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b59e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5a2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b5a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d02f      	beq.n	800b60a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b5aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b5b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b5b4:	68b9      	ldr	r1, [r7, #8]
 800b5b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b5b8:	f000 f8dc 	bl	800b774 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b5bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5be:	1e5a      	subs	r2, r3, #1
 800b5c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5c2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b5c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b5c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5cc:	d112      	bne.n	800b5f4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5d0:	691b      	ldr	r3, [r3, #16]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d016      	beq.n	800b604 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5d8:	3310      	adds	r3, #16
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f000 fdaa 	bl	800c134 <xTaskRemoveFromEventList>
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d00e      	beq.n	800b604 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d00b      	beq.n	800b604 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	2201      	movs	r2, #1
 800b5f0:	601a      	str	r2, [r3, #0]
 800b5f2:	e007      	b.n	800b604 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b5f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5f8:	3301      	adds	r3, #1
 800b5fa:	b2db      	uxtb	r3, r3
 800b5fc:	b25a      	sxtb	r2, r3
 800b5fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b600:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800b604:	2301      	movs	r3, #1
 800b606:	637b      	str	r3, [r7, #52]	@ 0x34
 800b608:	e001      	b.n	800b60e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800b60a:	2300      	movs	r3, #0
 800b60c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b610:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	f383 8811 	msr	BASEPRI, r3
}
 800b618:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b61a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	3738      	adds	r7, #56	@ 0x38
 800b620:	46bd      	mov	sp, r7
 800b622:	bd80      	pop	{r7, pc}

0800b624 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b084      	sub	sp, #16
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d10b      	bne.n	800b64a <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800b632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b636:	f383 8811 	msr	BASEPRI, r3
 800b63a:	f3bf 8f6f 	isb	sy
 800b63e:	f3bf 8f4f 	dsb	sy
 800b642:	60bb      	str	r3, [r7, #8]
}
 800b644:	bf00      	nop
 800b646:	bf00      	nop
 800b648:	e7fd      	b.n	800b646 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800b64a:	f001 f96d 	bl	800c928 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b652:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800b654:	f001 f99a 	bl	800c98c <vPortExitCritical>

	return uxReturn;
 800b658:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b65a:	4618      	mov	r0, r3
 800b65c:	3710      	adds	r7, #16
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800b662:	b480      	push	{r7}
 800b664:	b087      	sub	sp, #28
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800b66e:	697b      	ldr	r3, [r7, #20]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d10b      	bne.n	800b68c <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 800b674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b678:	f383 8811 	msr	BASEPRI, r3
 800b67c:	f3bf 8f6f 	isb	sy
 800b680:	f3bf 8f4f 	dsb	sy
 800b684:	60fb      	str	r3, [r7, #12]
}
 800b686:	bf00      	nop
 800b688:	bf00      	nop
 800b68a:	e7fd      	b.n	800b688 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800b68c:	697b      	ldr	r3, [r7, #20]
 800b68e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b690:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800b692:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b694:	4618      	mov	r0, r3
 800b696:	371c      	adds	r7, #28
 800b698:	46bd      	mov	sp, r7
 800b69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69e:	4770      	bx	lr

0800b6a0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b086      	sub	sp, #24
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	60f8      	str	r0, [r7, #12]
 800b6a8:	60b9      	str	r1, [r7, #8]
 800b6aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6b4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d10d      	bne.n	800b6da <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d14d      	bne.n	800b762 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	689b      	ldr	r3, [r3, #8]
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f000 ff10 	bl	800c4f0 <xTaskPriorityDisinherit>
 800b6d0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	609a      	str	r2, [r3, #8]
 800b6d8:	e043      	b.n	800b762 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d119      	bne.n	800b714 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	6858      	ldr	r0, [r3, #4]
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	68b9      	ldr	r1, [r7, #8]
 800b6ec:	f002 facb 	bl	800dc86 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	685a      	ldr	r2, [r3, #4]
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6f8:	441a      	add	r2, r3
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	685a      	ldr	r2, [r3, #4]
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	689b      	ldr	r3, [r3, #8]
 800b706:	429a      	cmp	r2, r3
 800b708:	d32b      	bcc.n	800b762 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	681a      	ldr	r2, [r3, #0]
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	605a      	str	r2, [r3, #4]
 800b712:	e026      	b.n	800b762 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	68d8      	ldr	r0, [r3, #12]
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b71c:	461a      	mov	r2, r3
 800b71e:	68b9      	ldr	r1, [r7, #8]
 800b720:	f002 fab1 	bl	800dc86 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	68da      	ldr	r2, [r3, #12]
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b72c:	425b      	negs	r3, r3
 800b72e:	441a      	add	r2, r3
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	68da      	ldr	r2, [r3, #12]
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	429a      	cmp	r2, r3
 800b73e:	d207      	bcs.n	800b750 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	689a      	ldr	r2, [r3, #8]
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b748:	425b      	negs	r3, r3
 800b74a:	441a      	add	r2, r3
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2b02      	cmp	r3, #2
 800b754:	d105      	bne.n	800b762 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b756:	693b      	ldr	r3, [r7, #16]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d002      	beq.n	800b762 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b75c:	693b      	ldr	r3, [r7, #16]
 800b75e:	3b01      	subs	r3, #1
 800b760:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b762:	693b      	ldr	r3, [r7, #16]
 800b764:	1c5a      	adds	r2, r3, #1
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b76a:	697b      	ldr	r3, [r7, #20]
}
 800b76c:	4618      	mov	r0, r3
 800b76e:	3718      	adds	r7, #24
 800b770:	46bd      	mov	sp, r7
 800b772:	bd80      	pop	{r7, pc}

0800b774 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b774:	b580      	push	{r7, lr}
 800b776:	b082      	sub	sp, #8
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
 800b77c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b782:	2b00      	cmp	r3, #0
 800b784:	d018      	beq.n	800b7b8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	68da      	ldr	r2, [r3, #12]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b78e:	441a      	add	r2, r3
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	68da      	ldr	r2, [r3, #12]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	689b      	ldr	r3, [r3, #8]
 800b79c:	429a      	cmp	r2, r3
 800b79e:	d303      	bcc.n	800b7a8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681a      	ldr	r2, [r3, #0]
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	68d9      	ldr	r1, [r3, #12]
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7b0:	461a      	mov	r2, r3
 800b7b2:	6838      	ldr	r0, [r7, #0]
 800b7b4:	f002 fa67 	bl	800dc86 <memcpy>
	}
}
 800b7b8:	bf00      	nop
 800b7ba:	3708      	adds	r7, #8
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bd80      	pop	{r7, pc}

0800b7c0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b084      	sub	sp, #16
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b7c8:	f001 f8ae 	bl	800c928 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b7d2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b7d4:	e011      	b.n	800b7fa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d012      	beq.n	800b804 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	3324      	adds	r3, #36	@ 0x24
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	f000 fca6 	bl	800c134 <xTaskRemoveFromEventList>
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d001      	beq.n	800b7f2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b7ee:	f000 fd7f 	bl	800c2f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b7f2:	7bfb      	ldrb	r3, [r7, #15]
 800b7f4:	3b01      	subs	r3, #1
 800b7f6:	b2db      	uxtb	r3, r3
 800b7f8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b7fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	dce9      	bgt.n	800b7d6 <prvUnlockQueue+0x16>
 800b802:	e000      	b.n	800b806 <prvUnlockQueue+0x46>
					break;
 800b804:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	22ff      	movs	r2, #255	@ 0xff
 800b80a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b80e:	f001 f8bd 	bl	800c98c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b812:	f001 f889 	bl	800c928 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b81c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b81e:	e011      	b.n	800b844 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	691b      	ldr	r3, [r3, #16]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d012      	beq.n	800b84e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	3310      	adds	r3, #16
 800b82c:	4618      	mov	r0, r3
 800b82e:	f000 fc81 	bl	800c134 <xTaskRemoveFromEventList>
 800b832:	4603      	mov	r3, r0
 800b834:	2b00      	cmp	r3, #0
 800b836:	d001      	beq.n	800b83c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b838:	f000 fd5a 	bl	800c2f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b83c:	7bbb      	ldrb	r3, [r7, #14]
 800b83e:	3b01      	subs	r3, #1
 800b840:	b2db      	uxtb	r3, r3
 800b842:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b844:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	dce9      	bgt.n	800b820 <prvUnlockQueue+0x60>
 800b84c:	e000      	b.n	800b850 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b84e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	22ff      	movs	r2, #255	@ 0xff
 800b854:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b858:	f001 f898 	bl	800c98c <vPortExitCritical>
}
 800b85c:	bf00      	nop
 800b85e:	3710      	adds	r7, #16
 800b860:	46bd      	mov	sp, r7
 800b862:	bd80      	pop	{r7, pc}

0800b864 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b084      	sub	sp, #16
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b86c:	f001 f85c 	bl	800c928 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b874:	2b00      	cmp	r3, #0
 800b876:	d102      	bne.n	800b87e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b878:	2301      	movs	r3, #1
 800b87a:	60fb      	str	r3, [r7, #12]
 800b87c:	e001      	b.n	800b882 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b87e:	2300      	movs	r3, #0
 800b880:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b882:	f001 f883 	bl	800c98c <vPortExitCritical>

	return xReturn;
 800b886:	68fb      	ldr	r3, [r7, #12]
}
 800b888:	4618      	mov	r0, r3
 800b88a:	3710      	adds	r7, #16
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bd80      	pop	{r7, pc}

0800b890 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b898:	f001 f846 	bl	800c928 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8a4:	429a      	cmp	r2, r3
 800b8a6:	d102      	bne.n	800b8ae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	60fb      	str	r3, [r7, #12]
 800b8ac:	e001      	b.n	800b8b2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b8b2:	f001 f86b 	bl	800c98c <vPortExitCritical>

	return xReturn;
 800b8b6:	68fb      	ldr	r3, [r7, #12]
}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	3710      	adds	r7, #16
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	bd80      	pop	{r7, pc}

0800b8c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b08e      	sub	sp, #56	@ 0x38
 800b8c4:	af04      	add	r7, sp, #16
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	60b9      	str	r1, [r7, #8]
 800b8ca:	607a      	str	r2, [r7, #4]
 800b8cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b8ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d10b      	bne.n	800b8ec <xTaskCreateStatic+0x2c>
	__asm volatile
 800b8d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8d8:	f383 8811 	msr	BASEPRI, r3
 800b8dc:	f3bf 8f6f 	isb	sy
 800b8e0:	f3bf 8f4f 	dsb	sy
 800b8e4:	623b      	str	r3, [r7, #32]
}
 800b8e6:	bf00      	nop
 800b8e8:	bf00      	nop
 800b8ea:	e7fd      	b.n	800b8e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b8ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d10b      	bne.n	800b90a <xTaskCreateStatic+0x4a>
	__asm volatile
 800b8f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8f6:	f383 8811 	msr	BASEPRI, r3
 800b8fa:	f3bf 8f6f 	isb	sy
 800b8fe:	f3bf 8f4f 	dsb	sy
 800b902:	61fb      	str	r3, [r7, #28]
}
 800b904:	bf00      	nop
 800b906:	bf00      	nop
 800b908:	e7fd      	b.n	800b906 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b90a:	2354      	movs	r3, #84	@ 0x54
 800b90c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b90e:	693b      	ldr	r3, [r7, #16]
 800b910:	2b54      	cmp	r3, #84	@ 0x54
 800b912:	d00b      	beq.n	800b92c <xTaskCreateStatic+0x6c>
	__asm volatile
 800b914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b918:	f383 8811 	msr	BASEPRI, r3
 800b91c:	f3bf 8f6f 	isb	sy
 800b920:	f3bf 8f4f 	dsb	sy
 800b924:	61bb      	str	r3, [r7, #24]
}
 800b926:	bf00      	nop
 800b928:	bf00      	nop
 800b92a:	e7fd      	b.n	800b928 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b92c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b92e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b930:	2b00      	cmp	r3, #0
 800b932:	d01e      	beq.n	800b972 <xTaskCreateStatic+0xb2>
 800b934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b936:	2b00      	cmp	r3, #0
 800b938:	d01b      	beq.n	800b972 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b93a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b93c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b940:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b942:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b946:	2202      	movs	r2, #2
 800b948:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b94c:	2300      	movs	r3, #0
 800b94e:	9303      	str	r3, [sp, #12]
 800b950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b952:	9302      	str	r3, [sp, #8]
 800b954:	f107 0314 	add.w	r3, r7, #20
 800b958:	9301      	str	r3, [sp, #4]
 800b95a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b95c:	9300      	str	r3, [sp, #0]
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	687a      	ldr	r2, [r7, #4]
 800b962:	68b9      	ldr	r1, [r7, #8]
 800b964:	68f8      	ldr	r0, [r7, #12]
 800b966:	f000 f850 	bl	800ba0a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b96a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b96c:	f000 f8d6 	bl	800bb1c <prvAddNewTaskToReadyList>
 800b970:	e001      	b.n	800b976 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b972:	2300      	movs	r3, #0
 800b974:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b976:	697b      	ldr	r3, [r7, #20]
	}
 800b978:	4618      	mov	r0, r3
 800b97a:	3728      	adds	r7, #40	@ 0x28
 800b97c:	46bd      	mov	sp, r7
 800b97e:	bd80      	pop	{r7, pc}

0800b980 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b980:	b580      	push	{r7, lr}
 800b982:	b08c      	sub	sp, #48	@ 0x30
 800b984:	af04      	add	r7, sp, #16
 800b986:	60f8      	str	r0, [r7, #12]
 800b988:	60b9      	str	r1, [r7, #8]
 800b98a:	603b      	str	r3, [r7, #0]
 800b98c:	4613      	mov	r3, r2
 800b98e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b990:	88fb      	ldrh	r3, [r7, #6]
 800b992:	009b      	lsls	r3, r3, #2
 800b994:	4618      	mov	r0, r3
 800b996:	f001 f8e9 	bl	800cb6c <pvPortMalloc>
 800b99a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b99c:	697b      	ldr	r3, [r7, #20]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d00e      	beq.n	800b9c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b9a2:	2054      	movs	r0, #84	@ 0x54
 800b9a4:	f001 f8e2 	bl	800cb6c <pvPortMalloc>
 800b9a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b9aa:	69fb      	ldr	r3, [r7, #28]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d003      	beq.n	800b9b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b9b0:	69fb      	ldr	r3, [r7, #28]
 800b9b2:	697a      	ldr	r2, [r7, #20]
 800b9b4:	631a      	str	r2, [r3, #48]	@ 0x30
 800b9b6:	e005      	b.n	800b9c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b9b8:	6978      	ldr	r0, [r7, #20]
 800b9ba:	f001 f9a5 	bl	800cd08 <vPortFree>
 800b9be:	e001      	b.n	800b9c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b9c4:	69fb      	ldr	r3, [r7, #28]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d017      	beq.n	800b9fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b9ca:	69fb      	ldr	r3, [r7, #28]
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b9d2:	88fa      	ldrh	r2, [r7, #6]
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	9303      	str	r3, [sp, #12]
 800b9d8:	69fb      	ldr	r3, [r7, #28]
 800b9da:	9302      	str	r3, [sp, #8]
 800b9dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9de:	9301      	str	r3, [sp, #4]
 800b9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e2:	9300      	str	r3, [sp, #0]
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	68b9      	ldr	r1, [r7, #8]
 800b9e8:	68f8      	ldr	r0, [r7, #12]
 800b9ea:	f000 f80e 	bl	800ba0a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b9ee:	69f8      	ldr	r0, [r7, #28]
 800b9f0:	f000 f894 	bl	800bb1c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	61bb      	str	r3, [r7, #24]
 800b9f8:	e002      	b.n	800ba00 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b9fa:	f04f 33ff 	mov.w	r3, #4294967295
 800b9fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ba00:	69bb      	ldr	r3, [r7, #24]
	}
 800ba02:	4618      	mov	r0, r3
 800ba04:	3720      	adds	r7, #32
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}

0800ba0a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ba0a:	b580      	push	{r7, lr}
 800ba0c:	b088      	sub	sp, #32
 800ba0e:	af00      	add	r7, sp, #0
 800ba10:	60f8      	str	r0, [r7, #12]
 800ba12:	60b9      	str	r1, [r7, #8]
 800ba14:	607a      	str	r2, [r7, #4]
 800ba16:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ba18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ba22:	3b01      	subs	r3, #1
 800ba24:	009b      	lsls	r3, r3, #2
 800ba26:	4413      	add	r3, r2
 800ba28:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ba2a:	69bb      	ldr	r3, [r7, #24]
 800ba2c:	f023 0307 	bic.w	r3, r3, #7
 800ba30:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ba32:	69bb      	ldr	r3, [r7, #24]
 800ba34:	f003 0307 	and.w	r3, r3, #7
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d00b      	beq.n	800ba54 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800ba3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba40:	f383 8811 	msr	BASEPRI, r3
 800ba44:	f3bf 8f6f 	isb	sy
 800ba48:	f3bf 8f4f 	dsb	sy
 800ba4c:	617b      	str	r3, [r7, #20]
}
 800ba4e:	bf00      	nop
 800ba50:	bf00      	nop
 800ba52:	e7fd      	b.n	800ba50 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ba54:	68bb      	ldr	r3, [r7, #8]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d01f      	beq.n	800ba9a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	61fb      	str	r3, [r7, #28]
 800ba5e:	e012      	b.n	800ba86 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ba60:	68ba      	ldr	r2, [r7, #8]
 800ba62:	69fb      	ldr	r3, [r7, #28]
 800ba64:	4413      	add	r3, r2
 800ba66:	7819      	ldrb	r1, [r3, #0]
 800ba68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba6a:	69fb      	ldr	r3, [r7, #28]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	3334      	adds	r3, #52	@ 0x34
 800ba70:	460a      	mov	r2, r1
 800ba72:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ba74:	68ba      	ldr	r2, [r7, #8]
 800ba76:	69fb      	ldr	r3, [r7, #28]
 800ba78:	4413      	add	r3, r2
 800ba7a:	781b      	ldrb	r3, [r3, #0]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d006      	beq.n	800ba8e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba80:	69fb      	ldr	r3, [r7, #28]
 800ba82:	3301      	adds	r3, #1
 800ba84:	61fb      	str	r3, [r7, #28]
 800ba86:	69fb      	ldr	r3, [r7, #28]
 800ba88:	2b0f      	cmp	r3, #15
 800ba8a:	d9e9      	bls.n	800ba60 <prvInitialiseNewTask+0x56>
 800ba8c:	e000      	b.n	800ba90 <prvInitialiseNewTask+0x86>
			{
				break;
 800ba8e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ba90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba92:	2200      	movs	r2, #0
 800ba94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ba98:	e003      	b.n	800baa2 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ba9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800baa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baa4:	2b06      	cmp	r3, #6
 800baa6:	d901      	bls.n	800baac <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800baa8:	2306      	movs	r3, #6
 800baaa:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800baac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bab0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bab4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bab6:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800bab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baba:	2200      	movs	r2, #0
 800babc:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800babe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bac0:	3304      	adds	r3, #4
 800bac2:	4618      	mov	r0, r3
 800bac4:	f7ff f8d4 	bl	800ac70 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baca:	3318      	adds	r3, #24
 800bacc:	4618      	mov	r0, r3
 800bace:	f7ff f8cf 	bl	800ac70 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bad4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bad6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bada:	f1c3 0207 	rsb	r2, r3, #7
 800bade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bae0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bae4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bae6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baea:	2200      	movs	r2, #0
 800baec:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800baee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baf0:	2200      	movs	r2, #0
 800baf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800baf6:	683a      	ldr	r2, [r7, #0]
 800baf8:	68f9      	ldr	r1, [r7, #12]
 800bafa:	69b8      	ldr	r0, [r7, #24]
 800bafc:	f000 fde6 	bl	800c6cc <pxPortInitialiseStack>
 800bb00:	4602      	mov	r2, r0
 800bb02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb04:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bb06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d002      	beq.n	800bb12 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bb0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb12:	bf00      	nop
 800bb14:	3720      	adds	r7, #32
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}
	...

0800bb1c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b082      	sub	sp, #8
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bb24:	f000 ff00 	bl	800c928 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bb28:	4b2a      	ldr	r3, [pc, #168]	@ (800bbd4 <prvAddNewTaskToReadyList+0xb8>)
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	3301      	adds	r3, #1
 800bb2e:	4a29      	ldr	r2, [pc, #164]	@ (800bbd4 <prvAddNewTaskToReadyList+0xb8>)
 800bb30:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bb32:	4b29      	ldr	r3, [pc, #164]	@ (800bbd8 <prvAddNewTaskToReadyList+0xbc>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d109      	bne.n	800bb4e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bb3a:	4a27      	ldr	r2, [pc, #156]	@ (800bbd8 <prvAddNewTaskToReadyList+0xbc>)
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bb40:	4b24      	ldr	r3, [pc, #144]	@ (800bbd4 <prvAddNewTaskToReadyList+0xb8>)
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	2b01      	cmp	r3, #1
 800bb46:	d110      	bne.n	800bb6a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bb48:	f000 fbf6 	bl	800c338 <prvInitialiseTaskLists>
 800bb4c:	e00d      	b.n	800bb6a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bb4e:	4b23      	ldr	r3, [pc, #140]	@ (800bbdc <prvAddNewTaskToReadyList+0xc0>)
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d109      	bne.n	800bb6a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bb56:	4b20      	ldr	r3, [pc, #128]	@ (800bbd8 <prvAddNewTaskToReadyList+0xbc>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb60:	429a      	cmp	r2, r3
 800bb62:	d802      	bhi.n	800bb6a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bb64:	4a1c      	ldr	r2, [pc, #112]	@ (800bbd8 <prvAddNewTaskToReadyList+0xbc>)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bb6a:	4b1d      	ldr	r3, [pc, #116]	@ (800bbe0 <prvAddNewTaskToReadyList+0xc4>)
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	3301      	adds	r3, #1
 800bb70:	4a1b      	ldr	r2, [pc, #108]	@ (800bbe0 <prvAddNewTaskToReadyList+0xc4>)
 800bb72:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb78:	2201      	movs	r2, #1
 800bb7a:	409a      	lsls	r2, r3
 800bb7c:	4b19      	ldr	r3, [pc, #100]	@ (800bbe4 <prvAddNewTaskToReadyList+0xc8>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	4313      	orrs	r3, r2
 800bb82:	4a18      	ldr	r2, [pc, #96]	@ (800bbe4 <prvAddNewTaskToReadyList+0xc8>)
 800bb84:	6013      	str	r3, [r2, #0]
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb8a:	4613      	mov	r3, r2
 800bb8c:	009b      	lsls	r3, r3, #2
 800bb8e:	4413      	add	r3, r2
 800bb90:	009b      	lsls	r3, r3, #2
 800bb92:	4a15      	ldr	r2, [pc, #84]	@ (800bbe8 <prvAddNewTaskToReadyList+0xcc>)
 800bb94:	441a      	add	r2, r3
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	3304      	adds	r3, #4
 800bb9a:	4619      	mov	r1, r3
 800bb9c:	4610      	mov	r0, r2
 800bb9e:	f7ff f874 	bl	800ac8a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bba2:	f000 fef3 	bl	800c98c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bba6:	4b0d      	ldr	r3, [pc, #52]	@ (800bbdc <prvAddNewTaskToReadyList+0xc0>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d00e      	beq.n	800bbcc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bbae:	4b0a      	ldr	r3, [pc, #40]	@ (800bbd8 <prvAddNewTaskToReadyList+0xbc>)
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbb8:	429a      	cmp	r2, r3
 800bbba:	d207      	bcs.n	800bbcc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bbbc:	4b0b      	ldr	r3, [pc, #44]	@ (800bbec <prvAddNewTaskToReadyList+0xd0>)
 800bbbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbc2:	601a      	str	r2, [r3, #0]
 800bbc4:	f3bf 8f4f 	dsb	sy
 800bbc8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bbcc:	bf00      	nop
 800bbce:	3708      	adds	r7, #8
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	bd80      	pop	{r7, pc}
 800bbd4:	20000600 	.word	0x20000600
 800bbd8:	20000500 	.word	0x20000500
 800bbdc:	2000060c 	.word	0x2000060c
 800bbe0:	2000061c 	.word	0x2000061c
 800bbe4:	20000608 	.word	0x20000608
 800bbe8:	20000504 	.word	0x20000504
 800bbec:	e000ed04 	.word	0xe000ed04

0800bbf0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b084      	sub	sp, #16
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d018      	beq.n	800bc34 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bc02:	4b14      	ldr	r3, [pc, #80]	@ (800bc54 <vTaskDelay+0x64>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d00b      	beq.n	800bc22 <vTaskDelay+0x32>
	__asm volatile
 800bc0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc0e:	f383 8811 	msr	BASEPRI, r3
 800bc12:	f3bf 8f6f 	isb	sy
 800bc16:	f3bf 8f4f 	dsb	sy
 800bc1a:	60bb      	str	r3, [r7, #8]
}
 800bc1c:	bf00      	nop
 800bc1e:	bf00      	nop
 800bc20:	e7fd      	b.n	800bc1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bc22:	f000 f87d 	bl	800bd20 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bc26:	2100      	movs	r1, #0
 800bc28:	6878      	ldr	r0, [r7, #4]
 800bc2a:	f000 fce9 	bl	800c600 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bc2e:	f000 f885 	bl	800bd3c <xTaskResumeAll>
 800bc32:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d107      	bne.n	800bc4a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bc3a:	4b07      	ldr	r3, [pc, #28]	@ (800bc58 <vTaskDelay+0x68>)
 800bc3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc40:	601a      	str	r2, [r3, #0]
 800bc42:	f3bf 8f4f 	dsb	sy
 800bc46:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bc4a:	bf00      	nop
 800bc4c:	3710      	adds	r7, #16
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}
 800bc52:	bf00      	nop
 800bc54:	20000628 	.word	0x20000628
 800bc58:	e000ed04 	.word	0xe000ed04

0800bc5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bc5c:	b580      	push	{r7, lr}
 800bc5e:	b08a      	sub	sp, #40	@ 0x28
 800bc60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bc62:	2300      	movs	r3, #0
 800bc64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bc66:	2300      	movs	r3, #0
 800bc68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bc6a:	463a      	mov	r2, r7
 800bc6c:	1d39      	adds	r1, r7, #4
 800bc6e:	f107 0308 	add.w	r3, r7, #8
 800bc72:	4618      	mov	r0, r3
 800bc74:	f7f4 fc7c 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bc78:	6839      	ldr	r1, [r7, #0]
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	68ba      	ldr	r2, [r7, #8]
 800bc7e:	9202      	str	r2, [sp, #8]
 800bc80:	9301      	str	r3, [sp, #4]
 800bc82:	2300      	movs	r3, #0
 800bc84:	9300      	str	r3, [sp, #0]
 800bc86:	2300      	movs	r3, #0
 800bc88:	460a      	mov	r2, r1
 800bc8a:	491f      	ldr	r1, [pc, #124]	@ (800bd08 <vTaskStartScheduler+0xac>)
 800bc8c:	481f      	ldr	r0, [pc, #124]	@ (800bd0c <vTaskStartScheduler+0xb0>)
 800bc8e:	f7ff fe17 	bl	800b8c0 <xTaskCreateStatic>
 800bc92:	4603      	mov	r3, r0
 800bc94:	4a1e      	ldr	r2, [pc, #120]	@ (800bd10 <vTaskStartScheduler+0xb4>)
 800bc96:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bc98:	4b1d      	ldr	r3, [pc, #116]	@ (800bd10 <vTaskStartScheduler+0xb4>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d002      	beq.n	800bca6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bca0:	2301      	movs	r3, #1
 800bca2:	617b      	str	r3, [r7, #20]
 800bca4:	e001      	b.n	800bcaa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bca6:	2300      	movs	r3, #0
 800bca8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	2b01      	cmp	r3, #1
 800bcae:	d116      	bne.n	800bcde <vTaskStartScheduler+0x82>
	__asm volatile
 800bcb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcb4:	f383 8811 	msr	BASEPRI, r3
 800bcb8:	f3bf 8f6f 	isb	sy
 800bcbc:	f3bf 8f4f 	dsb	sy
 800bcc0:	613b      	str	r3, [r7, #16]
}
 800bcc2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bcc4:	4b13      	ldr	r3, [pc, #76]	@ (800bd14 <vTaskStartScheduler+0xb8>)
 800bcc6:	f04f 32ff 	mov.w	r2, #4294967295
 800bcca:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bccc:	4b12      	ldr	r3, [pc, #72]	@ (800bd18 <vTaskStartScheduler+0xbc>)
 800bcce:	2201      	movs	r2, #1
 800bcd0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bcd2:	4b12      	ldr	r3, [pc, #72]	@ (800bd1c <vTaskStartScheduler+0xc0>)
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bcd8:	f000 fd82 	bl	800c7e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bcdc:	e00f      	b.n	800bcfe <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bcde:	697b      	ldr	r3, [r7, #20]
 800bce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bce4:	d10b      	bne.n	800bcfe <vTaskStartScheduler+0xa2>
	__asm volatile
 800bce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcea:	f383 8811 	msr	BASEPRI, r3
 800bcee:	f3bf 8f6f 	isb	sy
 800bcf2:	f3bf 8f4f 	dsb	sy
 800bcf6:	60fb      	str	r3, [r7, #12]
}
 800bcf8:	bf00      	nop
 800bcfa:	bf00      	nop
 800bcfc:	e7fd      	b.n	800bcfa <vTaskStartScheduler+0x9e>
}
 800bcfe:	bf00      	nop
 800bd00:	3718      	adds	r7, #24
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}
 800bd06:	bf00      	nop
 800bd08:	0800e9a4 	.word	0x0800e9a4
 800bd0c:	0800c309 	.word	0x0800c309
 800bd10:	20000624 	.word	0x20000624
 800bd14:	20000620 	.word	0x20000620
 800bd18:	2000060c 	.word	0x2000060c
 800bd1c:	20000604 	.word	0x20000604

0800bd20 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bd20:	b480      	push	{r7}
 800bd22:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bd24:	4b04      	ldr	r3, [pc, #16]	@ (800bd38 <vTaskSuspendAll+0x18>)
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	3301      	adds	r3, #1
 800bd2a:	4a03      	ldr	r2, [pc, #12]	@ (800bd38 <vTaskSuspendAll+0x18>)
 800bd2c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bd2e:	bf00      	nop
 800bd30:	46bd      	mov	sp, r7
 800bd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd36:	4770      	bx	lr
 800bd38:	20000628 	.word	0x20000628

0800bd3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bd42:	2300      	movs	r3, #0
 800bd44:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bd46:	2300      	movs	r3, #0
 800bd48:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bd4a:	4b42      	ldr	r3, [pc, #264]	@ (800be54 <xTaskResumeAll+0x118>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d10b      	bne.n	800bd6a <xTaskResumeAll+0x2e>
	__asm volatile
 800bd52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd56:	f383 8811 	msr	BASEPRI, r3
 800bd5a:	f3bf 8f6f 	isb	sy
 800bd5e:	f3bf 8f4f 	dsb	sy
 800bd62:	603b      	str	r3, [r7, #0]
}
 800bd64:	bf00      	nop
 800bd66:	bf00      	nop
 800bd68:	e7fd      	b.n	800bd66 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bd6a:	f000 fddd 	bl	800c928 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bd6e:	4b39      	ldr	r3, [pc, #228]	@ (800be54 <xTaskResumeAll+0x118>)
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	3b01      	subs	r3, #1
 800bd74:	4a37      	ldr	r2, [pc, #220]	@ (800be54 <xTaskResumeAll+0x118>)
 800bd76:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd78:	4b36      	ldr	r3, [pc, #216]	@ (800be54 <xTaskResumeAll+0x118>)
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d161      	bne.n	800be44 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bd80:	4b35      	ldr	r3, [pc, #212]	@ (800be58 <xTaskResumeAll+0x11c>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d05d      	beq.n	800be44 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bd88:	e02e      	b.n	800bde8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd8a:	4b34      	ldr	r3, [pc, #208]	@ (800be5c <xTaskResumeAll+0x120>)
 800bd8c:	68db      	ldr	r3, [r3, #12]
 800bd8e:	68db      	ldr	r3, [r3, #12]
 800bd90:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	3318      	adds	r3, #24
 800bd96:	4618      	mov	r0, r3
 800bd98:	f7fe ffd4 	bl	800ad44 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	3304      	adds	r3, #4
 800bda0:	4618      	mov	r0, r3
 800bda2:	f7fe ffcf 	bl	800ad44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdaa:	2201      	movs	r2, #1
 800bdac:	409a      	lsls	r2, r3
 800bdae:	4b2c      	ldr	r3, [pc, #176]	@ (800be60 <xTaskResumeAll+0x124>)
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	4313      	orrs	r3, r2
 800bdb4:	4a2a      	ldr	r2, [pc, #168]	@ (800be60 <xTaskResumeAll+0x124>)
 800bdb6:	6013      	str	r3, [r2, #0]
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdbc:	4613      	mov	r3, r2
 800bdbe:	009b      	lsls	r3, r3, #2
 800bdc0:	4413      	add	r3, r2
 800bdc2:	009b      	lsls	r3, r3, #2
 800bdc4:	4a27      	ldr	r2, [pc, #156]	@ (800be64 <xTaskResumeAll+0x128>)
 800bdc6:	441a      	add	r2, r3
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	3304      	adds	r3, #4
 800bdcc:	4619      	mov	r1, r3
 800bdce:	4610      	mov	r0, r2
 800bdd0:	f7fe ff5b 	bl	800ac8a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdd8:	4b23      	ldr	r3, [pc, #140]	@ (800be68 <xTaskResumeAll+0x12c>)
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdde:	429a      	cmp	r2, r3
 800bde0:	d302      	bcc.n	800bde8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800bde2:	4b22      	ldr	r3, [pc, #136]	@ (800be6c <xTaskResumeAll+0x130>)
 800bde4:	2201      	movs	r2, #1
 800bde6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bde8:	4b1c      	ldr	r3, [pc, #112]	@ (800be5c <xTaskResumeAll+0x120>)
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d1cc      	bne.n	800bd8a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d001      	beq.n	800bdfa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bdf6:	f000 fb3d 	bl	800c474 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bdfa:	4b1d      	ldr	r3, [pc, #116]	@ (800be70 <xTaskResumeAll+0x134>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d010      	beq.n	800be28 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800be06:	f000 f859 	bl	800bebc <xTaskIncrementTick>
 800be0a:	4603      	mov	r3, r0
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d002      	beq.n	800be16 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800be10:	4b16      	ldr	r3, [pc, #88]	@ (800be6c <xTaskResumeAll+0x130>)
 800be12:	2201      	movs	r2, #1
 800be14:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	3b01      	subs	r3, #1
 800be1a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d1f1      	bne.n	800be06 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800be22:	4b13      	ldr	r3, [pc, #76]	@ (800be70 <xTaskResumeAll+0x134>)
 800be24:	2200      	movs	r2, #0
 800be26:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800be28:	4b10      	ldr	r3, [pc, #64]	@ (800be6c <xTaskResumeAll+0x130>)
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d009      	beq.n	800be44 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800be30:	2301      	movs	r3, #1
 800be32:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800be34:	4b0f      	ldr	r3, [pc, #60]	@ (800be74 <xTaskResumeAll+0x138>)
 800be36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be3a:	601a      	str	r2, [r3, #0]
 800be3c:	f3bf 8f4f 	dsb	sy
 800be40:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800be44:	f000 fda2 	bl	800c98c <vPortExitCritical>

	return xAlreadyYielded;
 800be48:	68bb      	ldr	r3, [r7, #8]
}
 800be4a:	4618      	mov	r0, r3
 800be4c:	3710      	adds	r7, #16
 800be4e:	46bd      	mov	sp, r7
 800be50:	bd80      	pop	{r7, pc}
 800be52:	bf00      	nop
 800be54:	20000628 	.word	0x20000628
 800be58:	20000600 	.word	0x20000600
 800be5c:	200005c0 	.word	0x200005c0
 800be60:	20000608 	.word	0x20000608
 800be64:	20000504 	.word	0x20000504
 800be68:	20000500 	.word	0x20000500
 800be6c:	20000614 	.word	0x20000614
 800be70:	20000610 	.word	0x20000610
 800be74:	e000ed04 	.word	0xe000ed04

0800be78 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800be78:	b480      	push	{r7}
 800be7a:	b083      	sub	sp, #12
 800be7c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800be7e:	4b05      	ldr	r3, [pc, #20]	@ (800be94 <xTaskGetTickCount+0x1c>)
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800be84:	687b      	ldr	r3, [r7, #4]
}
 800be86:	4618      	mov	r0, r3
 800be88:	370c      	adds	r7, #12
 800be8a:	46bd      	mov	sp, r7
 800be8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be90:	4770      	bx	lr
 800be92:	bf00      	nop
 800be94:	20000604 	.word	0x20000604

0800be98 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b082      	sub	sp, #8
 800be9c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800be9e:	f000 fe23 	bl	800cae8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800bea2:	2300      	movs	r3, #0
 800bea4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800bea6:	4b04      	ldr	r3, [pc, #16]	@ (800beb8 <xTaskGetTickCountFromISR+0x20>)
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800beac:	683b      	ldr	r3, [r7, #0]
}
 800beae:	4618      	mov	r0, r3
 800beb0:	3708      	adds	r7, #8
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}
 800beb6:	bf00      	nop
 800beb8:	20000604 	.word	0x20000604

0800bebc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b086      	sub	sp, #24
 800bec0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bec2:	2300      	movs	r3, #0
 800bec4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bec6:	4b4f      	ldr	r3, [pc, #316]	@ (800c004 <xTaskIncrementTick+0x148>)
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	2b00      	cmp	r3, #0
 800becc:	f040 808f 	bne.w	800bfee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bed0:	4b4d      	ldr	r3, [pc, #308]	@ (800c008 <xTaskIncrementTick+0x14c>)
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	3301      	adds	r3, #1
 800bed6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bed8:	4a4b      	ldr	r2, [pc, #300]	@ (800c008 <xTaskIncrementTick+0x14c>)
 800beda:	693b      	ldr	r3, [r7, #16]
 800bedc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bede:	693b      	ldr	r3, [r7, #16]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d121      	bne.n	800bf28 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800bee4:	4b49      	ldr	r3, [pc, #292]	@ (800c00c <xTaskIncrementTick+0x150>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d00b      	beq.n	800bf06 <xTaskIncrementTick+0x4a>
	__asm volatile
 800beee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bef2:	f383 8811 	msr	BASEPRI, r3
 800bef6:	f3bf 8f6f 	isb	sy
 800befa:	f3bf 8f4f 	dsb	sy
 800befe:	603b      	str	r3, [r7, #0]
}
 800bf00:	bf00      	nop
 800bf02:	bf00      	nop
 800bf04:	e7fd      	b.n	800bf02 <xTaskIncrementTick+0x46>
 800bf06:	4b41      	ldr	r3, [pc, #260]	@ (800c00c <xTaskIncrementTick+0x150>)
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	60fb      	str	r3, [r7, #12]
 800bf0c:	4b40      	ldr	r3, [pc, #256]	@ (800c010 <xTaskIncrementTick+0x154>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4a3e      	ldr	r2, [pc, #248]	@ (800c00c <xTaskIncrementTick+0x150>)
 800bf12:	6013      	str	r3, [r2, #0]
 800bf14:	4a3e      	ldr	r2, [pc, #248]	@ (800c010 <xTaskIncrementTick+0x154>)
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	6013      	str	r3, [r2, #0]
 800bf1a:	4b3e      	ldr	r3, [pc, #248]	@ (800c014 <xTaskIncrementTick+0x158>)
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	3301      	adds	r3, #1
 800bf20:	4a3c      	ldr	r2, [pc, #240]	@ (800c014 <xTaskIncrementTick+0x158>)
 800bf22:	6013      	str	r3, [r2, #0]
 800bf24:	f000 faa6 	bl	800c474 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bf28:	4b3b      	ldr	r3, [pc, #236]	@ (800c018 <xTaskIncrementTick+0x15c>)
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	693a      	ldr	r2, [r7, #16]
 800bf2e:	429a      	cmp	r2, r3
 800bf30:	d348      	bcc.n	800bfc4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bf32:	4b36      	ldr	r3, [pc, #216]	@ (800c00c <xTaskIncrementTick+0x150>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d104      	bne.n	800bf46 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf3c:	4b36      	ldr	r3, [pc, #216]	@ (800c018 <xTaskIncrementTick+0x15c>)
 800bf3e:	f04f 32ff 	mov.w	r2, #4294967295
 800bf42:	601a      	str	r2, [r3, #0]
					break;
 800bf44:	e03e      	b.n	800bfc4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf46:	4b31      	ldr	r3, [pc, #196]	@ (800c00c <xTaskIncrementTick+0x150>)
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	68db      	ldr	r3, [r3, #12]
 800bf4c:	68db      	ldr	r3, [r3, #12]
 800bf4e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bf50:	68bb      	ldr	r3, [r7, #8]
 800bf52:	685b      	ldr	r3, [r3, #4]
 800bf54:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bf56:	693a      	ldr	r2, [r7, #16]
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	429a      	cmp	r2, r3
 800bf5c:	d203      	bcs.n	800bf66 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bf5e:	4a2e      	ldr	r2, [pc, #184]	@ (800c018 <xTaskIncrementTick+0x15c>)
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bf64:	e02e      	b.n	800bfc4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf66:	68bb      	ldr	r3, [r7, #8]
 800bf68:	3304      	adds	r3, #4
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	f7fe feea 	bl	800ad44 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d004      	beq.n	800bf82 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf78:	68bb      	ldr	r3, [r7, #8]
 800bf7a:	3318      	adds	r3, #24
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f7fe fee1 	bl	800ad44 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bf82:	68bb      	ldr	r3, [r7, #8]
 800bf84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf86:	2201      	movs	r2, #1
 800bf88:	409a      	lsls	r2, r3
 800bf8a:	4b24      	ldr	r3, [pc, #144]	@ (800c01c <xTaskIncrementTick+0x160>)
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	4313      	orrs	r3, r2
 800bf90:	4a22      	ldr	r2, [pc, #136]	@ (800c01c <xTaskIncrementTick+0x160>)
 800bf92:	6013      	str	r3, [r2, #0]
 800bf94:	68bb      	ldr	r3, [r7, #8]
 800bf96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf98:	4613      	mov	r3, r2
 800bf9a:	009b      	lsls	r3, r3, #2
 800bf9c:	4413      	add	r3, r2
 800bf9e:	009b      	lsls	r3, r3, #2
 800bfa0:	4a1f      	ldr	r2, [pc, #124]	@ (800c020 <xTaskIncrementTick+0x164>)
 800bfa2:	441a      	add	r2, r3
 800bfa4:	68bb      	ldr	r3, [r7, #8]
 800bfa6:	3304      	adds	r3, #4
 800bfa8:	4619      	mov	r1, r3
 800bfaa:	4610      	mov	r0, r2
 800bfac:	f7fe fe6d 	bl	800ac8a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bfb0:	68bb      	ldr	r3, [r7, #8]
 800bfb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfb4:	4b1b      	ldr	r3, [pc, #108]	@ (800c024 <xTaskIncrementTick+0x168>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d3b9      	bcc.n	800bf32 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bfc2:	e7b6      	b.n	800bf32 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bfc4:	4b17      	ldr	r3, [pc, #92]	@ (800c024 <xTaskIncrementTick+0x168>)
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfca:	4915      	ldr	r1, [pc, #84]	@ (800c020 <xTaskIncrementTick+0x164>)
 800bfcc:	4613      	mov	r3, r2
 800bfce:	009b      	lsls	r3, r3, #2
 800bfd0:	4413      	add	r3, r2
 800bfd2:	009b      	lsls	r3, r3, #2
 800bfd4:	440b      	add	r3, r1
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	2b01      	cmp	r3, #1
 800bfda:	d901      	bls.n	800bfe0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800bfdc:	2301      	movs	r3, #1
 800bfde:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bfe0:	4b11      	ldr	r3, [pc, #68]	@ (800c028 <xTaskIncrementTick+0x16c>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d007      	beq.n	800bff8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	617b      	str	r3, [r7, #20]
 800bfec:	e004      	b.n	800bff8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bfee:	4b0f      	ldr	r3, [pc, #60]	@ (800c02c <xTaskIncrementTick+0x170>)
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	3301      	adds	r3, #1
 800bff4:	4a0d      	ldr	r2, [pc, #52]	@ (800c02c <xTaskIncrementTick+0x170>)
 800bff6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bff8:	697b      	ldr	r3, [r7, #20]
}
 800bffa:	4618      	mov	r0, r3
 800bffc:	3718      	adds	r7, #24
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}
 800c002:	bf00      	nop
 800c004:	20000628 	.word	0x20000628
 800c008:	20000604 	.word	0x20000604
 800c00c:	200005b8 	.word	0x200005b8
 800c010:	200005bc 	.word	0x200005bc
 800c014:	20000618 	.word	0x20000618
 800c018:	20000620 	.word	0x20000620
 800c01c:	20000608 	.word	0x20000608
 800c020:	20000504 	.word	0x20000504
 800c024:	20000500 	.word	0x20000500
 800c028:	20000614 	.word	0x20000614
 800c02c:	20000610 	.word	0x20000610

0800c030 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c030:	b480      	push	{r7}
 800c032:	b087      	sub	sp, #28
 800c034:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c036:	4b27      	ldr	r3, [pc, #156]	@ (800c0d4 <vTaskSwitchContext+0xa4>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d003      	beq.n	800c046 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c03e:	4b26      	ldr	r3, [pc, #152]	@ (800c0d8 <vTaskSwitchContext+0xa8>)
 800c040:	2201      	movs	r2, #1
 800c042:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c044:	e040      	b.n	800c0c8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800c046:	4b24      	ldr	r3, [pc, #144]	@ (800c0d8 <vTaskSwitchContext+0xa8>)
 800c048:	2200      	movs	r2, #0
 800c04a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c04c:	4b23      	ldr	r3, [pc, #140]	@ (800c0dc <vTaskSwitchContext+0xac>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	fab3 f383 	clz	r3, r3
 800c058:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c05a:	7afb      	ldrb	r3, [r7, #11]
 800c05c:	f1c3 031f 	rsb	r3, r3, #31
 800c060:	617b      	str	r3, [r7, #20]
 800c062:	491f      	ldr	r1, [pc, #124]	@ (800c0e0 <vTaskSwitchContext+0xb0>)
 800c064:	697a      	ldr	r2, [r7, #20]
 800c066:	4613      	mov	r3, r2
 800c068:	009b      	lsls	r3, r3, #2
 800c06a:	4413      	add	r3, r2
 800c06c:	009b      	lsls	r3, r3, #2
 800c06e:	440b      	add	r3, r1
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d10b      	bne.n	800c08e <vTaskSwitchContext+0x5e>
	__asm volatile
 800c076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c07a:	f383 8811 	msr	BASEPRI, r3
 800c07e:	f3bf 8f6f 	isb	sy
 800c082:	f3bf 8f4f 	dsb	sy
 800c086:	607b      	str	r3, [r7, #4]
}
 800c088:	bf00      	nop
 800c08a:	bf00      	nop
 800c08c:	e7fd      	b.n	800c08a <vTaskSwitchContext+0x5a>
 800c08e:	697a      	ldr	r2, [r7, #20]
 800c090:	4613      	mov	r3, r2
 800c092:	009b      	lsls	r3, r3, #2
 800c094:	4413      	add	r3, r2
 800c096:	009b      	lsls	r3, r3, #2
 800c098:	4a11      	ldr	r2, [pc, #68]	@ (800c0e0 <vTaskSwitchContext+0xb0>)
 800c09a:	4413      	add	r3, r2
 800c09c:	613b      	str	r3, [r7, #16]
 800c09e:	693b      	ldr	r3, [r7, #16]
 800c0a0:	685b      	ldr	r3, [r3, #4]
 800c0a2:	685a      	ldr	r2, [r3, #4]
 800c0a4:	693b      	ldr	r3, [r7, #16]
 800c0a6:	605a      	str	r2, [r3, #4]
 800c0a8:	693b      	ldr	r3, [r7, #16]
 800c0aa:	685a      	ldr	r2, [r3, #4]
 800c0ac:	693b      	ldr	r3, [r7, #16]
 800c0ae:	3308      	adds	r3, #8
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	d104      	bne.n	800c0be <vTaskSwitchContext+0x8e>
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	685b      	ldr	r3, [r3, #4]
 800c0b8:	685a      	ldr	r2, [r3, #4]
 800c0ba:	693b      	ldr	r3, [r7, #16]
 800c0bc:	605a      	str	r2, [r3, #4]
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	685b      	ldr	r3, [r3, #4]
 800c0c2:	68db      	ldr	r3, [r3, #12]
 800c0c4:	4a07      	ldr	r2, [pc, #28]	@ (800c0e4 <vTaskSwitchContext+0xb4>)
 800c0c6:	6013      	str	r3, [r2, #0]
}
 800c0c8:	bf00      	nop
 800c0ca:	371c      	adds	r7, #28
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d2:	4770      	bx	lr
 800c0d4:	20000628 	.word	0x20000628
 800c0d8:	20000614 	.word	0x20000614
 800c0dc:	20000608 	.word	0x20000608
 800c0e0:	20000504 	.word	0x20000504
 800c0e4:	20000500 	.word	0x20000500

0800c0e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b084      	sub	sp, #16
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
 800c0f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d10b      	bne.n	800c110 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c0f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0fc:	f383 8811 	msr	BASEPRI, r3
 800c100:	f3bf 8f6f 	isb	sy
 800c104:	f3bf 8f4f 	dsb	sy
 800c108:	60fb      	str	r3, [r7, #12]
}
 800c10a:	bf00      	nop
 800c10c:	bf00      	nop
 800c10e:	e7fd      	b.n	800c10c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c110:	4b07      	ldr	r3, [pc, #28]	@ (800c130 <vTaskPlaceOnEventList+0x48>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	3318      	adds	r3, #24
 800c116:	4619      	mov	r1, r3
 800c118:	6878      	ldr	r0, [r7, #4]
 800c11a:	f7fe fdda 	bl	800acd2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c11e:	2101      	movs	r1, #1
 800c120:	6838      	ldr	r0, [r7, #0]
 800c122:	f000 fa6d 	bl	800c600 <prvAddCurrentTaskToDelayedList>
}
 800c126:	bf00      	nop
 800c128:	3710      	adds	r7, #16
 800c12a:	46bd      	mov	sp, r7
 800c12c:	bd80      	pop	{r7, pc}
 800c12e:	bf00      	nop
 800c130:	20000500 	.word	0x20000500

0800c134 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b086      	sub	sp, #24
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	68db      	ldr	r3, [r3, #12]
 800c140:	68db      	ldr	r3, [r3, #12]
 800c142:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c144:	693b      	ldr	r3, [r7, #16]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d10b      	bne.n	800c162 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c14a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c14e:	f383 8811 	msr	BASEPRI, r3
 800c152:	f3bf 8f6f 	isb	sy
 800c156:	f3bf 8f4f 	dsb	sy
 800c15a:	60fb      	str	r3, [r7, #12]
}
 800c15c:	bf00      	nop
 800c15e:	bf00      	nop
 800c160:	e7fd      	b.n	800c15e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	3318      	adds	r3, #24
 800c166:	4618      	mov	r0, r3
 800c168:	f7fe fdec 	bl	800ad44 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c16c:	4b1d      	ldr	r3, [pc, #116]	@ (800c1e4 <xTaskRemoveFromEventList+0xb0>)
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d11c      	bne.n	800c1ae <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	3304      	adds	r3, #4
 800c178:	4618      	mov	r0, r3
 800c17a:	f7fe fde3 	bl	800ad44 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c17e:	693b      	ldr	r3, [r7, #16]
 800c180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c182:	2201      	movs	r2, #1
 800c184:	409a      	lsls	r2, r3
 800c186:	4b18      	ldr	r3, [pc, #96]	@ (800c1e8 <xTaskRemoveFromEventList+0xb4>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	4313      	orrs	r3, r2
 800c18c:	4a16      	ldr	r2, [pc, #88]	@ (800c1e8 <xTaskRemoveFromEventList+0xb4>)
 800c18e:	6013      	str	r3, [r2, #0]
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c194:	4613      	mov	r3, r2
 800c196:	009b      	lsls	r3, r3, #2
 800c198:	4413      	add	r3, r2
 800c19a:	009b      	lsls	r3, r3, #2
 800c19c:	4a13      	ldr	r2, [pc, #76]	@ (800c1ec <xTaskRemoveFromEventList+0xb8>)
 800c19e:	441a      	add	r2, r3
 800c1a0:	693b      	ldr	r3, [r7, #16]
 800c1a2:	3304      	adds	r3, #4
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	4610      	mov	r0, r2
 800c1a8:	f7fe fd6f 	bl	800ac8a <vListInsertEnd>
 800c1ac:	e005      	b.n	800c1ba <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c1ae:	693b      	ldr	r3, [r7, #16]
 800c1b0:	3318      	adds	r3, #24
 800c1b2:	4619      	mov	r1, r3
 800c1b4:	480e      	ldr	r0, [pc, #56]	@ (800c1f0 <xTaskRemoveFromEventList+0xbc>)
 800c1b6:	f7fe fd68 	bl	800ac8a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c1ba:	693b      	ldr	r3, [r7, #16]
 800c1bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1be:	4b0d      	ldr	r3, [pc, #52]	@ (800c1f4 <xTaskRemoveFromEventList+0xc0>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d905      	bls.n	800c1d4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c1cc:	4b0a      	ldr	r3, [pc, #40]	@ (800c1f8 <xTaskRemoveFromEventList+0xc4>)
 800c1ce:	2201      	movs	r2, #1
 800c1d0:	601a      	str	r2, [r3, #0]
 800c1d2:	e001      	b.n	800c1d8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c1d8:	697b      	ldr	r3, [r7, #20]
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3718      	adds	r7, #24
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bd80      	pop	{r7, pc}
 800c1e2:	bf00      	nop
 800c1e4:	20000628 	.word	0x20000628
 800c1e8:	20000608 	.word	0x20000608
 800c1ec:	20000504 	.word	0x20000504
 800c1f0:	200005c0 	.word	0x200005c0
 800c1f4:	20000500 	.word	0x20000500
 800c1f8:	20000614 	.word	0x20000614

0800c1fc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c1fc:	b480      	push	{r7}
 800c1fe:	b083      	sub	sp, #12
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c204:	4b06      	ldr	r3, [pc, #24]	@ (800c220 <vTaskInternalSetTimeOutState+0x24>)
 800c206:	681a      	ldr	r2, [r3, #0]
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c20c:	4b05      	ldr	r3, [pc, #20]	@ (800c224 <vTaskInternalSetTimeOutState+0x28>)
 800c20e:	681a      	ldr	r2, [r3, #0]
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	605a      	str	r2, [r3, #4]
}
 800c214:	bf00      	nop
 800c216:	370c      	adds	r7, #12
 800c218:	46bd      	mov	sp, r7
 800c21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c21e:	4770      	bx	lr
 800c220:	20000618 	.word	0x20000618
 800c224:	20000604 	.word	0x20000604

0800c228 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b088      	sub	sp, #32
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
 800c230:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d10b      	bne.n	800c250 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c23c:	f383 8811 	msr	BASEPRI, r3
 800c240:	f3bf 8f6f 	isb	sy
 800c244:	f3bf 8f4f 	dsb	sy
 800c248:	613b      	str	r3, [r7, #16]
}
 800c24a:	bf00      	nop
 800c24c:	bf00      	nop
 800c24e:	e7fd      	b.n	800c24c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d10b      	bne.n	800c26e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c25a:	f383 8811 	msr	BASEPRI, r3
 800c25e:	f3bf 8f6f 	isb	sy
 800c262:	f3bf 8f4f 	dsb	sy
 800c266:	60fb      	str	r3, [r7, #12]
}
 800c268:	bf00      	nop
 800c26a:	bf00      	nop
 800c26c:	e7fd      	b.n	800c26a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c26e:	f000 fb5b 	bl	800c928 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c272:	4b1d      	ldr	r3, [pc, #116]	@ (800c2e8 <xTaskCheckForTimeOut+0xc0>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	685b      	ldr	r3, [r3, #4]
 800c27c:	69ba      	ldr	r2, [r7, #24]
 800c27e:	1ad3      	subs	r3, r2, r3
 800c280:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c28a:	d102      	bne.n	800c292 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c28c:	2300      	movs	r3, #0
 800c28e:	61fb      	str	r3, [r7, #28]
 800c290:	e023      	b.n	800c2da <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681a      	ldr	r2, [r3, #0]
 800c296:	4b15      	ldr	r3, [pc, #84]	@ (800c2ec <xTaskCheckForTimeOut+0xc4>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	429a      	cmp	r2, r3
 800c29c:	d007      	beq.n	800c2ae <xTaskCheckForTimeOut+0x86>
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	685b      	ldr	r3, [r3, #4]
 800c2a2:	69ba      	ldr	r2, [r7, #24]
 800c2a4:	429a      	cmp	r2, r3
 800c2a6:	d302      	bcc.n	800c2ae <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	61fb      	str	r3, [r7, #28]
 800c2ac:	e015      	b.n	800c2da <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c2ae:	683b      	ldr	r3, [r7, #0]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	697a      	ldr	r2, [r7, #20]
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	d20b      	bcs.n	800c2d0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	681a      	ldr	r2, [r3, #0]
 800c2bc:	697b      	ldr	r3, [r7, #20]
 800c2be:	1ad2      	subs	r2, r2, r3
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c2c4:	6878      	ldr	r0, [r7, #4]
 800c2c6:	f7ff ff99 	bl	800c1fc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	61fb      	str	r3, [r7, #28]
 800c2ce:	e004      	b.n	800c2da <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c2d0:	683b      	ldr	r3, [r7, #0]
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c2da:	f000 fb57 	bl	800c98c <vPortExitCritical>

	return xReturn;
 800c2de:	69fb      	ldr	r3, [r7, #28]
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	3720      	adds	r7, #32
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}
 800c2e8:	20000604 	.word	0x20000604
 800c2ec:	20000618 	.word	0x20000618

0800c2f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c2f0:	b480      	push	{r7}
 800c2f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c2f4:	4b03      	ldr	r3, [pc, #12]	@ (800c304 <vTaskMissedYield+0x14>)
 800c2f6:	2201      	movs	r2, #1
 800c2f8:	601a      	str	r2, [r3, #0]
}
 800c2fa:	bf00      	nop
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c302:	4770      	bx	lr
 800c304:	20000614 	.word	0x20000614

0800c308 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b082      	sub	sp, #8
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c310:	f000 f852 	bl	800c3b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c314:	4b06      	ldr	r3, [pc, #24]	@ (800c330 <prvIdleTask+0x28>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	2b01      	cmp	r3, #1
 800c31a:	d9f9      	bls.n	800c310 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c31c:	4b05      	ldr	r3, [pc, #20]	@ (800c334 <prvIdleTask+0x2c>)
 800c31e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c322:	601a      	str	r2, [r3, #0]
 800c324:	f3bf 8f4f 	dsb	sy
 800c328:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c32c:	e7f0      	b.n	800c310 <prvIdleTask+0x8>
 800c32e:	bf00      	nop
 800c330:	20000504 	.word	0x20000504
 800c334:	e000ed04 	.word	0xe000ed04

0800c338 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b082      	sub	sp, #8
 800c33c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c33e:	2300      	movs	r3, #0
 800c340:	607b      	str	r3, [r7, #4]
 800c342:	e00c      	b.n	800c35e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c344:	687a      	ldr	r2, [r7, #4]
 800c346:	4613      	mov	r3, r2
 800c348:	009b      	lsls	r3, r3, #2
 800c34a:	4413      	add	r3, r2
 800c34c:	009b      	lsls	r3, r3, #2
 800c34e:	4a12      	ldr	r2, [pc, #72]	@ (800c398 <prvInitialiseTaskLists+0x60>)
 800c350:	4413      	add	r3, r2
 800c352:	4618      	mov	r0, r3
 800c354:	f7fe fc6c 	bl	800ac30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	3301      	adds	r3, #1
 800c35c:	607b      	str	r3, [r7, #4]
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2b06      	cmp	r3, #6
 800c362:	d9ef      	bls.n	800c344 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c364:	480d      	ldr	r0, [pc, #52]	@ (800c39c <prvInitialiseTaskLists+0x64>)
 800c366:	f7fe fc63 	bl	800ac30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c36a:	480d      	ldr	r0, [pc, #52]	@ (800c3a0 <prvInitialiseTaskLists+0x68>)
 800c36c:	f7fe fc60 	bl	800ac30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c370:	480c      	ldr	r0, [pc, #48]	@ (800c3a4 <prvInitialiseTaskLists+0x6c>)
 800c372:	f7fe fc5d 	bl	800ac30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c376:	480c      	ldr	r0, [pc, #48]	@ (800c3a8 <prvInitialiseTaskLists+0x70>)
 800c378:	f7fe fc5a 	bl	800ac30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c37c:	480b      	ldr	r0, [pc, #44]	@ (800c3ac <prvInitialiseTaskLists+0x74>)
 800c37e:	f7fe fc57 	bl	800ac30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c382:	4b0b      	ldr	r3, [pc, #44]	@ (800c3b0 <prvInitialiseTaskLists+0x78>)
 800c384:	4a05      	ldr	r2, [pc, #20]	@ (800c39c <prvInitialiseTaskLists+0x64>)
 800c386:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c388:	4b0a      	ldr	r3, [pc, #40]	@ (800c3b4 <prvInitialiseTaskLists+0x7c>)
 800c38a:	4a05      	ldr	r2, [pc, #20]	@ (800c3a0 <prvInitialiseTaskLists+0x68>)
 800c38c:	601a      	str	r2, [r3, #0]
}
 800c38e:	bf00      	nop
 800c390:	3708      	adds	r7, #8
 800c392:	46bd      	mov	sp, r7
 800c394:	bd80      	pop	{r7, pc}
 800c396:	bf00      	nop
 800c398:	20000504 	.word	0x20000504
 800c39c:	20000590 	.word	0x20000590
 800c3a0:	200005a4 	.word	0x200005a4
 800c3a4:	200005c0 	.word	0x200005c0
 800c3a8:	200005d4 	.word	0x200005d4
 800c3ac:	200005ec 	.word	0x200005ec
 800c3b0:	200005b8 	.word	0x200005b8
 800c3b4:	200005bc 	.word	0x200005bc

0800c3b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	b082      	sub	sp, #8
 800c3bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c3be:	e019      	b.n	800c3f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c3c0:	f000 fab2 	bl	800c928 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3c4:	4b10      	ldr	r3, [pc, #64]	@ (800c408 <prvCheckTasksWaitingTermination+0x50>)
 800c3c6:	68db      	ldr	r3, [r3, #12]
 800c3c8:	68db      	ldr	r3, [r3, #12]
 800c3ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	3304      	adds	r3, #4
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	f7fe fcb7 	bl	800ad44 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c3d6:	4b0d      	ldr	r3, [pc, #52]	@ (800c40c <prvCheckTasksWaitingTermination+0x54>)
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	3b01      	subs	r3, #1
 800c3dc:	4a0b      	ldr	r2, [pc, #44]	@ (800c40c <prvCheckTasksWaitingTermination+0x54>)
 800c3de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c3e0:	4b0b      	ldr	r3, [pc, #44]	@ (800c410 <prvCheckTasksWaitingTermination+0x58>)
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	3b01      	subs	r3, #1
 800c3e6:	4a0a      	ldr	r2, [pc, #40]	@ (800c410 <prvCheckTasksWaitingTermination+0x58>)
 800c3e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c3ea:	f000 facf 	bl	800c98c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c3ee:	6878      	ldr	r0, [r7, #4]
 800c3f0:	f000 f810 	bl	800c414 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c3f4:	4b06      	ldr	r3, [pc, #24]	@ (800c410 <prvCheckTasksWaitingTermination+0x58>)
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d1e1      	bne.n	800c3c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c3fc:	bf00      	nop
 800c3fe:	bf00      	nop
 800c400:	3708      	adds	r7, #8
 800c402:	46bd      	mov	sp, r7
 800c404:	bd80      	pop	{r7, pc}
 800c406:	bf00      	nop
 800c408:	200005d4 	.word	0x200005d4
 800c40c:	20000600 	.word	0x20000600
 800c410:	200005e8 	.word	0x200005e8

0800c414 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c414:	b580      	push	{r7, lr}
 800c416:	b084      	sub	sp, #16
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c422:	2b00      	cmp	r3, #0
 800c424:	d108      	bne.n	800c438 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c42a:	4618      	mov	r0, r3
 800c42c:	f000 fc6c 	bl	800cd08 <vPortFree>
				vPortFree( pxTCB );
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f000 fc69 	bl	800cd08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c436:	e019      	b.n	800c46c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c43e:	2b01      	cmp	r3, #1
 800c440:	d103      	bne.n	800c44a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c442:	6878      	ldr	r0, [r7, #4]
 800c444:	f000 fc60 	bl	800cd08 <vPortFree>
	}
 800c448:	e010      	b.n	800c46c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c450:	2b02      	cmp	r3, #2
 800c452:	d00b      	beq.n	800c46c <prvDeleteTCB+0x58>
	__asm volatile
 800c454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c458:	f383 8811 	msr	BASEPRI, r3
 800c45c:	f3bf 8f6f 	isb	sy
 800c460:	f3bf 8f4f 	dsb	sy
 800c464:	60fb      	str	r3, [r7, #12]
}
 800c466:	bf00      	nop
 800c468:	bf00      	nop
 800c46a:	e7fd      	b.n	800c468 <prvDeleteTCB+0x54>
	}
 800c46c:	bf00      	nop
 800c46e:	3710      	adds	r7, #16
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}

0800c474 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c474:	b480      	push	{r7}
 800c476:	b083      	sub	sp, #12
 800c478:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c47a:	4b0c      	ldr	r3, [pc, #48]	@ (800c4ac <prvResetNextTaskUnblockTime+0x38>)
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d104      	bne.n	800c48e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c484:	4b0a      	ldr	r3, [pc, #40]	@ (800c4b0 <prvResetNextTaskUnblockTime+0x3c>)
 800c486:	f04f 32ff 	mov.w	r2, #4294967295
 800c48a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c48c:	e008      	b.n	800c4a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c48e:	4b07      	ldr	r3, [pc, #28]	@ (800c4ac <prvResetNextTaskUnblockTime+0x38>)
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	68db      	ldr	r3, [r3, #12]
 800c494:	68db      	ldr	r3, [r3, #12]
 800c496:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	685b      	ldr	r3, [r3, #4]
 800c49c:	4a04      	ldr	r2, [pc, #16]	@ (800c4b0 <prvResetNextTaskUnblockTime+0x3c>)
 800c49e:	6013      	str	r3, [r2, #0]
}
 800c4a0:	bf00      	nop
 800c4a2:	370c      	adds	r7, #12
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4aa:	4770      	bx	lr
 800c4ac:	200005b8 	.word	0x200005b8
 800c4b0:	20000620 	.word	0x20000620

0800c4b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b083      	sub	sp, #12
 800c4b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c4ba:	4b0b      	ldr	r3, [pc, #44]	@ (800c4e8 <xTaskGetSchedulerState+0x34>)
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d102      	bne.n	800c4c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c4c2:	2301      	movs	r3, #1
 800c4c4:	607b      	str	r3, [r7, #4]
 800c4c6:	e008      	b.n	800c4da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c4c8:	4b08      	ldr	r3, [pc, #32]	@ (800c4ec <xTaskGetSchedulerState+0x38>)
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d102      	bne.n	800c4d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c4d0:	2302      	movs	r3, #2
 800c4d2:	607b      	str	r3, [r7, #4]
 800c4d4:	e001      	b.n	800c4da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c4da:	687b      	ldr	r3, [r7, #4]
	}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	370c      	adds	r7, #12
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e6:	4770      	bx	lr
 800c4e8:	2000060c 	.word	0x2000060c
 800c4ec:	20000628 	.word	0x20000628

0800c4f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b086      	sub	sp, #24
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d070      	beq.n	800c5e8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c506:	4b3b      	ldr	r3, [pc, #236]	@ (800c5f4 <xTaskPriorityDisinherit+0x104>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	693a      	ldr	r2, [r7, #16]
 800c50c:	429a      	cmp	r2, r3
 800c50e:	d00b      	beq.n	800c528 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c514:	f383 8811 	msr	BASEPRI, r3
 800c518:	f3bf 8f6f 	isb	sy
 800c51c:	f3bf 8f4f 	dsb	sy
 800c520:	60fb      	str	r3, [r7, #12]
}
 800c522:	bf00      	nop
 800c524:	bf00      	nop
 800c526:	e7fd      	b.n	800c524 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c528:	693b      	ldr	r3, [r7, #16]
 800c52a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d10b      	bne.n	800c548 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c534:	f383 8811 	msr	BASEPRI, r3
 800c538:	f3bf 8f6f 	isb	sy
 800c53c:	f3bf 8f4f 	dsb	sy
 800c540:	60bb      	str	r3, [r7, #8]
}
 800c542:	bf00      	nop
 800c544:	bf00      	nop
 800c546:	e7fd      	b.n	800c544 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c548:	693b      	ldr	r3, [r7, #16]
 800c54a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c54c:	1e5a      	subs	r2, r3, #1
 800c54e:	693b      	ldr	r3, [r7, #16]
 800c550:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c552:	693b      	ldr	r3, [r7, #16]
 800c554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c556:	693b      	ldr	r3, [r7, #16]
 800c558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c55a:	429a      	cmp	r2, r3
 800c55c:	d044      	beq.n	800c5e8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c55e:	693b      	ldr	r3, [r7, #16]
 800c560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c562:	2b00      	cmp	r3, #0
 800c564:	d140      	bne.n	800c5e8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c566:	693b      	ldr	r3, [r7, #16]
 800c568:	3304      	adds	r3, #4
 800c56a:	4618      	mov	r0, r3
 800c56c:	f7fe fbea 	bl	800ad44 <uxListRemove>
 800c570:	4603      	mov	r3, r0
 800c572:	2b00      	cmp	r3, #0
 800c574:	d115      	bne.n	800c5a2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c576:	693b      	ldr	r3, [r7, #16]
 800c578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c57a:	491f      	ldr	r1, [pc, #124]	@ (800c5f8 <xTaskPriorityDisinherit+0x108>)
 800c57c:	4613      	mov	r3, r2
 800c57e:	009b      	lsls	r3, r3, #2
 800c580:	4413      	add	r3, r2
 800c582:	009b      	lsls	r3, r3, #2
 800c584:	440b      	add	r3, r1
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d10a      	bne.n	800c5a2 <xTaskPriorityDisinherit+0xb2>
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c590:	2201      	movs	r2, #1
 800c592:	fa02 f303 	lsl.w	r3, r2, r3
 800c596:	43da      	mvns	r2, r3
 800c598:	4b18      	ldr	r3, [pc, #96]	@ (800c5fc <xTaskPriorityDisinherit+0x10c>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	4013      	ands	r3, r2
 800c59e:	4a17      	ldr	r2, [pc, #92]	@ (800c5fc <xTaskPriorityDisinherit+0x10c>)
 800c5a0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c5a2:	693b      	ldr	r3, [r7, #16]
 800c5a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c5a6:	693b      	ldr	r3, [r7, #16]
 800c5a8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c5aa:	693b      	ldr	r3, [r7, #16]
 800c5ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5ae:	f1c3 0207 	rsb	r2, r3, #7
 800c5b2:	693b      	ldr	r3, [r7, #16]
 800c5b4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c5b6:	693b      	ldr	r3, [r7, #16]
 800c5b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5ba:	2201      	movs	r2, #1
 800c5bc:	409a      	lsls	r2, r3
 800c5be:	4b0f      	ldr	r3, [pc, #60]	@ (800c5fc <xTaskPriorityDisinherit+0x10c>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	4313      	orrs	r3, r2
 800c5c4:	4a0d      	ldr	r2, [pc, #52]	@ (800c5fc <xTaskPriorityDisinherit+0x10c>)
 800c5c6:	6013      	str	r3, [r2, #0]
 800c5c8:	693b      	ldr	r3, [r7, #16]
 800c5ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5cc:	4613      	mov	r3, r2
 800c5ce:	009b      	lsls	r3, r3, #2
 800c5d0:	4413      	add	r3, r2
 800c5d2:	009b      	lsls	r3, r3, #2
 800c5d4:	4a08      	ldr	r2, [pc, #32]	@ (800c5f8 <xTaskPriorityDisinherit+0x108>)
 800c5d6:	441a      	add	r2, r3
 800c5d8:	693b      	ldr	r3, [r7, #16]
 800c5da:	3304      	adds	r3, #4
 800c5dc:	4619      	mov	r1, r3
 800c5de:	4610      	mov	r0, r2
 800c5e0:	f7fe fb53 	bl	800ac8a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c5e8:	697b      	ldr	r3, [r7, #20]
	}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	3718      	adds	r7, #24
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bd80      	pop	{r7, pc}
 800c5f2:	bf00      	nop
 800c5f4:	20000500 	.word	0x20000500
 800c5f8:	20000504 	.word	0x20000504
 800c5fc:	20000608 	.word	0x20000608

0800c600 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b084      	sub	sp, #16
 800c604:	af00      	add	r7, sp, #0
 800c606:	6078      	str	r0, [r7, #4]
 800c608:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c60a:	4b29      	ldr	r3, [pc, #164]	@ (800c6b0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c610:	4b28      	ldr	r3, [pc, #160]	@ (800c6b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	3304      	adds	r3, #4
 800c616:	4618      	mov	r0, r3
 800c618:	f7fe fb94 	bl	800ad44 <uxListRemove>
 800c61c:	4603      	mov	r3, r0
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d10b      	bne.n	800c63a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c622:	4b24      	ldr	r3, [pc, #144]	@ (800c6b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c628:	2201      	movs	r2, #1
 800c62a:	fa02 f303 	lsl.w	r3, r2, r3
 800c62e:	43da      	mvns	r2, r3
 800c630:	4b21      	ldr	r3, [pc, #132]	@ (800c6b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	4013      	ands	r3, r2
 800c636:	4a20      	ldr	r2, [pc, #128]	@ (800c6b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c638:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c640:	d10a      	bne.n	800c658 <prvAddCurrentTaskToDelayedList+0x58>
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d007      	beq.n	800c658 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c648:	4b1a      	ldr	r3, [pc, #104]	@ (800c6b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	3304      	adds	r3, #4
 800c64e:	4619      	mov	r1, r3
 800c650:	481a      	ldr	r0, [pc, #104]	@ (800c6bc <prvAddCurrentTaskToDelayedList+0xbc>)
 800c652:	f7fe fb1a 	bl	800ac8a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c656:	e026      	b.n	800c6a6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c658:	68fa      	ldr	r2, [r7, #12]
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	4413      	add	r3, r2
 800c65e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c660:	4b14      	ldr	r3, [pc, #80]	@ (800c6b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	68ba      	ldr	r2, [r7, #8]
 800c666:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c668:	68ba      	ldr	r2, [r7, #8]
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d209      	bcs.n	800c684 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c670:	4b13      	ldr	r3, [pc, #76]	@ (800c6c0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c672:	681a      	ldr	r2, [r3, #0]
 800c674:	4b0f      	ldr	r3, [pc, #60]	@ (800c6b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	3304      	adds	r3, #4
 800c67a:	4619      	mov	r1, r3
 800c67c:	4610      	mov	r0, r2
 800c67e:	f7fe fb28 	bl	800acd2 <vListInsert>
}
 800c682:	e010      	b.n	800c6a6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c684:	4b0f      	ldr	r3, [pc, #60]	@ (800c6c4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c686:	681a      	ldr	r2, [r3, #0]
 800c688:	4b0a      	ldr	r3, [pc, #40]	@ (800c6b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	3304      	adds	r3, #4
 800c68e:	4619      	mov	r1, r3
 800c690:	4610      	mov	r0, r2
 800c692:	f7fe fb1e 	bl	800acd2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c696:	4b0c      	ldr	r3, [pc, #48]	@ (800c6c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	68ba      	ldr	r2, [r7, #8]
 800c69c:	429a      	cmp	r2, r3
 800c69e:	d202      	bcs.n	800c6a6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c6a0:	4a09      	ldr	r2, [pc, #36]	@ (800c6c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c6a2:	68bb      	ldr	r3, [r7, #8]
 800c6a4:	6013      	str	r3, [r2, #0]
}
 800c6a6:	bf00      	nop
 800c6a8:	3710      	adds	r7, #16
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd80      	pop	{r7, pc}
 800c6ae:	bf00      	nop
 800c6b0:	20000604 	.word	0x20000604
 800c6b4:	20000500 	.word	0x20000500
 800c6b8:	20000608 	.word	0x20000608
 800c6bc:	200005ec 	.word	0x200005ec
 800c6c0:	200005bc 	.word	0x200005bc
 800c6c4:	200005b8 	.word	0x200005b8
 800c6c8:	20000620 	.word	0x20000620

0800c6cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c6cc:	b480      	push	{r7}
 800c6ce:	b085      	sub	sp, #20
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	60f8      	str	r0, [r7, #12]
 800c6d4:	60b9      	str	r1, [r7, #8]
 800c6d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	3b04      	subs	r3, #4
 800c6dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c6e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	3b04      	subs	r3, #4
 800c6ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c6ec:	68bb      	ldr	r3, [r7, #8]
 800c6ee:	f023 0201 	bic.w	r2, r3, #1
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	3b04      	subs	r3, #4
 800c6fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c6fc:	4a0c      	ldr	r2, [pc, #48]	@ (800c730 <pxPortInitialiseStack+0x64>)
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	3b14      	subs	r3, #20
 800c706:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c708:	687a      	ldr	r2, [r7, #4]
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	3b04      	subs	r3, #4
 800c712:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	f06f 0202 	mvn.w	r2, #2
 800c71a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	3b20      	subs	r3, #32
 800c720:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c722:	68fb      	ldr	r3, [r7, #12]
}
 800c724:	4618      	mov	r0, r3
 800c726:	3714      	adds	r7, #20
 800c728:	46bd      	mov	sp, r7
 800c72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72e:	4770      	bx	lr
 800c730:	0800c735 	.word	0x0800c735

0800c734 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c734:	b480      	push	{r7}
 800c736:	b085      	sub	sp, #20
 800c738:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c73a:	2300      	movs	r3, #0
 800c73c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c73e:	4b13      	ldr	r3, [pc, #76]	@ (800c78c <prvTaskExitError+0x58>)
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c746:	d00b      	beq.n	800c760 <prvTaskExitError+0x2c>
	__asm volatile
 800c748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c74c:	f383 8811 	msr	BASEPRI, r3
 800c750:	f3bf 8f6f 	isb	sy
 800c754:	f3bf 8f4f 	dsb	sy
 800c758:	60fb      	str	r3, [r7, #12]
}
 800c75a:	bf00      	nop
 800c75c:	bf00      	nop
 800c75e:	e7fd      	b.n	800c75c <prvTaskExitError+0x28>
	__asm volatile
 800c760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c764:	f383 8811 	msr	BASEPRI, r3
 800c768:	f3bf 8f6f 	isb	sy
 800c76c:	f3bf 8f4f 	dsb	sy
 800c770:	60bb      	str	r3, [r7, #8]
}
 800c772:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c774:	bf00      	nop
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d0fc      	beq.n	800c776 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c77c:	bf00      	nop
 800c77e:	bf00      	nop
 800c780:	3714      	adds	r7, #20
 800c782:	46bd      	mov	sp, r7
 800c784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c788:	4770      	bx	lr
 800c78a:	bf00      	nop
 800c78c:	2000002c 	.word	0x2000002c

0800c790 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c790:	4b07      	ldr	r3, [pc, #28]	@ (800c7b0 <pxCurrentTCBConst2>)
 800c792:	6819      	ldr	r1, [r3, #0]
 800c794:	6808      	ldr	r0, [r1, #0]
 800c796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c79a:	f380 8809 	msr	PSP, r0
 800c79e:	f3bf 8f6f 	isb	sy
 800c7a2:	f04f 0000 	mov.w	r0, #0
 800c7a6:	f380 8811 	msr	BASEPRI, r0
 800c7aa:	4770      	bx	lr
 800c7ac:	f3af 8000 	nop.w

0800c7b0 <pxCurrentTCBConst2>:
 800c7b0:	20000500 	.word	0x20000500
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c7b4:	bf00      	nop
 800c7b6:	bf00      	nop

0800c7b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c7b8:	4808      	ldr	r0, [pc, #32]	@ (800c7dc <prvPortStartFirstTask+0x24>)
 800c7ba:	6800      	ldr	r0, [r0, #0]
 800c7bc:	6800      	ldr	r0, [r0, #0]
 800c7be:	f380 8808 	msr	MSP, r0
 800c7c2:	f04f 0000 	mov.w	r0, #0
 800c7c6:	f380 8814 	msr	CONTROL, r0
 800c7ca:	b662      	cpsie	i
 800c7cc:	b661      	cpsie	f
 800c7ce:	f3bf 8f4f 	dsb	sy
 800c7d2:	f3bf 8f6f 	isb	sy
 800c7d6:	df00      	svc	0
 800c7d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c7da:	bf00      	nop
 800c7dc:	e000ed08 	.word	0xe000ed08

0800c7e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b086      	sub	sp, #24
 800c7e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c7e6:	4b47      	ldr	r3, [pc, #284]	@ (800c904 <xPortStartScheduler+0x124>)
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	4a47      	ldr	r2, [pc, #284]	@ (800c908 <xPortStartScheduler+0x128>)
 800c7ec:	4293      	cmp	r3, r2
 800c7ee:	d10b      	bne.n	800c808 <xPortStartScheduler+0x28>
	__asm volatile
 800c7f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7f4:	f383 8811 	msr	BASEPRI, r3
 800c7f8:	f3bf 8f6f 	isb	sy
 800c7fc:	f3bf 8f4f 	dsb	sy
 800c800:	613b      	str	r3, [r7, #16]
}
 800c802:	bf00      	nop
 800c804:	bf00      	nop
 800c806:	e7fd      	b.n	800c804 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c808:	4b3e      	ldr	r3, [pc, #248]	@ (800c904 <xPortStartScheduler+0x124>)
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	4a3f      	ldr	r2, [pc, #252]	@ (800c90c <xPortStartScheduler+0x12c>)
 800c80e:	4293      	cmp	r3, r2
 800c810:	d10b      	bne.n	800c82a <xPortStartScheduler+0x4a>
	__asm volatile
 800c812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c816:	f383 8811 	msr	BASEPRI, r3
 800c81a:	f3bf 8f6f 	isb	sy
 800c81e:	f3bf 8f4f 	dsb	sy
 800c822:	60fb      	str	r3, [r7, #12]
}
 800c824:	bf00      	nop
 800c826:	bf00      	nop
 800c828:	e7fd      	b.n	800c826 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c82a:	4b39      	ldr	r3, [pc, #228]	@ (800c910 <xPortStartScheduler+0x130>)
 800c82c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c82e:	697b      	ldr	r3, [r7, #20]
 800c830:	781b      	ldrb	r3, [r3, #0]
 800c832:	b2db      	uxtb	r3, r3
 800c834:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c836:	697b      	ldr	r3, [r7, #20]
 800c838:	22ff      	movs	r2, #255	@ 0xff
 800c83a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c83c:	697b      	ldr	r3, [r7, #20]
 800c83e:	781b      	ldrb	r3, [r3, #0]
 800c840:	b2db      	uxtb	r3, r3
 800c842:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c844:	78fb      	ldrb	r3, [r7, #3]
 800c846:	b2db      	uxtb	r3, r3
 800c848:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c84c:	b2da      	uxtb	r2, r3
 800c84e:	4b31      	ldr	r3, [pc, #196]	@ (800c914 <xPortStartScheduler+0x134>)
 800c850:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c852:	4b31      	ldr	r3, [pc, #196]	@ (800c918 <xPortStartScheduler+0x138>)
 800c854:	2207      	movs	r2, #7
 800c856:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c858:	e009      	b.n	800c86e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c85a:	4b2f      	ldr	r3, [pc, #188]	@ (800c918 <xPortStartScheduler+0x138>)
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	3b01      	subs	r3, #1
 800c860:	4a2d      	ldr	r2, [pc, #180]	@ (800c918 <xPortStartScheduler+0x138>)
 800c862:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c864:	78fb      	ldrb	r3, [r7, #3]
 800c866:	b2db      	uxtb	r3, r3
 800c868:	005b      	lsls	r3, r3, #1
 800c86a:	b2db      	uxtb	r3, r3
 800c86c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c86e:	78fb      	ldrb	r3, [r7, #3]
 800c870:	b2db      	uxtb	r3, r3
 800c872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c876:	2b80      	cmp	r3, #128	@ 0x80
 800c878:	d0ef      	beq.n	800c85a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c87a:	4b27      	ldr	r3, [pc, #156]	@ (800c918 <xPortStartScheduler+0x138>)
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	f1c3 0307 	rsb	r3, r3, #7
 800c882:	2b04      	cmp	r3, #4
 800c884:	d00b      	beq.n	800c89e <xPortStartScheduler+0xbe>
	__asm volatile
 800c886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c88a:	f383 8811 	msr	BASEPRI, r3
 800c88e:	f3bf 8f6f 	isb	sy
 800c892:	f3bf 8f4f 	dsb	sy
 800c896:	60bb      	str	r3, [r7, #8]
}
 800c898:	bf00      	nop
 800c89a:	bf00      	nop
 800c89c:	e7fd      	b.n	800c89a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c89e:	4b1e      	ldr	r3, [pc, #120]	@ (800c918 <xPortStartScheduler+0x138>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	021b      	lsls	r3, r3, #8
 800c8a4:	4a1c      	ldr	r2, [pc, #112]	@ (800c918 <xPortStartScheduler+0x138>)
 800c8a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c8a8:	4b1b      	ldr	r3, [pc, #108]	@ (800c918 <xPortStartScheduler+0x138>)
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c8b0:	4a19      	ldr	r2, [pc, #100]	@ (800c918 <xPortStartScheduler+0x138>)
 800c8b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	b2da      	uxtb	r2, r3
 800c8b8:	697b      	ldr	r3, [r7, #20]
 800c8ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c8bc:	4b17      	ldr	r3, [pc, #92]	@ (800c91c <xPortStartScheduler+0x13c>)
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	4a16      	ldr	r2, [pc, #88]	@ (800c91c <xPortStartScheduler+0x13c>)
 800c8c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c8c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c8c8:	4b14      	ldr	r3, [pc, #80]	@ (800c91c <xPortStartScheduler+0x13c>)
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	4a13      	ldr	r2, [pc, #76]	@ (800c91c <xPortStartScheduler+0x13c>)
 800c8ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c8d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c8d4:	f000 f8da 	bl	800ca8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c8d8:	4b11      	ldr	r3, [pc, #68]	@ (800c920 <xPortStartScheduler+0x140>)
 800c8da:	2200      	movs	r2, #0
 800c8dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c8de:	f000 f8f9 	bl	800cad4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c8e2:	4b10      	ldr	r3, [pc, #64]	@ (800c924 <xPortStartScheduler+0x144>)
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	4a0f      	ldr	r2, [pc, #60]	@ (800c924 <xPortStartScheduler+0x144>)
 800c8e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c8ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c8ee:	f7ff ff63 	bl	800c7b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c8f2:	f7ff fb9d 	bl	800c030 <vTaskSwitchContext>
	prvTaskExitError();
 800c8f6:	f7ff ff1d 	bl	800c734 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c8fa:	2300      	movs	r3, #0
}
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	3718      	adds	r7, #24
 800c900:	46bd      	mov	sp, r7
 800c902:	bd80      	pop	{r7, pc}
 800c904:	e000ed00 	.word	0xe000ed00
 800c908:	410fc271 	.word	0x410fc271
 800c90c:	410fc270 	.word	0x410fc270
 800c910:	e000e400 	.word	0xe000e400
 800c914:	2000062c 	.word	0x2000062c
 800c918:	20000630 	.word	0x20000630
 800c91c:	e000ed20 	.word	0xe000ed20
 800c920:	2000002c 	.word	0x2000002c
 800c924:	e000ef34 	.word	0xe000ef34

0800c928 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c928:	b480      	push	{r7}
 800c92a:	b083      	sub	sp, #12
 800c92c:	af00      	add	r7, sp, #0
	__asm volatile
 800c92e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c932:	f383 8811 	msr	BASEPRI, r3
 800c936:	f3bf 8f6f 	isb	sy
 800c93a:	f3bf 8f4f 	dsb	sy
 800c93e:	607b      	str	r3, [r7, #4]
}
 800c940:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c942:	4b10      	ldr	r3, [pc, #64]	@ (800c984 <vPortEnterCritical+0x5c>)
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	3301      	adds	r3, #1
 800c948:	4a0e      	ldr	r2, [pc, #56]	@ (800c984 <vPortEnterCritical+0x5c>)
 800c94a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c94c:	4b0d      	ldr	r3, [pc, #52]	@ (800c984 <vPortEnterCritical+0x5c>)
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	2b01      	cmp	r3, #1
 800c952:	d110      	bne.n	800c976 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c954:	4b0c      	ldr	r3, [pc, #48]	@ (800c988 <vPortEnterCritical+0x60>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	b2db      	uxtb	r3, r3
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d00b      	beq.n	800c976 <vPortEnterCritical+0x4e>
	__asm volatile
 800c95e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c962:	f383 8811 	msr	BASEPRI, r3
 800c966:	f3bf 8f6f 	isb	sy
 800c96a:	f3bf 8f4f 	dsb	sy
 800c96e:	603b      	str	r3, [r7, #0]
}
 800c970:	bf00      	nop
 800c972:	bf00      	nop
 800c974:	e7fd      	b.n	800c972 <vPortEnterCritical+0x4a>
	}
}
 800c976:	bf00      	nop
 800c978:	370c      	adds	r7, #12
 800c97a:	46bd      	mov	sp, r7
 800c97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c980:	4770      	bx	lr
 800c982:	bf00      	nop
 800c984:	2000002c 	.word	0x2000002c
 800c988:	e000ed04 	.word	0xe000ed04

0800c98c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c98c:	b480      	push	{r7}
 800c98e:	b083      	sub	sp, #12
 800c990:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c992:	4b12      	ldr	r3, [pc, #72]	@ (800c9dc <vPortExitCritical+0x50>)
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d10b      	bne.n	800c9b2 <vPortExitCritical+0x26>
	__asm volatile
 800c99a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c99e:	f383 8811 	msr	BASEPRI, r3
 800c9a2:	f3bf 8f6f 	isb	sy
 800c9a6:	f3bf 8f4f 	dsb	sy
 800c9aa:	607b      	str	r3, [r7, #4]
}
 800c9ac:	bf00      	nop
 800c9ae:	bf00      	nop
 800c9b0:	e7fd      	b.n	800c9ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c9b2:	4b0a      	ldr	r3, [pc, #40]	@ (800c9dc <vPortExitCritical+0x50>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	3b01      	subs	r3, #1
 800c9b8:	4a08      	ldr	r2, [pc, #32]	@ (800c9dc <vPortExitCritical+0x50>)
 800c9ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c9bc:	4b07      	ldr	r3, [pc, #28]	@ (800c9dc <vPortExitCritical+0x50>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d105      	bne.n	800c9d0 <vPortExitCritical+0x44>
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	f383 8811 	msr	BASEPRI, r3
}
 800c9ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c9d0:	bf00      	nop
 800c9d2:	370c      	adds	r7, #12
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9da:	4770      	bx	lr
 800c9dc:	2000002c 	.word	0x2000002c

0800c9e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c9e0:	f3ef 8009 	mrs	r0, PSP
 800c9e4:	f3bf 8f6f 	isb	sy
 800c9e8:	4b15      	ldr	r3, [pc, #84]	@ (800ca40 <pxCurrentTCBConst>)
 800c9ea:	681a      	ldr	r2, [r3, #0]
 800c9ec:	f01e 0f10 	tst.w	lr, #16
 800c9f0:	bf08      	it	eq
 800c9f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c9f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9fa:	6010      	str	r0, [r2, #0]
 800c9fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ca00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ca04:	f380 8811 	msr	BASEPRI, r0
 800ca08:	f3bf 8f4f 	dsb	sy
 800ca0c:	f3bf 8f6f 	isb	sy
 800ca10:	f7ff fb0e 	bl	800c030 <vTaskSwitchContext>
 800ca14:	f04f 0000 	mov.w	r0, #0
 800ca18:	f380 8811 	msr	BASEPRI, r0
 800ca1c:	bc09      	pop	{r0, r3}
 800ca1e:	6819      	ldr	r1, [r3, #0]
 800ca20:	6808      	ldr	r0, [r1, #0]
 800ca22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca26:	f01e 0f10 	tst.w	lr, #16
 800ca2a:	bf08      	it	eq
 800ca2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ca30:	f380 8809 	msr	PSP, r0
 800ca34:	f3bf 8f6f 	isb	sy
 800ca38:	4770      	bx	lr
 800ca3a:	bf00      	nop
 800ca3c:	f3af 8000 	nop.w

0800ca40 <pxCurrentTCBConst>:
 800ca40:	20000500 	.word	0x20000500
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ca44:	bf00      	nop
 800ca46:	bf00      	nop

0800ca48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b082      	sub	sp, #8
 800ca4c:	af00      	add	r7, sp, #0
	__asm volatile
 800ca4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca52:	f383 8811 	msr	BASEPRI, r3
 800ca56:	f3bf 8f6f 	isb	sy
 800ca5a:	f3bf 8f4f 	dsb	sy
 800ca5e:	607b      	str	r3, [r7, #4]
}
 800ca60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ca62:	f7ff fa2b 	bl	800bebc <xTaskIncrementTick>
 800ca66:	4603      	mov	r3, r0
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d003      	beq.n	800ca74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ca6c:	4b06      	ldr	r3, [pc, #24]	@ (800ca88 <xPortSysTickHandler+0x40>)
 800ca6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ca72:	601a      	str	r2, [r3, #0]
 800ca74:	2300      	movs	r3, #0
 800ca76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	f383 8811 	msr	BASEPRI, r3
}
 800ca7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ca80:	bf00      	nop
 800ca82:	3708      	adds	r7, #8
 800ca84:	46bd      	mov	sp, r7
 800ca86:	bd80      	pop	{r7, pc}
 800ca88:	e000ed04 	.word	0xe000ed04

0800ca8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ca8c:	b480      	push	{r7}
 800ca8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ca90:	4b0b      	ldr	r3, [pc, #44]	@ (800cac0 <vPortSetupTimerInterrupt+0x34>)
 800ca92:	2200      	movs	r2, #0
 800ca94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ca96:	4b0b      	ldr	r3, [pc, #44]	@ (800cac4 <vPortSetupTimerInterrupt+0x38>)
 800ca98:	2200      	movs	r2, #0
 800ca9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ca9c:	4b0a      	ldr	r3, [pc, #40]	@ (800cac8 <vPortSetupTimerInterrupt+0x3c>)
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	4a0a      	ldr	r2, [pc, #40]	@ (800cacc <vPortSetupTimerInterrupt+0x40>)
 800caa2:	fba2 2303 	umull	r2, r3, r2, r3
 800caa6:	099b      	lsrs	r3, r3, #6
 800caa8:	4a09      	ldr	r2, [pc, #36]	@ (800cad0 <vPortSetupTimerInterrupt+0x44>)
 800caaa:	3b01      	subs	r3, #1
 800caac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800caae:	4b04      	ldr	r3, [pc, #16]	@ (800cac0 <vPortSetupTimerInterrupt+0x34>)
 800cab0:	2207      	movs	r2, #7
 800cab2:	601a      	str	r2, [r3, #0]
}
 800cab4:	bf00      	nop
 800cab6:	46bd      	mov	sp, r7
 800cab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cabc:	4770      	bx	lr
 800cabe:	bf00      	nop
 800cac0:	e000e010 	.word	0xe000e010
 800cac4:	e000e018 	.word	0xe000e018
 800cac8:	20000000 	.word	0x20000000
 800cacc:	10624dd3 	.word	0x10624dd3
 800cad0:	e000e014 	.word	0xe000e014

0800cad4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cad4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800cae4 <vPortEnableVFP+0x10>
 800cad8:	6801      	ldr	r1, [r0, #0]
 800cada:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800cade:	6001      	str	r1, [r0, #0]
 800cae0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cae2:	bf00      	nop
 800cae4:	e000ed88 	.word	0xe000ed88

0800cae8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cae8:	b480      	push	{r7}
 800caea:	b085      	sub	sp, #20
 800caec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800caee:	f3ef 8305 	mrs	r3, IPSR
 800caf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	2b0f      	cmp	r3, #15
 800caf8:	d915      	bls.n	800cb26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cafa:	4a18      	ldr	r2, [pc, #96]	@ (800cb5c <vPortValidateInterruptPriority+0x74>)
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	4413      	add	r3, r2
 800cb00:	781b      	ldrb	r3, [r3, #0]
 800cb02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cb04:	4b16      	ldr	r3, [pc, #88]	@ (800cb60 <vPortValidateInterruptPriority+0x78>)
 800cb06:	781b      	ldrb	r3, [r3, #0]
 800cb08:	7afa      	ldrb	r2, [r7, #11]
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	d20b      	bcs.n	800cb26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800cb0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb12:	f383 8811 	msr	BASEPRI, r3
 800cb16:	f3bf 8f6f 	isb	sy
 800cb1a:	f3bf 8f4f 	dsb	sy
 800cb1e:	607b      	str	r3, [r7, #4]
}
 800cb20:	bf00      	nop
 800cb22:	bf00      	nop
 800cb24:	e7fd      	b.n	800cb22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cb26:	4b0f      	ldr	r3, [pc, #60]	@ (800cb64 <vPortValidateInterruptPriority+0x7c>)
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800cb2e:	4b0e      	ldr	r3, [pc, #56]	@ (800cb68 <vPortValidateInterruptPriority+0x80>)
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	429a      	cmp	r2, r3
 800cb34:	d90b      	bls.n	800cb4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800cb36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb3a:	f383 8811 	msr	BASEPRI, r3
 800cb3e:	f3bf 8f6f 	isb	sy
 800cb42:	f3bf 8f4f 	dsb	sy
 800cb46:	603b      	str	r3, [r7, #0]
}
 800cb48:	bf00      	nop
 800cb4a:	bf00      	nop
 800cb4c:	e7fd      	b.n	800cb4a <vPortValidateInterruptPriority+0x62>
	}
 800cb4e:	bf00      	nop
 800cb50:	3714      	adds	r7, #20
 800cb52:	46bd      	mov	sp, r7
 800cb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb58:	4770      	bx	lr
 800cb5a:	bf00      	nop
 800cb5c:	e000e3f0 	.word	0xe000e3f0
 800cb60:	2000062c 	.word	0x2000062c
 800cb64:	e000ed0c 	.word	0xe000ed0c
 800cb68:	20000630 	.word	0x20000630

0800cb6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b08a      	sub	sp, #40	@ 0x28
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cb74:	2300      	movs	r3, #0
 800cb76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cb78:	f7ff f8d2 	bl	800bd20 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cb7c:	4b5c      	ldr	r3, [pc, #368]	@ (800ccf0 <pvPortMalloc+0x184>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d101      	bne.n	800cb88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cb84:	f000 f924 	bl	800cdd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cb88:	4b5a      	ldr	r3, [pc, #360]	@ (800ccf4 <pvPortMalloc+0x188>)
 800cb8a:	681a      	ldr	r2, [r3, #0]
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	4013      	ands	r3, r2
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	f040 8095 	bne.w	800ccc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d01e      	beq.n	800cbda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800cb9c:	2208      	movs	r2, #8
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	4413      	add	r3, r2
 800cba2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	f003 0307 	and.w	r3, r3, #7
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d015      	beq.n	800cbda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	f023 0307 	bic.w	r3, r3, #7
 800cbb4:	3308      	adds	r3, #8
 800cbb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	f003 0307 	and.w	r3, r3, #7
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d00b      	beq.n	800cbda <pvPortMalloc+0x6e>
	__asm volatile
 800cbc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbc6:	f383 8811 	msr	BASEPRI, r3
 800cbca:	f3bf 8f6f 	isb	sy
 800cbce:	f3bf 8f4f 	dsb	sy
 800cbd2:	617b      	str	r3, [r7, #20]
}
 800cbd4:	bf00      	nop
 800cbd6:	bf00      	nop
 800cbd8:	e7fd      	b.n	800cbd6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d06f      	beq.n	800ccc0 <pvPortMalloc+0x154>
 800cbe0:	4b45      	ldr	r3, [pc, #276]	@ (800ccf8 <pvPortMalloc+0x18c>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	687a      	ldr	r2, [r7, #4]
 800cbe6:	429a      	cmp	r2, r3
 800cbe8:	d86a      	bhi.n	800ccc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cbea:	4b44      	ldr	r3, [pc, #272]	@ (800ccfc <pvPortMalloc+0x190>)
 800cbec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cbee:	4b43      	ldr	r3, [pc, #268]	@ (800ccfc <pvPortMalloc+0x190>)
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cbf4:	e004      	b.n	800cc00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800cbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbf8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cbfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cc00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc02:	685b      	ldr	r3, [r3, #4]
 800cc04:	687a      	ldr	r2, [r7, #4]
 800cc06:	429a      	cmp	r2, r3
 800cc08:	d903      	bls.n	800cc12 <pvPortMalloc+0xa6>
 800cc0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d1f1      	bne.n	800cbf6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cc12:	4b37      	ldr	r3, [pc, #220]	@ (800ccf0 <pvPortMalloc+0x184>)
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	d051      	beq.n	800ccc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cc1c:	6a3b      	ldr	r3, [r7, #32]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	2208      	movs	r2, #8
 800cc22:	4413      	add	r3, r2
 800cc24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cc26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc28:	681a      	ldr	r2, [r3, #0]
 800cc2a:	6a3b      	ldr	r3, [r7, #32]
 800cc2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cc2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc30:	685a      	ldr	r2, [r3, #4]
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	1ad2      	subs	r2, r2, r3
 800cc36:	2308      	movs	r3, #8
 800cc38:	005b      	lsls	r3, r3, #1
 800cc3a:	429a      	cmp	r2, r3
 800cc3c:	d920      	bls.n	800cc80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cc3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	4413      	add	r3, r2
 800cc44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cc46:	69bb      	ldr	r3, [r7, #24]
 800cc48:	f003 0307 	and.w	r3, r3, #7
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d00b      	beq.n	800cc68 <pvPortMalloc+0xfc>
	__asm volatile
 800cc50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc54:	f383 8811 	msr	BASEPRI, r3
 800cc58:	f3bf 8f6f 	isb	sy
 800cc5c:	f3bf 8f4f 	dsb	sy
 800cc60:	613b      	str	r3, [r7, #16]
}
 800cc62:	bf00      	nop
 800cc64:	bf00      	nop
 800cc66:	e7fd      	b.n	800cc64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cc68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc6a:	685a      	ldr	r2, [r3, #4]
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	1ad2      	subs	r2, r2, r3
 800cc70:	69bb      	ldr	r3, [r7, #24]
 800cc72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cc74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc76:	687a      	ldr	r2, [r7, #4]
 800cc78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cc7a:	69b8      	ldr	r0, [r7, #24]
 800cc7c:	f000 f90a 	bl	800ce94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cc80:	4b1d      	ldr	r3, [pc, #116]	@ (800ccf8 <pvPortMalloc+0x18c>)
 800cc82:	681a      	ldr	r2, [r3, #0]
 800cc84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc86:	685b      	ldr	r3, [r3, #4]
 800cc88:	1ad3      	subs	r3, r2, r3
 800cc8a:	4a1b      	ldr	r2, [pc, #108]	@ (800ccf8 <pvPortMalloc+0x18c>)
 800cc8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cc8e:	4b1a      	ldr	r3, [pc, #104]	@ (800ccf8 <pvPortMalloc+0x18c>)
 800cc90:	681a      	ldr	r2, [r3, #0]
 800cc92:	4b1b      	ldr	r3, [pc, #108]	@ (800cd00 <pvPortMalloc+0x194>)
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	429a      	cmp	r2, r3
 800cc98:	d203      	bcs.n	800cca2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cc9a:	4b17      	ldr	r3, [pc, #92]	@ (800ccf8 <pvPortMalloc+0x18c>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	4a18      	ldr	r2, [pc, #96]	@ (800cd00 <pvPortMalloc+0x194>)
 800cca0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cca4:	685a      	ldr	r2, [r3, #4]
 800cca6:	4b13      	ldr	r3, [pc, #76]	@ (800ccf4 <pvPortMalloc+0x188>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	431a      	orrs	r2, r3
 800ccac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ccb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ccb6:	4b13      	ldr	r3, [pc, #76]	@ (800cd04 <pvPortMalloc+0x198>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	3301      	adds	r3, #1
 800ccbc:	4a11      	ldr	r2, [pc, #68]	@ (800cd04 <pvPortMalloc+0x198>)
 800ccbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ccc0:	f7ff f83c 	bl	800bd3c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ccc4:	69fb      	ldr	r3, [r7, #28]
 800ccc6:	f003 0307 	and.w	r3, r3, #7
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d00b      	beq.n	800cce6 <pvPortMalloc+0x17a>
	__asm volatile
 800ccce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccd2:	f383 8811 	msr	BASEPRI, r3
 800ccd6:	f3bf 8f6f 	isb	sy
 800ccda:	f3bf 8f4f 	dsb	sy
 800ccde:	60fb      	str	r3, [r7, #12]
}
 800cce0:	bf00      	nop
 800cce2:	bf00      	nop
 800cce4:	e7fd      	b.n	800cce2 <pvPortMalloc+0x176>
	return pvReturn;
 800cce6:	69fb      	ldr	r3, [r7, #28]
}
 800cce8:	4618      	mov	r0, r3
 800ccea:	3728      	adds	r7, #40	@ 0x28
 800ccec:	46bd      	mov	sp, r7
 800ccee:	bd80      	pop	{r7, pc}
 800ccf0:	2000423c 	.word	0x2000423c
 800ccf4:	20004250 	.word	0x20004250
 800ccf8:	20004240 	.word	0x20004240
 800ccfc:	20004234 	.word	0x20004234
 800cd00:	20004244 	.word	0x20004244
 800cd04:	20004248 	.word	0x20004248

0800cd08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b086      	sub	sp, #24
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d04f      	beq.n	800cdba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cd1a:	2308      	movs	r3, #8
 800cd1c:	425b      	negs	r3, r3
 800cd1e:	697a      	ldr	r2, [r7, #20]
 800cd20:	4413      	add	r3, r2
 800cd22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cd24:	697b      	ldr	r3, [r7, #20]
 800cd26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cd28:	693b      	ldr	r3, [r7, #16]
 800cd2a:	685a      	ldr	r2, [r3, #4]
 800cd2c:	4b25      	ldr	r3, [pc, #148]	@ (800cdc4 <vPortFree+0xbc>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	4013      	ands	r3, r2
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d10b      	bne.n	800cd4e <vPortFree+0x46>
	__asm volatile
 800cd36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd3a:	f383 8811 	msr	BASEPRI, r3
 800cd3e:	f3bf 8f6f 	isb	sy
 800cd42:	f3bf 8f4f 	dsb	sy
 800cd46:	60fb      	str	r3, [r7, #12]
}
 800cd48:	bf00      	nop
 800cd4a:	bf00      	nop
 800cd4c:	e7fd      	b.n	800cd4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cd4e:	693b      	ldr	r3, [r7, #16]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d00b      	beq.n	800cd6e <vPortFree+0x66>
	__asm volatile
 800cd56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd5a:	f383 8811 	msr	BASEPRI, r3
 800cd5e:	f3bf 8f6f 	isb	sy
 800cd62:	f3bf 8f4f 	dsb	sy
 800cd66:	60bb      	str	r3, [r7, #8]
}
 800cd68:	bf00      	nop
 800cd6a:	bf00      	nop
 800cd6c:	e7fd      	b.n	800cd6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	685a      	ldr	r2, [r3, #4]
 800cd72:	4b14      	ldr	r3, [pc, #80]	@ (800cdc4 <vPortFree+0xbc>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	4013      	ands	r3, r2
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d01e      	beq.n	800cdba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d11a      	bne.n	800cdba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cd84:	693b      	ldr	r3, [r7, #16]
 800cd86:	685a      	ldr	r2, [r3, #4]
 800cd88:	4b0e      	ldr	r3, [pc, #56]	@ (800cdc4 <vPortFree+0xbc>)
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	43db      	mvns	r3, r3
 800cd8e:	401a      	ands	r2, r3
 800cd90:	693b      	ldr	r3, [r7, #16]
 800cd92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cd94:	f7fe ffc4 	bl	800bd20 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cd98:	693b      	ldr	r3, [r7, #16]
 800cd9a:	685a      	ldr	r2, [r3, #4]
 800cd9c:	4b0a      	ldr	r3, [pc, #40]	@ (800cdc8 <vPortFree+0xc0>)
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	4413      	add	r3, r2
 800cda2:	4a09      	ldr	r2, [pc, #36]	@ (800cdc8 <vPortFree+0xc0>)
 800cda4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cda6:	6938      	ldr	r0, [r7, #16]
 800cda8:	f000 f874 	bl	800ce94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cdac:	4b07      	ldr	r3, [pc, #28]	@ (800cdcc <vPortFree+0xc4>)
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	3301      	adds	r3, #1
 800cdb2:	4a06      	ldr	r2, [pc, #24]	@ (800cdcc <vPortFree+0xc4>)
 800cdb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cdb6:	f7fe ffc1 	bl	800bd3c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cdba:	bf00      	nop
 800cdbc:	3718      	adds	r7, #24
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}
 800cdc2:	bf00      	nop
 800cdc4:	20004250 	.word	0x20004250
 800cdc8:	20004240 	.word	0x20004240
 800cdcc:	2000424c 	.word	0x2000424c

0800cdd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cdd0:	b480      	push	{r7}
 800cdd2:	b085      	sub	sp, #20
 800cdd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cdd6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800cdda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cddc:	4b27      	ldr	r3, [pc, #156]	@ (800ce7c <prvHeapInit+0xac>)
 800cdde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	f003 0307 	and.w	r3, r3, #7
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d00c      	beq.n	800ce04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	3307      	adds	r3, #7
 800cdee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	f023 0307 	bic.w	r3, r3, #7
 800cdf6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cdf8:	68ba      	ldr	r2, [r7, #8]
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	1ad3      	subs	r3, r2, r3
 800cdfe:	4a1f      	ldr	r2, [pc, #124]	@ (800ce7c <prvHeapInit+0xac>)
 800ce00:	4413      	add	r3, r2
 800ce02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ce08:	4a1d      	ldr	r2, [pc, #116]	@ (800ce80 <prvHeapInit+0xb0>)
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ce0e:	4b1c      	ldr	r3, [pc, #112]	@ (800ce80 <prvHeapInit+0xb0>)
 800ce10:	2200      	movs	r2, #0
 800ce12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	68ba      	ldr	r2, [r7, #8]
 800ce18:	4413      	add	r3, r2
 800ce1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ce1c:	2208      	movs	r2, #8
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	1a9b      	subs	r3, r3, r2
 800ce22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	f023 0307 	bic.w	r3, r3, #7
 800ce2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	4a15      	ldr	r2, [pc, #84]	@ (800ce84 <prvHeapInit+0xb4>)
 800ce30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ce32:	4b14      	ldr	r3, [pc, #80]	@ (800ce84 <prvHeapInit+0xb4>)
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	2200      	movs	r2, #0
 800ce38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ce3a:	4b12      	ldr	r3, [pc, #72]	@ (800ce84 <prvHeapInit+0xb4>)
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	2200      	movs	r2, #0
 800ce40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ce46:	683b      	ldr	r3, [r7, #0]
 800ce48:	68fa      	ldr	r2, [r7, #12]
 800ce4a:	1ad2      	subs	r2, r2, r3
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ce50:	4b0c      	ldr	r3, [pc, #48]	@ (800ce84 <prvHeapInit+0xb4>)
 800ce52:	681a      	ldr	r2, [r3, #0]
 800ce54:	683b      	ldr	r3, [r7, #0]
 800ce56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ce58:	683b      	ldr	r3, [r7, #0]
 800ce5a:	685b      	ldr	r3, [r3, #4]
 800ce5c:	4a0a      	ldr	r2, [pc, #40]	@ (800ce88 <prvHeapInit+0xb8>)
 800ce5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ce60:	683b      	ldr	r3, [r7, #0]
 800ce62:	685b      	ldr	r3, [r3, #4]
 800ce64:	4a09      	ldr	r2, [pc, #36]	@ (800ce8c <prvHeapInit+0xbc>)
 800ce66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ce68:	4b09      	ldr	r3, [pc, #36]	@ (800ce90 <prvHeapInit+0xc0>)
 800ce6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ce6e:	601a      	str	r2, [r3, #0]
}
 800ce70:	bf00      	nop
 800ce72:	3714      	adds	r7, #20
 800ce74:	46bd      	mov	sp, r7
 800ce76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce7a:	4770      	bx	lr
 800ce7c:	20000634 	.word	0x20000634
 800ce80:	20004234 	.word	0x20004234
 800ce84:	2000423c 	.word	0x2000423c
 800ce88:	20004244 	.word	0x20004244
 800ce8c:	20004240 	.word	0x20004240
 800ce90:	20004250 	.word	0x20004250

0800ce94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ce94:	b480      	push	{r7}
 800ce96:	b085      	sub	sp, #20
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ce9c:	4b28      	ldr	r3, [pc, #160]	@ (800cf40 <prvInsertBlockIntoFreeList+0xac>)
 800ce9e:	60fb      	str	r3, [r7, #12]
 800cea0:	e002      	b.n	800cea8 <prvInsertBlockIntoFreeList+0x14>
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	60fb      	str	r3, [r7, #12]
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	687a      	ldr	r2, [r7, #4]
 800ceae:	429a      	cmp	r2, r3
 800ceb0:	d8f7      	bhi.n	800cea2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	685b      	ldr	r3, [r3, #4]
 800ceba:	68ba      	ldr	r2, [r7, #8]
 800cebc:	4413      	add	r3, r2
 800cebe:	687a      	ldr	r2, [r7, #4]
 800cec0:	429a      	cmp	r2, r3
 800cec2:	d108      	bne.n	800ced6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	685a      	ldr	r2, [r3, #4]
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	685b      	ldr	r3, [r3, #4]
 800cecc:	441a      	add	r2, r3
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	685b      	ldr	r3, [r3, #4]
 800cede:	68ba      	ldr	r2, [r7, #8]
 800cee0:	441a      	add	r2, r3
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	429a      	cmp	r2, r3
 800cee8:	d118      	bne.n	800cf1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	681a      	ldr	r2, [r3, #0]
 800ceee:	4b15      	ldr	r3, [pc, #84]	@ (800cf44 <prvInsertBlockIntoFreeList+0xb0>)
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	429a      	cmp	r2, r3
 800cef4:	d00d      	beq.n	800cf12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	685a      	ldr	r2, [r3, #4]
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	685b      	ldr	r3, [r3, #4]
 800cf00:	441a      	add	r2, r3
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	681a      	ldr	r2, [r3, #0]
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	601a      	str	r2, [r3, #0]
 800cf10:	e008      	b.n	800cf24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cf12:	4b0c      	ldr	r3, [pc, #48]	@ (800cf44 <prvInsertBlockIntoFreeList+0xb0>)
 800cf14:	681a      	ldr	r2, [r3, #0]
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	601a      	str	r2, [r3, #0]
 800cf1a:	e003      	b.n	800cf24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	681a      	ldr	r2, [r3, #0]
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cf24:	68fa      	ldr	r2, [r7, #12]
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	429a      	cmp	r2, r3
 800cf2a:	d002      	beq.n	800cf32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	687a      	ldr	r2, [r7, #4]
 800cf30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cf32:	bf00      	nop
 800cf34:	3714      	adds	r7, #20
 800cf36:	46bd      	mov	sp, r7
 800cf38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf3c:	4770      	bx	lr
 800cf3e:	bf00      	nop
 800cf40:	20004234 	.word	0x20004234
 800cf44:	2000423c 	.word	0x2000423c

0800cf48 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800cf4c:	2201      	movs	r2, #1
 800cf4e:	490e      	ldr	r1, [pc, #56]	@ (800cf88 <MX_USB_HOST_Init+0x40>)
 800cf50:	480e      	ldr	r0, [pc, #56]	@ (800cf8c <MX_USB_HOST_Init+0x44>)
 800cf52:	f7fb feb9 	bl	8008cc8 <USBH_Init>
 800cf56:	4603      	mov	r3, r0
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d001      	beq.n	800cf60 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800cf5c:	f7f4 f9f2 	bl	8001344 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800cf60:	490b      	ldr	r1, [pc, #44]	@ (800cf90 <MX_USB_HOST_Init+0x48>)
 800cf62:	480a      	ldr	r0, [pc, #40]	@ (800cf8c <MX_USB_HOST_Init+0x44>)
 800cf64:	f7fb ff83 	bl	8008e6e <USBH_RegisterClass>
 800cf68:	4603      	mov	r3, r0
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d001      	beq.n	800cf72 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800cf6e:	f7f4 f9e9 	bl	8001344 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800cf72:	4806      	ldr	r0, [pc, #24]	@ (800cf8c <MX_USB_HOST_Init+0x44>)
 800cf74:	f7fc f807 	bl	8008f86 <USBH_Start>
 800cf78:	4603      	mov	r3, r0
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d001      	beq.n	800cf82 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800cf7e:	f7f4 f9e1 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800cf82:	bf00      	nop
 800cf84:	bd80      	pop	{r7, pc}
 800cf86:	bf00      	nop
 800cf88:	0800cf95 	.word	0x0800cf95
 800cf8c:	20004254 	.word	0x20004254
 800cf90:	2000000c 	.word	0x2000000c

0800cf94 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800cf94:	b480      	push	{r7}
 800cf96:	b083      	sub	sp, #12
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
 800cf9c:	460b      	mov	r3, r1
 800cf9e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800cfa0:	78fb      	ldrb	r3, [r7, #3]
 800cfa2:	3b01      	subs	r3, #1
 800cfa4:	2b04      	cmp	r3, #4
 800cfa6:	d819      	bhi.n	800cfdc <USBH_UserProcess+0x48>
 800cfa8:	a201      	add	r2, pc, #4	@ (adr r2, 800cfb0 <USBH_UserProcess+0x1c>)
 800cfaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfae:	bf00      	nop
 800cfb0:	0800cfdd 	.word	0x0800cfdd
 800cfb4:	0800cfcd 	.word	0x0800cfcd
 800cfb8:	0800cfdd 	.word	0x0800cfdd
 800cfbc:	0800cfd5 	.word	0x0800cfd5
 800cfc0:	0800cfc5 	.word	0x0800cfc5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800cfc4:	4b09      	ldr	r3, [pc, #36]	@ (800cfec <USBH_UserProcess+0x58>)
 800cfc6:	2203      	movs	r2, #3
 800cfc8:	701a      	strb	r2, [r3, #0]
  break;
 800cfca:	e008      	b.n	800cfde <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800cfcc:	4b07      	ldr	r3, [pc, #28]	@ (800cfec <USBH_UserProcess+0x58>)
 800cfce:	2202      	movs	r2, #2
 800cfd0:	701a      	strb	r2, [r3, #0]
  break;
 800cfd2:	e004      	b.n	800cfde <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800cfd4:	4b05      	ldr	r3, [pc, #20]	@ (800cfec <USBH_UserProcess+0x58>)
 800cfd6:	2201      	movs	r2, #1
 800cfd8:	701a      	strb	r2, [r3, #0]
  break;
 800cfda:	e000      	b.n	800cfde <USBH_UserProcess+0x4a>

  default:
  break;
 800cfdc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800cfde:	bf00      	nop
 800cfe0:	370c      	adds	r7, #12
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe8:	4770      	bx	lr
 800cfea:	bf00      	nop
 800cfec:	20004638 	.word	0x20004638

0800cff0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b08a      	sub	sp, #40	@ 0x28
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cff8:	f107 0314 	add.w	r3, r7, #20
 800cffc:	2200      	movs	r2, #0
 800cffe:	601a      	str	r2, [r3, #0]
 800d000:	605a      	str	r2, [r3, #4]
 800d002:	609a      	str	r2, [r3, #8]
 800d004:	60da      	str	r2, [r3, #12]
 800d006:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d010:	d147      	bne.n	800d0a2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d012:	2300      	movs	r3, #0
 800d014:	613b      	str	r3, [r7, #16]
 800d016:	4b25      	ldr	r3, [pc, #148]	@ (800d0ac <HAL_HCD_MspInit+0xbc>)
 800d018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d01a:	4a24      	ldr	r2, [pc, #144]	@ (800d0ac <HAL_HCD_MspInit+0xbc>)
 800d01c:	f043 0301 	orr.w	r3, r3, #1
 800d020:	6313      	str	r3, [r2, #48]	@ 0x30
 800d022:	4b22      	ldr	r3, [pc, #136]	@ (800d0ac <HAL_HCD_MspInit+0xbc>)
 800d024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d026:	f003 0301 	and.w	r3, r3, #1
 800d02a:	613b      	str	r3, [r7, #16]
 800d02c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d02e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d032:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d034:	2300      	movs	r3, #0
 800d036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d038:	2300      	movs	r3, #0
 800d03a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d03c:	f107 0314 	add.w	r3, r7, #20
 800d040:	4619      	mov	r1, r3
 800d042:	481b      	ldr	r0, [pc, #108]	@ (800d0b0 <HAL_HCD_MspInit+0xc0>)
 800d044:	f7f4 fe4c 	bl	8001ce0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d048:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800d04c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d04e:	2302      	movs	r3, #2
 800d050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d052:	2300      	movs	r3, #0
 800d054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d056:	2300      	movs	r3, #0
 800d058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d05a:	230a      	movs	r3, #10
 800d05c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d05e:	f107 0314 	add.w	r3, r7, #20
 800d062:	4619      	mov	r1, r3
 800d064:	4812      	ldr	r0, [pc, #72]	@ (800d0b0 <HAL_HCD_MspInit+0xc0>)
 800d066:	f7f4 fe3b 	bl	8001ce0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d06a:	4b10      	ldr	r3, [pc, #64]	@ (800d0ac <HAL_HCD_MspInit+0xbc>)
 800d06c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d06e:	4a0f      	ldr	r2, [pc, #60]	@ (800d0ac <HAL_HCD_MspInit+0xbc>)
 800d070:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d074:	6353      	str	r3, [r2, #52]	@ 0x34
 800d076:	2300      	movs	r3, #0
 800d078:	60fb      	str	r3, [r7, #12]
 800d07a:	4b0c      	ldr	r3, [pc, #48]	@ (800d0ac <HAL_HCD_MspInit+0xbc>)
 800d07c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d07e:	4a0b      	ldr	r2, [pc, #44]	@ (800d0ac <HAL_HCD_MspInit+0xbc>)
 800d080:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d084:	6453      	str	r3, [r2, #68]	@ 0x44
 800d086:	4b09      	ldr	r3, [pc, #36]	@ (800d0ac <HAL_HCD_MspInit+0xbc>)
 800d088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d08a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d08e:	60fb      	str	r3, [r7, #12]
 800d090:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800d092:	2200      	movs	r2, #0
 800d094:	2105      	movs	r1, #5
 800d096:	2043      	movs	r0, #67	@ 0x43
 800d098:	f7f4 fdeb 	bl	8001c72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d09c:	2043      	movs	r0, #67	@ 0x43
 800d09e:	f7f4 fe04 	bl	8001caa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d0a2:	bf00      	nop
 800d0a4:	3728      	adds	r7, #40	@ 0x28
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	bd80      	pop	{r7, pc}
 800d0aa:	bf00      	nop
 800d0ac:	40023800 	.word	0x40023800
 800d0b0:	40020000 	.word	0x40020000

0800d0b4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b082      	sub	sp, #8
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f7fc fb97 	bl	80097f6 <USBH_LL_IncTimer>
}
 800d0c8:	bf00      	nop
 800d0ca:	3708      	adds	r7, #8
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bd80      	pop	{r7, pc}

0800d0d0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	b082      	sub	sp, #8
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d0de:	4618      	mov	r0, r3
 800d0e0:	f7fc fbd7 	bl	8009892 <USBH_LL_Connect>
}
 800d0e4:	bf00      	nop
 800d0e6:	3708      	adds	r7, #8
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	bd80      	pop	{r7, pc}

0800d0ec <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b082      	sub	sp, #8
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	f7fc fbe4 	bl	80098c8 <USBH_LL_Disconnect>
}
 800d100:	bf00      	nop
 800d102:	3708      	adds	r7, #8
 800d104:	46bd      	mov	sp, r7
 800d106:	bd80      	pop	{r7, pc}

0800d108 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b082      	sub	sp, #8
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
 800d110:	460b      	mov	r3, r1
 800d112:	70fb      	strb	r3, [r7, #3]
 800d114:	4613      	mov	r3, r2
 800d116:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d11e:	4618      	mov	r0, r3
 800d120:	f7fc fc38 	bl	8009994 <USBH_LL_NotifyURBChange>
#endif
}
 800d124:	bf00      	nop
 800d126:	3708      	adds	r7, #8
 800d128:	46bd      	mov	sp, r7
 800d12a:	bd80      	pop	{r7, pc}

0800d12c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d12c:	b580      	push	{r7, lr}
 800d12e:	b082      	sub	sp, #8
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d13a:	4618      	mov	r0, r3
 800d13c:	f7fc fb85 	bl	800984a <USBH_LL_PortEnabled>
}
 800d140:	bf00      	nop
 800d142:	3708      	adds	r7, #8
 800d144:	46bd      	mov	sp, r7
 800d146:	bd80      	pop	{r7, pc}

0800d148 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b082      	sub	sp, #8
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d156:	4618      	mov	r0, r3
 800d158:	f7fc fb89 	bl	800986e <USBH_LL_PortDisabled>
}
 800d15c:	bf00      	nop
 800d15e:	3708      	adds	r7, #8
 800d160:	46bd      	mov	sp, r7
 800d162:	bd80      	pop	{r7, pc}

0800d164 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b082      	sub	sp, #8
 800d168:	af00      	add	r7, sp, #0
 800d16a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d172:	2b01      	cmp	r3, #1
 800d174:	d12a      	bne.n	800d1cc <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800d176:	4a18      	ldr	r2, [pc, #96]	@ (800d1d8 <USBH_LL_Init+0x74>)
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	4a15      	ldr	r2, [pc, #84]	@ (800d1d8 <USBH_LL_Init+0x74>)
 800d182:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d186:	4b14      	ldr	r3, [pc, #80]	@ (800d1d8 <USBH_LL_Init+0x74>)
 800d188:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d18c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d18e:	4b12      	ldr	r3, [pc, #72]	@ (800d1d8 <USBH_LL_Init+0x74>)
 800d190:	2208      	movs	r2, #8
 800d192:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d194:	4b10      	ldr	r3, [pc, #64]	@ (800d1d8 <USBH_LL_Init+0x74>)
 800d196:	2201      	movs	r2, #1
 800d198:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d19a:	4b0f      	ldr	r3, [pc, #60]	@ (800d1d8 <USBH_LL_Init+0x74>)
 800d19c:	2200      	movs	r2, #0
 800d19e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800d1a0:	4b0d      	ldr	r3, [pc, #52]	@ (800d1d8 <USBH_LL_Init+0x74>)
 800d1a2:	2202      	movs	r2, #2
 800d1a4:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d1a6:	4b0c      	ldr	r3, [pc, #48]	@ (800d1d8 <USBH_LL_Init+0x74>)
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800d1ac:	480a      	ldr	r0, [pc, #40]	@ (800d1d8 <USBH_LL_Init+0x74>)
 800d1ae:	f7f4 ff64 	bl	800207a <HAL_HCD_Init>
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d001      	beq.n	800d1bc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800d1b8:	f7f4 f8c4 	bl	8001344 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800d1bc:	4806      	ldr	r0, [pc, #24]	@ (800d1d8 <USBH_LL_Init+0x74>)
 800d1be:	f7f5 fbc5 	bl	800294c <HAL_HCD_GetCurrentFrame>
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	4619      	mov	r1, r3
 800d1c6:	6878      	ldr	r0, [r7, #4]
 800d1c8:	f7fc fb06 	bl	80097d8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d1cc:	2300      	movs	r3, #0
}
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	3708      	adds	r7, #8
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	bd80      	pop	{r7, pc}
 800d1d6:	bf00      	nop
 800d1d8:	2000463c 	.word	0x2000463c

0800d1dc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b084      	sub	sp, #16
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f7f5 fb32 	bl	800285c <HAL_HCD_Start>
 800d1f8:	4603      	mov	r3, r0
 800d1fa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d1fc:	7bfb      	ldrb	r3, [r7, #15]
 800d1fe:	4618      	mov	r0, r3
 800d200:	f000 f95e 	bl	800d4c0 <USBH_Get_USB_Status>
 800d204:	4603      	mov	r3, r0
 800d206:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d208:	7bbb      	ldrb	r3, [r7, #14]
}
 800d20a:	4618      	mov	r0, r3
 800d20c:	3710      	adds	r7, #16
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}

0800d212 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d212:	b580      	push	{r7, lr}
 800d214:	b084      	sub	sp, #16
 800d216:	af00      	add	r7, sp, #0
 800d218:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d21a:	2300      	movs	r3, #0
 800d21c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d21e:	2300      	movs	r3, #0
 800d220:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d228:	4618      	mov	r0, r3
 800d22a:	f7f5 fb3a 	bl	80028a2 <HAL_HCD_Stop>
 800d22e:	4603      	mov	r3, r0
 800d230:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d232:	7bfb      	ldrb	r3, [r7, #15]
 800d234:	4618      	mov	r0, r3
 800d236:	f000 f943 	bl	800d4c0 <USBH_Get_USB_Status>
 800d23a:	4603      	mov	r3, r0
 800d23c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d23e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d240:	4618      	mov	r0, r3
 800d242:	3710      	adds	r7, #16
 800d244:	46bd      	mov	sp, r7
 800d246:	bd80      	pop	{r7, pc}

0800d248 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b084      	sub	sp, #16
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d250:	2301      	movs	r3, #1
 800d252:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d25a:	4618      	mov	r0, r3
 800d25c:	f7f5 fb84 	bl	8002968 <HAL_HCD_GetCurrentSpeed>
 800d260:	4603      	mov	r3, r0
 800d262:	2b02      	cmp	r3, #2
 800d264:	d00c      	beq.n	800d280 <USBH_LL_GetSpeed+0x38>
 800d266:	2b02      	cmp	r3, #2
 800d268:	d80d      	bhi.n	800d286 <USBH_LL_GetSpeed+0x3e>
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d002      	beq.n	800d274 <USBH_LL_GetSpeed+0x2c>
 800d26e:	2b01      	cmp	r3, #1
 800d270:	d003      	beq.n	800d27a <USBH_LL_GetSpeed+0x32>
 800d272:	e008      	b.n	800d286 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d274:	2300      	movs	r3, #0
 800d276:	73fb      	strb	r3, [r7, #15]
    break;
 800d278:	e008      	b.n	800d28c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d27a:	2301      	movs	r3, #1
 800d27c:	73fb      	strb	r3, [r7, #15]
    break;
 800d27e:	e005      	b.n	800d28c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d280:	2302      	movs	r3, #2
 800d282:	73fb      	strb	r3, [r7, #15]
    break;
 800d284:	e002      	b.n	800d28c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d286:	2301      	movs	r3, #1
 800d288:	73fb      	strb	r3, [r7, #15]
    break;
 800d28a:	bf00      	nop
  }
  return  speed;
 800d28c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d28e:	4618      	mov	r0, r3
 800d290:	3710      	adds	r7, #16
 800d292:	46bd      	mov	sp, r7
 800d294:	bd80      	pop	{r7, pc}

0800d296 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d296:	b580      	push	{r7, lr}
 800d298:	b084      	sub	sp, #16
 800d29a:	af00      	add	r7, sp, #0
 800d29c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d29e:	2300      	movs	r3, #0
 800d2a0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	f7f5 fb15 	bl	80028dc <HAL_HCD_ResetPort>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d2b6:	7bfb      	ldrb	r3, [r7, #15]
 800d2b8:	4618      	mov	r0, r3
 800d2ba:	f000 f901 	bl	800d4c0 <USBH_Get_USB_Status>
 800d2be:	4603      	mov	r3, r0
 800d2c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2c2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	3710      	adds	r7, #16
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bd80      	pop	{r7, pc}

0800d2cc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d2cc:	b580      	push	{r7, lr}
 800d2ce:	b082      	sub	sp, #8
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	6078      	str	r0, [r7, #4]
 800d2d4:	460b      	mov	r3, r1
 800d2d6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d2de:	78fa      	ldrb	r2, [r7, #3]
 800d2e0:	4611      	mov	r1, r2
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	f7f5 fb1d 	bl	8002922 <HAL_HCD_HC_GetXferCount>
 800d2e8:	4603      	mov	r3, r0
}
 800d2ea:	4618      	mov	r0, r3
 800d2ec:	3708      	adds	r7, #8
 800d2ee:	46bd      	mov	sp, r7
 800d2f0:	bd80      	pop	{r7, pc}

0800d2f2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d2f2:	b590      	push	{r4, r7, lr}
 800d2f4:	b089      	sub	sp, #36	@ 0x24
 800d2f6:	af04      	add	r7, sp, #16
 800d2f8:	6078      	str	r0, [r7, #4]
 800d2fa:	4608      	mov	r0, r1
 800d2fc:	4611      	mov	r1, r2
 800d2fe:	461a      	mov	r2, r3
 800d300:	4603      	mov	r3, r0
 800d302:	70fb      	strb	r3, [r7, #3]
 800d304:	460b      	mov	r3, r1
 800d306:	70bb      	strb	r3, [r7, #2]
 800d308:	4613      	mov	r3, r2
 800d30a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d30c:	2300      	movs	r3, #0
 800d30e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d310:	2300      	movs	r3, #0
 800d312:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d31a:	787c      	ldrb	r4, [r7, #1]
 800d31c:	78ba      	ldrb	r2, [r7, #2]
 800d31e:	78f9      	ldrb	r1, [r7, #3]
 800d320:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d322:	9302      	str	r3, [sp, #8]
 800d324:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d328:	9301      	str	r3, [sp, #4]
 800d32a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d32e:	9300      	str	r3, [sp, #0]
 800d330:	4623      	mov	r3, r4
 800d332:	f7f4 ff09 	bl	8002148 <HAL_HCD_HC_Init>
 800d336:	4603      	mov	r3, r0
 800d338:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d33a:	7bfb      	ldrb	r3, [r7, #15]
 800d33c:	4618      	mov	r0, r3
 800d33e:	f000 f8bf 	bl	800d4c0 <USBH_Get_USB_Status>
 800d342:	4603      	mov	r3, r0
 800d344:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d346:	7bbb      	ldrb	r3, [r7, #14]
}
 800d348:	4618      	mov	r0, r3
 800d34a:	3714      	adds	r7, #20
 800d34c:	46bd      	mov	sp, r7
 800d34e:	bd90      	pop	{r4, r7, pc}

0800d350 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b084      	sub	sp, #16
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
 800d358:	460b      	mov	r3, r1
 800d35a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d35c:	2300      	movs	r3, #0
 800d35e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d360:	2300      	movs	r3, #0
 800d362:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d36a:	78fa      	ldrb	r2, [r7, #3]
 800d36c:	4611      	mov	r1, r2
 800d36e:	4618      	mov	r0, r3
 800d370:	f7f4 ffa2 	bl	80022b8 <HAL_HCD_HC_Halt>
 800d374:	4603      	mov	r3, r0
 800d376:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d378:	7bfb      	ldrb	r3, [r7, #15]
 800d37a:	4618      	mov	r0, r3
 800d37c:	f000 f8a0 	bl	800d4c0 <USBH_Get_USB_Status>
 800d380:	4603      	mov	r3, r0
 800d382:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d384:	7bbb      	ldrb	r3, [r7, #14]
}
 800d386:	4618      	mov	r0, r3
 800d388:	3710      	adds	r7, #16
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bd80      	pop	{r7, pc}

0800d38e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d38e:	b590      	push	{r4, r7, lr}
 800d390:	b089      	sub	sp, #36	@ 0x24
 800d392:	af04      	add	r7, sp, #16
 800d394:	6078      	str	r0, [r7, #4]
 800d396:	4608      	mov	r0, r1
 800d398:	4611      	mov	r1, r2
 800d39a:	461a      	mov	r2, r3
 800d39c:	4603      	mov	r3, r0
 800d39e:	70fb      	strb	r3, [r7, #3]
 800d3a0:	460b      	mov	r3, r1
 800d3a2:	70bb      	strb	r3, [r7, #2]
 800d3a4:	4613      	mov	r3, r2
 800d3a6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d3b6:	787c      	ldrb	r4, [r7, #1]
 800d3b8:	78ba      	ldrb	r2, [r7, #2]
 800d3ba:	78f9      	ldrb	r1, [r7, #3]
 800d3bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800d3c0:	9303      	str	r3, [sp, #12]
 800d3c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d3c4:	9302      	str	r3, [sp, #8]
 800d3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c8:	9301      	str	r3, [sp, #4]
 800d3ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d3ce:	9300      	str	r3, [sp, #0]
 800d3d0:	4623      	mov	r3, r4
 800d3d2:	f7f4 ff95 	bl	8002300 <HAL_HCD_HC_SubmitRequest>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d3da:	7bfb      	ldrb	r3, [r7, #15]
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f000 f86f 	bl	800d4c0 <USBH_Get_USB_Status>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d3e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3714      	adds	r7, #20
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd90      	pop	{r4, r7, pc}

0800d3f0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b082      	sub	sp, #8
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
 800d3f8:	460b      	mov	r3, r1
 800d3fa:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d402:	78fa      	ldrb	r2, [r7, #3]
 800d404:	4611      	mov	r1, r2
 800d406:	4618      	mov	r0, r3
 800d408:	f7f5 fa76 	bl	80028f8 <HAL_HCD_HC_GetURBState>
 800d40c:	4603      	mov	r3, r0
}
 800d40e:	4618      	mov	r0, r3
 800d410:	3708      	adds	r7, #8
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}

0800d416 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d416:	b580      	push	{r7, lr}
 800d418:	b082      	sub	sp, #8
 800d41a:	af00      	add	r7, sp, #0
 800d41c:	6078      	str	r0, [r7, #4]
 800d41e:	460b      	mov	r3, r1
 800d420:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d428:	2b01      	cmp	r3, #1
 800d42a:	d103      	bne.n	800d434 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800d42c:	78fb      	ldrb	r3, [r7, #3]
 800d42e:	4618      	mov	r0, r3
 800d430:	f000 f872 	bl	800d518 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d434:	20c8      	movs	r0, #200	@ 0xc8
 800d436:	f7f4 fb1d 	bl	8001a74 <HAL_Delay>
  return USBH_OK;
 800d43a:	2300      	movs	r3, #0
}
 800d43c:	4618      	mov	r0, r3
 800d43e:	3708      	adds	r7, #8
 800d440:	46bd      	mov	sp, r7
 800d442:	bd80      	pop	{r7, pc}

0800d444 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d444:	b480      	push	{r7}
 800d446:	b085      	sub	sp, #20
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
 800d44c:	460b      	mov	r3, r1
 800d44e:	70fb      	strb	r3, [r7, #3]
 800d450:	4613      	mov	r3, r2
 800d452:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d45a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d45c:	78fa      	ldrb	r2, [r7, #3]
 800d45e:	68f9      	ldr	r1, [r7, #12]
 800d460:	4613      	mov	r3, r2
 800d462:	011b      	lsls	r3, r3, #4
 800d464:	1a9b      	subs	r3, r3, r2
 800d466:	009b      	lsls	r3, r3, #2
 800d468:	440b      	add	r3, r1
 800d46a:	3317      	adds	r3, #23
 800d46c:	781b      	ldrb	r3, [r3, #0]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d00a      	beq.n	800d488 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d472:	78fa      	ldrb	r2, [r7, #3]
 800d474:	68f9      	ldr	r1, [r7, #12]
 800d476:	4613      	mov	r3, r2
 800d478:	011b      	lsls	r3, r3, #4
 800d47a:	1a9b      	subs	r3, r3, r2
 800d47c:	009b      	lsls	r3, r3, #2
 800d47e:	440b      	add	r3, r1
 800d480:	333c      	adds	r3, #60	@ 0x3c
 800d482:	78ba      	ldrb	r2, [r7, #2]
 800d484:	701a      	strb	r2, [r3, #0]
 800d486:	e009      	b.n	800d49c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d488:	78fa      	ldrb	r2, [r7, #3]
 800d48a:	68f9      	ldr	r1, [r7, #12]
 800d48c:	4613      	mov	r3, r2
 800d48e:	011b      	lsls	r3, r3, #4
 800d490:	1a9b      	subs	r3, r3, r2
 800d492:	009b      	lsls	r3, r3, #2
 800d494:	440b      	add	r3, r1
 800d496:	333d      	adds	r3, #61	@ 0x3d
 800d498:	78ba      	ldrb	r2, [r7, #2]
 800d49a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d49c:	2300      	movs	r3, #0
}
 800d49e:	4618      	mov	r0, r3
 800d4a0:	3714      	adds	r7, #20
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a8:	4770      	bx	lr

0800d4aa <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d4aa:	b580      	push	{r7, lr}
 800d4ac:	b082      	sub	sp, #8
 800d4ae:	af00      	add	r7, sp, #0
 800d4b0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f7f4 fade 	bl	8001a74 <HAL_Delay>
}
 800d4b8:	bf00      	nop
 800d4ba:	3708      	adds	r7, #8
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	bd80      	pop	{r7, pc}

0800d4c0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d4c0:	b480      	push	{r7}
 800d4c2:	b085      	sub	sp, #20
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d4ce:	79fb      	ldrb	r3, [r7, #7]
 800d4d0:	2b03      	cmp	r3, #3
 800d4d2:	d817      	bhi.n	800d504 <USBH_Get_USB_Status+0x44>
 800d4d4:	a201      	add	r2, pc, #4	@ (adr r2, 800d4dc <USBH_Get_USB_Status+0x1c>)
 800d4d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4da:	bf00      	nop
 800d4dc:	0800d4ed 	.word	0x0800d4ed
 800d4e0:	0800d4f3 	.word	0x0800d4f3
 800d4e4:	0800d4f9 	.word	0x0800d4f9
 800d4e8:	0800d4ff 	.word	0x0800d4ff
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	73fb      	strb	r3, [r7, #15]
    break;
 800d4f0:	e00b      	b.n	800d50a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d4f2:	2302      	movs	r3, #2
 800d4f4:	73fb      	strb	r3, [r7, #15]
    break;
 800d4f6:	e008      	b.n	800d50a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d4f8:	2301      	movs	r3, #1
 800d4fa:	73fb      	strb	r3, [r7, #15]
    break;
 800d4fc:	e005      	b.n	800d50a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d4fe:	2302      	movs	r3, #2
 800d500:	73fb      	strb	r3, [r7, #15]
    break;
 800d502:	e002      	b.n	800d50a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d504:	2302      	movs	r3, #2
 800d506:	73fb      	strb	r3, [r7, #15]
    break;
 800d508:	bf00      	nop
  }
  return usb_status;
 800d50a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d50c:	4618      	mov	r0, r3
 800d50e:	3714      	adds	r7, #20
 800d510:	46bd      	mov	sp, r7
 800d512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d516:	4770      	bx	lr

0800d518 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b084      	sub	sp, #16
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	4603      	mov	r3, r0
 800d520:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d522:	79fb      	ldrb	r3, [r7, #7]
 800d524:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800d526:	79fb      	ldrb	r3, [r7, #7]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d102      	bne.n	800d532 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800d52c:	2300      	movs	r3, #0
 800d52e:	73fb      	strb	r3, [r7, #15]
 800d530:	e001      	b.n	800d536 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800d532:	2301      	movs	r3, #1
 800d534:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800d536:	7bfb      	ldrb	r3, [r7, #15]
 800d538:	461a      	mov	r2, r3
 800d53a:	2101      	movs	r1, #1
 800d53c:	4803      	ldr	r0, [pc, #12]	@ (800d54c <MX_DriverVbusFS+0x34>)
 800d53e:	f7f4 fd83 	bl	8002048 <HAL_GPIO_WritePin>
}
 800d542:	bf00      	nop
 800d544:	3710      	adds	r7, #16
 800d546:	46bd      	mov	sp, r7
 800d548:	bd80      	pop	{r7, pc}
 800d54a:	bf00      	nop
 800d54c:	40020800 	.word	0x40020800

0800d550 <malloc>:
 800d550:	4b02      	ldr	r3, [pc, #8]	@ (800d55c <malloc+0xc>)
 800d552:	4601      	mov	r1, r0
 800d554:	6818      	ldr	r0, [r3, #0]
 800d556:	f000 b82d 	b.w	800d5b4 <_malloc_r>
 800d55a:	bf00      	nop
 800d55c:	2000003c 	.word	0x2000003c

0800d560 <free>:
 800d560:	4b02      	ldr	r3, [pc, #8]	@ (800d56c <free+0xc>)
 800d562:	4601      	mov	r1, r0
 800d564:	6818      	ldr	r0, [r3, #0]
 800d566:	f000 bb9d 	b.w	800dca4 <_free_r>
 800d56a:	bf00      	nop
 800d56c:	2000003c 	.word	0x2000003c

0800d570 <sbrk_aligned>:
 800d570:	b570      	push	{r4, r5, r6, lr}
 800d572:	4e0f      	ldr	r6, [pc, #60]	@ (800d5b0 <sbrk_aligned+0x40>)
 800d574:	460c      	mov	r4, r1
 800d576:	6831      	ldr	r1, [r6, #0]
 800d578:	4605      	mov	r5, r0
 800d57a:	b911      	cbnz	r1, 800d582 <sbrk_aligned+0x12>
 800d57c:	f000 fb34 	bl	800dbe8 <_sbrk_r>
 800d580:	6030      	str	r0, [r6, #0]
 800d582:	4621      	mov	r1, r4
 800d584:	4628      	mov	r0, r5
 800d586:	f000 fb2f 	bl	800dbe8 <_sbrk_r>
 800d58a:	1c43      	adds	r3, r0, #1
 800d58c:	d103      	bne.n	800d596 <sbrk_aligned+0x26>
 800d58e:	f04f 34ff 	mov.w	r4, #4294967295
 800d592:	4620      	mov	r0, r4
 800d594:	bd70      	pop	{r4, r5, r6, pc}
 800d596:	1cc4      	adds	r4, r0, #3
 800d598:	f024 0403 	bic.w	r4, r4, #3
 800d59c:	42a0      	cmp	r0, r4
 800d59e:	d0f8      	beq.n	800d592 <sbrk_aligned+0x22>
 800d5a0:	1a21      	subs	r1, r4, r0
 800d5a2:	4628      	mov	r0, r5
 800d5a4:	f000 fb20 	bl	800dbe8 <_sbrk_r>
 800d5a8:	3001      	adds	r0, #1
 800d5aa:	d1f2      	bne.n	800d592 <sbrk_aligned+0x22>
 800d5ac:	e7ef      	b.n	800d58e <sbrk_aligned+0x1e>
 800d5ae:	bf00      	nop
 800d5b0:	20004a1c 	.word	0x20004a1c

0800d5b4 <_malloc_r>:
 800d5b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5b8:	1ccd      	adds	r5, r1, #3
 800d5ba:	f025 0503 	bic.w	r5, r5, #3
 800d5be:	3508      	adds	r5, #8
 800d5c0:	2d0c      	cmp	r5, #12
 800d5c2:	bf38      	it	cc
 800d5c4:	250c      	movcc	r5, #12
 800d5c6:	2d00      	cmp	r5, #0
 800d5c8:	4606      	mov	r6, r0
 800d5ca:	db01      	blt.n	800d5d0 <_malloc_r+0x1c>
 800d5cc:	42a9      	cmp	r1, r5
 800d5ce:	d904      	bls.n	800d5da <_malloc_r+0x26>
 800d5d0:	230c      	movs	r3, #12
 800d5d2:	6033      	str	r3, [r6, #0]
 800d5d4:	2000      	movs	r0, #0
 800d5d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d6b0 <_malloc_r+0xfc>
 800d5de:	f000 f869 	bl	800d6b4 <__malloc_lock>
 800d5e2:	f8d8 3000 	ldr.w	r3, [r8]
 800d5e6:	461c      	mov	r4, r3
 800d5e8:	bb44      	cbnz	r4, 800d63c <_malloc_r+0x88>
 800d5ea:	4629      	mov	r1, r5
 800d5ec:	4630      	mov	r0, r6
 800d5ee:	f7ff ffbf 	bl	800d570 <sbrk_aligned>
 800d5f2:	1c43      	adds	r3, r0, #1
 800d5f4:	4604      	mov	r4, r0
 800d5f6:	d158      	bne.n	800d6aa <_malloc_r+0xf6>
 800d5f8:	f8d8 4000 	ldr.w	r4, [r8]
 800d5fc:	4627      	mov	r7, r4
 800d5fe:	2f00      	cmp	r7, #0
 800d600:	d143      	bne.n	800d68a <_malloc_r+0xd6>
 800d602:	2c00      	cmp	r4, #0
 800d604:	d04b      	beq.n	800d69e <_malloc_r+0xea>
 800d606:	6823      	ldr	r3, [r4, #0]
 800d608:	4639      	mov	r1, r7
 800d60a:	4630      	mov	r0, r6
 800d60c:	eb04 0903 	add.w	r9, r4, r3
 800d610:	f000 faea 	bl	800dbe8 <_sbrk_r>
 800d614:	4581      	cmp	r9, r0
 800d616:	d142      	bne.n	800d69e <_malloc_r+0xea>
 800d618:	6821      	ldr	r1, [r4, #0]
 800d61a:	1a6d      	subs	r5, r5, r1
 800d61c:	4629      	mov	r1, r5
 800d61e:	4630      	mov	r0, r6
 800d620:	f7ff ffa6 	bl	800d570 <sbrk_aligned>
 800d624:	3001      	adds	r0, #1
 800d626:	d03a      	beq.n	800d69e <_malloc_r+0xea>
 800d628:	6823      	ldr	r3, [r4, #0]
 800d62a:	442b      	add	r3, r5
 800d62c:	6023      	str	r3, [r4, #0]
 800d62e:	f8d8 3000 	ldr.w	r3, [r8]
 800d632:	685a      	ldr	r2, [r3, #4]
 800d634:	bb62      	cbnz	r2, 800d690 <_malloc_r+0xdc>
 800d636:	f8c8 7000 	str.w	r7, [r8]
 800d63a:	e00f      	b.n	800d65c <_malloc_r+0xa8>
 800d63c:	6822      	ldr	r2, [r4, #0]
 800d63e:	1b52      	subs	r2, r2, r5
 800d640:	d420      	bmi.n	800d684 <_malloc_r+0xd0>
 800d642:	2a0b      	cmp	r2, #11
 800d644:	d917      	bls.n	800d676 <_malloc_r+0xc2>
 800d646:	1961      	adds	r1, r4, r5
 800d648:	42a3      	cmp	r3, r4
 800d64a:	6025      	str	r5, [r4, #0]
 800d64c:	bf18      	it	ne
 800d64e:	6059      	strne	r1, [r3, #4]
 800d650:	6863      	ldr	r3, [r4, #4]
 800d652:	bf08      	it	eq
 800d654:	f8c8 1000 	streq.w	r1, [r8]
 800d658:	5162      	str	r2, [r4, r5]
 800d65a:	604b      	str	r3, [r1, #4]
 800d65c:	4630      	mov	r0, r6
 800d65e:	f000 f82f 	bl	800d6c0 <__malloc_unlock>
 800d662:	f104 000b 	add.w	r0, r4, #11
 800d666:	1d23      	adds	r3, r4, #4
 800d668:	f020 0007 	bic.w	r0, r0, #7
 800d66c:	1ac2      	subs	r2, r0, r3
 800d66e:	bf1c      	itt	ne
 800d670:	1a1b      	subne	r3, r3, r0
 800d672:	50a3      	strne	r3, [r4, r2]
 800d674:	e7af      	b.n	800d5d6 <_malloc_r+0x22>
 800d676:	6862      	ldr	r2, [r4, #4]
 800d678:	42a3      	cmp	r3, r4
 800d67a:	bf0c      	ite	eq
 800d67c:	f8c8 2000 	streq.w	r2, [r8]
 800d680:	605a      	strne	r2, [r3, #4]
 800d682:	e7eb      	b.n	800d65c <_malloc_r+0xa8>
 800d684:	4623      	mov	r3, r4
 800d686:	6864      	ldr	r4, [r4, #4]
 800d688:	e7ae      	b.n	800d5e8 <_malloc_r+0x34>
 800d68a:	463c      	mov	r4, r7
 800d68c:	687f      	ldr	r7, [r7, #4]
 800d68e:	e7b6      	b.n	800d5fe <_malloc_r+0x4a>
 800d690:	461a      	mov	r2, r3
 800d692:	685b      	ldr	r3, [r3, #4]
 800d694:	42a3      	cmp	r3, r4
 800d696:	d1fb      	bne.n	800d690 <_malloc_r+0xdc>
 800d698:	2300      	movs	r3, #0
 800d69a:	6053      	str	r3, [r2, #4]
 800d69c:	e7de      	b.n	800d65c <_malloc_r+0xa8>
 800d69e:	230c      	movs	r3, #12
 800d6a0:	6033      	str	r3, [r6, #0]
 800d6a2:	4630      	mov	r0, r6
 800d6a4:	f000 f80c 	bl	800d6c0 <__malloc_unlock>
 800d6a8:	e794      	b.n	800d5d4 <_malloc_r+0x20>
 800d6aa:	6005      	str	r5, [r0, #0]
 800d6ac:	e7d6      	b.n	800d65c <_malloc_r+0xa8>
 800d6ae:	bf00      	nop
 800d6b0:	20004a20 	.word	0x20004a20

0800d6b4 <__malloc_lock>:
 800d6b4:	4801      	ldr	r0, [pc, #4]	@ (800d6bc <__malloc_lock+0x8>)
 800d6b6:	f000 bae4 	b.w	800dc82 <__retarget_lock_acquire_recursive>
 800d6ba:	bf00      	nop
 800d6bc:	20004b64 	.word	0x20004b64

0800d6c0 <__malloc_unlock>:
 800d6c0:	4801      	ldr	r0, [pc, #4]	@ (800d6c8 <__malloc_unlock+0x8>)
 800d6c2:	f000 badf 	b.w	800dc84 <__retarget_lock_release_recursive>
 800d6c6:	bf00      	nop
 800d6c8:	20004b64 	.word	0x20004b64

0800d6cc <std>:
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	b510      	push	{r4, lr}
 800d6d0:	4604      	mov	r4, r0
 800d6d2:	e9c0 3300 	strd	r3, r3, [r0]
 800d6d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d6da:	6083      	str	r3, [r0, #8]
 800d6dc:	8181      	strh	r1, [r0, #12]
 800d6de:	6643      	str	r3, [r0, #100]	@ 0x64
 800d6e0:	81c2      	strh	r2, [r0, #14]
 800d6e2:	6183      	str	r3, [r0, #24]
 800d6e4:	4619      	mov	r1, r3
 800d6e6:	2208      	movs	r2, #8
 800d6e8:	305c      	adds	r0, #92	@ 0x5c
 800d6ea:	f000 f9f9 	bl	800dae0 <memset>
 800d6ee:	4b0d      	ldr	r3, [pc, #52]	@ (800d724 <std+0x58>)
 800d6f0:	6263      	str	r3, [r4, #36]	@ 0x24
 800d6f2:	4b0d      	ldr	r3, [pc, #52]	@ (800d728 <std+0x5c>)
 800d6f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d6f6:	4b0d      	ldr	r3, [pc, #52]	@ (800d72c <std+0x60>)
 800d6f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d6fa:	4b0d      	ldr	r3, [pc, #52]	@ (800d730 <std+0x64>)
 800d6fc:	6323      	str	r3, [r4, #48]	@ 0x30
 800d6fe:	4b0d      	ldr	r3, [pc, #52]	@ (800d734 <std+0x68>)
 800d700:	6224      	str	r4, [r4, #32]
 800d702:	429c      	cmp	r4, r3
 800d704:	d006      	beq.n	800d714 <std+0x48>
 800d706:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d70a:	4294      	cmp	r4, r2
 800d70c:	d002      	beq.n	800d714 <std+0x48>
 800d70e:	33d0      	adds	r3, #208	@ 0xd0
 800d710:	429c      	cmp	r4, r3
 800d712:	d105      	bne.n	800d720 <std+0x54>
 800d714:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d71c:	f000 bab0 	b.w	800dc80 <__retarget_lock_init_recursive>
 800d720:	bd10      	pop	{r4, pc}
 800d722:	bf00      	nop
 800d724:	0800d931 	.word	0x0800d931
 800d728:	0800d953 	.word	0x0800d953
 800d72c:	0800d98b 	.word	0x0800d98b
 800d730:	0800d9af 	.word	0x0800d9af
 800d734:	20004a24 	.word	0x20004a24

0800d738 <stdio_exit_handler>:
 800d738:	4a02      	ldr	r2, [pc, #8]	@ (800d744 <stdio_exit_handler+0xc>)
 800d73a:	4903      	ldr	r1, [pc, #12]	@ (800d748 <stdio_exit_handler+0x10>)
 800d73c:	4803      	ldr	r0, [pc, #12]	@ (800d74c <stdio_exit_handler+0x14>)
 800d73e:	f000 b869 	b.w	800d814 <_fwalk_sglue>
 800d742:	bf00      	nop
 800d744:	20000030 	.word	0x20000030
 800d748:	0800e3e1 	.word	0x0800e3e1
 800d74c:	20000040 	.word	0x20000040

0800d750 <cleanup_stdio>:
 800d750:	6841      	ldr	r1, [r0, #4]
 800d752:	4b0c      	ldr	r3, [pc, #48]	@ (800d784 <cleanup_stdio+0x34>)
 800d754:	4299      	cmp	r1, r3
 800d756:	b510      	push	{r4, lr}
 800d758:	4604      	mov	r4, r0
 800d75a:	d001      	beq.n	800d760 <cleanup_stdio+0x10>
 800d75c:	f000 fe40 	bl	800e3e0 <_fflush_r>
 800d760:	68a1      	ldr	r1, [r4, #8]
 800d762:	4b09      	ldr	r3, [pc, #36]	@ (800d788 <cleanup_stdio+0x38>)
 800d764:	4299      	cmp	r1, r3
 800d766:	d002      	beq.n	800d76e <cleanup_stdio+0x1e>
 800d768:	4620      	mov	r0, r4
 800d76a:	f000 fe39 	bl	800e3e0 <_fflush_r>
 800d76e:	68e1      	ldr	r1, [r4, #12]
 800d770:	4b06      	ldr	r3, [pc, #24]	@ (800d78c <cleanup_stdio+0x3c>)
 800d772:	4299      	cmp	r1, r3
 800d774:	d004      	beq.n	800d780 <cleanup_stdio+0x30>
 800d776:	4620      	mov	r0, r4
 800d778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d77c:	f000 be30 	b.w	800e3e0 <_fflush_r>
 800d780:	bd10      	pop	{r4, pc}
 800d782:	bf00      	nop
 800d784:	20004a24 	.word	0x20004a24
 800d788:	20004a8c 	.word	0x20004a8c
 800d78c:	20004af4 	.word	0x20004af4

0800d790 <global_stdio_init.part.0>:
 800d790:	b510      	push	{r4, lr}
 800d792:	4b0b      	ldr	r3, [pc, #44]	@ (800d7c0 <global_stdio_init.part.0+0x30>)
 800d794:	4c0b      	ldr	r4, [pc, #44]	@ (800d7c4 <global_stdio_init.part.0+0x34>)
 800d796:	4a0c      	ldr	r2, [pc, #48]	@ (800d7c8 <global_stdio_init.part.0+0x38>)
 800d798:	601a      	str	r2, [r3, #0]
 800d79a:	4620      	mov	r0, r4
 800d79c:	2200      	movs	r2, #0
 800d79e:	2104      	movs	r1, #4
 800d7a0:	f7ff ff94 	bl	800d6cc <std>
 800d7a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d7a8:	2201      	movs	r2, #1
 800d7aa:	2109      	movs	r1, #9
 800d7ac:	f7ff ff8e 	bl	800d6cc <std>
 800d7b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d7b4:	2202      	movs	r2, #2
 800d7b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7ba:	2112      	movs	r1, #18
 800d7bc:	f7ff bf86 	b.w	800d6cc <std>
 800d7c0:	20004b5c 	.word	0x20004b5c
 800d7c4:	20004a24 	.word	0x20004a24
 800d7c8:	0800d739 	.word	0x0800d739

0800d7cc <__sfp_lock_acquire>:
 800d7cc:	4801      	ldr	r0, [pc, #4]	@ (800d7d4 <__sfp_lock_acquire+0x8>)
 800d7ce:	f000 ba58 	b.w	800dc82 <__retarget_lock_acquire_recursive>
 800d7d2:	bf00      	nop
 800d7d4:	20004b65 	.word	0x20004b65

0800d7d8 <__sfp_lock_release>:
 800d7d8:	4801      	ldr	r0, [pc, #4]	@ (800d7e0 <__sfp_lock_release+0x8>)
 800d7da:	f000 ba53 	b.w	800dc84 <__retarget_lock_release_recursive>
 800d7de:	bf00      	nop
 800d7e0:	20004b65 	.word	0x20004b65

0800d7e4 <__sinit>:
 800d7e4:	b510      	push	{r4, lr}
 800d7e6:	4604      	mov	r4, r0
 800d7e8:	f7ff fff0 	bl	800d7cc <__sfp_lock_acquire>
 800d7ec:	6a23      	ldr	r3, [r4, #32]
 800d7ee:	b11b      	cbz	r3, 800d7f8 <__sinit+0x14>
 800d7f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7f4:	f7ff bff0 	b.w	800d7d8 <__sfp_lock_release>
 800d7f8:	4b04      	ldr	r3, [pc, #16]	@ (800d80c <__sinit+0x28>)
 800d7fa:	6223      	str	r3, [r4, #32]
 800d7fc:	4b04      	ldr	r3, [pc, #16]	@ (800d810 <__sinit+0x2c>)
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d1f5      	bne.n	800d7f0 <__sinit+0xc>
 800d804:	f7ff ffc4 	bl	800d790 <global_stdio_init.part.0>
 800d808:	e7f2      	b.n	800d7f0 <__sinit+0xc>
 800d80a:	bf00      	nop
 800d80c:	0800d751 	.word	0x0800d751
 800d810:	20004b5c 	.word	0x20004b5c

0800d814 <_fwalk_sglue>:
 800d814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d818:	4607      	mov	r7, r0
 800d81a:	4688      	mov	r8, r1
 800d81c:	4614      	mov	r4, r2
 800d81e:	2600      	movs	r6, #0
 800d820:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d824:	f1b9 0901 	subs.w	r9, r9, #1
 800d828:	d505      	bpl.n	800d836 <_fwalk_sglue+0x22>
 800d82a:	6824      	ldr	r4, [r4, #0]
 800d82c:	2c00      	cmp	r4, #0
 800d82e:	d1f7      	bne.n	800d820 <_fwalk_sglue+0xc>
 800d830:	4630      	mov	r0, r6
 800d832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d836:	89ab      	ldrh	r3, [r5, #12]
 800d838:	2b01      	cmp	r3, #1
 800d83a:	d907      	bls.n	800d84c <_fwalk_sglue+0x38>
 800d83c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d840:	3301      	adds	r3, #1
 800d842:	d003      	beq.n	800d84c <_fwalk_sglue+0x38>
 800d844:	4629      	mov	r1, r5
 800d846:	4638      	mov	r0, r7
 800d848:	47c0      	blx	r8
 800d84a:	4306      	orrs	r6, r0
 800d84c:	3568      	adds	r5, #104	@ 0x68
 800d84e:	e7e9      	b.n	800d824 <_fwalk_sglue+0x10>

0800d850 <iprintf>:
 800d850:	b40f      	push	{r0, r1, r2, r3}
 800d852:	b507      	push	{r0, r1, r2, lr}
 800d854:	4906      	ldr	r1, [pc, #24]	@ (800d870 <iprintf+0x20>)
 800d856:	ab04      	add	r3, sp, #16
 800d858:	6808      	ldr	r0, [r1, #0]
 800d85a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d85e:	6881      	ldr	r1, [r0, #8]
 800d860:	9301      	str	r3, [sp, #4]
 800d862:	f000 fa93 	bl	800dd8c <_vfiprintf_r>
 800d866:	b003      	add	sp, #12
 800d868:	f85d eb04 	ldr.w	lr, [sp], #4
 800d86c:	b004      	add	sp, #16
 800d86e:	4770      	bx	lr
 800d870:	2000003c 	.word	0x2000003c

0800d874 <_puts_r>:
 800d874:	6a03      	ldr	r3, [r0, #32]
 800d876:	b570      	push	{r4, r5, r6, lr}
 800d878:	6884      	ldr	r4, [r0, #8]
 800d87a:	4605      	mov	r5, r0
 800d87c:	460e      	mov	r6, r1
 800d87e:	b90b      	cbnz	r3, 800d884 <_puts_r+0x10>
 800d880:	f7ff ffb0 	bl	800d7e4 <__sinit>
 800d884:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d886:	07db      	lsls	r3, r3, #31
 800d888:	d405      	bmi.n	800d896 <_puts_r+0x22>
 800d88a:	89a3      	ldrh	r3, [r4, #12]
 800d88c:	0598      	lsls	r0, r3, #22
 800d88e:	d402      	bmi.n	800d896 <_puts_r+0x22>
 800d890:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d892:	f000 f9f6 	bl	800dc82 <__retarget_lock_acquire_recursive>
 800d896:	89a3      	ldrh	r3, [r4, #12]
 800d898:	0719      	lsls	r1, r3, #28
 800d89a:	d502      	bpl.n	800d8a2 <_puts_r+0x2e>
 800d89c:	6923      	ldr	r3, [r4, #16]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d135      	bne.n	800d90e <_puts_r+0x9a>
 800d8a2:	4621      	mov	r1, r4
 800d8a4:	4628      	mov	r0, r5
 800d8a6:	f000 f8c5 	bl	800da34 <__swsetup_r>
 800d8aa:	b380      	cbz	r0, 800d90e <_puts_r+0x9a>
 800d8ac:	f04f 35ff 	mov.w	r5, #4294967295
 800d8b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d8b2:	07da      	lsls	r2, r3, #31
 800d8b4:	d405      	bmi.n	800d8c2 <_puts_r+0x4e>
 800d8b6:	89a3      	ldrh	r3, [r4, #12]
 800d8b8:	059b      	lsls	r3, r3, #22
 800d8ba:	d402      	bmi.n	800d8c2 <_puts_r+0x4e>
 800d8bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d8be:	f000 f9e1 	bl	800dc84 <__retarget_lock_release_recursive>
 800d8c2:	4628      	mov	r0, r5
 800d8c4:	bd70      	pop	{r4, r5, r6, pc}
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	da04      	bge.n	800d8d4 <_puts_r+0x60>
 800d8ca:	69a2      	ldr	r2, [r4, #24]
 800d8cc:	429a      	cmp	r2, r3
 800d8ce:	dc17      	bgt.n	800d900 <_puts_r+0x8c>
 800d8d0:	290a      	cmp	r1, #10
 800d8d2:	d015      	beq.n	800d900 <_puts_r+0x8c>
 800d8d4:	6823      	ldr	r3, [r4, #0]
 800d8d6:	1c5a      	adds	r2, r3, #1
 800d8d8:	6022      	str	r2, [r4, #0]
 800d8da:	7019      	strb	r1, [r3, #0]
 800d8dc:	68a3      	ldr	r3, [r4, #8]
 800d8de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d8e2:	3b01      	subs	r3, #1
 800d8e4:	60a3      	str	r3, [r4, #8]
 800d8e6:	2900      	cmp	r1, #0
 800d8e8:	d1ed      	bne.n	800d8c6 <_puts_r+0x52>
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	da11      	bge.n	800d912 <_puts_r+0x9e>
 800d8ee:	4622      	mov	r2, r4
 800d8f0:	210a      	movs	r1, #10
 800d8f2:	4628      	mov	r0, r5
 800d8f4:	f000 f85f 	bl	800d9b6 <__swbuf_r>
 800d8f8:	3001      	adds	r0, #1
 800d8fa:	d0d7      	beq.n	800d8ac <_puts_r+0x38>
 800d8fc:	250a      	movs	r5, #10
 800d8fe:	e7d7      	b.n	800d8b0 <_puts_r+0x3c>
 800d900:	4622      	mov	r2, r4
 800d902:	4628      	mov	r0, r5
 800d904:	f000 f857 	bl	800d9b6 <__swbuf_r>
 800d908:	3001      	adds	r0, #1
 800d90a:	d1e7      	bne.n	800d8dc <_puts_r+0x68>
 800d90c:	e7ce      	b.n	800d8ac <_puts_r+0x38>
 800d90e:	3e01      	subs	r6, #1
 800d910:	e7e4      	b.n	800d8dc <_puts_r+0x68>
 800d912:	6823      	ldr	r3, [r4, #0]
 800d914:	1c5a      	adds	r2, r3, #1
 800d916:	6022      	str	r2, [r4, #0]
 800d918:	220a      	movs	r2, #10
 800d91a:	701a      	strb	r2, [r3, #0]
 800d91c:	e7ee      	b.n	800d8fc <_puts_r+0x88>
	...

0800d920 <puts>:
 800d920:	4b02      	ldr	r3, [pc, #8]	@ (800d92c <puts+0xc>)
 800d922:	4601      	mov	r1, r0
 800d924:	6818      	ldr	r0, [r3, #0]
 800d926:	f7ff bfa5 	b.w	800d874 <_puts_r>
 800d92a:	bf00      	nop
 800d92c:	2000003c 	.word	0x2000003c

0800d930 <__sread>:
 800d930:	b510      	push	{r4, lr}
 800d932:	460c      	mov	r4, r1
 800d934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d938:	f000 f944 	bl	800dbc4 <_read_r>
 800d93c:	2800      	cmp	r0, #0
 800d93e:	bfab      	itete	ge
 800d940:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d942:	89a3      	ldrhlt	r3, [r4, #12]
 800d944:	181b      	addge	r3, r3, r0
 800d946:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d94a:	bfac      	ite	ge
 800d94c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d94e:	81a3      	strhlt	r3, [r4, #12]
 800d950:	bd10      	pop	{r4, pc}

0800d952 <__swrite>:
 800d952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d956:	461f      	mov	r7, r3
 800d958:	898b      	ldrh	r3, [r1, #12]
 800d95a:	05db      	lsls	r3, r3, #23
 800d95c:	4605      	mov	r5, r0
 800d95e:	460c      	mov	r4, r1
 800d960:	4616      	mov	r6, r2
 800d962:	d505      	bpl.n	800d970 <__swrite+0x1e>
 800d964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d968:	2302      	movs	r3, #2
 800d96a:	2200      	movs	r2, #0
 800d96c:	f000 f918 	bl	800dba0 <_lseek_r>
 800d970:	89a3      	ldrh	r3, [r4, #12]
 800d972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d976:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d97a:	81a3      	strh	r3, [r4, #12]
 800d97c:	4632      	mov	r2, r6
 800d97e:	463b      	mov	r3, r7
 800d980:	4628      	mov	r0, r5
 800d982:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d986:	f000 b93f 	b.w	800dc08 <_write_r>

0800d98a <__sseek>:
 800d98a:	b510      	push	{r4, lr}
 800d98c:	460c      	mov	r4, r1
 800d98e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d992:	f000 f905 	bl	800dba0 <_lseek_r>
 800d996:	1c43      	adds	r3, r0, #1
 800d998:	89a3      	ldrh	r3, [r4, #12]
 800d99a:	bf15      	itete	ne
 800d99c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d99e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d9a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d9a6:	81a3      	strheq	r3, [r4, #12]
 800d9a8:	bf18      	it	ne
 800d9aa:	81a3      	strhne	r3, [r4, #12]
 800d9ac:	bd10      	pop	{r4, pc}

0800d9ae <__sclose>:
 800d9ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9b2:	f000 b8e5 	b.w	800db80 <_close_r>

0800d9b6 <__swbuf_r>:
 800d9b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9b8:	460e      	mov	r6, r1
 800d9ba:	4614      	mov	r4, r2
 800d9bc:	4605      	mov	r5, r0
 800d9be:	b118      	cbz	r0, 800d9c8 <__swbuf_r+0x12>
 800d9c0:	6a03      	ldr	r3, [r0, #32]
 800d9c2:	b90b      	cbnz	r3, 800d9c8 <__swbuf_r+0x12>
 800d9c4:	f7ff ff0e 	bl	800d7e4 <__sinit>
 800d9c8:	69a3      	ldr	r3, [r4, #24]
 800d9ca:	60a3      	str	r3, [r4, #8]
 800d9cc:	89a3      	ldrh	r3, [r4, #12]
 800d9ce:	071a      	lsls	r2, r3, #28
 800d9d0:	d501      	bpl.n	800d9d6 <__swbuf_r+0x20>
 800d9d2:	6923      	ldr	r3, [r4, #16]
 800d9d4:	b943      	cbnz	r3, 800d9e8 <__swbuf_r+0x32>
 800d9d6:	4621      	mov	r1, r4
 800d9d8:	4628      	mov	r0, r5
 800d9da:	f000 f82b 	bl	800da34 <__swsetup_r>
 800d9de:	b118      	cbz	r0, 800d9e8 <__swbuf_r+0x32>
 800d9e0:	f04f 37ff 	mov.w	r7, #4294967295
 800d9e4:	4638      	mov	r0, r7
 800d9e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9e8:	6823      	ldr	r3, [r4, #0]
 800d9ea:	6922      	ldr	r2, [r4, #16]
 800d9ec:	1a98      	subs	r0, r3, r2
 800d9ee:	6963      	ldr	r3, [r4, #20]
 800d9f0:	b2f6      	uxtb	r6, r6
 800d9f2:	4283      	cmp	r3, r0
 800d9f4:	4637      	mov	r7, r6
 800d9f6:	dc05      	bgt.n	800da04 <__swbuf_r+0x4e>
 800d9f8:	4621      	mov	r1, r4
 800d9fa:	4628      	mov	r0, r5
 800d9fc:	f000 fcf0 	bl	800e3e0 <_fflush_r>
 800da00:	2800      	cmp	r0, #0
 800da02:	d1ed      	bne.n	800d9e0 <__swbuf_r+0x2a>
 800da04:	68a3      	ldr	r3, [r4, #8]
 800da06:	3b01      	subs	r3, #1
 800da08:	60a3      	str	r3, [r4, #8]
 800da0a:	6823      	ldr	r3, [r4, #0]
 800da0c:	1c5a      	adds	r2, r3, #1
 800da0e:	6022      	str	r2, [r4, #0]
 800da10:	701e      	strb	r6, [r3, #0]
 800da12:	6962      	ldr	r2, [r4, #20]
 800da14:	1c43      	adds	r3, r0, #1
 800da16:	429a      	cmp	r2, r3
 800da18:	d004      	beq.n	800da24 <__swbuf_r+0x6e>
 800da1a:	89a3      	ldrh	r3, [r4, #12]
 800da1c:	07db      	lsls	r3, r3, #31
 800da1e:	d5e1      	bpl.n	800d9e4 <__swbuf_r+0x2e>
 800da20:	2e0a      	cmp	r6, #10
 800da22:	d1df      	bne.n	800d9e4 <__swbuf_r+0x2e>
 800da24:	4621      	mov	r1, r4
 800da26:	4628      	mov	r0, r5
 800da28:	f000 fcda 	bl	800e3e0 <_fflush_r>
 800da2c:	2800      	cmp	r0, #0
 800da2e:	d0d9      	beq.n	800d9e4 <__swbuf_r+0x2e>
 800da30:	e7d6      	b.n	800d9e0 <__swbuf_r+0x2a>
	...

0800da34 <__swsetup_r>:
 800da34:	b538      	push	{r3, r4, r5, lr}
 800da36:	4b29      	ldr	r3, [pc, #164]	@ (800dadc <__swsetup_r+0xa8>)
 800da38:	4605      	mov	r5, r0
 800da3a:	6818      	ldr	r0, [r3, #0]
 800da3c:	460c      	mov	r4, r1
 800da3e:	b118      	cbz	r0, 800da48 <__swsetup_r+0x14>
 800da40:	6a03      	ldr	r3, [r0, #32]
 800da42:	b90b      	cbnz	r3, 800da48 <__swsetup_r+0x14>
 800da44:	f7ff fece 	bl	800d7e4 <__sinit>
 800da48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da4c:	0719      	lsls	r1, r3, #28
 800da4e:	d422      	bmi.n	800da96 <__swsetup_r+0x62>
 800da50:	06da      	lsls	r2, r3, #27
 800da52:	d407      	bmi.n	800da64 <__swsetup_r+0x30>
 800da54:	2209      	movs	r2, #9
 800da56:	602a      	str	r2, [r5, #0]
 800da58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da5c:	81a3      	strh	r3, [r4, #12]
 800da5e:	f04f 30ff 	mov.w	r0, #4294967295
 800da62:	e033      	b.n	800dacc <__swsetup_r+0x98>
 800da64:	0758      	lsls	r0, r3, #29
 800da66:	d512      	bpl.n	800da8e <__swsetup_r+0x5a>
 800da68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da6a:	b141      	cbz	r1, 800da7e <__swsetup_r+0x4a>
 800da6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da70:	4299      	cmp	r1, r3
 800da72:	d002      	beq.n	800da7a <__swsetup_r+0x46>
 800da74:	4628      	mov	r0, r5
 800da76:	f000 f915 	bl	800dca4 <_free_r>
 800da7a:	2300      	movs	r3, #0
 800da7c:	6363      	str	r3, [r4, #52]	@ 0x34
 800da7e:	89a3      	ldrh	r3, [r4, #12]
 800da80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800da84:	81a3      	strh	r3, [r4, #12]
 800da86:	2300      	movs	r3, #0
 800da88:	6063      	str	r3, [r4, #4]
 800da8a:	6923      	ldr	r3, [r4, #16]
 800da8c:	6023      	str	r3, [r4, #0]
 800da8e:	89a3      	ldrh	r3, [r4, #12]
 800da90:	f043 0308 	orr.w	r3, r3, #8
 800da94:	81a3      	strh	r3, [r4, #12]
 800da96:	6923      	ldr	r3, [r4, #16]
 800da98:	b94b      	cbnz	r3, 800daae <__swsetup_r+0x7a>
 800da9a:	89a3      	ldrh	r3, [r4, #12]
 800da9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800daa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800daa4:	d003      	beq.n	800daae <__swsetup_r+0x7a>
 800daa6:	4621      	mov	r1, r4
 800daa8:	4628      	mov	r0, r5
 800daaa:	f000 fce7 	bl	800e47c <__smakebuf_r>
 800daae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dab2:	f013 0201 	ands.w	r2, r3, #1
 800dab6:	d00a      	beq.n	800dace <__swsetup_r+0x9a>
 800dab8:	2200      	movs	r2, #0
 800daba:	60a2      	str	r2, [r4, #8]
 800dabc:	6962      	ldr	r2, [r4, #20]
 800dabe:	4252      	negs	r2, r2
 800dac0:	61a2      	str	r2, [r4, #24]
 800dac2:	6922      	ldr	r2, [r4, #16]
 800dac4:	b942      	cbnz	r2, 800dad8 <__swsetup_r+0xa4>
 800dac6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800daca:	d1c5      	bne.n	800da58 <__swsetup_r+0x24>
 800dacc:	bd38      	pop	{r3, r4, r5, pc}
 800dace:	0799      	lsls	r1, r3, #30
 800dad0:	bf58      	it	pl
 800dad2:	6962      	ldrpl	r2, [r4, #20]
 800dad4:	60a2      	str	r2, [r4, #8]
 800dad6:	e7f4      	b.n	800dac2 <__swsetup_r+0x8e>
 800dad8:	2000      	movs	r0, #0
 800dada:	e7f7      	b.n	800dacc <__swsetup_r+0x98>
 800dadc:	2000003c 	.word	0x2000003c

0800dae0 <memset>:
 800dae0:	4402      	add	r2, r0
 800dae2:	4603      	mov	r3, r0
 800dae4:	4293      	cmp	r3, r2
 800dae6:	d100      	bne.n	800daea <memset+0xa>
 800dae8:	4770      	bx	lr
 800daea:	f803 1b01 	strb.w	r1, [r3], #1
 800daee:	e7f9      	b.n	800dae4 <memset+0x4>

0800daf0 <strchr>:
 800daf0:	b2c9      	uxtb	r1, r1
 800daf2:	4603      	mov	r3, r0
 800daf4:	4618      	mov	r0, r3
 800daf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dafa:	b112      	cbz	r2, 800db02 <strchr+0x12>
 800dafc:	428a      	cmp	r2, r1
 800dafe:	d1f9      	bne.n	800daf4 <strchr+0x4>
 800db00:	4770      	bx	lr
 800db02:	2900      	cmp	r1, #0
 800db04:	bf18      	it	ne
 800db06:	2000      	movne	r0, #0
 800db08:	4770      	bx	lr

0800db0a <strncmp>:
 800db0a:	b510      	push	{r4, lr}
 800db0c:	b16a      	cbz	r2, 800db2a <strncmp+0x20>
 800db0e:	3901      	subs	r1, #1
 800db10:	1884      	adds	r4, r0, r2
 800db12:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db16:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800db1a:	429a      	cmp	r2, r3
 800db1c:	d103      	bne.n	800db26 <strncmp+0x1c>
 800db1e:	42a0      	cmp	r0, r4
 800db20:	d001      	beq.n	800db26 <strncmp+0x1c>
 800db22:	2a00      	cmp	r2, #0
 800db24:	d1f5      	bne.n	800db12 <strncmp+0x8>
 800db26:	1ad0      	subs	r0, r2, r3
 800db28:	bd10      	pop	{r4, pc}
 800db2a:	4610      	mov	r0, r2
 800db2c:	e7fc      	b.n	800db28 <strncmp+0x1e>

0800db2e <strncpy>:
 800db2e:	b510      	push	{r4, lr}
 800db30:	3901      	subs	r1, #1
 800db32:	4603      	mov	r3, r0
 800db34:	b132      	cbz	r2, 800db44 <strncpy+0x16>
 800db36:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800db3a:	f803 4b01 	strb.w	r4, [r3], #1
 800db3e:	3a01      	subs	r2, #1
 800db40:	2c00      	cmp	r4, #0
 800db42:	d1f7      	bne.n	800db34 <strncpy+0x6>
 800db44:	441a      	add	r2, r3
 800db46:	2100      	movs	r1, #0
 800db48:	4293      	cmp	r3, r2
 800db4a:	d100      	bne.n	800db4e <strncpy+0x20>
 800db4c:	bd10      	pop	{r4, pc}
 800db4e:	f803 1b01 	strb.w	r1, [r3], #1
 800db52:	e7f9      	b.n	800db48 <strncpy+0x1a>

0800db54 <strstr>:
 800db54:	780a      	ldrb	r2, [r1, #0]
 800db56:	b570      	push	{r4, r5, r6, lr}
 800db58:	b96a      	cbnz	r2, 800db76 <strstr+0x22>
 800db5a:	bd70      	pop	{r4, r5, r6, pc}
 800db5c:	429a      	cmp	r2, r3
 800db5e:	d109      	bne.n	800db74 <strstr+0x20>
 800db60:	460c      	mov	r4, r1
 800db62:	4605      	mov	r5, r0
 800db64:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d0f6      	beq.n	800db5a <strstr+0x6>
 800db6c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800db70:	429e      	cmp	r6, r3
 800db72:	d0f7      	beq.n	800db64 <strstr+0x10>
 800db74:	3001      	adds	r0, #1
 800db76:	7803      	ldrb	r3, [r0, #0]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d1ef      	bne.n	800db5c <strstr+0x8>
 800db7c:	4618      	mov	r0, r3
 800db7e:	e7ec      	b.n	800db5a <strstr+0x6>

0800db80 <_close_r>:
 800db80:	b538      	push	{r3, r4, r5, lr}
 800db82:	4d06      	ldr	r5, [pc, #24]	@ (800db9c <_close_r+0x1c>)
 800db84:	2300      	movs	r3, #0
 800db86:	4604      	mov	r4, r0
 800db88:	4608      	mov	r0, r1
 800db8a:	602b      	str	r3, [r5, #0]
 800db8c:	f7f3 fe59 	bl	8001842 <_close>
 800db90:	1c43      	adds	r3, r0, #1
 800db92:	d102      	bne.n	800db9a <_close_r+0x1a>
 800db94:	682b      	ldr	r3, [r5, #0]
 800db96:	b103      	cbz	r3, 800db9a <_close_r+0x1a>
 800db98:	6023      	str	r3, [r4, #0]
 800db9a:	bd38      	pop	{r3, r4, r5, pc}
 800db9c:	20004b60 	.word	0x20004b60

0800dba0 <_lseek_r>:
 800dba0:	b538      	push	{r3, r4, r5, lr}
 800dba2:	4d07      	ldr	r5, [pc, #28]	@ (800dbc0 <_lseek_r+0x20>)
 800dba4:	4604      	mov	r4, r0
 800dba6:	4608      	mov	r0, r1
 800dba8:	4611      	mov	r1, r2
 800dbaa:	2200      	movs	r2, #0
 800dbac:	602a      	str	r2, [r5, #0]
 800dbae:	461a      	mov	r2, r3
 800dbb0:	f7f3 fe6e 	bl	8001890 <_lseek>
 800dbb4:	1c43      	adds	r3, r0, #1
 800dbb6:	d102      	bne.n	800dbbe <_lseek_r+0x1e>
 800dbb8:	682b      	ldr	r3, [r5, #0]
 800dbba:	b103      	cbz	r3, 800dbbe <_lseek_r+0x1e>
 800dbbc:	6023      	str	r3, [r4, #0]
 800dbbe:	bd38      	pop	{r3, r4, r5, pc}
 800dbc0:	20004b60 	.word	0x20004b60

0800dbc4 <_read_r>:
 800dbc4:	b538      	push	{r3, r4, r5, lr}
 800dbc6:	4d07      	ldr	r5, [pc, #28]	@ (800dbe4 <_read_r+0x20>)
 800dbc8:	4604      	mov	r4, r0
 800dbca:	4608      	mov	r0, r1
 800dbcc:	4611      	mov	r1, r2
 800dbce:	2200      	movs	r2, #0
 800dbd0:	602a      	str	r2, [r5, #0]
 800dbd2:	461a      	mov	r2, r3
 800dbd4:	f7f3 fe18 	bl	8001808 <_read>
 800dbd8:	1c43      	adds	r3, r0, #1
 800dbda:	d102      	bne.n	800dbe2 <_read_r+0x1e>
 800dbdc:	682b      	ldr	r3, [r5, #0]
 800dbde:	b103      	cbz	r3, 800dbe2 <_read_r+0x1e>
 800dbe0:	6023      	str	r3, [r4, #0]
 800dbe2:	bd38      	pop	{r3, r4, r5, pc}
 800dbe4:	20004b60 	.word	0x20004b60

0800dbe8 <_sbrk_r>:
 800dbe8:	b538      	push	{r3, r4, r5, lr}
 800dbea:	4d06      	ldr	r5, [pc, #24]	@ (800dc04 <_sbrk_r+0x1c>)
 800dbec:	2300      	movs	r3, #0
 800dbee:	4604      	mov	r4, r0
 800dbf0:	4608      	mov	r0, r1
 800dbf2:	602b      	str	r3, [r5, #0]
 800dbf4:	f7f3 fe5a 	bl	80018ac <_sbrk>
 800dbf8:	1c43      	adds	r3, r0, #1
 800dbfa:	d102      	bne.n	800dc02 <_sbrk_r+0x1a>
 800dbfc:	682b      	ldr	r3, [r5, #0]
 800dbfe:	b103      	cbz	r3, 800dc02 <_sbrk_r+0x1a>
 800dc00:	6023      	str	r3, [r4, #0]
 800dc02:	bd38      	pop	{r3, r4, r5, pc}
 800dc04:	20004b60 	.word	0x20004b60

0800dc08 <_write_r>:
 800dc08:	b538      	push	{r3, r4, r5, lr}
 800dc0a:	4d07      	ldr	r5, [pc, #28]	@ (800dc28 <_write_r+0x20>)
 800dc0c:	4604      	mov	r4, r0
 800dc0e:	4608      	mov	r0, r1
 800dc10:	4611      	mov	r1, r2
 800dc12:	2200      	movs	r2, #0
 800dc14:	602a      	str	r2, [r5, #0]
 800dc16:	461a      	mov	r2, r3
 800dc18:	f7f2 fceb 	bl	80005f2 <_write>
 800dc1c:	1c43      	adds	r3, r0, #1
 800dc1e:	d102      	bne.n	800dc26 <_write_r+0x1e>
 800dc20:	682b      	ldr	r3, [r5, #0]
 800dc22:	b103      	cbz	r3, 800dc26 <_write_r+0x1e>
 800dc24:	6023      	str	r3, [r4, #0]
 800dc26:	bd38      	pop	{r3, r4, r5, pc}
 800dc28:	20004b60 	.word	0x20004b60

0800dc2c <__errno>:
 800dc2c:	4b01      	ldr	r3, [pc, #4]	@ (800dc34 <__errno+0x8>)
 800dc2e:	6818      	ldr	r0, [r3, #0]
 800dc30:	4770      	bx	lr
 800dc32:	bf00      	nop
 800dc34:	2000003c 	.word	0x2000003c

0800dc38 <__libc_init_array>:
 800dc38:	b570      	push	{r4, r5, r6, lr}
 800dc3a:	4d0d      	ldr	r5, [pc, #52]	@ (800dc70 <__libc_init_array+0x38>)
 800dc3c:	4c0d      	ldr	r4, [pc, #52]	@ (800dc74 <__libc_init_array+0x3c>)
 800dc3e:	1b64      	subs	r4, r4, r5
 800dc40:	10a4      	asrs	r4, r4, #2
 800dc42:	2600      	movs	r6, #0
 800dc44:	42a6      	cmp	r6, r4
 800dc46:	d109      	bne.n	800dc5c <__libc_init_array+0x24>
 800dc48:	4d0b      	ldr	r5, [pc, #44]	@ (800dc78 <__libc_init_array+0x40>)
 800dc4a:	4c0c      	ldr	r4, [pc, #48]	@ (800dc7c <__libc_init_array+0x44>)
 800dc4c:	f000 fc74 	bl	800e538 <_init>
 800dc50:	1b64      	subs	r4, r4, r5
 800dc52:	10a4      	asrs	r4, r4, #2
 800dc54:	2600      	movs	r6, #0
 800dc56:	42a6      	cmp	r6, r4
 800dc58:	d105      	bne.n	800dc66 <__libc_init_array+0x2e>
 800dc5a:	bd70      	pop	{r4, r5, r6, pc}
 800dc5c:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc60:	4798      	blx	r3
 800dc62:	3601      	adds	r6, #1
 800dc64:	e7ee      	b.n	800dc44 <__libc_init_array+0xc>
 800dc66:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc6a:	4798      	blx	r3
 800dc6c:	3601      	adds	r6, #1
 800dc6e:	e7f2      	b.n	800dc56 <__libc_init_array+0x1e>
 800dc70:	0800ea00 	.word	0x0800ea00
 800dc74:	0800ea00 	.word	0x0800ea00
 800dc78:	0800ea00 	.word	0x0800ea00
 800dc7c:	0800ea04 	.word	0x0800ea04

0800dc80 <__retarget_lock_init_recursive>:
 800dc80:	4770      	bx	lr

0800dc82 <__retarget_lock_acquire_recursive>:
 800dc82:	4770      	bx	lr

0800dc84 <__retarget_lock_release_recursive>:
 800dc84:	4770      	bx	lr

0800dc86 <memcpy>:
 800dc86:	440a      	add	r2, r1
 800dc88:	4291      	cmp	r1, r2
 800dc8a:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc8e:	d100      	bne.n	800dc92 <memcpy+0xc>
 800dc90:	4770      	bx	lr
 800dc92:	b510      	push	{r4, lr}
 800dc94:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc98:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc9c:	4291      	cmp	r1, r2
 800dc9e:	d1f9      	bne.n	800dc94 <memcpy+0xe>
 800dca0:	bd10      	pop	{r4, pc}
	...

0800dca4 <_free_r>:
 800dca4:	b538      	push	{r3, r4, r5, lr}
 800dca6:	4605      	mov	r5, r0
 800dca8:	2900      	cmp	r1, #0
 800dcaa:	d041      	beq.n	800dd30 <_free_r+0x8c>
 800dcac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dcb0:	1f0c      	subs	r4, r1, #4
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	bfb8      	it	lt
 800dcb6:	18e4      	addlt	r4, r4, r3
 800dcb8:	f7ff fcfc 	bl	800d6b4 <__malloc_lock>
 800dcbc:	4a1d      	ldr	r2, [pc, #116]	@ (800dd34 <_free_r+0x90>)
 800dcbe:	6813      	ldr	r3, [r2, #0]
 800dcc0:	b933      	cbnz	r3, 800dcd0 <_free_r+0x2c>
 800dcc2:	6063      	str	r3, [r4, #4]
 800dcc4:	6014      	str	r4, [r2, #0]
 800dcc6:	4628      	mov	r0, r5
 800dcc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dccc:	f7ff bcf8 	b.w	800d6c0 <__malloc_unlock>
 800dcd0:	42a3      	cmp	r3, r4
 800dcd2:	d908      	bls.n	800dce6 <_free_r+0x42>
 800dcd4:	6820      	ldr	r0, [r4, #0]
 800dcd6:	1821      	adds	r1, r4, r0
 800dcd8:	428b      	cmp	r3, r1
 800dcda:	bf01      	itttt	eq
 800dcdc:	6819      	ldreq	r1, [r3, #0]
 800dcde:	685b      	ldreq	r3, [r3, #4]
 800dce0:	1809      	addeq	r1, r1, r0
 800dce2:	6021      	streq	r1, [r4, #0]
 800dce4:	e7ed      	b.n	800dcc2 <_free_r+0x1e>
 800dce6:	461a      	mov	r2, r3
 800dce8:	685b      	ldr	r3, [r3, #4]
 800dcea:	b10b      	cbz	r3, 800dcf0 <_free_r+0x4c>
 800dcec:	42a3      	cmp	r3, r4
 800dcee:	d9fa      	bls.n	800dce6 <_free_r+0x42>
 800dcf0:	6811      	ldr	r1, [r2, #0]
 800dcf2:	1850      	adds	r0, r2, r1
 800dcf4:	42a0      	cmp	r0, r4
 800dcf6:	d10b      	bne.n	800dd10 <_free_r+0x6c>
 800dcf8:	6820      	ldr	r0, [r4, #0]
 800dcfa:	4401      	add	r1, r0
 800dcfc:	1850      	adds	r0, r2, r1
 800dcfe:	4283      	cmp	r3, r0
 800dd00:	6011      	str	r1, [r2, #0]
 800dd02:	d1e0      	bne.n	800dcc6 <_free_r+0x22>
 800dd04:	6818      	ldr	r0, [r3, #0]
 800dd06:	685b      	ldr	r3, [r3, #4]
 800dd08:	6053      	str	r3, [r2, #4]
 800dd0a:	4408      	add	r0, r1
 800dd0c:	6010      	str	r0, [r2, #0]
 800dd0e:	e7da      	b.n	800dcc6 <_free_r+0x22>
 800dd10:	d902      	bls.n	800dd18 <_free_r+0x74>
 800dd12:	230c      	movs	r3, #12
 800dd14:	602b      	str	r3, [r5, #0]
 800dd16:	e7d6      	b.n	800dcc6 <_free_r+0x22>
 800dd18:	6820      	ldr	r0, [r4, #0]
 800dd1a:	1821      	adds	r1, r4, r0
 800dd1c:	428b      	cmp	r3, r1
 800dd1e:	bf04      	itt	eq
 800dd20:	6819      	ldreq	r1, [r3, #0]
 800dd22:	685b      	ldreq	r3, [r3, #4]
 800dd24:	6063      	str	r3, [r4, #4]
 800dd26:	bf04      	itt	eq
 800dd28:	1809      	addeq	r1, r1, r0
 800dd2a:	6021      	streq	r1, [r4, #0]
 800dd2c:	6054      	str	r4, [r2, #4]
 800dd2e:	e7ca      	b.n	800dcc6 <_free_r+0x22>
 800dd30:	bd38      	pop	{r3, r4, r5, pc}
 800dd32:	bf00      	nop
 800dd34:	20004a20 	.word	0x20004a20

0800dd38 <__sfputc_r>:
 800dd38:	6893      	ldr	r3, [r2, #8]
 800dd3a:	3b01      	subs	r3, #1
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	b410      	push	{r4}
 800dd40:	6093      	str	r3, [r2, #8]
 800dd42:	da08      	bge.n	800dd56 <__sfputc_r+0x1e>
 800dd44:	6994      	ldr	r4, [r2, #24]
 800dd46:	42a3      	cmp	r3, r4
 800dd48:	db01      	blt.n	800dd4e <__sfputc_r+0x16>
 800dd4a:	290a      	cmp	r1, #10
 800dd4c:	d103      	bne.n	800dd56 <__sfputc_r+0x1e>
 800dd4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd52:	f7ff be30 	b.w	800d9b6 <__swbuf_r>
 800dd56:	6813      	ldr	r3, [r2, #0]
 800dd58:	1c58      	adds	r0, r3, #1
 800dd5a:	6010      	str	r0, [r2, #0]
 800dd5c:	7019      	strb	r1, [r3, #0]
 800dd5e:	4608      	mov	r0, r1
 800dd60:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd64:	4770      	bx	lr

0800dd66 <__sfputs_r>:
 800dd66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd68:	4606      	mov	r6, r0
 800dd6a:	460f      	mov	r7, r1
 800dd6c:	4614      	mov	r4, r2
 800dd6e:	18d5      	adds	r5, r2, r3
 800dd70:	42ac      	cmp	r4, r5
 800dd72:	d101      	bne.n	800dd78 <__sfputs_r+0x12>
 800dd74:	2000      	movs	r0, #0
 800dd76:	e007      	b.n	800dd88 <__sfputs_r+0x22>
 800dd78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd7c:	463a      	mov	r2, r7
 800dd7e:	4630      	mov	r0, r6
 800dd80:	f7ff ffda 	bl	800dd38 <__sfputc_r>
 800dd84:	1c43      	adds	r3, r0, #1
 800dd86:	d1f3      	bne.n	800dd70 <__sfputs_r+0xa>
 800dd88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dd8c <_vfiprintf_r>:
 800dd8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd90:	460d      	mov	r5, r1
 800dd92:	b09d      	sub	sp, #116	@ 0x74
 800dd94:	4614      	mov	r4, r2
 800dd96:	4698      	mov	r8, r3
 800dd98:	4606      	mov	r6, r0
 800dd9a:	b118      	cbz	r0, 800dda4 <_vfiprintf_r+0x18>
 800dd9c:	6a03      	ldr	r3, [r0, #32]
 800dd9e:	b90b      	cbnz	r3, 800dda4 <_vfiprintf_r+0x18>
 800dda0:	f7ff fd20 	bl	800d7e4 <__sinit>
 800dda4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dda6:	07d9      	lsls	r1, r3, #31
 800dda8:	d405      	bmi.n	800ddb6 <_vfiprintf_r+0x2a>
 800ddaa:	89ab      	ldrh	r3, [r5, #12]
 800ddac:	059a      	lsls	r2, r3, #22
 800ddae:	d402      	bmi.n	800ddb6 <_vfiprintf_r+0x2a>
 800ddb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ddb2:	f7ff ff66 	bl	800dc82 <__retarget_lock_acquire_recursive>
 800ddb6:	89ab      	ldrh	r3, [r5, #12]
 800ddb8:	071b      	lsls	r3, r3, #28
 800ddba:	d501      	bpl.n	800ddc0 <_vfiprintf_r+0x34>
 800ddbc:	692b      	ldr	r3, [r5, #16]
 800ddbe:	b99b      	cbnz	r3, 800dde8 <_vfiprintf_r+0x5c>
 800ddc0:	4629      	mov	r1, r5
 800ddc2:	4630      	mov	r0, r6
 800ddc4:	f7ff fe36 	bl	800da34 <__swsetup_r>
 800ddc8:	b170      	cbz	r0, 800dde8 <_vfiprintf_r+0x5c>
 800ddca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddcc:	07dc      	lsls	r4, r3, #31
 800ddce:	d504      	bpl.n	800ddda <_vfiprintf_r+0x4e>
 800ddd0:	f04f 30ff 	mov.w	r0, #4294967295
 800ddd4:	b01d      	add	sp, #116	@ 0x74
 800ddd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddda:	89ab      	ldrh	r3, [r5, #12]
 800dddc:	0598      	lsls	r0, r3, #22
 800ddde:	d4f7      	bmi.n	800ddd0 <_vfiprintf_r+0x44>
 800dde0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dde2:	f7ff ff4f 	bl	800dc84 <__retarget_lock_release_recursive>
 800dde6:	e7f3      	b.n	800ddd0 <_vfiprintf_r+0x44>
 800dde8:	2300      	movs	r3, #0
 800ddea:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddec:	2320      	movs	r3, #32
 800ddee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ddf2:	f8cd 800c 	str.w	r8, [sp, #12]
 800ddf6:	2330      	movs	r3, #48	@ 0x30
 800ddf8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dfa8 <_vfiprintf_r+0x21c>
 800ddfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800de00:	f04f 0901 	mov.w	r9, #1
 800de04:	4623      	mov	r3, r4
 800de06:	469a      	mov	sl, r3
 800de08:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de0c:	b10a      	cbz	r2, 800de12 <_vfiprintf_r+0x86>
 800de0e:	2a25      	cmp	r2, #37	@ 0x25
 800de10:	d1f9      	bne.n	800de06 <_vfiprintf_r+0x7a>
 800de12:	ebba 0b04 	subs.w	fp, sl, r4
 800de16:	d00b      	beq.n	800de30 <_vfiprintf_r+0xa4>
 800de18:	465b      	mov	r3, fp
 800de1a:	4622      	mov	r2, r4
 800de1c:	4629      	mov	r1, r5
 800de1e:	4630      	mov	r0, r6
 800de20:	f7ff ffa1 	bl	800dd66 <__sfputs_r>
 800de24:	3001      	adds	r0, #1
 800de26:	f000 80a7 	beq.w	800df78 <_vfiprintf_r+0x1ec>
 800de2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de2c:	445a      	add	r2, fp
 800de2e:	9209      	str	r2, [sp, #36]	@ 0x24
 800de30:	f89a 3000 	ldrb.w	r3, [sl]
 800de34:	2b00      	cmp	r3, #0
 800de36:	f000 809f 	beq.w	800df78 <_vfiprintf_r+0x1ec>
 800de3a:	2300      	movs	r3, #0
 800de3c:	f04f 32ff 	mov.w	r2, #4294967295
 800de40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de44:	f10a 0a01 	add.w	sl, sl, #1
 800de48:	9304      	str	r3, [sp, #16]
 800de4a:	9307      	str	r3, [sp, #28]
 800de4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800de50:	931a      	str	r3, [sp, #104]	@ 0x68
 800de52:	4654      	mov	r4, sl
 800de54:	2205      	movs	r2, #5
 800de56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de5a:	4853      	ldr	r0, [pc, #332]	@ (800dfa8 <_vfiprintf_r+0x21c>)
 800de5c:	f7f2 f9c0 	bl	80001e0 <memchr>
 800de60:	9a04      	ldr	r2, [sp, #16]
 800de62:	b9d8      	cbnz	r0, 800de9c <_vfiprintf_r+0x110>
 800de64:	06d1      	lsls	r1, r2, #27
 800de66:	bf44      	itt	mi
 800de68:	2320      	movmi	r3, #32
 800de6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de6e:	0713      	lsls	r3, r2, #28
 800de70:	bf44      	itt	mi
 800de72:	232b      	movmi	r3, #43	@ 0x2b
 800de74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de78:	f89a 3000 	ldrb.w	r3, [sl]
 800de7c:	2b2a      	cmp	r3, #42	@ 0x2a
 800de7e:	d015      	beq.n	800deac <_vfiprintf_r+0x120>
 800de80:	9a07      	ldr	r2, [sp, #28]
 800de82:	4654      	mov	r4, sl
 800de84:	2000      	movs	r0, #0
 800de86:	f04f 0c0a 	mov.w	ip, #10
 800de8a:	4621      	mov	r1, r4
 800de8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800de90:	3b30      	subs	r3, #48	@ 0x30
 800de92:	2b09      	cmp	r3, #9
 800de94:	d94b      	bls.n	800df2e <_vfiprintf_r+0x1a2>
 800de96:	b1b0      	cbz	r0, 800dec6 <_vfiprintf_r+0x13a>
 800de98:	9207      	str	r2, [sp, #28]
 800de9a:	e014      	b.n	800dec6 <_vfiprintf_r+0x13a>
 800de9c:	eba0 0308 	sub.w	r3, r0, r8
 800dea0:	fa09 f303 	lsl.w	r3, r9, r3
 800dea4:	4313      	orrs	r3, r2
 800dea6:	9304      	str	r3, [sp, #16]
 800dea8:	46a2      	mov	sl, r4
 800deaa:	e7d2      	b.n	800de52 <_vfiprintf_r+0xc6>
 800deac:	9b03      	ldr	r3, [sp, #12]
 800deae:	1d19      	adds	r1, r3, #4
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	9103      	str	r1, [sp, #12]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	bfbb      	ittet	lt
 800deb8:	425b      	neglt	r3, r3
 800deba:	f042 0202 	orrlt.w	r2, r2, #2
 800debe:	9307      	strge	r3, [sp, #28]
 800dec0:	9307      	strlt	r3, [sp, #28]
 800dec2:	bfb8      	it	lt
 800dec4:	9204      	strlt	r2, [sp, #16]
 800dec6:	7823      	ldrb	r3, [r4, #0]
 800dec8:	2b2e      	cmp	r3, #46	@ 0x2e
 800deca:	d10a      	bne.n	800dee2 <_vfiprintf_r+0x156>
 800decc:	7863      	ldrb	r3, [r4, #1]
 800dece:	2b2a      	cmp	r3, #42	@ 0x2a
 800ded0:	d132      	bne.n	800df38 <_vfiprintf_r+0x1ac>
 800ded2:	9b03      	ldr	r3, [sp, #12]
 800ded4:	1d1a      	adds	r2, r3, #4
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	9203      	str	r2, [sp, #12]
 800deda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dede:	3402      	adds	r4, #2
 800dee0:	9305      	str	r3, [sp, #20]
 800dee2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dfb8 <_vfiprintf_r+0x22c>
 800dee6:	7821      	ldrb	r1, [r4, #0]
 800dee8:	2203      	movs	r2, #3
 800deea:	4650      	mov	r0, sl
 800deec:	f7f2 f978 	bl	80001e0 <memchr>
 800def0:	b138      	cbz	r0, 800df02 <_vfiprintf_r+0x176>
 800def2:	9b04      	ldr	r3, [sp, #16]
 800def4:	eba0 000a 	sub.w	r0, r0, sl
 800def8:	2240      	movs	r2, #64	@ 0x40
 800defa:	4082      	lsls	r2, r0
 800defc:	4313      	orrs	r3, r2
 800defe:	3401      	adds	r4, #1
 800df00:	9304      	str	r3, [sp, #16]
 800df02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df06:	4829      	ldr	r0, [pc, #164]	@ (800dfac <_vfiprintf_r+0x220>)
 800df08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800df0c:	2206      	movs	r2, #6
 800df0e:	f7f2 f967 	bl	80001e0 <memchr>
 800df12:	2800      	cmp	r0, #0
 800df14:	d03f      	beq.n	800df96 <_vfiprintf_r+0x20a>
 800df16:	4b26      	ldr	r3, [pc, #152]	@ (800dfb0 <_vfiprintf_r+0x224>)
 800df18:	bb1b      	cbnz	r3, 800df62 <_vfiprintf_r+0x1d6>
 800df1a:	9b03      	ldr	r3, [sp, #12]
 800df1c:	3307      	adds	r3, #7
 800df1e:	f023 0307 	bic.w	r3, r3, #7
 800df22:	3308      	adds	r3, #8
 800df24:	9303      	str	r3, [sp, #12]
 800df26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df28:	443b      	add	r3, r7
 800df2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800df2c:	e76a      	b.n	800de04 <_vfiprintf_r+0x78>
 800df2e:	fb0c 3202 	mla	r2, ip, r2, r3
 800df32:	460c      	mov	r4, r1
 800df34:	2001      	movs	r0, #1
 800df36:	e7a8      	b.n	800de8a <_vfiprintf_r+0xfe>
 800df38:	2300      	movs	r3, #0
 800df3a:	3401      	adds	r4, #1
 800df3c:	9305      	str	r3, [sp, #20]
 800df3e:	4619      	mov	r1, r3
 800df40:	f04f 0c0a 	mov.w	ip, #10
 800df44:	4620      	mov	r0, r4
 800df46:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df4a:	3a30      	subs	r2, #48	@ 0x30
 800df4c:	2a09      	cmp	r2, #9
 800df4e:	d903      	bls.n	800df58 <_vfiprintf_r+0x1cc>
 800df50:	2b00      	cmp	r3, #0
 800df52:	d0c6      	beq.n	800dee2 <_vfiprintf_r+0x156>
 800df54:	9105      	str	r1, [sp, #20]
 800df56:	e7c4      	b.n	800dee2 <_vfiprintf_r+0x156>
 800df58:	fb0c 2101 	mla	r1, ip, r1, r2
 800df5c:	4604      	mov	r4, r0
 800df5e:	2301      	movs	r3, #1
 800df60:	e7f0      	b.n	800df44 <_vfiprintf_r+0x1b8>
 800df62:	ab03      	add	r3, sp, #12
 800df64:	9300      	str	r3, [sp, #0]
 800df66:	462a      	mov	r2, r5
 800df68:	4b12      	ldr	r3, [pc, #72]	@ (800dfb4 <_vfiprintf_r+0x228>)
 800df6a:	a904      	add	r1, sp, #16
 800df6c:	4630      	mov	r0, r6
 800df6e:	f3af 8000 	nop.w
 800df72:	4607      	mov	r7, r0
 800df74:	1c78      	adds	r0, r7, #1
 800df76:	d1d6      	bne.n	800df26 <_vfiprintf_r+0x19a>
 800df78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800df7a:	07d9      	lsls	r1, r3, #31
 800df7c:	d405      	bmi.n	800df8a <_vfiprintf_r+0x1fe>
 800df7e:	89ab      	ldrh	r3, [r5, #12]
 800df80:	059a      	lsls	r2, r3, #22
 800df82:	d402      	bmi.n	800df8a <_vfiprintf_r+0x1fe>
 800df84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800df86:	f7ff fe7d 	bl	800dc84 <__retarget_lock_release_recursive>
 800df8a:	89ab      	ldrh	r3, [r5, #12]
 800df8c:	065b      	lsls	r3, r3, #25
 800df8e:	f53f af1f 	bmi.w	800ddd0 <_vfiprintf_r+0x44>
 800df92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800df94:	e71e      	b.n	800ddd4 <_vfiprintf_r+0x48>
 800df96:	ab03      	add	r3, sp, #12
 800df98:	9300      	str	r3, [sp, #0]
 800df9a:	462a      	mov	r2, r5
 800df9c:	4b05      	ldr	r3, [pc, #20]	@ (800dfb4 <_vfiprintf_r+0x228>)
 800df9e:	a904      	add	r1, sp, #16
 800dfa0:	4630      	mov	r0, r6
 800dfa2:	f000 f879 	bl	800e098 <_printf_i>
 800dfa6:	e7e4      	b.n	800df72 <_vfiprintf_r+0x1e6>
 800dfa8:	0800e9c4 	.word	0x0800e9c4
 800dfac:	0800e9ce 	.word	0x0800e9ce
 800dfb0:	00000000 	.word	0x00000000
 800dfb4:	0800dd67 	.word	0x0800dd67
 800dfb8:	0800e9ca 	.word	0x0800e9ca

0800dfbc <_printf_common>:
 800dfbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfc0:	4616      	mov	r6, r2
 800dfc2:	4698      	mov	r8, r3
 800dfc4:	688a      	ldr	r2, [r1, #8]
 800dfc6:	690b      	ldr	r3, [r1, #16]
 800dfc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dfcc:	4293      	cmp	r3, r2
 800dfce:	bfb8      	it	lt
 800dfd0:	4613      	movlt	r3, r2
 800dfd2:	6033      	str	r3, [r6, #0]
 800dfd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800dfd8:	4607      	mov	r7, r0
 800dfda:	460c      	mov	r4, r1
 800dfdc:	b10a      	cbz	r2, 800dfe2 <_printf_common+0x26>
 800dfde:	3301      	adds	r3, #1
 800dfe0:	6033      	str	r3, [r6, #0]
 800dfe2:	6823      	ldr	r3, [r4, #0]
 800dfe4:	0699      	lsls	r1, r3, #26
 800dfe6:	bf42      	ittt	mi
 800dfe8:	6833      	ldrmi	r3, [r6, #0]
 800dfea:	3302      	addmi	r3, #2
 800dfec:	6033      	strmi	r3, [r6, #0]
 800dfee:	6825      	ldr	r5, [r4, #0]
 800dff0:	f015 0506 	ands.w	r5, r5, #6
 800dff4:	d106      	bne.n	800e004 <_printf_common+0x48>
 800dff6:	f104 0a19 	add.w	sl, r4, #25
 800dffa:	68e3      	ldr	r3, [r4, #12]
 800dffc:	6832      	ldr	r2, [r6, #0]
 800dffe:	1a9b      	subs	r3, r3, r2
 800e000:	42ab      	cmp	r3, r5
 800e002:	dc26      	bgt.n	800e052 <_printf_common+0x96>
 800e004:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e008:	6822      	ldr	r2, [r4, #0]
 800e00a:	3b00      	subs	r3, #0
 800e00c:	bf18      	it	ne
 800e00e:	2301      	movne	r3, #1
 800e010:	0692      	lsls	r2, r2, #26
 800e012:	d42b      	bmi.n	800e06c <_printf_common+0xb0>
 800e014:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e018:	4641      	mov	r1, r8
 800e01a:	4638      	mov	r0, r7
 800e01c:	47c8      	blx	r9
 800e01e:	3001      	adds	r0, #1
 800e020:	d01e      	beq.n	800e060 <_printf_common+0xa4>
 800e022:	6823      	ldr	r3, [r4, #0]
 800e024:	6922      	ldr	r2, [r4, #16]
 800e026:	f003 0306 	and.w	r3, r3, #6
 800e02a:	2b04      	cmp	r3, #4
 800e02c:	bf02      	ittt	eq
 800e02e:	68e5      	ldreq	r5, [r4, #12]
 800e030:	6833      	ldreq	r3, [r6, #0]
 800e032:	1aed      	subeq	r5, r5, r3
 800e034:	68a3      	ldr	r3, [r4, #8]
 800e036:	bf0c      	ite	eq
 800e038:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e03c:	2500      	movne	r5, #0
 800e03e:	4293      	cmp	r3, r2
 800e040:	bfc4      	itt	gt
 800e042:	1a9b      	subgt	r3, r3, r2
 800e044:	18ed      	addgt	r5, r5, r3
 800e046:	2600      	movs	r6, #0
 800e048:	341a      	adds	r4, #26
 800e04a:	42b5      	cmp	r5, r6
 800e04c:	d11a      	bne.n	800e084 <_printf_common+0xc8>
 800e04e:	2000      	movs	r0, #0
 800e050:	e008      	b.n	800e064 <_printf_common+0xa8>
 800e052:	2301      	movs	r3, #1
 800e054:	4652      	mov	r2, sl
 800e056:	4641      	mov	r1, r8
 800e058:	4638      	mov	r0, r7
 800e05a:	47c8      	blx	r9
 800e05c:	3001      	adds	r0, #1
 800e05e:	d103      	bne.n	800e068 <_printf_common+0xac>
 800e060:	f04f 30ff 	mov.w	r0, #4294967295
 800e064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e068:	3501      	adds	r5, #1
 800e06a:	e7c6      	b.n	800dffa <_printf_common+0x3e>
 800e06c:	18e1      	adds	r1, r4, r3
 800e06e:	1c5a      	adds	r2, r3, #1
 800e070:	2030      	movs	r0, #48	@ 0x30
 800e072:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e076:	4422      	add	r2, r4
 800e078:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e07c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e080:	3302      	adds	r3, #2
 800e082:	e7c7      	b.n	800e014 <_printf_common+0x58>
 800e084:	2301      	movs	r3, #1
 800e086:	4622      	mov	r2, r4
 800e088:	4641      	mov	r1, r8
 800e08a:	4638      	mov	r0, r7
 800e08c:	47c8      	blx	r9
 800e08e:	3001      	adds	r0, #1
 800e090:	d0e6      	beq.n	800e060 <_printf_common+0xa4>
 800e092:	3601      	adds	r6, #1
 800e094:	e7d9      	b.n	800e04a <_printf_common+0x8e>
	...

0800e098 <_printf_i>:
 800e098:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e09c:	7e0f      	ldrb	r7, [r1, #24]
 800e09e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e0a0:	2f78      	cmp	r7, #120	@ 0x78
 800e0a2:	4691      	mov	r9, r2
 800e0a4:	4680      	mov	r8, r0
 800e0a6:	460c      	mov	r4, r1
 800e0a8:	469a      	mov	sl, r3
 800e0aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e0ae:	d807      	bhi.n	800e0c0 <_printf_i+0x28>
 800e0b0:	2f62      	cmp	r7, #98	@ 0x62
 800e0b2:	d80a      	bhi.n	800e0ca <_printf_i+0x32>
 800e0b4:	2f00      	cmp	r7, #0
 800e0b6:	f000 80d2 	beq.w	800e25e <_printf_i+0x1c6>
 800e0ba:	2f58      	cmp	r7, #88	@ 0x58
 800e0bc:	f000 80b9 	beq.w	800e232 <_printf_i+0x19a>
 800e0c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e0c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e0c8:	e03a      	b.n	800e140 <_printf_i+0xa8>
 800e0ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e0ce:	2b15      	cmp	r3, #21
 800e0d0:	d8f6      	bhi.n	800e0c0 <_printf_i+0x28>
 800e0d2:	a101      	add	r1, pc, #4	@ (adr r1, 800e0d8 <_printf_i+0x40>)
 800e0d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e0d8:	0800e131 	.word	0x0800e131
 800e0dc:	0800e145 	.word	0x0800e145
 800e0e0:	0800e0c1 	.word	0x0800e0c1
 800e0e4:	0800e0c1 	.word	0x0800e0c1
 800e0e8:	0800e0c1 	.word	0x0800e0c1
 800e0ec:	0800e0c1 	.word	0x0800e0c1
 800e0f0:	0800e145 	.word	0x0800e145
 800e0f4:	0800e0c1 	.word	0x0800e0c1
 800e0f8:	0800e0c1 	.word	0x0800e0c1
 800e0fc:	0800e0c1 	.word	0x0800e0c1
 800e100:	0800e0c1 	.word	0x0800e0c1
 800e104:	0800e245 	.word	0x0800e245
 800e108:	0800e16f 	.word	0x0800e16f
 800e10c:	0800e1ff 	.word	0x0800e1ff
 800e110:	0800e0c1 	.word	0x0800e0c1
 800e114:	0800e0c1 	.word	0x0800e0c1
 800e118:	0800e267 	.word	0x0800e267
 800e11c:	0800e0c1 	.word	0x0800e0c1
 800e120:	0800e16f 	.word	0x0800e16f
 800e124:	0800e0c1 	.word	0x0800e0c1
 800e128:	0800e0c1 	.word	0x0800e0c1
 800e12c:	0800e207 	.word	0x0800e207
 800e130:	6833      	ldr	r3, [r6, #0]
 800e132:	1d1a      	adds	r2, r3, #4
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	6032      	str	r2, [r6, #0]
 800e138:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e13c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e140:	2301      	movs	r3, #1
 800e142:	e09d      	b.n	800e280 <_printf_i+0x1e8>
 800e144:	6833      	ldr	r3, [r6, #0]
 800e146:	6820      	ldr	r0, [r4, #0]
 800e148:	1d19      	adds	r1, r3, #4
 800e14a:	6031      	str	r1, [r6, #0]
 800e14c:	0606      	lsls	r6, r0, #24
 800e14e:	d501      	bpl.n	800e154 <_printf_i+0xbc>
 800e150:	681d      	ldr	r5, [r3, #0]
 800e152:	e003      	b.n	800e15c <_printf_i+0xc4>
 800e154:	0645      	lsls	r5, r0, #25
 800e156:	d5fb      	bpl.n	800e150 <_printf_i+0xb8>
 800e158:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e15c:	2d00      	cmp	r5, #0
 800e15e:	da03      	bge.n	800e168 <_printf_i+0xd0>
 800e160:	232d      	movs	r3, #45	@ 0x2d
 800e162:	426d      	negs	r5, r5
 800e164:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e168:	4859      	ldr	r0, [pc, #356]	@ (800e2d0 <_printf_i+0x238>)
 800e16a:	230a      	movs	r3, #10
 800e16c:	e011      	b.n	800e192 <_printf_i+0xfa>
 800e16e:	6821      	ldr	r1, [r4, #0]
 800e170:	6833      	ldr	r3, [r6, #0]
 800e172:	0608      	lsls	r0, r1, #24
 800e174:	f853 5b04 	ldr.w	r5, [r3], #4
 800e178:	d402      	bmi.n	800e180 <_printf_i+0xe8>
 800e17a:	0649      	lsls	r1, r1, #25
 800e17c:	bf48      	it	mi
 800e17e:	b2ad      	uxthmi	r5, r5
 800e180:	2f6f      	cmp	r7, #111	@ 0x6f
 800e182:	4853      	ldr	r0, [pc, #332]	@ (800e2d0 <_printf_i+0x238>)
 800e184:	6033      	str	r3, [r6, #0]
 800e186:	bf14      	ite	ne
 800e188:	230a      	movne	r3, #10
 800e18a:	2308      	moveq	r3, #8
 800e18c:	2100      	movs	r1, #0
 800e18e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e192:	6866      	ldr	r6, [r4, #4]
 800e194:	60a6      	str	r6, [r4, #8]
 800e196:	2e00      	cmp	r6, #0
 800e198:	bfa2      	ittt	ge
 800e19a:	6821      	ldrge	r1, [r4, #0]
 800e19c:	f021 0104 	bicge.w	r1, r1, #4
 800e1a0:	6021      	strge	r1, [r4, #0]
 800e1a2:	b90d      	cbnz	r5, 800e1a8 <_printf_i+0x110>
 800e1a4:	2e00      	cmp	r6, #0
 800e1a6:	d04b      	beq.n	800e240 <_printf_i+0x1a8>
 800e1a8:	4616      	mov	r6, r2
 800e1aa:	fbb5 f1f3 	udiv	r1, r5, r3
 800e1ae:	fb03 5711 	mls	r7, r3, r1, r5
 800e1b2:	5dc7      	ldrb	r7, [r0, r7]
 800e1b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e1b8:	462f      	mov	r7, r5
 800e1ba:	42bb      	cmp	r3, r7
 800e1bc:	460d      	mov	r5, r1
 800e1be:	d9f4      	bls.n	800e1aa <_printf_i+0x112>
 800e1c0:	2b08      	cmp	r3, #8
 800e1c2:	d10b      	bne.n	800e1dc <_printf_i+0x144>
 800e1c4:	6823      	ldr	r3, [r4, #0]
 800e1c6:	07df      	lsls	r7, r3, #31
 800e1c8:	d508      	bpl.n	800e1dc <_printf_i+0x144>
 800e1ca:	6923      	ldr	r3, [r4, #16]
 800e1cc:	6861      	ldr	r1, [r4, #4]
 800e1ce:	4299      	cmp	r1, r3
 800e1d0:	bfde      	ittt	le
 800e1d2:	2330      	movle	r3, #48	@ 0x30
 800e1d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e1d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e1dc:	1b92      	subs	r2, r2, r6
 800e1de:	6122      	str	r2, [r4, #16]
 800e1e0:	f8cd a000 	str.w	sl, [sp]
 800e1e4:	464b      	mov	r3, r9
 800e1e6:	aa03      	add	r2, sp, #12
 800e1e8:	4621      	mov	r1, r4
 800e1ea:	4640      	mov	r0, r8
 800e1ec:	f7ff fee6 	bl	800dfbc <_printf_common>
 800e1f0:	3001      	adds	r0, #1
 800e1f2:	d14a      	bne.n	800e28a <_printf_i+0x1f2>
 800e1f4:	f04f 30ff 	mov.w	r0, #4294967295
 800e1f8:	b004      	add	sp, #16
 800e1fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1fe:	6823      	ldr	r3, [r4, #0]
 800e200:	f043 0320 	orr.w	r3, r3, #32
 800e204:	6023      	str	r3, [r4, #0]
 800e206:	4833      	ldr	r0, [pc, #204]	@ (800e2d4 <_printf_i+0x23c>)
 800e208:	2778      	movs	r7, #120	@ 0x78
 800e20a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e20e:	6823      	ldr	r3, [r4, #0]
 800e210:	6831      	ldr	r1, [r6, #0]
 800e212:	061f      	lsls	r7, r3, #24
 800e214:	f851 5b04 	ldr.w	r5, [r1], #4
 800e218:	d402      	bmi.n	800e220 <_printf_i+0x188>
 800e21a:	065f      	lsls	r7, r3, #25
 800e21c:	bf48      	it	mi
 800e21e:	b2ad      	uxthmi	r5, r5
 800e220:	6031      	str	r1, [r6, #0]
 800e222:	07d9      	lsls	r1, r3, #31
 800e224:	bf44      	itt	mi
 800e226:	f043 0320 	orrmi.w	r3, r3, #32
 800e22a:	6023      	strmi	r3, [r4, #0]
 800e22c:	b11d      	cbz	r5, 800e236 <_printf_i+0x19e>
 800e22e:	2310      	movs	r3, #16
 800e230:	e7ac      	b.n	800e18c <_printf_i+0xf4>
 800e232:	4827      	ldr	r0, [pc, #156]	@ (800e2d0 <_printf_i+0x238>)
 800e234:	e7e9      	b.n	800e20a <_printf_i+0x172>
 800e236:	6823      	ldr	r3, [r4, #0]
 800e238:	f023 0320 	bic.w	r3, r3, #32
 800e23c:	6023      	str	r3, [r4, #0]
 800e23e:	e7f6      	b.n	800e22e <_printf_i+0x196>
 800e240:	4616      	mov	r6, r2
 800e242:	e7bd      	b.n	800e1c0 <_printf_i+0x128>
 800e244:	6833      	ldr	r3, [r6, #0]
 800e246:	6825      	ldr	r5, [r4, #0]
 800e248:	6961      	ldr	r1, [r4, #20]
 800e24a:	1d18      	adds	r0, r3, #4
 800e24c:	6030      	str	r0, [r6, #0]
 800e24e:	062e      	lsls	r6, r5, #24
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	d501      	bpl.n	800e258 <_printf_i+0x1c0>
 800e254:	6019      	str	r1, [r3, #0]
 800e256:	e002      	b.n	800e25e <_printf_i+0x1c6>
 800e258:	0668      	lsls	r0, r5, #25
 800e25a:	d5fb      	bpl.n	800e254 <_printf_i+0x1bc>
 800e25c:	8019      	strh	r1, [r3, #0]
 800e25e:	2300      	movs	r3, #0
 800e260:	6123      	str	r3, [r4, #16]
 800e262:	4616      	mov	r6, r2
 800e264:	e7bc      	b.n	800e1e0 <_printf_i+0x148>
 800e266:	6833      	ldr	r3, [r6, #0]
 800e268:	1d1a      	adds	r2, r3, #4
 800e26a:	6032      	str	r2, [r6, #0]
 800e26c:	681e      	ldr	r6, [r3, #0]
 800e26e:	6862      	ldr	r2, [r4, #4]
 800e270:	2100      	movs	r1, #0
 800e272:	4630      	mov	r0, r6
 800e274:	f7f1 ffb4 	bl	80001e0 <memchr>
 800e278:	b108      	cbz	r0, 800e27e <_printf_i+0x1e6>
 800e27a:	1b80      	subs	r0, r0, r6
 800e27c:	6060      	str	r0, [r4, #4]
 800e27e:	6863      	ldr	r3, [r4, #4]
 800e280:	6123      	str	r3, [r4, #16]
 800e282:	2300      	movs	r3, #0
 800e284:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e288:	e7aa      	b.n	800e1e0 <_printf_i+0x148>
 800e28a:	6923      	ldr	r3, [r4, #16]
 800e28c:	4632      	mov	r2, r6
 800e28e:	4649      	mov	r1, r9
 800e290:	4640      	mov	r0, r8
 800e292:	47d0      	blx	sl
 800e294:	3001      	adds	r0, #1
 800e296:	d0ad      	beq.n	800e1f4 <_printf_i+0x15c>
 800e298:	6823      	ldr	r3, [r4, #0]
 800e29a:	079b      	lsls	r3, r3, #30
 800e29c:	d413      	bmi.n	800e2c6 <_printf_i+0x22e>
 800e29e:	68e0      	ldr	r0, [r4, #12]
 800e2a0:	9b03      	ldr	r3, [sp, #12]
 800e2a2:	4298      	cmp	r0, r3
 800e2a4:	bfb8      	it	lt
 800e2a6:	4618      	movlt	r0, r3
 800e2a8:	e7a6      	b.n	800e1f8 <_printf_i+0x160>
 800e2aa:	2301      	movs	r3, #1
 800e2ac:	4632      	mov	r2, r6
 800e2ae:	4649      	mov	r1, r9
 800e2b0:	4640      	mov	r0, r8
 800e2b2:	47d0      	blx	sl
 800e2b4:	3001      	adds	r0, #1
 800e2b6:	d09d      	beq.n	800e1f4 <_printf_i+0x15c>
 800e2b8:	3501      	adds	r5, #1
 800e2ba:	68e3      	ldr	r3, [r4, #12]
 800e2bc:	9903      	ldr	r1, [sp, #12]
 800e2be:	1a5b      	subs	r3, r3, r1
 800e2c0:	42ab      	cmp	r3, r5
 800e2c2:	dcf2      	bgt.n	800e2aa <_printf_i+0x212>
 800e2c4:	e7eb      	b.n	800e29e <_printf_i+0x206>
 800e2c6:	2500      	movs	r5, #0
 800e2c8:	f104 0619 	add.w	r6, r4, #25
 800e2cc:	e7f5      	b.n	800e2ba <_printf_i+0x222>
 800e2ce:	bf00      	nop
 800e2d0:	0800e9d5 	.word	0x0800e9d5
 800e2d4:	0800e9e6 	.word	0x0800e9e6

0800e2d8 <__sflush_r>:
 800e2d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e2dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2e0:	0716      	lsls	r6, r2, #28
 800e2e2:	4605      	mov	r5, r0
 800e2e4:	460c      	mov	r4, r1
 800e2e6:	d454      	bmi.n	800e392 <__sflush_r+0xba>
 800e2e8:	684b      	ldr	r3, [r1, #4]
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	dc02      	bgt.n	800e2f4 <__sflush_r+0x1c>
 800e2ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	dd48      	ble.n	800e386 <__sflush_r+0xae>
 800e2f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e2f6:	2e00      	cmp	r6, #0
 800e2f8:	d045      	beq.n	800e386 <__sflush_r+0xae>
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e300:	682f      	ldr	r7, [r5, #0]
 800e302:	6a21      	ldr	r1, [r4, #32]
 800e304:	602b      	str	r3, [r5, #0]
 800e306:	d030      	beq.n	800e36a <__sflush_r+0x92>
 800e308:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e30a:	89a3      	ldrh	r3, [r4, #12]
 800e30c:	0759      	lsls	r1, r3, #29
 800e30e:	d505      	bpl.n	800e31c <__sflush_r+0x44>
 800e310:	6863      	ldr	r3, [r4, #4]
 800e312:	1ad2      	subs	r2, r2, r3
 800e314:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e316:	b10b      	cbz	r3, 800e31c <__sflush_r+0x44>
 800e318:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e31a:	1ad2      	subs	r2, r2, r3
 800e31c:	2300      	movs	r3, #0
 800e31e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e320:	6a21      	ldr	r1, [r4, #32]
 800e322:	4628      	mov	r0, r5
 800e324:	47b0      	blx	r6
 800e326:	1c43      	adds	r3, r0, #1
 800e328:	89a3      	ldrh	r3, [r4, #12]
 800e32a:	d106      	bne.n	800e33a <__sflush_r+0x62>
 800e32c:	6829      	ldr	r1, [r5, #0]
 800e32e:	291d      	cmp	r1, #29
 800e330:	d82b      	bhi.n	800e38a <__sflush_r+0xb2>
 800e332:	4a2a      	ldr	r2, [pc, #168]	@ (800e3dc <__sflush_r+0x104>)
 800e334:	410a      	asrs	r2, r1
 800e336:	07d6      	lsls	r6, r2, #31
 800e338:	d427      	bmi.n	800e38a <__sflush_r+0xb2>
 800e33a:	2200      	movs	r2, #0
 800e33c:	6062      	str	r2, [r4, #4]
 800e33e:	04d9      	lsls	r1, r3, #19
 800e340:	6922      	ldr	r2, [r4, #16]
 800e342:	6022      	str	r2, [r4, #0]
 800e344:	d504      	bpl.n	800e350 <__sflush_r+0x78>
 800e346:	1c42      	adds	r2, r0, #1
 800e348:	d101      	bne.n	800e34e <__sflush_r+0x76>
 800e34a:	682b      	ldr	r3, [r5, #0]
 800e34c:	b903      	cbnz	r3, 800e350 <__sflush_r+0x78>
 800e34e:	6560      	str	r0, [r4, #84]	@ 0x54
 800e350:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e352:	602f      	str	r7, [r5, #0]
 800e354:	b1b9      	cbz	r1, 800e386 <__sflush_r+0xae>
 800e356:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e35a:	4299      	cmp	r1, r3
 800e35c:	d002      	beq.n	800e364 <__sflush_r+0x8c>
 800e35e:	4628      	mov	r0, r5
 800e360:	f7ff fca0 	bl	800dca4 <_free_r>
 800e364:	2300      	movs	r3, #0
 800e366:	6363      	str	r3, [r4, #52]	@ 0x34
 800e368:	e00d      	b.n	800e386 <__sflush_r+0xae>
 800e36a:	2301      	movs	r3, #1
 800e36c:	4628      	mov	r0, r5
 800e36e:	47b0      	blx	r6
 800e370:	4602      	mov	r2, r0
 800e372:	1c50      	adds	r0, r2, #1
 800e374:	d1c9      	bne.n	800e30a <__sflush_r+0x32>
 800e376:	682b      	ldr	r3, [r5, #0]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d0c6      	beq.n	800e30a <__sflush_r+0x32>
 800e37c:	2b1d      	cmp	r3, #29
 800e37e:	d001      	beq.n	800e384 <__sflush_r+0xac>
 800e380:	2b16      	cmp	r3, #22
 800e382:	d11e      	bne.n	800e3c2 <__sflush_r+0xea>
 800e384:	602f      	str	r7, [r5, #0]
 800e386:	2000      	movs	r0, #0
 800e388:	e022      	b.n	800e3d0 <__sflush_r+0xf8>
 800e38a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e38e:	b21b      	sxth	r3, r3
 800e390:	e01b      	b.n	800e3ca <__sflush_r+0xf2>
 800e392:	690f      	ldr	r7, [r1, #16]
 800e394:	2f00      	cmp	r7, #0
 800e396:	d0f6      	beq.n	800e386 <__sflush_r+0xae>
 800e398:	0793      	lsls	r3, r2, #30
 800e39a:	680e      	ldr	r6, [r1, #0]
 800e39c:	bf08      	it	eq
 800e39e:	694b      	ldreq	r3, [r1, #20]
 800e3a0:	600f      	str	r7, [r1, #0]
 800e3a2:	bf18      	it	ne
 800e3a4:	2300      	movne	r3, #0
 800e3a6:	eba6 0807 	sub.w	r8, r6, r7
 800e3aa:	608b      	str	r3, [r1, #8]
 800e3ac:	f1b8 0f00 	cmp.w	r8, #0
 800e3b0:	dde9      	ble.n	800e386 <__sflush_r+0xae>
 800e3b2:	6a21      	ldr	r1, [r4, #32]
 800e3b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e3b6:	4643      	mov	r3, r8
 800e3b8:	463a      	mov	r2, r7
 800e3ba:	4628      	mov	r0, r5
 800e3bc:	47b0      	blx	r6
 800e3be:	2800      	cmp	r0, #0
 800e3c0:	dc08      	bgt.n	800e3d4 <__sflush_r+0xfc>
 800e3c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e3ca:	81a3      	strh	r3, [r4, #12]
 800e3cc:	f04f 30ff 	mov.w	r0, #4294967295
 800e3d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3d4:	4407      	add	r7, r0
 800e3d6:	eba8 0800 	sub.w	r8, r8, r0
 800e3da:	e7e7      	b.n	800e3ac <__sflush_r+0xd4>
 800e3dc:	dfbffffe 	.word	0xdfbffffe

0800e3e0 <_fflush_r>:
 800e3e0:	b538      	push	{r3, r4, r5, lr}
 800e3e2:	690b      	ldr	r3, [r1, #16]
 800e3e4:	4605      	mov	r5, r0
 800e3e6:	460c      	mov	r4, r1
 800e3e8:	b913      	cbnz	r3, 800e3f0 <_fflush_r+0x10>
 800e3ea:	2500      	movs	r5, #0
 800e3ec:	4628      	mov	r0, r5
 800e3ee:	bd38      	pop	{r3, r4, r5, pc}
 800e3f0:	b118      	cbz	r0, 800e3fa <_fflush_r+0x1a>
 800e3f2:	6a03      	ldr	r3, [r0, #32]
 800e3f4:	b90b      	cbnz	r3, 800e3fa <_fflush_r+0x1a>
 800e3f6:	f7ff f9f5 	bl	800d7e4 <__sinit>
 800e3fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d0f3      	beq.n	800e3ea <_fflush_r+0xa>
 800e402:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e404:	07d0      	lsls	r0, r2, #31
 800e406:	d404      	bmi.n	800e412 <_fflush_r+0x32>
 800e408:	0599      	lsls	r1, r3, #22
 800e40a:	d402      	bmi.n	800e412 <_fflush_r+0x32>
 800e40c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e40e:	f7ff fc38 	bl	800dc82 <__retarget_lock_acquire_recursive>
 800e412:	4628      	mov	r0, r5
 800e414:	4621      	mov	r1, r4
 800e416:	f7ff ff5f 	bl	800e2d8 <__sflush_r>
 800e41a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e41c:	07da      	lsls	r2, r3, #31
 800e41e:	4605      	mov	r5, r0
 800e420:	d4e4      	bmi.n	800e3ec <_fflush_r+0xc>
 800e422:	89a3      	ldrh	r3, [r4, #12]
 800e424:	059b      	lsls	r3, r3, #22
 800e426:	d4e1      	bmi.n	800e3ec <_fflush_r+0xc>
 800e428:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e42a:	f7ff fc2b 	bl	800dc84 <__retarget_lock_release_recursive>
 800e42e:	e7dd      	b.n	800e3ec <_fflush_r+0xc>

0800e430 <__swhatbuf_r>:
 800e430:	b570      	push	{r4, r5, r6, lr}
 800e432:	460c      	mov	r4, r1
 800e434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e438:	2900      	cmp	r1, #0
 800e43a:	b096      	sub	sp, #88	@ 0x58
 800e43c:	4615      	mov	r5, r2
 800e43e:	461e      	mov	r6, r3
 800e440:	da0d      	bge.n	800e45e <__swhatbuf_r+0x2e>
 800e442:	89a3      	ldrh	r3, [r4, #12]
 800e444:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e448:	f04f 0100 	mov.w	r1, #0
 800e44c:	bf14      	ite	ne
 800e44e:	2340      	movne	r3, #64	@ 0x40
 800e450:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e454:	2000      	movs	r0, #0
 800e456:	6031      	str	r1, [r6, #0]
 800e458:	602b      	str	r3, [r5, #0]
 800e45a:	b016      	add	sp, #88	@ 0x58
 800e45c:	bd70      	pop	{r4, r5, r6, pc}
 800e45e:	466a      	mov	r2, sp
 800e460:	f000 f848 	bl	800e4f4 <_fstat_r>
 800e464:	2800      	cmp	r0, #0
 800e466:	dbec      	blt.n	800e442 <__swhatbuf_r+0x12>
 800e468:	9901      	ldr	r1, [sp, #4]
 800e46a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e46e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e472:	4259      	negs	r1, r3
 800e474:	4159      	adcs	r1, r3
 800e476:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e47a:	e7eb      	b.n	800e454 <__swhatbuf_r+0x24>

0800e47c <__smakebuf_r>:
 800e47c:	898b      	ldrh	r3, [r1, #12]
 800e47e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e480:	079d      	lsls	r5, r3, #30
 800e482:	4606      	mov	r6, r0
 800e484:	460c      	mov	r4, r1
 800e486:	d507      	bpl.n	800e498 <__smakebuf_r+0x1c>
 800e488:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e48c:	6023      	str	r3, [r4, #0]
 800e48e:	6123      	str	r3, [r4, #16]
 800e490:	2301      	movs	r3, #1
 800e492:	6163      	str	r3, [r4, #20]
 800e494:	b003      	add	sp, #12
 800e496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e498:	ab01      	add	r3, sp, #4
 800e49a:	466a      	mov	r2, sp
 800e49c:	f7ff ffc8 	bl	800e430 <__swhatbuf_r>
 800e4a0:	9f00      	ldr	r7, [sp, #0]
 800e4a2:	4605      	mov	r5, r0
 800e4a4:	4639      	mov	r1, r7
 800e4a6:	4630      	mov	r0, r6
 800e4a8:	f7ff f884 	bl	800d5b4 <_malloc_r>
 800e4ac:	b948      	cbnz	r0, 800e4c2 <__smakebuf_r+0x46>
 800e4ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4b2:	059a      	lsls	r2, r3, #22
 800e4b4:	d4ee      	bmi.n	800e494 <__smakebuf_r+0x18>
 800e4b6:	f023 0303 	bic.w	r3, r3, #3
 800e4ba:	f043 0302 	orr.w	r3, r3, #2
 800e4be:	81a3      	strh	r3, [r4, #12]
 800e4c0:	e7e2      	b.n	800e488 <__smakebuf_r+0xc>
 800e4c2:	89a3      	ldrh	r3, [r4, #12]
 800e4c4:	6020      	str	r0, [r4, #0]
 800e4c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4ca:	81a3      	strh	r3, [r4, #12]
 800e4cc:	9b01      	ldr	r3, [sp, #4]
 800e4ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e4d2:	b15b      	cbz	r3, 800e4ec <__smakebuf_r+0x70>
 800e4d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e4d8:	4630      	mov	r0, r6
 800e4da:	f000 f81d 	bl	800e518 <_isatty_r>
 800e4de:	b128      	cbz	r0, 800e4ec <__smakebuf_r+0x70>
 800e4e0:	89a3      	ldrh	r3, [r4, #12]
 800e4e2:	f023 0303 	bic.w	r3, r3, #3
 800e4e6:	f043 0301 	orr.w	r3, r3, #1
 800e4ea:	81a3      	strh	r3, [r4, #12]
 800e4ec:	89a3      	ldrh	r3, [r4, #12]
 800e4ee:	431d      	orrs	r5, r3
 800e4f0:	81a5      	strh	r5, [r4, #12]
 800e4f2:	e7cf      	b.n	800e494 <__smakebuf_r+0x18>

0800e4f4 <_fstat_r>:
 800e4f4:	b538      	push	{r3, r4, r5, lr}
 800e4f6:	4d07      	ldr	r5, [pc, #28]	@ (800e514 <_fstat_r+0x20>)
 800e4f8:	2300      	movs	r3, #0
 800e4fa:	4604      	mov	r4, r0
 800e4fc:	4608      	mov	r0, r1
 800e4fe:	4611      	mov	r1, r2
 800e500:	602b      	str	r3, [r5, #0]
 800e502:	f7f3 f9aa 	bl	800185a <_fstat>
 800e506:	1c43      	adds	r3, r0, #1
 800e508:	d102      	bne.n	800e510 <_fstat_r+0x1c>
 800e50a:	682b      	ldr	r3, [r5, #0]
 800e50c:	b103      	cbz	r3, 800e510 <_fstat_r+0x1c>
 800e50e:	6023      	str	r3, [r4, #0]
 800e510:	bd38      	pop	{r3, r4, r5, pc}
 800e512:	bf00      	nop
 800e514:	20004b60 	.word	0x20004b60

0800e518 <_isatty_r>:
 800e518:	b538      	push	{r3, r4, r5, lr}
 800e51a:	4d06      	ldr	r5, [pc, #24]	@ (800e534 <_isatty_r+0x1c>)
 800e51c:	2300      	movs	r3, #0
 800e51e:	4604      	mov	r4, r0
 800e520:	4608      	mov	r0, r1
 800e522:	602b      	str	r3, [r5, #0]
 800e524:	f7f3 f9a9 	bl	800187a <_isatty>
 800e528:	1c43      	adds	r3, r0, #1
 800e52a:	d102      	bne.n	800e532 <_isatty_r+0x1a>
 800e52c:	682b      	ldr	r3, [r5, #0]
 800e52e:	b103      	cbz	r3, 800e532 <_isatty_r+0x1a>
 800e530:	6023      	str	r3, [r4, #0]
 800e532:	bd38      	pop	{r3, r4, r5, pc}
 800e534:	20004b60 	.word	0x20004b60

0800e538 <_init>:
 800e538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e53a:	bf00      	nop
 800e53c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e53e:	bc08      	pop	{r3}
 800e540:	469e      	mov	lr, r3
 800e542:	4770      	bx	lr

0800e544 <_fini>:
 800e544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e546:	bf00      	nop
 800e548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e54a:	bc08      	pop	{r3}
 800e54c:	469e      	mov	lr, r3
 800e54e:	4770      	bx	lr
