// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="trigger_trigger,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.237000,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1662,HLS_SYN_LUT=1271,HLS_VERSION=2022_1}" *)

module trigger (
        ap_clk,
        ap_rst_n,
        phase4x_in_TDATA,
        phase4x_in_TVALID,
        phase4x_in_TREADY,
        phase4x_in_TKEEP,
        phase4x_in_TSTRB,
        phase4x_in_TUSER,
        phase4x_in_TLAST,
        iq8x_in_TDATA,
        iq8x_in_TVALID,
        iq8x_in_TREADY,
        iq8x_in_TKEEP,
        iq8x_in_TSTRB,
        iq8x_in_TUSER,
        iq8x_in_TLAST,
        postage_stream_TDATA,
        postage_stream_TVALID,
        postage_stream_TREADY,
        postage_stream_TKEEP,
        postage_stream_TSTRB,
        postage_stream_TUSER,
        postage_stream_TLAST,
        timestamp_TDATA,
        timestamp_TVALID,
        timestamp_TREADY,
        photons_lane_0_TDATA,
        photons_lane_0_TVALID,
        photons_lane_0_TREADY,
        photons_lane_1_TDATA,
        photons_lane_1_TVALID,
        photons_lane_1_TREADY,
        photons_lane_2_TDATA,
        photons_lane_2_TVALID,
        photons_lane_2_TREADY,
        photons_lane_3_TDATA,
        photons_lane_3_TVALID,
        photons_lane_3_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 13;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [63:0] phase4x_in_TDATA;
input   phase4x_in_TVALID;
output   phase4x_in_TREADY;
input  [7:0] phase4x_in_TKEEP;
input  [7:0] phase4x_in_TSTRB;
input  [8:0] phase4x_in_TUSER;
input  [0:0] phase4x_in_TLAST;
input  [255:0] iq8x_in_TDATA;
input   iq8x_in_TVALID;
output   iq8x_in_TREADY;
input  [31:0] iq8x_in_TKEEP;
input  [31:0] iq8x_in_TSTRB;
input  [7:0] iq8x_in_TUSER;
input  [0:0] iq8x_in_TLAST;
output  [191:0] postage_stream_TDATA;
output   postage_stream_TVALID;
input   postage_stream_TREADY;
output  [23:0] postage_stream_TKEEP;
output  [23:0] postage_stream_TSTRB;
output  [12:0] postage_stream_TUSER;
output  [0:0] postage_stream_TLAST;
input  [39:0] timestamp_TDATA;
input   timestamp_TVALID;
output   timestamp_TREADY;
output  [63:0] photons_lane_0_TDATA;
output   photons_lane_0_TVALID;
input   photons_lane_0_TREADY;
output  [63:0] photons_lane_1_TDATA;
output   photons_lane_1_TVALID;
input   photons_lane_1_TREADY;
output  [63:0] photons_lane_2_TDATA;
output   photons_lane_2_TVALID;
input   photons_lane_2_TREADY;
output  [63:0] photons_lane_3_TDATA;
output   photons_lane_3_TVALID;
input   photons_lane_3_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire   [8:0] threshoffs_address0;
reg    threshoffs_ce0;
wire   [63:0] threshoffs_q0;
wire    desync;
reg    desync_ap_vld;
reg   [0:0] iq_buffer_empty;
reg   [127:0] iq4x_buffer_data_V;
reg   [8:0] iq4x_buffer_user_V;
reg   [7:0] since_cache_since_3;
reg   [7:0] since_cache_since_2;
reg   [7:0] since_cache_since_1;
reg   [7:0] since_cache_since;
wire   [8:0] since_data_address0;
reg    since_data_ce0;
reg    since_data_we0;
wire   [31:0] since_data_d0;
wire   [8:0] since_data_address1;
reg    since_data_ce1;
wire   [31:0] since_data_q1;
reg   [7:0] photon_cache_lane_time_3;
reg   [15:0] photon_cache_lane_phase_1;
reg   [7:0] photon_cache_lane_time_2;
reg   [15:0] photon_cache_lane_phase;
reg   [7:0] photon_cache_lane_time_1;
reg   [15:0] photon_cache_lane_phase_3;
reg   [7:0] photon_cache_lane_time;
reg   [15:0] photon_cache_lane_phase_2;
wire   [8:0] photon_data_address0;
reg    photon_data_ce0;
reg    photon_data_we0;
wire   [95:0] photon_data_d0;
wire   [8:0] photon_data_address1;
reg    photon_data_ce1;
wire   [95:0] photon_data_q1;
reg    ap_enable_reg_pp0_iter2;
wire   [0:0] iq_buffer_empty_load_load_fu_435_p1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] or_ln114_reg_1755;
reg   [0:0] or_ln114_1_reg_1774;
reg   [0:0] or_ln114_2_reg_1793;
reg   [0:0] or_ln114_3_reg_1812;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] or_ln114_reg_1755_pp0_iter4_reg;
reg   [0:0] or_ln114_1_reg_1774_pp0_iter4_reg;
reg   [0:0] or_ln114_2_reg_1793_pp0_iter4_reg;
reg   [0:0] or_ln114_3_reg_1812_pp0_iter4_reg;
wire    regslice_both_postage_stream_V_data_V_U_apdone_blk;
wire    regslice_both_photons_lane_0_U_apdone_blk;
wire    regslice_both_photons_lane_1_U_apdone_blk;
wire    regslice_both_photons_lane_2_U_apdone_blk;
wire    regslice_both_photons_lane_3_U_apdone_blk;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state6_io;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_11001;
reg    phase4x_in_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    iq8x_in_TDATA_blk_n;
reg    postage_stream_TDATA_blk_n;
reg    timestamp_TDATA_blk_n;
reg    photons_lane_0_TDATA_blk_n;
reg    photons_lane_1_TDATA_blk_n;
reg    photons_lane_2_TDATA_blk_n;
reg    photons_lane_3_TDATA_blk_n;
reg   [127:0] iq4x_data_V_2_reg_404;
reg   [127:0] iq4x_data_V_2_reg_404_pp0_iter2_reg;
reg   [127:0] iq4x_data_V_2_reg_404_pp0_iter3_reg;
reg   [63:0] tmp_data_V_1_reg_1427;
reg   [63:0] tmp_data_V_1_reg_1427_pp0_iter1_reg;
reg   [63:0] tmp_data_V_1_reg_1427_pp0_iter2_reg;
reg   [63:0] tmp_data_V_1_reg_1427_pp0_iter3_reg;
reg   [8:0] tmp_user_V_1_reg_1436;
reg   [8:0] tmp_user_V_1_reg_1436_pp0_iter1_reg;
reg   [8:0] tmp_user_V_1_reg_1436_pp0_iter2_reg;
reg   [8:0] tmp_user_V_1_reg_1436_pp0_iter3_reg;
reg   [0:0] tmp_last_V_reg_1445;
reg   [0:0] tmp_last_V_reg_1445_pp0_iter1_reg;
reg   [0:0] tmp_last_V_reg_1445_pp0_iter2_reg;
reg   [0:0] tmp_last_V_reg_1445_pp0_iter3_reg;
reg   [127:0] iq4x_data_V_fu_455_p4;
wire   [8:0] iq4x_user_V_fu_465_p3;
wire   [35:0] tmp_fu_507_p1;
reg   [35:0] tmp_reg_1473;
reg   [35:0] tmp_reg_1473_pp0_iter1_reg;
reg   [35:0] tmp_reg_1473_pp0_iter2_reg;
reg   [35:0] tmp_reg_1473_pp0_iter3_reg;
wire   [0:0] icmp_ln1069_fu_518_p2;
reg   [0:0] icmp_ln1069_reg_1496;
wire   [7:0] sinces_since_fu_523_p1;
reg   [7:0] sinces_since_reg_1501;
reg   [7:0] sinces_since_reg_1501_pp0_iter2_reg;
reg   [7:0] sinces_since_1_reg_1509;
reg   [7:0] sinces_since_1_reg_1509_pp0_iter2_reg;
reg   [7:0] sinces_since_2_reg_1517;
reg   [7:0] sinces_since_2_reg_1517_pp0_iter2_reg;
reg   [7:0] sinces_since_3_reg_1525;
reg   [7:0] sinces_since_3_reg_1525_pp0_iter2_reg;
wire   [7:0] photons_lane_time_fu_557_p1;
reg   [7:0] photons_lane_time_reg_1533;
reg   [7:0] photons_lane_time_reg_1533_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_reg_1539;
reg   [15:0] photons_lane_phase_reg_1539_pp0_iter2_reg;
reg   [7:0] photons_lane_time_1_reg_1546;
reg   [7:0] photons_lane_time_1_reg_1546_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_1_reg_1552;
reg   [15:0] photons_lane_phase_1_reg_1552_pp0_iter2_reg;
reg   [7:0] photons_lane_time_2_reg_1559;
reg   [7:0] photons_lane_time_2_reg_1559_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_2_reg_1565;
reg   [15:0] photons_lane_phase_2_reg_1565_pp0_iter2_reg;
reg   [7:0] photons_lane_time_3_reg_1572;
reg   [7:0] photons_lane_time_3_reg_1572_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_3_reg_1578;
reg   [15:0] photons_lane_phase_3_reg_1578_pp0_iter2_reg;
reg   [7:0] hoffs_reg_1585;
reg   [7:0] hoffs_reg_1585_pp0_iter2_reg;
reg   [7:0] hoffs_1_reg_1591;
reg   [7:0] hoffs_1_reg_1591_pp0_iter2_reg;
reg   [7:0] hoffs_2_reg_1597;
reg   [7:0] hoffs_2_reg_1597_pp0_iter2_reg;
reg   [7:0] hoffs_3_reg_1603;
reg   [7:0] hoffs_3_reg_1603_pp0_iter2_reg;
wire   [7:0] trunc_ln884_fu_671_p1;
reg   [7:0] trunc_ln884_reg_1609;
reg   [7:0] tmp_1_reg_1614;
reg   [7:0] tmp_3_reg_1619;
reg   [7:0] tmp_4_reg_1624;
wire   [8:0] last_group_fu_705_p2;
reg   [8:0] last_group_reg_1629;
wire   [15:0] phase_fu_710_p1;
reg   [15:0] phase_reg_1634;
wire   [0:0] icmp_ln1696_fu_720_p2;
reg   [0:0] icmp_ln1696_reg_1640;
wire   [0:0] icmp_ln107_fu_726_p2;
reg   [0:0] icmp_ln107_reg_1645;
wire   [0:0] update_photon_fu_731_p2;
reg   [0:0] update_photon_reg_1651;
wire   [7:0] new_since_fu_736_p2;
reg   [7:0] new_since_reg_1657;
wire   [15:0] phase_1_fu_741_p4;
reg   [15:0] phase_1_reg_1663;
wire   [0:0] icmp_ln1696_1_fu_757_p2;
reg   [0:0] icmp_ln1696_1_reg_1669;
wire   [0:0] icmp_ln107_1_fu_763_p2;
reg   [0:0] icmp_ln107_1_reg_1674;
wire   [0:0] update_photon_1_fu_768_p2;
reg   [0:0] update_photon_1_reg_1680;
wire   [7:0] new_since_1_fu_773_p2;
reg   [7:0] new_since_1_reg_1686;
wire   [15:0] phase_2_fu_778_p4;
reg   [15:0] phase_2_reg_1692;
wire   [0:0] icmp_ln1696_2_fu_794_p2;
reg   [0:0] icmp_ln1696_2_reg_1698;
wire   [0:0] icmp_ln107_2_fu_800_p2;
reg   [0:0] icmp_ln107_2_reg_1703;
wire   [0:0] update_photon_2_fu_805_p2;
reg   [0:0] update_photon_2_reg_1709;
wire   [7:0] new_since_2_fu_810_p2;
reg   [7:0] new_since_2_reg_1715;
wire   [15:0] phase_3_fu_815_p4;
reg   [15:0] phase_3_reg_1721;
wire   [0:0] icmp_ln1696_3_fu_831_p2;
reg   [0:0] icmp_ln1696_3_reg_1727;
wire   [0:0] icmp_ln107_3_fu_837_p2;
reg   [0:0] icmp_ln107_3_reg_1732;
wire   [0:0] update_photon_3_fu_842_p2;
reg   [0:0] update_photon_3_reg_1738;
wire   [7:0] new_since_3_fu_847_p2;
reg   [7:0] new_since_3_reg_1744;
wire   [0:0] trig_fu_939_p2;
reg   [0:0] trig_reg_1750;
wire   [0:0] or_ln114_fu_948_p2;
wire   [7:0] photons_lane_time_4_fu_954_p3;
reg   [7:0] photons_lane_time_4_reg_1759;
wire   [15:0] photons_lane_phase_13_fu_1003_p3;
reg   [15:0] photons_lane_phase_13_reg_1764;
wire   [0:0] trig_1_fu_1010_p2;
reg   [0:0] trig_1_reg_1769;
wire   [0:0] or_ln114_1_fu_1019_p2;
wire   [7:0] photons_lane_time_6_fu_1025_p3;
reg   [7:0] photons_lane_time_6_reg_1778;
wire   [15:0] photons_lane_phase_15_fu_1074_p3;
reg   [15:0] photons_lane_phase_15_reg_1783;
wire   [0:0] trig_2_fu_1081_p2;
reg   [0:0] trig_2_reg_1788;
wire   [0:0] or_ln114_2_fu_1090_p2;
wire   [7:0] photons_lane_time_8_fu_1096_p3;
reg   [7:0] photons_lane_time_8_reg_1797;
wire   [15:0] photons_lane_phase_17_fu_1145_p3;
reg   [15:0] photons_lane_phase_17_reg_1802;
wire   [0:0] trig_3_fu_1152_p2;
reg   [0:0] trig_3_reg_1807;
wire   [0:0] or_ln114_3_fu_1161_p2;
wire   [7:0] photons_lane_time_10_fu_1167_p3;
reg   [7:0] photons_lane_time_10_reg_1816;
wire   [15:0] photons_lane_phase_19_fu_1216_p3;
reg   [15:0] photons_lane_phase_19_reg_1821;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_phi_mux_storemerge_phi_fu_396_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_storemerge_reg_393;
wire   [127:0] ap_phi_reg_pp0_iter0_iq4x_data_V_2_reg_404;
reg   [127:0] ap_phi_reg_pp0_iter1_iq4x_data_V_2_reg_404;
wire   [8:0] ap_phi_reg_pp0_iter0_iq4x_user_V_2_reg_414;
reg   [8:0] ap_phi_reg_pp0_iter1_iq4x_user_V_2_reg_414;
wire   [63:0] zext_ln587_1_fu_511_p1;
wire   [63:0] zext_ln587_fu_852_p1;
reg   [127:0] p_Result_1_fu_473_p4;
wire   [8:0] or_ln232_fu_489_p2;
wire   [7:0] sinces_since_5_fu_975_p3;
wire   [7:0] sinces_since_7_fu_1046_p3;
wire   [7:0] sinces_since_9_fu_1117_p3;
wire   [7:0] sinces_since_11_fu_1188_p3;
wire   [7:0] photons_lane_time_5_fu_989_p3;
wire   [7:0] photons_lane_time_7_fu_1060_p3;
wire   [7:0] photons_lane_time_9_fu_1131_p3;
wire   [7:0] photons_lane_time_11_fu_1202_p3;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] shl_ln_fu_713_p3;
wire   [15:0] shl_ln884_1_fu_750_p3;
wire   [15:0] shl_ln884_2_fu_787_p3;
wire   [15:0] shl_ln884_3_fu_824_p3;
wire   [0:0] icmp_ln114_fu_943_p2;
wire   [0:0] xor_ln107_fu_970_p2;
wire   [7:0] select_ln107_fu_964_p3;
wire   [7:0] select_ln107_2_fu_982_p3;
wire   [15:0] photons_lane_phase_12_fu_959_p3;
wire   [15:0] select_ln107_4_fu_996_p3;
wire   [0:0] icmp_ln114_1_fu_1014_p2;
wire   [0:0] xor_ln107_1_fu_1041_p2;
wire   [7:0] select_ln107_6_fu_1035_p3;
wire   [7:0] select_ln107_8_fu_1053_p3;
wire   [15:0] photons_lane_phase_14_fu_1030_p3;
wire   [15:0] select_ln107_10_fu_1067_p3;
wire   [0:0] icmp_ln114_2_fu_1085_p2;
wire   [0:0] xor_ln107_2_fu_1112_p2;
wire   [7:0] select_ln107_12_fu_1106_p3;
wire   [7:0] select_ln107_14_fu_1124_p3;
wire   [15:0] photons_lane_phase_16_fu_1101_p3;
wire   [15:0] select_ln107_16_fu_1138_p3;
wire   [0:0] icmp_ln114_3_fu_1156_p2;
wire   [0:0] xor_ln107_3_fu_1183_p2;
wire   [7:0] select_ln107_18_fu_1177_p3;
wire   [7:0] select_ln107_20_fu_1195_p3;
wire   [15:0] photons_lane_phase_18_fu_1172_p3;
wire   [15:0] select_ln107_22_fu_1209_p3;
wire   [35:0] zext_ln232_fu_1302_p1;
wire   [35:0] photon_out_time_V_fu_1305_p2;
wire   [62:0] tmp_2_fu_1310_p5;
wire   [10:0] photon_out_id_V_fu_1295_p3;
wire   [35:0] zext_ln232_1_fu_1331_p1;
wire   [10:0] photon_out_id_V_1_fu_1325_p2;
wire   [35:0] photon_out_time_V_1_fu_1334_p2;
wire   [62:0] tmp_5_fu_1339_p4;
wire   [35:0] zext_ln232_2_fu_1359_p1;
wire   [10:0] photon_out_id_V_2_fu_1353_p2;
wire   [35:0] photon_out_time_V_2_fu_1362_p2;
wire   [62:0] tmp_8_fu_1367_p4;
wire   [35:0] zext_ln232_3_fu_1387_p1;
wire   [10:0] photon_out_id_V_3_fu_1381_p2;
wire   [35:0] photon_out_time_V_3_fu_1390_p2;
wire   [62:0] tmp_s_fu_1395_p4;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_phase4x_in_V_data_V_U_apdone_blk;
wire   [63:0] phase4x_in_TDATA_int_regslice;
wire    phase4x_in_TVALID_int_regslice;
reg    phase4x_in_TREADY_int_regslice;
wire    regslice_both_phase4x_in_V_data_V_U_ack_in;
wire    regslice_both_phase4x_in_V_keep_V_U_apdone_blk;
wire   [7:0] phase4x_in_TKEEP_int_regslice;
wire    regslice_both_phase4x_in_V_keep_V_U_vld_out;
wire    regslice_both_phase4x_in_V_keep_V_U_ack_in;
wire    regslice_both_phase4x_in_V_strb_V_U_apdone_blk;
wire   [7:0] phase4x_in_TSTRB_int_regslice;
wire    regslice_both_phase4x_in_V_strb_V_U_vld_out;
wire    regslice_both_phase4x_in_V_strb_V_U_ack_in;
wire    regslice_both_phase4x_in_V_user_V_U_apdone_blk;
wire   [8:0] phase4x_in_TUSER_int_regslice;
wire    regslice_both_phase4x_in_V_user_V_U_vld_out;
wire    regslice_both_phase4x_in_V_user_V_U_ack_in;
wire    regslice_both_phase4x_in_V_last_V_U_apdone_blk;
wire   [0:0] phase4x_in_TLAST_int_regslice;
wire    regslice_both_phase4x_in_V_last_V_U_vld_out;
wire    regslice_both_phase4x_in_V_last_V_U_ack_in;
wire    regslice_both_iq8x_in_V_data_V_U_apdone_blk;
wire   [255:0] iq8x_in_TDATA_int_regslice;
wire    iq8x_in_TVALID_int_regslice;
reg    iq8x_in_TREADY_int_regslice;
wire    regslice_both_iq8x_in_V_data_V_U_ack_in;
wire    regslice_both_iq8x_in_V_keep_V_U_apdone_blk;
wire   [31:0] iq8x_in_TKEEP_int_regslice;
wire    regslice_both_iq8x_in_V_keep_V_U_vld_out;
wire    regslice_both_iq8x_in_V_keep_V_U_ack_in;
wire    regslice_both_iq8x_in_V_strb_V_U_apdone_blk;
wire   [31:0] iq8x_in_TSTRB_int_regslice;
wire    regslice_both_iq8x_in_V_strb_V_U_vld_out;
wire    regslice_both_iq8x_in_V_strb_V_U_ack_in;
wire    regslice_both_iq8x_in_V_user_V_U_apdone_blk;
wire   [7:0] iq8x_in_TUSER_int_regslice;
wire    regslice_both_iq8x_in_V_user_V_U_vld_out;
wire    regslice_both_iq8x_in_V_user_V_U_ack_in;
wire    regslice_both_iq8x_in_V_last_V_U_apdone_blk;
wire   [0:0] iq8x_in_TLAST_int_regslice;
wire    regslice_both_iq8x_in_V_last_V_U_vld_out;
wire    regslice_both_iq8x_in_V_last_V_U_ack_in;
wire   [191:0] postage_stream_TDATA_int_regslice;
reg    postage_stream_TVALID_int_regslice;
wire    postage_stream_TREADY_int_regslice;
wire    regslice_both_postage_stream_V_data_V_U_vld_out;
wire    regslice_both_postage_stream_V_keep_V_U_apdone_blk;
wire    regslice_both_postage_stream_V_keep_V_U_ack_in_dummy;
wire    regslice_both_postage_stream_V_keep_V_U_vld_out;
wire    regslice_both_postage_stream_V_strb_V_U_apdone_blk;
wire    regslice_both_postage_stream_V_strb_V_U_ack_in_dummy;
wire    regslice_both_postage_stream_V_strb_V_U_vld_out;
wire    regslice_both_postage_stream_V_user_V_U_apdone_blk;
wire   [12:0] postage_stream_TUSER_int_regslice;
wire    regslice_both_postage_stream_V_user_V_U_ack_in_dummy;
wire    regslice_both_postage_stream_V_user_V_U_vld_out;
wire    regslice_both_postage_stream_V_last_V_U_apdone_blk;
wire    regslice_both_postage_stream_V_last_V_U_ack_in_dummy;
wire    regslice_both_postage_stream_V_last_V_U_vld_out;
wire    regslice_both_timestamp_U_apdone_blk;
wire   [39:0] timestamp_TDATA_int_regslice;
wire    timestamp_TVALID_int_regslice;
reg    timestamp_TREADY_int_regslice;
wire    regslice_both_timestamp_U_ack_in;
wire   [63:0] photons_lane_0_TDATA_int_regslice;
reg    photons_lane_0_TVALID_int_regslice;
wire    photons_lane_0_TREADY_int_regslice;
wire    regslice_both_photons_lane_0_U_vld_out;
wire   [63:0] photons_lane_1_TDATA_int_regslice;
reg    photons_lane_1_TVALID_int_regslice;
wire    photons_lane_1_TREADY_int_regslice;
wire    regslice_both_photons_lane_1_U_vld_out;
wire   [63:0] photons_lane_2_TDATA_int_regslice;
reg    photons_lane_2_TVALID_int_regslice;
wire    photons_lane_2_TREADY_int_regslice;
wire    regslice_both_photons_lane_2_U_vld_out;
wire   [63:0] photons_lane_3_TDATA_int_regslice;
reg    photons_lane_3_TVALID_int_regslice;
wire    photons_lane_3_TREADY_int_regslice;
wire    regslice_both_photons_lane_3_U_vld_out;
reg    ap_condition_483;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 iq_buffer_empty = 1'd0;
#0 iq4x_buffer_data_V = 128'd0;
#0 iq4x_buffer_user_V = 9'd0;
#0 since_cache_since_3 = 8'd0;
#0 since_cache_since_2 = 8'd0;
#0 since_cache_since_1 = 8'd0;
#0 since_cache_since = 8'd0;
#0 photon_cache_lane_time_3 = 8'd0;
#0 photon_cache_lane_phase_1 = 16'd0;
#0 photon_cache_lane_time_2 = 8'd0;
#0 photon_cache_lane_phase = 16'd0;
#0 photon_cache_lane_time_1 = 8'd0;
#0 photon_cache_lane_phase_3 = 16'd0;
#0 photon_cache_lane_time = 8'd0;
#0 photon_cache_lane_phase_2 = 16'd0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

trigger_since_data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
since_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(since_data_address0),
    .ce0(since_data_ce0),
    .we0(since_data_we0),
    .d0(since_data_d0),
    .address1(since_data_address1),
    .ce1(since_data_ce1),
    .q1(since_data_q1)
);

trigger_photon_data_RAM_AUTO_1R1W #(
    .DataWidth( 96 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
photon_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(photon_data_address0),
    .ce0(photon_data_ce0),
    .we0(photon_data_we0),
    .d0(photon_data_d0),
    .address1(photon_data_address1),
    .ce1(photon_data_ce1),
    .q1(photon_data_q1)
);

trigger_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .desync(desync),
    .desync_ap_vld(desync_ap_vld),
    .threshoffs_address0(threshoffs_address0),
    .threshoffs_ce0(threshoffs_ce0),
    .threshoffs_q0(threshoffs_q0)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_phase4x_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(phase4x_in_TDATA),
    .vld_in(phase4x_in_TVALID),
    .ack_in(regslice_both_phase4x_in_V_data_V_U_ack_in),
    .data_out(phase4x_in_TDATA_int_regslice),
    .vld_out(phase4x_in_TVALID_int_regslice),
    .ack_out(phase4x_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_phase4x_in_V_data_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_phase4x_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(phase4x_in_TKEEP),
    .vld_in(phase4x_in_TVALID),
    .ack_in(regslice_both_phase4x_in_V_keep_V_U_ack_in),
    .data_out(phase4x_in_TKEEP_int_regslice),
    .vld_out(regslice_both_phase4x_in_V_keep_V_U_vld_out),
    .ack_out(phase4x_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_phase4x_in_V_keep_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_phase4x_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(phase4x_in_TSTRB),
    .vld_in(phase4x_in_TVALID),
    .ack_in(regslice_both_phase4x_in_V_strb_V_U_ack_in),
    .data_out(phase4x_in_TSTRB_int_regslice),
    .vld_out(regslice_both_phase4x_in_V_strb_V_U_vld_out),
    .ack_out(phase4x_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_phase4x_in_V_strb_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 9 ))
regslice_both_phase4x_in_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(phase4x_in_TUSER),
    .vld_in(phase4x_in_TVALID),
    .ack_in(regslice_both_phase4x_in_V_user_V_U_ack_in),
    .data_out(phase4x_in_TUSER_int_regslice),
    .vld_out(regslice_both_phase4x_in_V_user_V_U_vld_out),
    .ack_out(phase4x_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_phase4x_in_V_user_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 1 ))
regslice_both_phase4x_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(phase4x_in_TLAST),
    .vld_in(phase4x_in_TVALID),
    .ack_in(regslice_both_phase4x_in_V_last_V_U_ack_in),
    .data_out(phase4x_in_TLAST_int_regslice),
    .vld_out(regslice_both_phase4x_in_V_last_V_U_vld_out),
    .ack_out(phase4x_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_phase4x_in_V_last_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 256 ))
regslice_both_iq8x_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(iq8x_in_TDATA),
    .vld_in(iq8x_in_TVALID),
    .ack_in(regslice_both_iq8x_in_V_data_V_U_ack_in),
    .data_out(iq8x_in_TDATA_int_regslice),
    .vld_out(iq8x_in_TVALID_int_regslice),
    .ack_out(iq8x_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_iq8x_in_V_data_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 32 ))
regslice_both_iq8x_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(iq8x_in_TKEEP),
    .vld_in(iq8x_in_TVALID),
    .ack_in(regslice_both_iq8x_in_V_keep_V_U_ack_in),
    .data_out(iq8x_in_TKEEP_int_regslice),
    .vld_out(regslice_both_iq8x_in_V_keep_V_U_vld_out),
    .ack_out(iq8x_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_iq8x_in_V_keep_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 32 ))
regslice_both_iq8x_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(iq8x_in_TSTRB),
    .vld_in(iq8x_in_TVALID),
    .ack_in(regslice_both_iq8x_in_V_strb_V_U_ack_in),
    .data_out(iq8x_in_TSTRB_int_regslice),
    .vld_out(regslice_both_iq8x_in_V_strb_V_U_vld_out),
    .ack_out(iq8x_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_iq8x_in_V_strb_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_iq8x_in_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(iq8x_in_TUSER),
    .vld_in(iq8x_in_TVALID),
    .ack_in(regslice_both_iq8x_in_V_user_V_U_ack_in),
    .data_out(iq8x_in_TUSER_int_regslice),
    .vld_out(regslice_both_iq8x_in_V_user_V_U_vld_out),
    .ack_out(iq8x_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_iq8x_in_V_user_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 1 ))
regslice_both_iq8x_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(iq8x_in_TLAST),
    .vld_in(iq8x_in_TVALID),
    .ack_in(regslice_both_iq8x_in_V_last_V_U_ack_in),
    .data_out(iq8x_in_TLAST_int_regslice),
    .vld_out(regslice_both_iq8x_in_V_last_V_U_vld_out),
    .ack_out(iq8x_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_iq8x_in_V_last_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 192 ))
regslice_both_postage_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_stream_TDATA_int_regslice),
    .vld_in(postage_stream_TVALID_int_regslice),
    .ack_in(postage_stream_TREADY_int_regslice),
    .data_out(postage_stream_TDATA),
    .vld_out(regslice_both_postage_stream_V_data_V_U_vld_out),
    .ack_out(postage_stream_TREADY),
    .apdone_blk(regslice_both_postage_stream_V_data_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 24 ))
regslice_both_postage_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(24'd0),
    .vld_in(postage_stream_TVALID_int_regslice),
    .ack_in(regslice_both_postage_stream_V_keep_V_U_ack_in_dummy),
    .data_out(postage_stream_TKEEP),
    .vld_out(regslice_both_postage_stream_V_keep_V_U_vld_out),
    .ack_out(postage_stream_TREADY),
    .apdone_blk(regslice_both_postage_stream_V_keep_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 24 ))
regslice_both_postage_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(24'd0),
    .vld_in(postage_stream_TVALID_int_regslice),
    .ack_in(regslice_both_postage_stream_V_strb_V_U_ack_in_dummy),
    .data_out(postage_stream_TSTRB),
    .vld_out(regslice_both_postage_stream_V_strb_V_U_vld_out),
    .ack_out(postage_stream_TREADY),
    .apdone_blk(regslice_both_postage_stream_V_strb_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 13 ))
regslice_both_postage_stream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(postage_stream_TUSER_int_regslice),
    .vld_in(postage_stream_TVALID_int_regslice),
    .ack_in(regslice_both_postage_stream_V_user_V_U_ack_in_dummy),
    .data_out(postage_stream_TUSER),
    .vld_out(regslice_both_postage_stream_V_user_V_U_vld_out),
    .ack_out(postage_stream_TREADY),
    .apdone_blk(regslice_both_postage_stream_V_user_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 1 ))
regslice_both_postage_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_last_V_reg_1445_pp0_iter3_reg),
    .vld_in(postage_stream_TVALID_int_regslice),
    .ack_in(regslice_both_postage_stream_V_last_V_U_ack_in_dummy),
    .data_out(postage_stream_TLAST),
    .vld_out(regslice_both_postage_stream_V_last_V_U_vld_out),
    .ack_out(postage_stream_TREADY),
    .apdone_blk(regslice_both_postage_stream_V_last_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 40 ))
regslice_both_timestamp_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(timestamp_TDATA),
    .vld_in(timestamp_TVALID),
    .ack_in(regslice_both_timestamp_U_ack_in),
    .data_out(timestamp_TDATA_int_regslice),
    .vld_out(timestamp_TVALID_int_regslice),
    .ack_out(timestamp_TREADY_int_regslice),
    .apdone_blk(regslice_both_timestamp_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photons_lane_0_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photons_lane_0_TDATA_int_regslice),
    .vld_in(photons_lane_0_TVALID_int_regslice),
    .ack_in(photons_lane_0_TREADY_int_regslice),
    .data_out(photons_lane_0_TDATA),
    .vld_out(regslice_both_photons_lane_0_U_vld_out),
    .ack_out(photons_lane_0_TREADY),
    .apdone_blk(regslice_both_photons_lane_0_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photons_lane_1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photons_lane_1_TDATA_int_regslice),
    .vld_in(photons_lane_1_TVALID_int_regslice),
    .ack_in(photons_lane_1_TREADY_int_regslice),
    .data_out(photons_lane_1_TDATA),
    .vld_out(regslice_both_photons_lane_1_U_vld_out),
    .ack_out(photons_lane_1_TREADY),
    .apdone_blk(regslice_both_photons_lane_1_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photons_lane_2_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photons_lane_2_TDATA_int_regslice),
    .vld_in(photons_lane_2_TVALID_int_regslice),
    .ack_in(photons_lane_2_TREADY_int_regslice),
    .data_out(photons_lane_2_TDATA),
    .vld_out(regslice_both_photons_lane_2_U_vld_out),
    .ack_out(photons_lane_2_TREADY),
    .apdone_blk(regslice_both_photons_lane_2_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photons_lane_3_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photons_lane_3_TDATA_int_regslice),
    .vld_in(photons_lane_3_TVALID_int_regslice),
    .ack_in(photons_lane_3_TREADY_int_regslice),
    .data_out(photons_lane_3_TDATA),
    .vld_out(regslice_both_photons_lane_3_U_vld_out),
    .ack_out(photons_lane_3_TREADY),
    .apdone_blk(regslice_both_photons_lane_3_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_483)) begin
        if ((iq_buffer_empty == 1'd1)) begin
            ap_phi_reg_pp0_iter1_iq4x_data_V_2_reg_404 <= iq4x_data_V_fu_455_p4;
        end else if ((iq_buffer_empty_load_load_fu_435_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_iq4x_data_V_2_reg_404 <= iq4x_buffer_data_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_iq4x_data_V_2_reg_404 <= ap_phi_reg_pp0_iter0_iq4x_data_V_2_reg_404;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_483)) begin
        if ((iq_buffer_empty == 1'd1)) begin
            ap_phi_reg_pp0_iter1_iq4x_user_V_2_reg_414 <= iq4x_user_V_fu_465_p3;
        end else if ((iq_buffer_empty_load_load_fu_435_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_iq4x_user_V_2_reg_414 <= iq4x_buffer_user_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_iq4x_user_V_2_reg_414 <= ap_phi_reg_pp0_iter0_iq4x_user_V_2_reg_414;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hoffs_1_reg_1591 <= {{threshoffs_q0[31:24]}};
        hoffs_2_reg_1597 <= {{threshoffs_q0[47:40]}};
        hoffs_3_reg_1603 <= {{threshoffs_q0[63:56]}};
        hoffs_reg_1585 <= {{threshoffs_q0[15:8]}};
        icmp_ln1069_reg_1496 <= icmp_ln1069_fu_518_p2;
        photons_lane_phase_1_reg_1552 <= {{photon_data_q1[47:32]}};
        photons_lane_phase_2_reg_1565 <= {{photon_data_q1[71:56]}};
        photons_lane_phase_3_reg_1578 <= {{photon_data_q1[95:80]}};
        photons_lane_phase_reg_1539 <= {{photon_data_q1[23:8]}};
        photons_lane_time_1_reg_1546 <= {{photon_data_q1[31:24]}};
        photons_lane_time_2_reg_1559 <= {{photon_data_q1[55:48]}};
        photons_lane_time_3_reg_1572 <= {{photon_data_q1[79:72]}};
        photons_lane_time_reg_1533 <= photons_lane_time_fu_557_p1;
        sinces_since_1_reg_1509 <= {{since_data_q1[15:8]}};
        sinces_since_2_reg_1517 <= {{since_data_q1[23:16]}};
        sinces_since_3_reg_1525 <= {{since_data_q1[31:24]}};
        sinces_since_reg_1501 <= sinces_since_fu_523_p1;
        tmp_1_reg_1614 <= {{threshoffs_q0[23:16]}};
        tmp_3_reg_1619 <= {{threshoffs_q0[39:32]}};
        tmp_4_reg_1624 <= {{threshoffs_q0[55:48]}};
        tmp_data_V_1_reg_1427 <= phase4x_in_TDATA_int_regslice;
        tmp_data_V_1_reg_1427_pp0_iter1_reg <= tmp_data_V_1_reg_1427;
        tmp_last_V_reg_1445 <= phase4x_in_TLAST_int_regslice;
        tmp_last_V_reg_1445_pp0_iter1_reg <= tmp_last_V_reg_1445;
        tmp_reg_1473 <= tmp_fu_507_p1;
        tmp_reg_1473_pp0_iter1_reg <= tmp_reg_1473;
        tmp_user_V_1_reg_1436 <= phase4x_in_TUSER_int_regslice;
        tmp_user_V_1_reg_1436_pp0_iter1_reg <= tmp_user_V_1_reg_1436;
        trunc_ln884_reg_1609 <= trunc_ln884_fu_671_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        hoffs_1_reg_1591_pp0_iter2_reg <= hoffs_1_reg_1591;
        hoffs_2_reg_1597_pp0_iter2_reg <= hoffs_2_reg_1597;
        hoffs_3_reg_1603_pp0_iter2_reg <= hoffs_3_reg_1603;
        hoffs_reg_1585_pp0_iter2_reg <= hoffs_reg_1585;
        icmp_ln107_1_reg_1674 <= icmp_ln107_1_fu_763_p2;
        icmp_ln107_2_reg_1703 <= icmp_ln107_2_fu_800_p2;
        icmp_ln107_3_reg_1732 <= icmp_ln107_3_fu_837_p2;
        icmp_ln107_reg_1645 <= icmp_ln107_fu_726_p2;
        icmp_ln1696_1_reg_1669 <= icmp_ln1696_1_fu_757_p2;
        icmp_ln1696_2_reg_1698 <= icmp_ln1696_2_fu_794_p2;
        icmp_ln1696_3_reg_1727 <= icmp_ln1696_3_fu_831_p2;
        icmp_ln1696_reg_1640 <= icmp_ln1696_fu_720_p2;
        iq4x_data_V_2_reg_404_pp0_iter2_reg <= iq4x_data_V_2_reg_404;
        iq4x_data_V_2_reg_404_pp0_iter3_reg <= iq4x_data_V_2_reg_404_pp0_iter2_reg;
        last_group_reg_1629 <= last_group_fu_705_p2;
        new_since_1_reg_1686 <= new_since_1_fu_773_p2;
        new_since_2_reg_1715 <= new_since_2_fu_810_p2;
        new_since_3_reg_1744 <= new_since_3_fu_847_p2;
        new_since_reg_1657 <= new_since_fu_736_p2;
        or_ln114_1_reg_1774 <= or_ln114_1_fu_1019_p2;
        or_ln114_1_reg_1774_pp0_iter4_reg <= or_ln114_1_reg_1774;
        or_ln114_2_reg_1793 <= or_ln114_2_fu_1090_p2;
        or_ln114_2_reg_1793_pp0_iter4_reg <= or_ln114_2_reg_1793;
        or_ln114_3_reg_1812 <= or_ln114_3_fu_1161_p2;
        or_ln114_3_reg_1812_pp0_iter4_reg <= or_ln114_3_reg_1812;
        or_ln114_reg_1755 <= or_ln114_fu_948_p2;
        or_ln114_reg_1755_pp0_iter4_reg <= or_ln114_reg_1755;
        phase_1_reg_1663 <= {{tmp_data_V_1_reg_1427_pp0_iter1_reg[31:16]}};
        phase_2_reg_1692 <= {{tmp_data_V_1_reg_1427_pp0_iter1_reg[47:32]}};
        phase_3_reg_1721 <= {{tmp_data_V_1_reg_1427_pp0_iter1_reg[63:48]}};
        phase_reg_1634 <= phase_fu_710_p1;
        photons_lane_phase_13_reg_1764 <= photons_lane_phase_13_fu_1003_p3;
        photons_lane_phase_15_reg_1783 <= photons_lane_phase_15_fu_1074_p3;
        photons_lane_phase_17_reg_1802 <= photons_lane_phase_17_fu_1145_p3;
        photons_lane_phase_19_reg_1821 <= photons_lane_phase_19_fu_1216_p3;
        photons_lane_phase_1_reg_1552_pp0_iter2_reg <= photons_lane_phase_1_reg_1552;
        photons_lane_phase_2_reg_1565_pp0_iter2_reg <= photons_lane_phase_2_reg_1565;
        photons_lane_phase_3_reg_1578_pp0_iter2_reg <= photons_lane_phase_3_reg_1578;
        photons_lane_phase_reg_1539_pp0_iter2_reg <= photons_lane_phase_reg_1539;
        photons_lane_time_10_reg_1816 <= photons_lane_time_10_fu_1167_p3;
        photons_lane_time_1_reg_1546_pp0_iter2_reg <= photons_lane_time_1_reg_1546;
        photons_lane_time_2_reg_1559_pp0_iter2_reg <= photons_lane_time_2_reg_1559;
        photons_lane_time_3_reg_1572_pp0_iter2_reg <= photons_lane_time_3_reg_1572;
        photons_lane_time_4_reg_1759 <= photons_lane_time_4_fu_954_p3;
        photons_lane_time_6_reg_1778 <= photons_lane_time_6_fu_1025_p3;
        photons_lane_time_8_reg_1797 <= photons_lane_time_8_fu_1096_p3;
        photons_lane_time_reg_1533_pp0_iter2_reg <= photons_lane_time_reg_1533;
        sinces_since_1_reg_1509_pp0_iter2_reg <= sinces_since_1_reg_1509;
        sinces_since_2_reg_1517_pp0_iter2_reg <= sinces_since_2_reg_1517;
        sinces_since_3_reg_1525_pp0_iter2_reg <= sinces_since_3_reg_1525;
        sinces_since_reg_1501_pp0_iter2_reg <= sinces_since_reg_1501;
        tmp_data_V_1_reg_1427_pp0_iter2_reg <= tmp_data_V_1_reg_1427_pp0_iter1_reg;
        tmp_data_V_1_reg_1427_pp0_iter3_reg <= tmp_data_V_1_reg_1427_pp0_iter2_reg;
        tmp_last_V_reg_1445_pp0_iter2_reg <= tmp_last_V_reg_1445_pp0_iter1_reg;
        tmp_last_V_reg_1445_pp0_iter3_reg <= tmp_last_V_reg_1445_pp0_iter2_reg;
        tmp_reg_1473_pp0_iter2_reg <= tmp_reg_1473_pp0_iter1_reg;
        tmp_reg_1473_pp0_iter3_reg <= tmp_reg_1473_pp0_iter2_reg;
        tmp_user_V_1_reg_1436_pp0_iter2_reg <= tmp_user_V_1_reg_1436_pp0_iter1_reg;
        tmp_user_V_1_reg_1436_pp0_iter3_reg <= tmp_user_V_1_reg_1436_pp0_iter2_reg;
        trig_1_reg_1769 <= trig_1_fu_1010_p2;
        trig_2_reg_1788 <= trig_2_fu_1081_p2;
        trig_3_reg_1807 <= trig_3_fu_1152_p2;
        trig_reg_1750 <= trig_fu_939_p2;
        update_photon_1_reg_1680 <= update_photon_1_fu_768_p2;
        update_photon_2_reg_1709 <= update_photon_2_fu_805_p2;
        update_photon_3_reg_1738 <= update_photon_3_fu_842_p2;
        update_photon_reg_1651 <= update_photon_fu_731_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (iq_buffer_empty == 1'd1))) begin
        iq4x_buffer_data_V <= p_Result_1_fu_473_p4;
        iq4x_buffer_user_V <= or_ln232_fu_489_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iq4x_data_V_2_reg_404 <= ap_phi_reg_pp0_iter1_iq4x_data_V_2_reg_404;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        iq_buffer_empty <= ap_phi_mux_storemerge_phi_fu_396_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photon_cache_lane_phase <= photons_lane_phase_15_fu_1074_p3;
        photon_cache_lane_phase_1 <= photons_lane_phase_13_fu_1003_p3;
        photon_cache_lane_phase_2 <= photons_lane_phase_19_fu_1216_p3;
        photon_cache_lane_phase_3 <= photons_lane_phase_17_fu_1145_p3;
        photon_cache_lane_time <= photons_lane_time_11_fu_1202_p3;
        photon_cache_lane_time_1 <= photons_lane_time_9_fu_1131_p3;
        photon_cache_lane_time_2 <= photons_lane_time_7_fu_1060_p3;
        photon_cache_lane_time_3 <= photons_lane_time_5_fu_989_p3;
        since_cache_since <= sinces_since_11_fu_1188_p3;
        since_cache_since_1 <= sinces_since_9_fu_1117_p3;
        since_cache_since_2 <= sinces_since_7_fu_1046_p3;
        since_cache_since_3 <= sinces_since_5_fu_975_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((iq_buffer_empty == 1'd1)) begin
        ap_phi_mux_storemerge_phi_fu_396_p4 = 1'd0;
    end else if ((iq_buffer_empty_load_load_fu_435_p1 == 1'd0)) begin
        ap_phi_mux_storemerge_phi_fu_396_p4 = 1'd1;
    end else begin
        ap_phi_mux_storemerge_phi_fu_396_p4 = ap_phi_reg_pp0_iter0_storemerge_reg_393;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        desync_ap_vld = 1'b1;
    end else begin
        desync_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (iq_buffer_empty == 1'd1))) begin
        iq8x_in_TDATA_blk_n = iq8x_in_TVALID_int_regslice;
    end else begin
        iq8x_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (iq_buffer_empty == 1'd1))) begin
        iq8x_in_TREADY_int_regslice = 1'b1;
    end else begin
        iq8x_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1))) begin
        phase4x_in_TDATA_blk_n = phase4x_in_TVALID_int_regslice;
    end else begin
        phase4x_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        phase4x_in_TREADY_int_regslice = 1'b1;
    end else begin
        phase4x_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photon_data_ce0 = 1'b1;
    end else begin
        photon_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        photon_data_ce1 = 1'b1;
    end else begin
        photon_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photon_data_we0 = 1'b1;
    end else begin
        photon_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (or_ln114_reg_1755_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_ln114_reg_1755 == 1'd0)))) begin
        photons_lane_0_TDATA_blk_n = photons_lane_0_TREADY_int_regslice;
    end else begin
        photons_lane_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_ln114_reg_1755 == 1'd0))) begin
        photons_lane_0_TVALID_int_regslice = 1'b1;
    end else begin
        photons_lane_0_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (or_ln114_1_reg_1774_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_ln114_1_reg_1774 == 1'd0)))) begin
        photons_lane_1_TDATA_blk_n = photons_lane_1_TREADY_int_regslice;
    end else begin
        photons_lane_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_ln114_1_reg_1774 == 1'd0))) begin
        photons_lane_1_TVALID_int_regslice = 1'b1;
    end else begin
        photons_lane_1_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (or_ln114_2_reg_1793_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_ln114_2_reg_1793 == 1'd0)))) begin
        photons_lane_2_TDATA_blk_n = photons_lane_2_TREADY_int_regslice;
    end else begin
        photons_lane_2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_ln114_2_reg_1793 == 1'd0))) begin
        photons_lane_2_TVALID_int_regslice = 1'b1;
    end else begin
        photons_lane_2_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (or_ln114_3_reg_1812_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_ln114_3_reg_1812 == 1'd0)))) begin
        photons_lane_3_TDATA_blk_n = photons_lane_3_TREADY_int_regslice;
    end else begin
        photons_lane_3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (or_ln114_3_reg_1812 == 1'd0))) begin
        photons_lane_3_TVALID_int_regslice = 1'b1;
    end else begin
        photons_lane_3_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        postage_stream_TDATA_blk_n = postage_stream_TREADY_int_regslice;
    end else begin
        postage_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        postage_stream_TVALID_int_regslice = 1'b1;
    end else begin
        postage_stream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        since_data_ce0 = 1'b1;
    end else begin
        since_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        since_data_ce1 = 1'b1;
    end else begin
        since_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        since_data_we0 = 1'b1;
    end else begin
        since_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        threshoffs_ce0 = 1'b1;
    end else begin
        threshoffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1))) begin
        timestamp_TDATA_blk_n = timestamp_TVALID_int_regslice;
    end else begin
        timestamp_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        timestamp_TREADY_int_regslice = 1'b1;
    end else begin
        timestamp_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & ((regslice_both_photons_lane_3_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_2_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_1_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_0_U_apdone_blk == 1'b1) | (regslice_both_postage_stream_V_data_V_U_apdone_blk == 1'b1) | (postage_stream_TREADY_int_regslice == 1'b0) | ((or_ln114_3_reg_1812_pp0_iter4_reg == 1'd0) & (photons_lane_3_TREADY_int_regslice == 1'b0)) | ((or_ln114_2_reg_1793_pp0_iter4_reg == 1'd0) & (photons_lane_2_TREADY_int_regslice == 1'b0)) | ((or_ln114_1_reg_1774_pp0_iter4_reg == 1'd0) & (photons_lane_1_TREADY_int_regslice == 1'b0)) | ((or_ln114_reg_1755_pp0_iter4_reg == 1'd0) & (photons_lane_0_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((postage_stream_TREADY_int_regslice == 1'b0) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (or_ln114_3_reg_1812 == 1'd0)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (or_ln114_2_reg_1793 == 1'd0)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (or_ln114_1_reg_1774 == 1'd0)) | ((photons_lane_0_TREADY_int_regslice == 1'b0) & (or_ln114_reg_1755 == 1'd0)))) | ((1'b1 == 1'b1) & ((timestamp_TVALID_int_regslice == 1'b0) | (phase4x_in_TVALID_int_regslice == 1'b0) | ((iq8x_in_TVALID_int_regslice == 1'b0) & (iq_buffer_empty == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & ((1'b1 == ap_block_state6_io) | (regslice_both_photons_lane_3_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_2_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_1_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_0_U_apdone_blk == 1'b1) | (regslice_both_postage_stream_V_data_V_U_apdone_blk == 1'b1) | (postage_stream_TREADY_int_regslice == 1'b0) | ((or_ln114_3_reg_1812_pp0_iter4_reg == 1'd0) & (photons_lane_3_TREADY_int_regslice == 1'b0)) | ((or_ln114_2_reg_1793_pp0_iter4_reg == 1'd0) & (photons_lane_2_TREADY_int_regslice == 1'b0)) | ((or_ln114_1_reg_1774_pp0_iter4_reg == 1'd0) & (photons_lane_1_TREADY_int_regslice == 1'b0)) | ((or_ln114_reg_1755_pp0_iter4_reg == 1'd0) & (photons_lane_0_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (postage_stream_TREADY_int_regslice == 1'b0) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (or_ln114_3_reg_1812 == 1'd0)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (or_ln114_2_reg_1793 == 1'd0)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (or_ln114_1_reg_1774 == 1'd0)) | ((photons_lane_0_TREADY_int_regslice == 1'b0) & (or_ln114_reg_1755 == 1'd0)))) | ((1'b1 == 1'b1) & ((timestamp_TVALID_int_regslice == 1'b0) | (phase4x_in_TVALID_int_regslice == 1'b0) | ((iq8x_in_TVALID_int_regslice == 1'b0) & (iq_buffer_empty == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & ((1'b1 == ap_block_state6_io) | (regslice_both_photons_lane_3_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_2_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_1_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_0_U_apdone_blk == 1'b1) | (regslice_both_postage_stream_V_data_V_U_apdone_blk == 1'b1) | (postage_stream_TREADY_int_regslice == 1'b0) | ((or_ln114_3_reg_1812_pp0_iter4_reg == 1'd0) & (photons_lane_3_TREADY_int_regslice == 1'b0)) | ((or_ln114_2_reg_1793_pp0_iter4_reg == 1'd0) & (photons_lane_2_TREADY_int_regslice == 1'b0)) | ((or_ln114_1_reg_1774_pp0_iter4_reg == 1'd0) & (photons_lane_1_TREADY_int_regslice == 1'b0)) | ((or_ln114_reg_1755_pp0_iter4_reg == 1'd0) & (photons_lane_0_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (postage_stream_TREADY_int_regslice == 1'b0) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (or_ln114_3_reg_1812 == 1'd0)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (or_ln114_2_reg_1793 == 1'd0)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (or_ln114_1_reg_1774 == 1'd0)) | ((photons_lane_0_TREADY_int_regslice == 1'b0) & (or_ln114_reg_1755 == 1'd0)))) | ((1'b1 == 1'b1) & ((timestamp_TVALID_int_regslice == 1'b0) | (phase4x_in_TVALID_int_regslice == 1'b0) | ((iq8x_in_TVALID_int_regslice == 1'b0) & (iq_buffer_empty == 1'd1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((timestamp_TVALID_int_regslice == 1'b0) | (phase4x_in_TVALID_int_regslice == 1'b0) | ((iq8x_in_TVALID_int_regslice == 1'b0) & (iq_buffer_empty == 1'd1)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((postage_stream_TREADY_int_regslice == 1'b0) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (or_ln114_3_reg_1812 == 1'd0)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (or_ln114_2_reg_1793 == 1'd0)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (or_ln114_1_reg_1774 == 1'd0)) | ((photons_lane_0_TREADY_int_regslice == 1'b0) & (or_ln114_reg_1755 == 1'd0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((postage_stream_TREADY_int_regslice == 1'b0) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (or_ln114_3_reg_1812 == 1'd0)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (or_ln114_2_reg_1793 == 1'd0)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (or_ln114_1_reg_1774 == 1'd0)) | ((photons_lane_0_TREADY_int_regslice == 1'b0) & (or_ln114_reg_1755 == 1'd0)));
end

always @ (*) begin
    ap_block_state6_io = ((postage_stream_TREADY_int_regslice == 1'b0) | ((or_ln114_3_reg_1812_pp0_iter4_reg == 1'd0) & (photons_lane_3_TREADY_int_regslice == 1'b0)) | ((or_ln114_2_reg_1793_pp0_iter4_reg == 1'd0) & (photons_lane_2_TREADY_int_regslice == 1'b0)) | ((or_ln114_1_reg_1774_pp0_iter4_reg == 1'd0) & (photons_lane_1_TREADY_int_regslice == 1'b0)) | ((or_ln114_reg_1755_pp0_iter4_reg == 1'd0) & (photons_lane_0_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((regslice_both_photons_lane_3_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_2_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_1_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_0_U_apdone_blk == 1'b1) | (regslice_both_postage_stream_V_data_V_U_apdone_blk == 1'b1) | (postage_stream_TREADY_int_regslice == 1'b0) | ((or_ln114_3_reg_1812_pp0_iter4_reg == 1'd0) & (photons_lane_3_TREADY_int_regslice == 1'b0)) | ((or_ln114_2_reg_1793_pp0_iter4_reg == 1'd0) & (photons_lane_2_TREADY_int_regslice == 1'b0)) | ((or_ln114_1_reg_1774_pp0_iter4_reg == 1'd0) & (photons_lane_1_TREADY_int_regslice == 1'b0)) | ((or_ln114_reg_1755_pp0_iter4_reg == 1'd0) & (photons_lane_0_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_condition_483 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_iq4x_data_V_2_reg_404 = 'bx;

assign ap_phi_reg_pp0_iter0_iq4x_user_V_2_reg_414 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge_reg_393 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign desync = icmp_ln1069_reg_1496;

assign icmp_ln1069_fu_518_p2 = ((tmp_user_V_1_reg_1436 != ap_phi_reg_pp0_iter1_iq4x_user_V_2_reg_414) ? 1'b1 : 1'b0);

assign icmp_ln107_1_fu_763_p2 = ((sinces_since_1_reg_1509 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln107_2_fu_800_p2 = ((sinces_since_2_reg_1517 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln107_3_fu_837_p2 = ((sinces_since_3_reg_1525 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_726_p2 = ((sinces_since_reg_1501 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln114_1_fu_1014_p2 = ((sinces_since_1_reg_1509_pp0_iter2_reg != 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln114_2_fu_1085_p2 = ((sinces_since_2_reg_1517_pp0_iter2_reg != 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln114_3_fu_1156_p2 = ((sinces_since_3_reg_1525_pp0_iter2_reg != 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_943_p2 = ((sinces_since_reg_1501_pp0_iter2_reg != 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln1696_1_fu_757_p2 = (($signed(shl_ln884_1_fu_750_p3) > $signed(phase_1_fu_741_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1696_2_fu_794_p2 = (($signed(shl_ln884_2_fu_787_p3) > $signed(phase_2_fu_778_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1696_3_fu_831_p2 = (($signed(shl_ln884_3_fu_824_p3) > $signed(phase_3_fu_815_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1696_fu_720_p2 = (($signed(shl_ln_fu_713_p3) > $signed(phase_fu_710_p1)) ? 1'b1 : 1'b0);

integer ap_tvar_int_0;

always @ (iq8x_in_TDATA_int_regslice) begin
    for (ap_tvar_int_0 = 128 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 127 - 0) begin
            iq4x_data_V_fu_455_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            iq4x_data_V_fu_455_p4[ap_tvar_int_0] = iq8x_in_TDATA_int_regslice[127 - ap_tvar_int_0];
        end
    end
end

assign iq4x_user_V_fu_465_p3 = {{iq8x_in_TUSER_int_regslice}, {1'd0}};

assign iq8x_in_TREADY = regslice_both_iq8x_in_V_data_V_U_ack_in;

assign iq_buffer_empty_load_load_fu_435_p1 = iq_buffer_empty;

assign last_group_fu_705_p2 = ($signed(tmp_user_V_1_reg_1436_pp0_iter1_reg) + $signed(9'd511));

assign new_since_1_fu_773_p2 = ($signed(sinces_since_1_reg_1509) + $signed(8'd255));

assign new_since_2_fu_810_p2 = ($signed(sinces_since_2_reg_1517) + $signed(8'd255));

assign new_since_3_fu_847_p2 = ($signed(sinces_since_3_reg_1525) + $signed(8'd255));

assign new_since_fu_736_p2 = ($signed(sinces_since_reg_1501) + $signed(8'd255));

assign or_ln114_1_fu_1019_p2 = (trig_1_fu_1010_p2 | icmp_ln114_1_fu_1014_p2);

assign or_ln114_2_fu_1090_p2 = (trig_2_fu_1081_p2 | icmp_ln114_2_fu_1085_p2);

assign or_ln114_3_fu_1161_p2 = (trig_3_fu_1152_p2 | icmp_ln114_3_fu_1156_p2);

assign or_ln114_fu_948_p2 = (trig_fu_939_p2 | icmp_ln114_fu_943_p2);

assign or_ln232_fu_489_p2 = (iq4x_user_V_fu_465_p3 | 9'd1);

integer ap_tvar_int_1;

always @ (iq8x_in_TDATA_int_regslice) begin
    for (ap_tvar_int_1 = 128 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 255 - 128) begin
            p_Result_1_fu_473_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_1_fu_473_p4[ap_tvar_int_1] = iq8x_in_TDATA_int_regslice[255 - ap_tvar_int_1];
        end
    end
end

assign phase4x_in_TREADY = regslice_both_phase4x_in_V_data_V_U_ack_in;

assign phase_1_fu_741_p4 = {{tmp_data_V_1_reg_1427_pp0_iter1_reg[31:16]}};

assign phase_2_fu_778_p4 = {{tmp_data_V_1_reg_1427_pp0_iter1_reg[47:32]}};

assign phase_3_fu_815_p4 = {{tmp_data_V_1_reg_1427_pp0_iter1_reg[63:48]}};

assign phase_fu_710_p1 = tmp_data_V_1_reg_1427_pp0_iter1_reg[15:0];

assign photon_data_address0 = zext_ln587_fu_852_p1;

assign photon_data_address1 = zext_ln587_1_fu_511_p1;

assign photon_data_d0 = {{{{{{{{photon_cache_lane_phase_2}, {photon_cache_lane_time}}, {photon_cache_lane_phase_3}}, {photon_cache_lane_time_1}}, {photon_cache_lane_phase}}, {photon_cache_lane_time_2}}, {photon_cache_lane_phase_1}}, {photon_cache_lane_time_3}};

assign photon_out_id_V_1_fu_1325_p2 = (photon_out_id_V_fu_1295_p3 | 11'd1);

assign photon_out_id_V_2_fu_1353_p2 = (photon_out_id_V_fu_1295_p3 | 11'd2);

assign photon_out_id_V_3_fu_1381_p2 = (photon_out_id_V_fu_1295_p3 | 11'd3);

assign photon_out_id_V_fu_1295_p3 = {{tmp_user_V_1_reg_1436_pp0_iter3_reg}, {2'd0}};

assign photon_out_time_V_1_fu_1334_p2 = (tmp_reg_1473_pp0_iter3_reg - zext_ln232_1_fu_1331_p1);

assign photon_out_time_V_2_fu_1362_p2 = (tmp_reg_1473_pp0_iter3_reg - zext_ln232_2_fu_1359_p1);

assign photon_out_time_V_3_fu_1390_p2 = (tmp_reg_1473_pp0_iter3_reg - zext_ln232_3_fu_1387_p1);

assign photon_out_time_V_fu_1305_p2 = (tmp_reg_1473_pp0_iter3_reg - zext_ln232_fu_1302_p1);

assign photons_lane_0_TDATA_int_regslice = tmp_2_fu_1310_p5;

assign photons_lane_0_TVALID = regslice_both_photons_lane_0_U_vld_out;

assign photons_lane_1_TDATA_int_regslice = tmp_5_fu_1339_p4;

assign photons_lane_1_TVALID = regslice_both_photons_lane_1_U_vld_out;

assign photons_lane_2_TDATA_int_regslice = tmp_8_fu_1367_p4;

assign photons_lane_2_TVALID = regslice_both_photons_lane_2_U_vld_out;

assign photons_lane_3_TDATA_int_regslice = tmp_s_fu_1395_p4;

assign photons_lane_3_TVALID = regslice_both_photons_lane_3_U_vld_out;

assign photons_lane_phase_12_fu_959_p3 = ((update_photon_reg_1651[0:0] == 1'b1) ? phase_reg_1634 : photons_lane_phase_reg_1539_pp0_iter2_reg);

assign photons_lane_phase_13_fu_1003_p3 = ((xor_ln107_fu_970_p2[0:0] == 1'b1) ? photons_lane_phase_reg_1539_pp0_iter2_reg : select_ln107_4_fu_996_p3);

assign photons_lane_phase_14_fu_1030_p3 = ((update_photon_1_reg_1680[0:0] == 1'b1) ? phase_1_reg_1663 : photons_lane_phase_1_reg_1552_pp0_iter2_reg);

assign photons_lane_phase_15_fu_1074_p3 = ((xor_ln107_1_fu_1041_p2[0:0] == 1'b1) ? photons_lane_phase_1_reg_1552_pp0_iter2_reg : select_ln107_10_fu_1067_p3);

assign photons_lane_phase_16_fu_1101_p3 = ((update_photon_2_reg_1709[0:0] == 1'b1) ? phase_2_reg_1692 : photons_lane_phase_2_reg_1565_pp0_iter2_reg);

assign photons_lane_phase_17_fu_1145_p3 = ((xor_ln107_2_fu_1112_p2[0:0] == 1'b1) ? photons_lane_phase_2_reg_1565_pp0_iter2_reg : select_ln107_16_fu_1138_p3);

assign photons_lane_phase_18_fu_1172_p3 = ((update_photon_3_reg_1738[0:0] == 1'b1) ? phase_3_reg_1721 : photons_lane_phase_3_reg_1578_pp0_iter2_reg);

assign photons_lane_phase_19_fu_1216_p3 = ((xor_ln107_3_fu_1183_p2[0:0] == 1'b1) ? photons_lane_phase_3_reg_1578_pp0_iter2_reg : select_ln107_22_fu_1209_p3);

assign photons_lane_time_10_fu_1167_p3 = ((update_photon_3_reg_1738[0:0] == 1'b1) ? new_since_3_reg_1744 : photons_lane_time_3_reg_1572_pp0_iter2_reg);

assign photons_lane_time_11_fu_1202_p3 = ((xor_ln107_3_fu_1183_p2[0:0] == 1'b1) ? photons_lane_time_3_reg_1572_pp0_iter2_reg : select_ln107_20_fu_1195_p3);

assign photons_lane_time_4_fu_954_p3 = ((update_photon_reg_1651[0:0] == 1'b1) ? new_since_reg_1657 : photons_lane_time_reg_1533_pp0_iter2_reg);

assign photons_lane_time_5_fu_989_p3 = ((xor_ln107_fu_970_p2[0:0] == 1'b1) ? photons_lane_time_reg_1533_pp0_iter2_reg : select_ln107_2_fu_982_p3);

assign photons_lane_time_6_fu_1025_p3 = ((update_photon_1_reg_1680[0:0] == 1'b1) ? new_since_1_reg_1686 : photons_lane_time_1_reg_1546_pp0_iter2_reg);

assign photons_lane_time_7_fu_1060_p3 = ((xor_ln107_1_fu_1041_p2[0:0] == 1'b1) ? photons_lane_time_1_reg_1546_pp0_iter2_reg : select_ln107_8_fu_1053_p3);

assign photons_lane_time_8_fu_1096_p3 = ((update_photon_2_reg_1709[0:0] == 1'b1) ? new_since_2_reg_1715 : photons_lane_time_2_reg_1559_pp0_iter2_reg);

assign photons_lane_time_9_fu_1131_p3 = ((xor_ln107_2_fu_1112_p2[0:0] == 1'b1) ? photons_lane_time_2_reg_1559_pp0_iter2_reg : select_ln107_14_fu_1124_p3);

assign photons_lane_time_fu_557_p1 = photon_data_q1[7:0];

assign postage_stream_TDATA_int_regslice = {{iq4x_data_V_2_reg_404_pp0_iter3_reg}, {tmp_data_V_1_reg_1427_pp0_iter3_reg}};

assign postage_stream_TUSER_int_regslice = {{{{{trig_3_reg_1807}, {trig_2_reg_1788}}, {trig_1_reg_1769}}, {trig_reg_1750}}, {tmp_user_V_1_reg_1436_pp0_iter3_reg}};

assign postage_stream_TVALID = regslice_both_postage_stream_V_data_V_U_vld_out;

assign select_ln107_10_fu_1067_p3 = ((trig_1_fu_1010_p2[0:0] == 1'b1) ? phase_1_reg_1663 : photons_lane_phase_14_fu_1030_p3);

assign select_ln107_12_fu_1106_p3 = ((trig_2_fu_1081_p2[0:0] == 1'b1) ? hoffs_2_reg_1597_pp0_iter2_reg : new_since_2_reg_1715);

assign select_ln107_14_fu_1124_p3 = ((trig_2_fu_1081_p2[0:0] == 1'b1) ? hoffs_2_reg_1597_pp0_iter2_reg : photons_lane_time_8_fu_1096_p3);

assign select_ln107_16_fu_1138_p3 = ((trig_2_fu_1081_p2[0:0] == 1'b1) ? phase_2_reg_1692 : photons_lane_phase_16_fu_1101_p3);

assign select_ln107_18_fu_1177_p3 = ((trig_3_fu_1152_p2[0:0] == 1'b1) ? hoffs_3_reg_1603_pp0_iter2_reg : new_since_3_reg_1744);

assign select_ln107_20_fu_1195_p3 = ((trig_3_fu_1152_p2[0:0] == 1'b1) ? hoffs_3_reg_1603_pp0_iter2_reg : photons_lane_time_10_fu_1167_p3);

assign select_ln107_22_fu_1209_p3 = ((trig_3_fu_1152_p2[0:0] == 1'b1) ? phase_3_reg_1721 : photons_lane_phase_18_fu_1172_p3);

assign select_ln107_2_fu_982_p3 = ((trig_fu_939_p2[0:0] == 1'b1) ? hoffs_reg_1585_pp0_iter2_reg : photons_lane_time_4_fu_954_p3);

assign select_ln107_4_fu_996_p3 = ((trig_fu_939_p2[0:0] == 1'b1) ? phase_reg_1634 : photons_lane_phase_12_fu_959_p3);

assign select_ln107_6_fu_1035_p3 = ((trig_1_fu_1010_p2[0:0] == 1'b1) ? hoffs_1_reg_1591_pp0_iter2_reg : new_since_1_reg_1686);

assign select_ln107_8_fu_1053_p3 = ((trig_1_fu_1010_p2[0:0] == 1'b1) ? hoffs_1_reg_1591_pp0_iter2_reg : photons_lane_time_6_fu_1025_p3);

assign select_ln107_fu_964_p3 = ((trig_fu_939_p2[0:0] == 1'b1) ? hoffs_reg_1585_pp0_iter2_reg : new_since_reg_1657);

assign shl_ln884_1_fu_750_p3 = {{tmp_1_reg_1614}, {8'd0}};

assign shl_ln884_2_fu_787_p3 = {{tmp_3_reg_1619}, {8'd0}};

assign shl_ln884_3_fu_824_p3 = {{tmp_4_reg_1624}, {8'd0}};

assign shl_ln_fu_713_p3 = {{trunc_ln884_reg_1609}, {8'd0}};

assign since_data_address0 = zext_ln587_fu_852_p1;

assign since_data_address1 = zext_ln587_1_fu_511_p1;

assign since_data_d0 = {{{{since_cache_since}, {since_cache_since_1}}, {since_cache_since_2}}, {since_cache_since_3}};

assign sinces_since_11_fu_1188_p3 = ((xor_ln107_3_fu_1183_p2[0:0] == 1'b1) ? sinces_since_3_reg_1525_pp0_iter2_reg : select_ln107_18_fu_1177_p3);

assign sinces_since_5_fu_975_p3 = ((xor_ln107_fu_970_p2[0:0] == 1'b1) ? sinces_since_reg_1501_pp0_iter2_reg : select_ln107_fu_964_p3);

assign sinces_since_7_fu_1046_p3 = ((xor_ln107_1_fu_1041_p2[0:0] == 1'b1) ? sinces_since_1_reg_1509_pp0_iter2_reg : select_ln107_6_fu_1035_p3);

assign sinces_since_9_fu_1117_p3 = ((xor_ln107_2_fu_1112_p2[0:0] == 1'b1) ? sinces_since_2_reg_1517_pp0_iter2_reg : select_ln107_12_fu_1106_p3);

assign sinces_since_fu_523_p1 = since_data_q1[7:0];

assign threshoffs_address0 = zext_ln587_1_fu_511_p1;

assign timestamp_TREADY = regslice_both_timestamp_U_ack_in;

assign tmp_2_fu_1310_p5 = {{{{tmp_user_V_1_reg_1436_pp0_iter3_reg}, {2'd0}}, {photons_lane_phase_13_reg_1764}}, {photon_out_time_V_fu_1305_p2}};

assign tmp_5_fu_1339_p4 = {{{photon_out_id_V_1_fu_1325_p2}, {photons_lane_phase_15_reg_1783}}, {photon_out_time_V_1_fu_1334_p2}};

assign tmp_8_fu_1367_p4 = {{{photon_out_id_V_2_fu_1353_p2}, {photons_lane_phase_17_reg_1802}}, {photon_out_time_V_2_fu_1362_p2}};

assign tmp_fu_507_p1 = timestamp_TDATA_int_regslice[35:0];

assign tmp_s_fu_1395_p4 = {{{photon_out_id_V_3_fu_1381_p2}, {photons_lane_phase_19_reg_1821}}, {photon_out_time_V_3_fu_1390_p2}};

assign trig_1_fu_1010_p2 = (icmp_ln1696_1_reg_1669 & icmp_ln107_1_reg_1674);

assign trig_2_fu_1081_p2 = (icmp_ln1696_2_reg_1698 & icmp_ln107_2_reg_1703);

assign trig_3_fu_1152_p2 = (icmp_ln1696_3_reg_1727 & icmp_ln107_3_reg_1732);

assign trig_fu_939_p2 = (icmp_ln1696_reg_1640 & icmp_ln107_reg_1645);

assign trunc_ln884_fu_671_p1 = threshoffs_q0[7:0];

assign update_photon_1_fu_768_p2 = (($signed(phase_1_fu_741_p4) < $signed(photons_lane_phase_1_reg_1552)) ? 1'b1 : 1'b0);

assign update_photon_2_fu_805_p2 = (($signed(phase_2_fu_778_p4) < $signed(photons_lane_phase_2_reg_1565)) ? 1'b1 : 1'b0);

assign update_photon_3_fu_842_p2 = (($signed(phase_3_fu_815_p4) < $signed(photons_lane_phase_3_reg_1578)) ? 1'b1 : 1'b0);

assign update_photon_fu_731_p2 = (($signed(phase_fu_710_p1) < $signed(photons_lane_phase_reg_1539)) ? 1'b1 : 1'b0);

assign xor_ln107_1_fu_1041_p2 = (trig_1_fu_1010_p2 ^ icmp_ln107_1_reg_1674);

assign xor_ln107_2_fu_1112_p2 = (trig_2_fu_1081_p2 ^ icmp_ln107_2_reg_1703);

assign xor_ln107_3_fu_1183_p2 = (trig_3_fu_1152_p2 ^ icmp_ln107_3_reg_1732);

assign xor_ln107_fu_970_p2 = (trig_fu_939_p2 ^ icmp_ln107_reg_1645);

assign zext_ln232_1_fu_1331_p1 = photons_lane_time_6_reg_1778;

assign zext_ln232_2_fu_1359_p1 = photons_lane_time_8_reg_1797;

assign zext_ln232_3_fu_1387_p1 = photons_lane_time_10_reg_1816;

assign zext_ln232_fu_1302_p1 = photons_lane_time_4_reg_1759;

assign zext_ln587_1_fu_511_p1 = phase4x_in_TUSER_int_regslice;

assign zext_ln587_fu_852_p1 = last_group_reg_1629;


reg find_kernel_block = 0;
// synthesis translate_off
`include "trigger_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //trigger

