# Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os)
autoidx 23
attribute \keep 1
attribute \top 1
attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:68"
module \main
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:78"
  wire width 8 $0\x[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:78"
  wire width 8 $0\y[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  wire width 8 $add$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$6_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  wire width 8 $add$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$10_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  wire $eq$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$3_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  wire $eq$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$9_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  wire $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$2_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  wire $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$11_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86"
  wire $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86$16_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  wire $logic_or$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$5_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  wire $logic_or$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$13_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  wire $ne$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$4_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  wire $ne$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$12_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  wire width 8 $ternary$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$7_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  wire width 8 $ternary$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$14_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:70"
  wire input 1 \clk
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86"
  wire \prop
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:87"
  wire output 2 \prop_neg
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:71"
  wire width 8 \x
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:71"
  wire width 8 \y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  cell $add $add$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \x
    connect \B 8'00000001
    connect \Y $add$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$6_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  cell $add $add$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \y
    connect \B 8'00000001
    connect \Y $add$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$10_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:88"
  cell $assert $assert$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:88$19
    connect \A \prop
    connect \EN 1'1
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  cell $eq $eq$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \x
    connect \Y $eq$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$3_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  cell $eq $eq$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \x
    connect \Y $eq$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$9_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  cell $gt $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \x
    connect \Y $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$2_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  cell $gt $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \x
    connect \Y $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$11_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86"
  cell $gt $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \x
    connect \Y $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86$16_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86"
  cell $logic_not $logic_not$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86$16_Y
    connect \Y \prop
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:87"
  cell $logic_not $logic_not$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:87$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prop
    connect \Y \prop_neg
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  cell $logic_or $logic_or$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$3_Y
    connect \B $ne$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$4_Y
    connect \Y $logic_or$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$5_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  cell $logic_or $logic_or$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$11_Y
    connect \B $ne$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$12_Y
    connect \Y $logic_or$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$13_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  cell $ne $ne$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B 8'11111111
    connect \Y $ne$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$4_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  cell $ne $ne$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \x
    connect \B 8'11111111
    connect \Y $ne$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$12_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:78"
  cell $dff $procdff$21
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\x[7:0]
    connect \Q \x
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:78"
  cell $dff $procdff$22
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\y[7:0]
    connect \Q \y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  cell $mux $ternary$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$7
    parameter \WIDTH 8
    connect \A \y
    connect \B $add$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$6_Y
    connect \S $logic_or$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$5_Y
    connect \Y $ternary$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$7_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79"
  cell $mux $ternary$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$8
    parameter \WIDTH 8
    connect \A $ternary$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$7_Y
    connect \B \x
    connect \S $gt$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79$2_Y
    connect \Y $0\x[7:0]
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  cell $mux $ternary$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$14
    parameter \WIDTH 8
    connect \A \x
    connect \B \y
    connect \S $logic_or$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$13_Y
    connect \Y $ternary$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$14_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80"
  cell $mux $ternary$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$15
    parameter \WIDTH 8
    connect \A $ternary$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$14_Y
    connect \B $add$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$10_Y
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80$9_Y
    connect \Y $0\y[7:0]
  end
end
