Fitter report for exp3
Thu Nov 26 17:32:34 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Thu Nov 26 17:32:34 2020            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; exp3                                             ;
; Top-level Entity Name              ; exp3                                             ;
; Family                             ; Cyclone III                                      ;
; Device                             ; EP3C10F256C8                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 510 / 10,320 ( 5 % )                             ;
;     Total combinational functions  ; 487 / 10,320 ( 5 % )                             ;
;     Dedicated logic registers      ; 219 / 10,320 ( 2 % )                             ;
; Total registers                    ; 219                                              ;
; Total pins                         ; 111 / 183 ( 61 % )                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 10,240 / 423,936 ( 2 % )                         ;
; Embedded Multiplier 9-bit elements ; 1 / 46 ( 2 % )                                   ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C10F256C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.0%      ;
;     Processors 5-16        ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; T1            ; Incomplete set of assignments ;
; INS[31]       ; Incomplete set of assignments ;
; INS[30]       ; Incomplete set of assignments ;
; INS[29]       ; Incomplete set of assignments ;
; INS[28]       ; Incomplete set of assignments ;
; INS[27]       ; Incomplete set of assignments ;
; INS[26]       ; Incomplete set of assignments ;
; INS[25]       ; Incomplete set of assignments ;
; INS[24]       ; Incomplete set of assignments ;
; INS[23]       ; Incomplete set of assignments ;
; INS[22]       ; Incomplete set of assignments ;
; INS[21]       ; Incomplete set of assignments ;
; INS[20]       ; Incomplete set of assignments ;
; INS[19]       ; Incomplete set of assignments ;
; INS[18]       ; Incomplete set of assignments ;
; INS[17]       ; Incomplete set of assignments ;
; INS[16]       ; Incomplete set of assignments ;
; INS[15]       ; Incomplete set of assignments ;
; INS[14]       ; Incomplete set of assignments ;
; INS[13]       ; Incomplete set of assignments ;
; INS[12]       ; Incomplete set of assignments ;
; INS[11]       ; Incomplete set of assignments ;
; INS[10]       ; Incomplete set of assignments ;
; INS[9]        ; Incomplete set of assignments ;
; INS[8]        ; Incomplete set of assignments ;
; INS[7]        ; Incomplete set of assignments ;
; INS[6]        ; Incomplete set of assignments ;
; INS[5]        ; Incomplete set of assignments ;
; INS[4]        ; Incomplete set of assignments ;
; INS[3]        ; Incomplete set of assignments ;
; INS[2]        ; Incomplete set of assignments ;
; INS[1]        ; Incomplete set of assignments ;
; INS[0]        ; Incomplete set of assignments ;
; RAM_RDDATA[7] ; Incomplete set of assignments ;
; RAM_RDDATA[6] ; Incomplete set of assignments ;
; RAM_RDDATA[5] ; Incomplete set of assignments ;
; RAM_RDDATA[4] ; Incomplete set of assignments ;
; RAM_RDDATA[3] ; Incomplete set of assignments ;
; RAM_RDDATA[2] ; Incomplete set of assignments ;
; RAM_RDDATA[1] ; Incomplete set of assignments ;
; RAM_RDDATA[0] ; Incomplete set of assignments ;
; T2            ; Incomplete set of assignments ;
; RAM_ADDR[7]   ; Incomplete set of assignments ;
; RAM_ADDR[6]   ; Incomplete set of assignments ;
; RAM_ADDR[5]   ; Incomplete set of assignments ;
; RAM_ADDR[4]   ; Incomplete set of assignments ;
; RAM_ADDR[3]   ; Incomplete set of assignments ;
; RAM_ADDR[2]   ; Incomplete set of assignments ;
; RAM_ADDR[1]   ; Incomplete set of assignments ;
; RAM_ADDR[0]   ; Incomplete set of assignments ;
; PC_DATA[7]    ; Incomplete set of assignments ;
; PC_DATA[6]    ; Incomplete set of assignments ;
; PC_DATA[5]    ; Incomplete set of assignments ;
; PC_DATA[4]    ; Incomplete set of assignments ;
; PC_DATA[3]    ; Incomplete set of assignments ;
; PC_DATA[2]    ; Incomplete set of assignments ;
; PC_DATA[1]    ; Incomplete set of assignments ;
; PC_DATA[0]    ; Incomplete set of assignments ;
; R0_DATA[7]    ; Incomplete set of assignments ;
; R0_DATA[6]    ; Incomplete set of assignments ;
; R0_DATA[5]    ; Incomplete set of assignments ;
; R0_DATA[4]    ; Incomplete set of assignments ;
; R0_DATA[3]    ; Incomplete set of assignments ;
; R0_DATA[2]    ; Incomplete set of assignments ;
; R0_DATA[1]    ; Incomplete set of assignments ;
; R0_DATA[0]    ; Incomplete set of assignments ;
; T4            ; Incomplete set of assignments ;
; T3            ; Incomplete set of assignments ;
; RA_INPUT[7]   ; Incomplete set of assignments ;
; RA_INPUT[6]   ; Incomplete set of assignments ;
; RA_INPUT[5]   ; Incomplete set of assignments ;
; RA_INPUT[4]   ; Incomplete set of assignments ;
; RA_INPUT[3]   ; Incomplete set of assignments ;
; RA_INPUT[2]   ; Incomplete set of assignments ;
; RA_INPUT[1]   ; Incomplete set of assignments ;
; RA_INPUT[0]   ; Incomplete set of assignments ;
; RB_INPUT[7]   ; Incomplete set of assignments ;
; RB_INPUT[6]   ; Incomplete set of assignments ;
; RB_INPUT[5]   ; Incomplete set of assignments ;
; RB_INPUT[4]   ; Incomplete set of assignments ;
; RB_INPUT[3]   ; Incomplete set of assignments ;
; RB_INPUT[2]   ; Incomplete set of assignments ;
; RB_INPUT[1]   ; Incomplete set of assignments ;
; RB_INPUT[0]   ; Incomplete set of assignments ;
; R1_DATA[7]    ; Incomplete set of assignments ;
; R1_DATA[6]    ; Incomplete set of assignments ;
; R1_DATA[5]    ; Incomplete set of assignments ;
; R1_DATA[4]    ; Incomplete set of assignments ;
; R1_DATA[3]    ; Incomplete set of assignments ;
; R1_DATA[2]    ; Incomplete set of assignments ;
; R1_DATA[1]    ; Incomplete set of assignments ;
; R1_DATA[0]    ; Incomplete set of assignments ;
; MAR_DATA[7]   ; Incomplete set of assignments ;
; MAR_DATA[6]   ; Incomplete set of assignments ;
; MAR_DATA[5]   ; Incomplete set of assignments ;
; MAR_DATA[4]   ; Incomplete set of assignments ;
; MAR_DATA[3]   ; Incomplete set of assignments ;
; MAR_DATA[2]   ; Incomplete set of assignments ;
; MAR_DATA[1]   ; Incomplete set of assignments ;
; MAR_DATA[0]   ; Incomplete set of assignments ;
; RAM_WRDATA[7] ; Incomplete set of assignments ;
; RAM_WRDATA[6] ; Incomplete set of assignments ;
; RAM_WRDATA[5] ; Incomplete set of assignments ;
; RAM_WRDATA[4] ; Incomplete set of assignments ;
; RAM_WRDATA[3] ; Incomplete set of assignments ;
; RAM_WRDATA[2] ; Incomplete set of assignments ;
; RAM_WRDATA[1] ; Incomplete set of assignments ;
; RAM_WRDATA[0] ; Incomplete set of assignments ;
; ON            ; Incomplete set of assignments ;
; PUL           ; Incomplete set of assignments ;
; CLK           ; Incomplete set of assignments ;
+---------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                         ; Destination Port ; Destination Port Name ;
+------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|12 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|12 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|12~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|13 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|13 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|13~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|14 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|14 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|14~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|15 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|15 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|15~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|16 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|16 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|16~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|17 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|17 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|17~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|18 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|18 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|18~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|19 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|19 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|19~_Duplicate_1                                        ; Q                ;                       ;
+------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 999 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 999 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 794     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 195     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/2020/2020FallSeason/design/cpu-course-design/exp3/output_files/exp3.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 510 / 10,320 ( 5 % )     ;
;     -- Combinational with no register       ; 291                      ;
;     -- Register only                        ; 23                       ;
;     -- Combinational with a register        ; 196                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 177                      ;
;     -- 3 input functions                    ; 200                      ;
;     -- <=2 input functions                  ; 110                      ;
;     -- Register only                        ; 23                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 411                      ;
;     -- arithmetic mode                      ; 76                       ;
;                                             ;                          ;
; Total registers*                            ; 219 / 11,184 ( 2 % )     ;
;     -- Dedicated logic registers            ; 219 / 10,320 ( 2 % )     ;
;     -- I/O registers                        ; 0 / 864 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 42 / 645 ( 7 % )         ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 111 / 183 ( 61 % )       ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )           ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )           ;
;                                             ;                          ;
; Global signals                              ; 10                       ;
; M9Ks                                        ; 3 / 46 ( 7 % )           ;
; Total block memory bits                     ; 10,240 / 423,936 ( 2 % ) ;
; Total block memory implementation bits      ; 27,648 / 423,936 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 1 / 46 ( 2 % )           ;
; PLLs                                        ; 0 / 2 ( 0 % )            ;
; Global clocks                               ; 10 / 10 ( 100 % )        ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%             ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 5%             ;
; Maximum fan-out                             ; 200                      ;
; Highest non-global fan-out                  ; 66                       ;
; Total fan-out                               ; 2560                     ;
; Average fan-out                             ; 2.61                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                  ; Low                            ;
;                                             ;                     ;                      ;                                ;
; Total logic elements                        ; 377 / 10320 ( 4 % ) ; 133 / 10320 ( 1 % )  ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 238                 ; 53                   ; 0                              ;
;     -- Register only                        ; 5                   ; 18                   ; 0                              ;
;     -- Combinational with a register        ; 134                 ; 62                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                      ;                                ;
;     -- 4 input functions                    ; 128                 ; 49                   ; 0                              ;
;     -- 3 input functions                    ; 173                 ; 27                   ; 0                              ;
;     -- <=2 input functions                  ; 71                  ; 39                   ; 0                              ;
;     -- Register only                        ; 5                   ; 18                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Logic elements by mode                      ;                     ;                      ;                                ;
;     -- normal mode                          ; 304                 ; 107                  ; 0                              ;
;     -- arithmetic mode                      ; 68                  ; 8                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Total registers                             ; 139                 ; 80                   ; 0                              ;
;     -- Dedicated logic registers            ; 139 / 10320 ( 1 % ) ; 80 / 10320 ( < 1 % ) ; 0 / 10320 ( 0 % )              ;
;                                             ;                     ;                      ;                                ;
; Total LABs:  partially or completely used   ; 29 / 645 ( 4 % )    ; 14 / 645 ( 2 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                      ;                                ;
; Virtual pins                                ; 0                   ; 0                    ; 0                              ;
; I/O pins                                    ; 111                 ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 1 / 46 ( 2 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 10240               ; 0                    ; 0                              ;
; Total RAM block bits                        ; 27648               ; 0                    ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 3 / 46 ( 6 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 10 / 12 ( 83 % )    ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                      ;                                ;
; Connections                                 ;                     ;                      ;                                ;
;     -- Input Connections                    ; 125                 ; 118                  ; 0                              ;
;     -- Registered Input Connections         ; 78                  ; 90                   ; 0                              ;
;     -- Output Connections                   ; 185                 ; 58                   ; 0                              ;
;     -- Registered Output Connections        ; 5                   ; 57                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Internal Connections                        ;                     ;                      ;                                ;
;     -- Total Connections                    ; 2104                ; 691                  ; 5                              ;
;     -- Registered Connections               ; 532                 ; 462                  ; 0                              ;
;                                             ;                     ;                      ;                                ;
; External Connections                        ;                     ;                      ;                                ;
;     -- Top                                  ; 134                 ; 176                  ; 0                              ;
;     -- sld_hub:auto_hub                     ; 176                 ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Partition Interface                         ;                     ;                      ;                                ;
;     -- Input Ports                          ; 21                  ; 16                   ; 0                              ;
;     -- Output Ports                         ; 115                 ; 34                   ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Registered Ports                            ;                     ;                      ;                                ;
;     -- Registered Input Ports               ; 0                   ; 4                    ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 23                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Port Connectivity                           ;                     ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 1                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 1                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 1                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 2                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 19                   ; 0                              ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK  ; R14   ; 4        ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ON   ; E16   ; 6        ; 34           ; 12           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PUL  ; E15   ; 6        ; 34           ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; INS[0]        ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[10]       ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[11]       ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[12]       ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[13]       ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[14]       ; M12   ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[15]       ; N14   ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[16]       ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[17]       ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[18]       ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[19]       ; L10   ; 4        ; 25           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[1]        ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[20]       ; L14   ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[21]       ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[22]       ; M9    ; 4        ; 21           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[23]       ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[24]       ; J11   ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[25]       ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[26]       ; L12   ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[27]       ; K12   ; 5        ; 34           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[28]       ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[29]       ; R13   ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[2]        ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[30]       ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[31]       ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[3]        ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[4]        ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[5]        ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[6]        ; R8    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[7]        ; R10   ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[8]        ; P8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[9]        ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR_DATA[0]   ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR_DATA[1]   ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR_DATA[2]   ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR_DATA[3]   ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR_DATA[4]   ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR_DATA[5]   ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR_DATA[6]   ; R9    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR_DATA[7]   ; K9    ; 4        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_DATA[0]    ; F10   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_DATA[1]    ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_DATA[2]    ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_DATA[3]    ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_DATA[4]    ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_DATA[5]    ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_DATA[6]    ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_DATA[7]    ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[0]    ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[1]    ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[2]    ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[3]    ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[4]    ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[5]    ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[6]    ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[7]    ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[0]    ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[1]    ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[2]    ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[3]    ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[4]    ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[5]    ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[6]    ; N8    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[7]    ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[0]   ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[1]   ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[2]   ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[3]   ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[4]   ; H15   ; 6        ; 34           ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[5]   ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[6]   ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[7]   ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_RDDATA[0] ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_RDDATA[1] ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_RDDATA[2] ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_RDDATA[3] ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_RDDATA[4] ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_RDDATA[5] ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_RDDATA[6] ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_RDDATA[7] ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_WRDATA[0] ; G16   ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_WRDATA[1] ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_WRDATA[2] ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_WRDATA[3] ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_WRDATA[4] ; R11   ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_WRDATA[5] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_WRDATA[6] ; H16   ; 6        ; 34           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_WRDATA[7] ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA_INPUT[0]   ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA_INPUT[1]   ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA_INPUT[2]   ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA_INPUT[3]   ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA_INPUT[4]   ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA_INPUT[5]   ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA_INPUT[6]   ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA_INPUT[7]   ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RB_INPUT[0]   ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RB_INPUT[1]   ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RB_INPUT[2]   ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RB_INPUT[3]   ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RB_INPUT[4]   ; E6    ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RB_INPUT[5]   ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RB_INPUT[6]   ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RB_INPUT[7]   ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T1            ; K1    ; 2        ; 0            ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T2            ; J2    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T3            ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T4            ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; INS[4]                  ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; RAM_RDDATA[7]           ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; RAM_WRDATA[0]           ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; RAM_ADDR[0]             ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; INS[3]                  ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; RAM_ADDR[6]             ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; PC_DATA[5]              ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; MAR_DATA[4]             ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; RA_INPUT[4]             ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; RB_INPUT[4]             ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; R1_DATA[4]              ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 4 / 18 ( 22 % )   ; 2.5V          ; --           ;
; 2        ; 2 / 19 ( 11 % )   ; 2.5V          ; --           ;
; 3        ; 4 / 26 ( 15 % )   ; 2.5V          ; --           ;
; 4        ; 25 / 27 ( 93 % )  ; 2.5V          ; --           ;
; 5        ; 23 / 25 ( 92 % )  ; 2.5V          ; --           ;
; 6        ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ;
; 7        ; 26 / 26 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 16 / 26 ( 62 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; R1_DATA[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 188        ; 8        ; PC_DATA[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 183        ; 8        ; MAR_DATA[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 177        ; 8        ; PC_DATA[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 175        ; 7        ; RA_INPUT[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 168        ; 7        ; RB_INPUT[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 161        ; 7        ; MAR_DATA[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 159        ; 7        ; R0_DATA[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 153        ; 7        ; RB_INPUT[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 155        ; 7        ; RAM_ADDR[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 167        ; 7        ; R1_DATA[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; R0_DATA[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 184        ; 8        ; MAR_DATA[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 178        ; 8        ; RAM_ADDR[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 176        ; 7        ; R0_DATA[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 169        ; 7        ; R0_DATA[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 162        ; 7        ; RAM_ADDR[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 160        ; 7        ; R0_DATA[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; R1_DATA[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 156        ; 7        ; R1_DATA[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RAM_ADDR[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RA_INPUT[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; PC_DATA[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RA_INPUT[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; R0_DATA[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; MAR_DATA[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 147        ; 6        ; RAM_RDDATA[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C16      ; 146        ; 6        ; RAM_RDDATA[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; PC_DATA[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RA_INPUT[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RB_INPUT[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 152        ; 7        ; R1_DATA[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; MAR_DATA[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 144        ; 6        ; RB_INPUT[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 143        ; 6        ; RB_INPUT[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ; 23         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RB_INPUT[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 190        ; 8        ; RA_INPUT[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 181        ; 8        ; RAM_ADDR[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 174        ; 7        ; RA_INPUT[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 158        ; 7        ; MAR_DATA[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 157        ; 7        ; R1_DATA[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; PUL                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 127        ; 6        ; ON                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RA_INPUT[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ; 186        ; 8        ; RB_INPUT[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 182        ; 8        ; PC_DATA[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RAM_WRDATA[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 164        ; 7        ; PC_DATA[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 166        ; 7        ; R0_DATA[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RAM_RDDATA[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 142        ; 6        ; RAM_WRDATA[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 140        ; 6        ; INS[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; R0_DATA[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RAM_ADDR[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 136        ; 6        ; RAM_WRDATA[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 135        ; 6        ; RAM_ADDR[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H16      ; 134        ; 6        ; RAM_WRDATA[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; T2                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; INS[24]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 123        ; 5        ; RAM_WRDATA[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 124        ; 5        ; RAM_RDDATA[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 122        ; 5        ; INS[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 121        ; 5        ; RAM_RDDATA[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 120        ; 5        ; INS[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 33         ; 2        ; T1                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; MAR_DATA[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 87         ; 4        ; INS[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 110        ; 5        ; INS[21]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 105        ; 5        ; INS[27]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RAM_RDDATA[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 118        ; 5        ; RAM_RDDATA[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RAM_WRDATA[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 88         ; 4        ; INS[19]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; INS[26]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 114        ; 5        ; INS[12]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 113        ; 5        ; INS[20]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 116        ; 5        ; INS[13]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 115        ; 5        ; INS[9]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; INS[22]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 93         ; 4        ; INS[30]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ; 100        ; 4        ; T3                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ; 103        ; 5        ; INS[14]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; R1_DATA[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 79         ; 4        ; R1_DATA[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; INS[31]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 101        ; 4        ; INS[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N13      ; 102        ; 5        ; INS[25]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N14      ; 106        ; 5        ; INS[15]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 112        ; 5        ; INS[23]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 111        ; 5        ; INS[17]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; INS[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 89         ; 4        ; INS[28]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; INS[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RAM_RDDATA[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 108        ; 5        ; INS[18]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; INS[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 74         ; 4        ; MAR_DATA[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 80         ; 4        ; INS[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 83         ; 4        ; RAM_WRDATA[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 85         ; 4        ; RAM_WRDATA[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 91         ; 4        ; INS[29]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 97         ; 4        ; CLK                                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; INS[11]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; PC_DATA[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 75         ; 4        ; RA_INPUT[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 81         ; 4        ; RB_INPUT[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 84         ; 4        ; PC_DATA[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 86         ; 4        ; INS[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 92         ; 4        ; INS[16]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 95         ; 4        ; RAM_ADDR[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 96         ; 4        ; T4                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |exp3                                                               ; 510 (10)    ; 219 (0)                   ; 0 (0)         ; 10240       ; 3    ; 1            ; 1       ; 0         ; 111  ; 0            ; 291 (10)     ; 23 (0)            ; 196 (2)          ; |exp3                                                                                                                                                              ; work         ;
;    |ALU:exp3_ALU_1|                                                 ; 207 (0)     ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 175 (0)      ; 0 (0)             ; 32 (0)           ; |exp3|ALU:exp3_ALU_1                                                                                                                                               ; work         ;
;       |adder:ALU_adder_1|                                           ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|adder:ALU_adder_1                                                                                                                             ; work         ;
;          |74181:adder_74181_1|                                      ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1                                                                                                         ; work         ;
;          |74181:adder_74181_2|                                      ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2                                                                                                         ; work         ;
;          |74182:adder_74182_1|                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|adder:ALU_adder_1|74182:adder_74182_1                                                                                                         ; work         ;
;       |decoder24:ALU_decoder24_1|                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|decoder24:ALU_decoder24_1                                                                                                                     ; work         ;
;       |divider:ALU_divider_1|                                       ; 128 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 128 (0)      ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|divider:ALU_divider_1                                                                                                                         ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|                          ; 128 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 128 (0)      ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component                                                                                         ; work         ;
;             |lpm_divide_ngp:auto_generated|                         ; 128 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 128 (0)      ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated                                                           ; work         ;
;                |sign_div_unsign_96h:divider|                        ; 128 (47)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 128 (47)     ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider                               ; work         ;
;                   |alt_u_div_93f:divider|                           ; 81 (81)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider         ; work         ;
;       |multiplier:ALU_multiplier_1|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|multiplier:ALU_multiplier_1                                                                                                                   ; work         ;
;          |lpm_mult:lpm_mult_component|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component                                                                                       ; work         ;
;             |mult_g4n:auto_generated|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated                                                               ; work         ;
;       |mux21:ALU_mux21_1|                                           ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 8 (8)            ; |exp3|ALU:exp3_ALU_1|mux21:ALU_mux21_1                                                                                                                             ; work         ;
;       |mux31:ALU_mux31_1|                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |exp3|ALU:exp3_ALU_1|mux31:ALU_mux31_1                                                                                                                             ; work         ;
;       |reg8:ALU_reg8_1|                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_1                                                                                                                               ; work         ;
;          |74273:reg8_74273_1|                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1                                                                                                            ; work         ;
;       |reg8:ALU_reg8_2|                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_2                                                                                                                               ; work         ;
;          |74273:reg8_74273_1|                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1                                                                                                            ; work         ;
;       |reg8:ALU_reg8_3|                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_3                                                                                                                               ; work         ;
;          |74273:reg8_74273_1|                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1                                                                                                            ; work         ;
;       |reg8:ALU_reg8_4|                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_4                                                                                                                               ; work         ;
;          |74273:reg8_74273_1|                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1                                                                                                            ; work         ;
;    |CROM:exp3_CROM_1|                                               ; 94 (0)      ; 61 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 4 (0)             ; 57 (0)           ; |exp3|CROM:exp3_CROM_1                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 94 (0)      ; 61 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 4 (0)             ; 57 (0)           ; |exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_6ge1:auto_generated|                           ; 94 (0)      ; 61 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 4 (0)             ; 57 (0)           ; |exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated                                                                              ; work         ;
;             |altsyncram_euf2:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 94 (74)     ; 61 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (22)      ; 4 (4)             ; 57 (48)          ; |exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |PC:exp3_PC_1|                                                   ; 14 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 8 (0)            ; |exp3|PC:exp3_PC_1                                                                                                                                                 ; work         ;
;       |74161:PC_74161_1|                                            ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |exp3|PC:exp3_PC_1|74161:PC_74161_1                                                                                                                                ; work         ;
;          |f74161:sub|                                               ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |exp3|PC:exp3_PC_1|74161:PC_74161_1|f74161:sub                                                                                                                     ; work         ;
;       |74161:PC_74161_2|                                            ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; |exp3|PC:exp3_PC_1|74161:PC_74161_2                                                                                                                                ; work         ;
;          |f74161:sub|                                               ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |exp3|PC:exp3_PC_1|74161:PC_74161_2|f74161:sub                                                                                                                     ; work         ;
;    |RAM:exp3_RAM_1|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |exp3|RAM:exp3_RAM_1                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |exp3|RAM:exp3_RAM_1|altsyncram:altsyncram_component                                                                                                               ; work         ;
;          |altsyncram_5nk1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |exp3|RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_5nk1:auto_generated                                                                                ; work         ;
;    |beatGen:exp3_beatGen_1|                                         ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |exp3|beatGen:exp3_beatGen_1                                                                                                                                       ; work         ;
;    |mux21:exp3_mux21_1|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|mux21:exp3_mux21_1                                                                                                                                           ; work         ;
;    |mux21:exp3_mux21_2|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |exp3|mux21:exp3_mux21_2                                                                                                                                           ; work         ;
;    |mux21:exp3_mux21_3|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|mux21:exp3_mux21_3                                                                                                                                           ; work         ;
;    |mux21:exp3_mux21_4|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|mux21:exp3_mux21_4                                                                                                                                           ; work         ;
;    |mux21:exp3_mux21_5|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|mux21:exp3_mux21_5                                                                                                                                           ; work         ;
;    |mux21:exp3_mux21_6|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|mux21:exp3_mux21_6                                                                                                                                           ; work         ;
;    |reg8:exp3_reg8_MAR|                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp3|reg8:exp3_reg8_MAR                                                                                                                                           ; work         ;
;       |74273:reg8_74273_1|                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|reg8:exp3_reg8_MAR|74273:reg8_74273_1                                                                                                                        ; work         ;
;    |reg8:exp3_reg8_R0|                                              ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp3|reg8:exp3_reg8_R0                                                                                                                                            ; work         ;
;       |74273:reg8_74273_1|                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|reg8:exp3_reg8_R0|74273:reg8_74273_1                                                                                                                         ; work         ;
;    |reg8:exp3_reg8_R1|                                              ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp3|reg8:exp3_reg8_R1                                                                                                                                            ; work         ;
;       |74273:reg8_74273_1|                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp3|reg8:exp3_reg8_R1|74273:reg8_74273_1                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                               ; 133 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (1)       ; 18 (0)            ; 62 (0)           ; |exp3|sld_hub:auto_hub                                                                                                                                             ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 132 (92)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (40)      ; 18 (18)           ; 62 (37)          ; |exp3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |exp3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                        ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |exp3|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                      ; work         ;
;    |starter:exp3_starter_1|                                         ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |exp3|starter:exp3_starter_1                                                                                                                                       ; work         ;
;    |uPC:exp3_uPC_1|                                                 ; 13 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 8 (0)            ; |exp3|uPC:exp3_uPC_1                                                                                                                                               ; work         ;
;       |74161:uPC_74161_1|                                           ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |exp3|uPC:exp3_uPC_1|74161:uPC_74161_1                                                                                                                             ; work         ;
;          |f74161:sub|                                               ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |exp3|uPC:exp3_uPC_1|74161:uPC_74161_1|f74161:sub                                                                                                                  ; work         ;
;       |74161:uPC_74161_2|                                           ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; |exp3|uPC:exp3_uPC_1|74161:uPC_74161_2                                                                                                                             ; work         ;
;          |f74161:sub|                                               ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |exp3|uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub                                                                                                                  ; work         ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; T1            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[31]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[30]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[29]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[28]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[27]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[26]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[25]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[24]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[23]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[22]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[21]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[20]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[19]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[18]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[17]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[16]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[15]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[14]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[13]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[12]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_RDDATA[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_RDDATA[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_RDDATA[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_RDDATA[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_RDDATA[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_RDDATA[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_RDDATA[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_RDDATA[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T2            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_DATA[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_DATA[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_DATA[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_DATA[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_DATA[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_DATA[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_DATA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_DATA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T4            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T3            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA_INPUT[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA_INPUT[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA_INPUT[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA_INPUT[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA_INPUT[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA_INPUT[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA_INPUT[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA_INPUT[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RB_INPUT[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RB_INPUT[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RB_INPUT[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RB_INPUT[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RB_INPUT[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RB_INPUT[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RB_INPUT[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RB_INPUT[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR_DATA[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR_DATA[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR_DATA[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR_DATA[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR_DATA[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR_DATA[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR_DATA[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR_DATA[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_WRDATA[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_WRDATA[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_WRDATA[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_WRDATA[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_WRDATA[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_WRDATA[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_WRDATA[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_WRDATA[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ON            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; PUL           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLK           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; ON                  ;                   ;         ;
; PUL                 ;                   ;         ;
; CLK                 ;                   ;         ;
;      - exp3_AND3_1  ; 1                 ; 6       ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                            ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[22]                                                             ; M9K_X27_Y7_N0      ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[24]                                                             ; M9K_X27_Y7_N0      ; 66      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[25]                                                             ; M9K_X27_Y7_N0      ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[29]                                                             ; M9K_X27_Y7_N0      ; 2       ; Read enable                ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[30]                                                             ; M9K_X27_Y7_N0      ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; LCCOMB_X23_Y8_N2   ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X23_Y8_N22  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X23_Y8_N8   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; LCCOMB_X23_Y8_N18  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~11                                                ; LCCOMB_X23_Y8_N30  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]~1                                                ; LCCOMB_X23_Y8_N16  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3       ; LCCOMB_X19_Y9_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 ; LCCOMB_X18_Y9_N24  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 ; LCCOMB_X19_Y9_N10  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ON                                                                                                                                                                              ; PIN_E16            ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                    ; JTAG_X1_Y12_N0     ; 143     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                    ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; beatGen:exp3_beatGen_1|beatGen_DFF_1                                                                                                                                            ; FF_X30_Y8_N7       ; 10      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; beatGen:exp3_beatGen_1|beatGen_DFF_2                                                                                                                                            ; FF_X30_Y8_N27      ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; beatGen:exp3_beatGen_1|beatGen_OR_1                                                                                                                                             ; LCCOMB_X30_Y8_N24  ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; exp3_AND2_2                                                                                                                                                                     ; LCCOMB_X30_Y8_N14  ; 9       ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; exp3_AND2_3                                                                                                                                                                     ; LCCOMB_X30_Y8_N10  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; exp3_AND2_4                                                                                                                                                                     ; LCCOMB_X30_Y8_N8   ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; exp3_AND2_5                                                                                                                                                                     ; LCCOMB_X30_Y8_N16  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; exp3_AND2_6                                                                                                                                                                     ; LCCOMB_X30_Y8_N12  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; exp3_AND2_7                                                                                                                                                                     ; LCCOMB_X30_Y8_N20  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; exp3_AND2_8                                                                                                                                                                     ; LCCOMB_X30_Y8_N30  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; exp3_AND3_1                                                                                                                                                                     ; LCCOMB_X30_Y8_N22  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                           ; FF_X19_Y11_N3      ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                ; LCCOMB_X21_Y9_N10  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                  ; LCCOMB_X21_Y9_N18  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                ; LCCOMB_X18_Y10_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                   ; LCCOMB_X21_Y8_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                  ; LCCOMB_X21_Y8_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                     ; FF_X19_Y8_N3       ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                   ; LCCOMB_X19_Y8_N12  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                     ; FF_X19_Y8_N17      ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                     ; LCCOMB_X18_Y8_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                              ; LCCOMB_X21_Y9_N2   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9                                                                                               ; LCCOMB_X22_Y9_N24  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                             ; LCCOMB_X21_Y9_N28  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                        ; LCCOMB_X21_Y10_N4  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                        ; LCCOMB_X21_Y10_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                ; FF_X21_Y11_N31     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                               ; FF_X19_Y11_N31     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                ; FF_X19_Y11_N15     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                ; FF_X19_Y11_N13     ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                         ; LCCOMB_X19_Y11_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                               ; FF_X19_Y10_N9      ; 16      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; starter:exp3_starter_1|inst5~0                                                                                                                                                  ; LCCOMB_X30_Y8_N18  ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                     ;
+--------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                 ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP         ; JTAG_X1_Y12_N0    ; 143     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; beatGen:exp3_beatGen_1|beatGen_DFF_1 ; FF_X30_Y8_N7      ; 10      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; beatGen:exp3_beatGen_1|beatGen_DFF_2 ; FF_X30_Y8_N27     ; 1       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; exp3_AND2_2                          ; LCCOMB_X30_Y8_N14 ; 9       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; exp3_AND2_3                          ; LCCOMB_X30_Y8_N10 ; 8       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; exp3_AND2_4                          ; LCCOMB_X30_Y8_N8  ; 16      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; exp3_AND2_5                          ; LCCOMB_X30_Y8_N16 ; 8       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; exp3_AND2_6                          ; LCCOMB_X30_Y8_N12 ; 8       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; exp3_AND2_7                          ; LCCOMB_X30_Y8_N20 ; 8       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; exp3_AND2_8                          ; LCCOMB_X30_Y8_N30 ; 8       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+--------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                            ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[24]                                                             ; 66      ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|12~_Duplicate_1                                                                                                               ; 36      ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; 33      ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]~1                                                ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                ; 30      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                    ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                ; 21      ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[23]                                                             ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                           ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                               ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                ; 15      ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|12                                                                                                                            ; 15      ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|19                                                                                                                            ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                       ; 13      ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[22]                                                             ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                               ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                    ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                     ; 11      ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~14                                          ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                 ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                 ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                 ; 10      ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[26]                                                             ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                 ; 9       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~19                                          ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; 9       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[8]~16 ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[1]                                                              ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[2]                                                              ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[3]                                                              ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[4]                                                              ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[5]                                                              ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[6]                                                              ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[7]                                                              ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[8]                                                              ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[17]                                                             ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[18]                                                             ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[19]                                                             ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[20]                                                             ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[21]                                                             ; 9       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[25]                                                             ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                              ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                 ; 8       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|selnose[45]                ; 8       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~20                                          ; 8       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~18                                          ; 8       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|selnose[27]~2              ; 8       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~11                                                ; 8       ;
; exp3_or2_1                                                                                                                                                                      ; 8       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[7]~14 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                               ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                       ; 7       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~15                                          ; 7       ;
; ALU:exp3_ALU_1|decoder24:ALU_decoder24_1|decoder24_and2_2                                                                                                                       ; 7       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~14                                          ; 7       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|selnose[36]                ; 7       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; 7       ;
; uPC:exp3_uPC_1|74161:uPC_74161_1|f74161:sub|9                                                                                                                                   ; 7       ;
; beatGen:exp3_beatGen_1|beatGen_DFF_4                                                                                                                                            ; 7       ;
; PC:exp3_PC_1|74161:PC_74161_1|f74161:sub|9                                                                                                                                      ; 7       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                  ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                           ; 6       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~17                                          ; 6       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~16                                          ; 6       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~15                                          ; 6       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; 6       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|9                                                                                                                                   ; 6       ;
; uPC:exp3_uPC_1|74161:uPC_74161_1|f74161:sub|87                                                                                                                                  ; 6       ;
; beatGen:exp3_beatGen_1|beatGen_DFF_3                                                                                                                                            ; 6       ;
; PC:exp3_PC_1|74161:PC_74161_1|f74161:sub|87                                                                                                                                     ; 6       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|9                                                                                                                                      ; 6       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; 6       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; 6       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                       ; 5       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12                                     ; 5       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11                                     ; 5       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 ; 5       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 ; 5       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|13                                                                                                                            ; 5       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|14                                                                                                                            ; 5       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|15                                                                                                                            ; 5       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|18                                                                                                                            ; 5       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|17                                                                                                                            ; 5       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|16                                                                                                                            ; 5       ;
; beatGen:exp3_beatGen_1|beatGen_OR_1                                                                                                                                             ; 5       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; 5       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|87                                                                                                                                  ; 5       ;
; uPC:exp3_uPC_1|74161:uPC_74161_1|f74161:sub|99                                                                                                                                  ; 5       ;
; starter:exp3_starter_1|inst5~0                                                                                                                                                  ; 5       ;
; PC:exp3_PC_1|74161:PC_74161_1|f74161:sub|99                                                                                                                                     ; 5       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|87                                                                                                                                     ; 5       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_3_result_int[4]~8  ; 5       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; 5       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; 5       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; 5       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                           ; 4       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|selnose[18]                ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|13~_Duplicate_1                                                                                                               ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|14~_Duplicate_1                                                                                                               ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|19~_Duplicate_1                                                                                                               ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|17~_Duplicate_1                                                                                                               ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|16~_Duplicate_1                                                                                                               ; 4       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|89~0                                                                                                                                ; 4       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4                                      ; 4       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3       ; 4       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sdr~0                                                                 ; 4       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; 4       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; 4       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|89~0                                                                                                                                   ; 4       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|99                                                                                                                                  ; 4       ;
; uPC:exp3_uPC_1|74161:uPC_74161_1|f74161:sub|110                                                                                                                                 ; 4       ;
; reg8:exp3_reg8_R0|74273:reg8_74273_1|19                                                                                                                                         ; 4       ;
; reg8:exp3_reg8_R0|74273:reg8_74273_1|18                                                                                                                                         ; 4       ;
; reg8:exp3_reg8_R0|74273:reg8_74273_1|17                                                                                                                                         ; 4       ;
; reg8:exp3_reg8_R0|74273:reg8_74273_1|16                                                                                                                                         ; 4       ;
; reg8:exp3_reg8_R0|74273:reg8_74273_1|15                                                                                                                                         ; 4       ;
; reg8:exp3_reg8_R0|74273:reg8_74273_1|14                                                                                                                                         ; 4       ;
; reg8:exp3_reg8_R0|74273:reg8_74273_1|13                                                                                                                                         ; 4       ;
; reg8:exp3_reg8_R0|74273:reg8_74273_1|12                                                                                                                                         ; 4       ;
; PC:exp3_PC_1|74161:PC_74161_1|f74161:sub|110                                                                                                                                    ; 4       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|99                                                                                                                                     ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|19                                                                                                                            ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|18                                                                                                                            ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|17                                                                                                                            ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|16                                                                                                                            ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|15                                                                                                                            ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|14                                                                                                                            ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|13                                                                                                                            ; 4       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|12                                                                                                                            ; 4       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; 4       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; 4       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; 4       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; 4       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; 4       ;
; ON~input                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                ; 3       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|selnose[9]~3               ; 3       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|15~_Duplicate_1                                                                                                               ; 3       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|18~_Duplicate_1                                                                                                               ; 3       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                              ; 3       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; 3       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                        ; 3       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; 3       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; 3       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; 3       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|110                                                                                                                                 ; 3       ;
; reg8:exp3_reg8_R1|74273:reg8_74273_1|19                                                                                                                                         ; 3       ;
; reg8:exp3_reg8_R1|74273:reg8_74273_1|18                                                                                                                                         ; 3       ;
; reg8:exp3_reg8_R1|74273:reg8_74273_1|17                                                                                                                                         ; 3       ;
; reg8:exp3_reg8_R1|74273:reg8_74273_1|16                                                                                                                                         ; 3       ;
; reg8:exp3_reg8_R1|74273:reg8_74273_1|15                                                                                                                                         ; 3       ;
; reg8:exp3_reg8_R1|74273:reg8_74273_1|14                                                                                                                                         ; 3       ;
; reg8:exp3_reg8_R1|74273:reg8_74273_1|13                                                                                                                                         ; 3       ;
; reg8:exp3_reg8_R1|74273:reg8_74273_1|12                                                                                                                                         ; 3       ;
; mux21:exp3_mux21_3|mux21_OR2_1[0]~7                                                                                                                                             ; 3       ;
; mux21:exp3_mux21_3|mux21_OR2_1[1]~6                                                                                                                                             ; 3       ;
; mux21:exp3_mux21_3|mux21_OR2_1[2]~5                                                                                                                                             ; 3       ;
; mux21:exp3_mux21_3|mux21_OR2_1[3]~4                                                                                                                                             ; 3       ;
; mux21:exp3_mux21_3|mux21_OR2_1[4]~3                                                                                                                                             ; 3       ;
; mux21:exp3_mux21_3|mux21_OR2_1[5]~2                                                                                                                                             ; 3       ;
; mux21:exp3_mux21_3|mux21_OR2_1[6]~1                                                                                                                                             ; 3       ;
; mux21:exp3_mux21_3|mux21_OR2_1[7]~0                                                                                                                                             ; 3       ;
; reg8:exp3_reg8_MAR|74273:reg8_74273_1|19                                                                                                                                        ; 3       ;
; reg8:exp3_reg8_MAR|74273:reg8_74273_1|18                                                                                                                                        ; 3       ;
; reg8:exp3_reg8_MAR|74273:reg8_74273_1|17                                                                                                                                        ; 3       ;
; reg8:exp3_reg8_MAR|74273:reg8_74273_1|16                                                                                                                                        ; 3       ;
; reg8:exp3_reg8_MAR|74273:reg8_74273_1|15                                                                                                                                        ; 3       ;
; reg8:exp3_reg8_MAR|74273:reg8_74273_1|14                                                                                                                                        ; 3       ;
; reg8:exp3_reg8_MAR|74273:reg8_74273_1|13                                                                                                                                        ; 3       ;
; reg8:exp3_reg8_MAR|74273:reg8_74273_1|12                                                                                                                                        ; 3       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|110                                                                                                                                    ; 3       ;
; beatGen:exp3_beatGen_1|beatGen_DFF_2                                                                                                                                            ; 3       ;
; beatGen:exp3_beatGen_1|beatGen_DFF_1                                                                                                                                            ; 3       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~12                                          ; 3       ;
; RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_5nk1:auto_generated|q_a[4]                                                                                            ; 3       ;
; RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_5nk1:auto_generated|q_a[5]                                                                                            ; 3       ;
; RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_5nk1:auto_generated|q_a[6]                                                                                            ; 3       ;
; RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_5nk1:auto_generated|q_a[7]                                                                                            ; 3       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[16]                                                             ; 3       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[31]                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|pre_quot[1]~3                                    ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[56]~41            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[40]~40            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[32]~39            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[16]~38            ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6          ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|pre_quot[0]~2                                    ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|selnose[27]                ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|selnose[9]                 ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|selnose[0]                 ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[57]~37            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[58]~36            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[59]~35            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[60]~34            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[61]~33            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[62]~32            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[63]~31            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[48]~30            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[49]~29            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[50]~28            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[51]~27            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[52]~26            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[53]~25            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[54]~24            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|norm_num[1]~4                                    ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[41]~23            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[42]~22            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[43]~21            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[44]~20            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[45]~19            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[33]~18            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[34]~17            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[35]~16            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[36]~15            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[24]~14            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[25]~13            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[26]~12            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[27]~11            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|norm_num[4]~1                                    ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[17]~10            ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[18]~9             ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|StageOut[8]~8              ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|45~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|48~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|74~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|44~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|47~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|79~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|43~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|46~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74182:adder_74182_1|31~2                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|52~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74182:adder_74182_1|31~1                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74182:adder_74182_1|31~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|79~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|43~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|46~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|47~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|44~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|48~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|45~0                                                                                                                       ; 2       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|51~0                                                                                                                       ; 2       ;
; exp3_AND3_1                                                                                                                                                                     ; 2       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|19                                                                                                                            ; 2       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|18                                                                                                                            ; 2       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|17                                                                                                                            ; 2       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|16                                                                                                                            ; 2       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|15                                                                                                                            ; 2       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|14                                                                                                                            ; 2       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|13                                                                                                                            ; 2       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|12                                                                                                                            ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                  ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; 2       ;
; mux21:exp3_mux21_2|mux21_OR2_1[0]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_2|mux21_OR2_1[1]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_2|mux21_OR2_1[2]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_2|mux21_OR2_1[3]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_2|mux21_OR2_1[4]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_2|mux21_OR2_1[5]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_2|mux21_OR2_1[6]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_2|mux21_OR2_1[7]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_4|mux21_OR2_1[0]~7                                                                                                                                             ; 2       ;
; mux21:exp3_mux21_4|mux21_OR2_1[1]~6                                                                                                                                             ; 2       ;
; mux21:exp3_mux21_4|mux21_OR2_1[2]~5                                                                                                                                             ; 2       ;
; mux21:exp3_mux21_4|mux21_OR2_1[3]~4                                                                                                                                             ; 2       ;
; mux21:exp3_mux21_4|mux21_OR2_1[4]~3                                                                                                                                             ; 2       ;
; mux21:exp3_mux21_4|mux21_OR2_1[5]~2                                                                                                                                             ; 2       ;
; mux21:exp3_mux21_4|mux21_OR2_1[6]~1                                                                                                                                             ; 2       ;
; mux21:exp3_mux21_4|mux21_OR2_1[7]~0                                                                                                                                             ; 2       ;
; mux21:exp3_mux21_1|mux21_OR2_1[0]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_1|mux21_OR2_1[1]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_1|mux21_OR2_1[2]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_1|mux21_OR2_1[3]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_1|mux21_OR2_1[4]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_1|mux21_OR2_1[5]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_1|mux21_OR2_1[6]                                                                                                                                               ; 2       ;
; mux21:exp3_mux21_1|mux21_OR2_1[7]                                                                                                                                               ; 2       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_2_result_int[3]~6  ; 2       ;
; RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_5nk1:auto_generated|q_a[1]                                                                                            ; 2       ;
; RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_5nk1:auto_generated|q_a[2]                                                                                            ; 2       ;
; RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_5nk1:auto_generated|q_a[3]                                                                                            ; 2       ;
; RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_5nk1:auto_generated|q_a[0]                                                                                            ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[9]                                                              ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[10]                                                             ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[11]                                                             ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[12]                                                             ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[13]                                                             ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[15]                                                             ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[27]                                                             ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[28]                                                             ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[29]                                                             ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[30]                                                             ; 2       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[14]                                                             ; 2       ;
; starter:exp3_starter_1|starter_DFF_1~feeder                                                                                                                                     ; 1       ;
; ~QIC_CREATED_GND~I                                                                                                                                                              ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                       ; 1       ;
; altera_reserved_tck~input                                                                                                                                                       ; 1       ;
; altera_reserved_tms~input                                                                                                                                                       ; 1       ;
; CLK~input                                                                                                                                                                       ; 1       ;
; PUL~input                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~17                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~15                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                        ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11         ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10         ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9          ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8          ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7          ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10                                     ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9                                      ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8                                      ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7                                      ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6                                      ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5                                      ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5          ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4          ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[0]                                                                                                                                 ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[1]~7                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[1]~6                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[2]                                                                                                                                 ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[2]~5                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[3]                                                                                                                                 ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[3]~4                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[4]                                                                                                                                 ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[4]~3                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[5]                                                                                                                                 ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[5]~2                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[6]                                                                                                                                 ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[6]~1                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[7]                                                                                                                                 ; 1       ;
; ALU:exp3_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[7]~0                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[0]~7                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~23                                          ; 1       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|80~0                                                                                                                       ; 1       ;
; ALU:exp3_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[1]~6                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~22                                          ; 1       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|81                                                                                                                         ; 1       ;
; ALU:exp3_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[2]~5                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~21                                          ; 1       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|82                                                                                                                         ; 1       ;
; ALU:exp3_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[3]~4                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~20                                          ; 1       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|77                                                                                                                         ; 1       ;
; ALU:exp3_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[4]~3                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~19                                          ; 1       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|80                                                                                                                         ; 1       ;
; ALU:exp3_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[5]~2                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~18                                          ; 1       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|81                                                                                                                         ; 1       ;
; ALU:exp3_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[6]~1                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~17                                          ; 1       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|82                                                                                                                         ; 1       ;
; ALU:exp3_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[7]~0                                                                                                                               ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~16                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|norm_num[0]~5                                    ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|norm_num[2]~3                                    ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|norm_num[3]~2                                    ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|norm_num[5]~0                                    ; 1       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|77                                                                                                                         ; 1       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|51~0                                                                                                                       ; 1       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|52~0                                                                                                                       ; 1       ;
; ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|74~1                                                                                                                       ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~32                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~31                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~30                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~29                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~28                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~27                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~26                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~25                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~17                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~15                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~14                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~13                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~12                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~11                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~10                                                   ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~9                                                    ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                    ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                    ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                    ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                    ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                    ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                    ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~10                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                    ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|109~0                                                                                                                               ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|106~0                                                                                                                               ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|102~0                                                                                                                               ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|97                                                                                                                                  ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|92~1                                                                                                                                ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|92~0                                                                                                                                ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub|75~0                                                                                                                                ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_1|f74161:sub|108                                                                                                                                 ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_1|f74161:sub|107                                                                                                                                 ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_1|f74161:sub|98                                                                                                                                  ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_1|f74161:sub|86                                                                                                                                  ; 1       ;
; uPC:exp3_uPC_1|74161:uPC_74161_1|f74161:sub|77                                                                                                                                  ; 1       ;
; beatGen:exp3_beatGen_1|beatGen_DFF_5                                                                                                                                            ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                      ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                    ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2          ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1          ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0          ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                       ; 1       ;
; mux21:exp3_mux21_6|mux21_OR2_1[0]~7                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_6|mux21_OR2_1[1]~6                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_6|mux21_OR2_1[2]~5                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_6|mux21_OR2_1[3]~4                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_6|mux21_OR2_1[4]~3                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_6|mux21_OR2_1[5]~2                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_6|mux21_OR2_1[6]~1                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_6|mux21_OR2_1[7]~0                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_5|mux21_OR2_1[0]~7                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_5|mux21_OR2_1[1]~6                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_5|mux21_OR2_1[2]~5                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_5|mux21_OR2_1[3]~4                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_5|mux21_OR2_1[4]~3                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_5|mux21_OR2_1[5]~2                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_5|mux21_OR2_1[6]~1                                                                                                                                             ; 1       ;
; mux21:exp3_mux21_5|mux21_OR2_1[7]~0                                                                                                                                             ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_1|f74161:sub|75~0                                                                                                                                   ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_1|f74161:sub|92~0                                                                                                                                   ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_1|f74161:sub|102~0                                                                                                                                  ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_1|f74161:sub|97                                                                                                                                     ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_1|f74161:sub|109~0                                                                                                                                  ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_1|f74161:sub|107                                                                                                                                    ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|75~0                                                                                                                                   ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|92~0                                                                                                                                   ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|89~1                                                                                                                                   ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|102~0                                                                                                                                  ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|97                                                                                                                                     ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|109~0                                                                                                                                  ; 1       ;
; PC:exp3_PC_1|74161:PC_74161_2|f74161:sub|106~0                                                                                                                                  ; 1       ;
; exp3_AND2_1~1                                                                                                                                                                   ; 1       ;
; exp3_AND2_1~0                                                                                                                                                                   ; 1       ;
; starter:exp3_starter_1|starter_DFF_1                                                                                                                                            ; 1       ;
; beatGen:exp3_beatGen_1|beatGen_NOR_4~0                                                                                                                                          ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                 ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                 ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~1                                                                      ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~0                                                                      ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT15                                                              ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT14                                                              ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT13                                                              ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT12                                                              ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT11                                                              ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT10                                                              ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT9                                                               ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT8                                                               ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT7                                                               ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT6                                                               ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT5                                                               ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT4                                                               ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT3                                                               ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT2                                                               ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1~DATAOUT1                                                               ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1                                                                        ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~10                                                               ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~9                                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~8                                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~7                                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~6                                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~5                                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~4                                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~3                                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~2                                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~1                                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~0                                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9  ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8  ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7  ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6  ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~12                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~11                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~10                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~9                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~8                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~7                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~6                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~5                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~4                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~3                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~2                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~1                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_3~0                                           ; 1       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|19~0                                                                                                                          ; 1       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|18~0                                                                                                                          ; 1       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|17~0                                                                                                                          ; 1       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|16~0                                                                                                                          ; 1       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|15~0                                                                                                                          ; 1       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|14~0                                                                                                                          ; 1       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|13~0                                                                                                                          ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[15]                                                                       ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[14]                                                                       ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[13]                                                                       ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[12]                                                                       ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[11]                                                                       ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[10]                                                                       ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[9]                                                                        ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[8]                                                                        ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[7]                                                                        ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[6]                                                                        ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[5]                                                                        ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[4]                                                                        ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[3]                                                                        ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[2]                                                                        ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[1]                                                                        ; 1       ;
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[0]                                                                        ; 1       ;
; ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|12~0                                                                                                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~14                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~13                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~12                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~11                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~10                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~9                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~8                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~7                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~6                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~5                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~4                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~3                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~2                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~1                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_1~0                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[7]~15 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[7]~14 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[6]~13 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[6]~12 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[5]~11 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[5]~10 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[4]~9  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[4]~8  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~7  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~6  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~5  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~4  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~3  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~2  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[0]~1  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_7_result_int[0]~0  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~13 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~12 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~11 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~10 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~9  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~8  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~7  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~6  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~5  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~4  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~3  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~2  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[0]~1  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_6_result_int[0]~0  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[6]~12 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[5]~11 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[5]~10 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[4]~9  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[4]~8  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[3]~7  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[3]~6  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[2]~5  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[2]~4  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[1]~3  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[1]~2  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[0]~1  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_5_result_int[0]~0  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_4_result_int[5]~10 ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_4_result_int[4]~9  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_4_result_int[4]~8  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_4_result_int[3]~7  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_4_result_int[3]~6  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_4_result_int[2]~5  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_4_result_int[2]~4  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_4_result_int[1]~3  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_4_result_int[1]~2  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_4_result_int[0]~1  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_4_result_int[0]~0  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_3_result_int[3]~7  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_3_result_int[3]~6  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_3_result_int[2]~5  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_3_result_int[2]~4  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_3_result_int[1]~3  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_3_result_int[1]~2  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_3_result_int[0]~1  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_3_result_int[0]~0  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_2_result_int[2]~5  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_2_result_int[2]~4  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_2_result_int[1]~3  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_2_result_int[1]~2  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_2_result_int[0]~1  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_93f:divider|add_sub_2_result_int[0]~0  ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~11                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~10                                          ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~9                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~8                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~7                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~6                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~5                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~4                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~3                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~2                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~1                                           ; 1       ;
; ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|op_2~0                                           ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~24                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~23                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~22                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~21                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~20                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~19                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~18                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~17                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~16                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~15                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~14                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~13                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~12                                                ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~9                                                 ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~8                                                 ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[1]                                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[2]                                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[3]                                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[4]                                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[5]                                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[6]                                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[7]                                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[8]                                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[9]                                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[10]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[11]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[12]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[13]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[0]                                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_a[0]                                                              ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[15]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[16]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[17]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[18]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[19]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[20]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[21]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[22]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[23]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[24]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[25]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[26]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[27]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[28]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[29]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[30]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[31]                                                             ; 1       ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|q_b[14]                                                             ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                   ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------+----------------------+-----------------+-----------------+
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; None ; M9K_X27_Y7_N0, M9K_X27_Y8_N0 ; Don't care           ; Old data        ; Old data        ;
; RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_5nk1:auto_generated|ALTSYNCRAM                               ; AUTO ; Single Port    ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048 ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; None ; M9K_X27_Y16_N0               ; Don't care           ; Old data        ; Old data        ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 1           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 1           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                        ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y17_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 768 / 32,401 ( 2 % )   ;
; C16 interconnects           ; 26 / 1,326 ( 2 % )     ;
; C4 interconnects            ; 451 / 21,816 ( 2 % )   ;
; Direct links                ; 110 / 32,401 ( < 1 % ) ;
; Global clocks               ; 10 / 10 ( 100 % )      ;
; Local interconnects         ; 294 / 10,320 ( 3 % )   ;
; R24 interconnects           ; 23 / 1,289 ( 2 % )     ;
; R4 interconnects            ; 570 / 28,186 ( 2 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.14) ; Number of LABs  (Total = 42) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 2                            ;
; 5                                           ; 2                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 0                            ;
; 9                                           ; 3                            ;
; 10                                          ; 0                            ;
; 11                                          ; 3                            ;
; 12                                          ; 0                            ;
; 13                                          ; 4                            ;
; 14                                          ; 1                            ;
; 15                                          ; 3                            ;
; 16                                          ; 19                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.60) ; Number of LABs  (Total = 42) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 18                           ;
; 1 Clock                            ; 24                           ;
; 1 Clock enable                     ; 10                           ;
; 1 Sync. clear                      ; 1                            ;
; 1 Sync. load                       ; 5                            ;
; 2 Async. clears                    ; 2                            ;
; 2 Clock enables                    ; 1                            ;
; 2 Clocks                           ; 6                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.21) ; Number of LABs  (Total = 42) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 2                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 10                           ;
; 17                                           ; 0                            ;
; 18                                           ; 3                            ;
; 19                                           ; 3                            ;
; 20                                           ; 4                            ;
; 21                                           ; 3                            ;
; 22                                           ; 1                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 2                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 2                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.90) ; Number of LABs  (Total = 42) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 2                            ;
; 2                                               ; 4                            ;
; 3                                               ; 2                            ;
; 4                                               ; 3                            ;
; 5                                               ; 4                            ;
; 6                                               ; 0                            ;
; 7                                               ; 5                            ;
; 8                                               ; 2                            ;
; 9                                               ; 8                            ;
; 10                                              ; 0                            ;
; 11                                              ; 2                            ;
; 12                                              ; 1                            ;
; 13                                              ; 2                            ;
; 14                                              ; 1                            ;
; 15                                              ; 3                            ;
; 16                                              ; 0                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 1                            ;
; 21                                              ; 0                            ;
; 22                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.67) ; Number of LABs  (Total = 42) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 3                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 3                            ;
; 7                                            ; 3                            ;
; 8                                            ; 0                            ;
; 9                                            ; 2                            ;
; 10                                           ; 1                            ;
; 11                                           ; 4                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 2                            ;
; 15                                           ; 0                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 6                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 115       ; 0            ; 0            ; 115       ; 115       ; 0            ; 108          ; 0            ; 0            ; 3            ; 0            ; 108          ; 3            ; 0            ; 0            ; 0            ; 108          ; 0            ; 0            ; 0            ; 0            ; 0            ; 115       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 115          ; 115          ; 115          ; 115          ; 115          ; 0         ; 115          ; 115          ; 0         ; 0         ; 115          ; 7            ; 115          ; 115          ; 112          ; 115          ; 7            ; 112          ; 115          ; 115          ; 115          ; 7            ; 115          ; 115          ; 115          ; 115          ; 115          ; 0         ; 115          ; 115          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; T1                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[31]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[30]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[29]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[28]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[27]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[26]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[25]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[24]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[23]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[22]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[21]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[20]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[19]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[18]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[17]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[16]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_RDDATA[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_RDDATA[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_RDDATA[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_RDDATA[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_RDDATA[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_RDDATA[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_RDDATA[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_RDDATA[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T2                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_DATA[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_DATA[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_DATA[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_DATA[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_DATA[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_DATA[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_DATA[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_DATA[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T4                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T3                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA_INPUT[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA_INPUT[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA_INPUT[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA_INPUT[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA_INPUT[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA_INPUT[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA_INPUT[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA_INPUT[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RB_INPUT[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RB_INPUT[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RB_INPUT[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RB_INPUT[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RB_INPUT[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RB_INPUT[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RB_INPUT[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RB_INPUT[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR_DATA[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR_DATA[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR_DATA[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR_DATA[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR_DATA[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR_DATA[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR_DATA[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR_DATA[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_WRDATA[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_WRDATA[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_WRDATA[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_WRDATA[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_WRDATA[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_WRDATA[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_WRDATA[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_WRDATA[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ON                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PUL                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 3.4               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                ; Destination Register                                                                                                                        ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a30~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a29~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a28~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a27~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a26~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a25~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a24~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a23~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a22~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a21~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a20~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a19~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a18~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a17~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a10~portb_datain_reg0 ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a8~portb_datain_reg0  ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.125             ;
; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.125             ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 26 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP3C10F256C8 for design "exp3"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C5F256C8 is compatible
    Info (176445): Device EP3C16F256C8 is compatible
    Info (176445): Device EP3C25F256C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 111 pins of 111 total pins
    Info (169086): Pin T1 not assigned to an exact location on the device
    Info (169086): Pin INS[31] not assigned to an exact location on the device
    Info (169086): Pin INS[30] not assigned to an exact location on the device
    Info (169086): Pin INS[29] not assigned to an exact location on the device
    Info (169086): Pin INS[28] not assigned to an exact location on the device
    Info (169086): Pin INS[27] not assigned to an exact location on the device
    Info (169086): Pin INS[26] not assigned to an exact location on the device
    Info (169086): Pin INS[25] not assigned to an exact location on the device
    Info (169086): Pin INS[24] not assigned to an exact location on the device
    Info (169086): Pin INS[23] not assigned to an exact location on the device
    Info (169086): Pin INS[22] not assigned to an exact location on the device
    Info (169086): Pin INS[21] not assigned to an exact location on the device
    Info (169086): Pin INS[20] not assigned to an exact location on the device
    Info (169086): Pin INS[19] not assigned to an exact location on the device
    Info (169086): Pin INS[18] not assigned to an exact location on the device
    Info (169086): Pin INS[17] not assigned to an exact location on the device
    Info (169086): Pin INS[16] not assigned to an exact location on the device
    Info (169086): Pin INS[15] not assigned to an exact location on the device
    Info (169086): Pin INS[14] not assigned to an exact location on the device
    Info (169086): Pin INS[13] not assigned to an exact location on the device
    Info (169086): Pin INS[12] not assigned to an exact location on the device
    Info (169086): Pin INS[11] not assigned to an exact location on the device
    Info (169086): Pin INS[10] not assigned to an exact location on the device
    Info (169086): Pin INS[9] not assigned to an exact location on the device
    Info (169086): Pin INS[8] not assigned to an exact location on the device
    Info (169086): Pin INS[7] not assigned to an exact location on the device
    Info (169086): Pin INS[6] not assigned to an exact location on the device
    Info (169086): Pin INS[5] not assigned to an exact location on the device
    Info (169086): Pin INS[4] not assigned to an exact location on the device
    Info (169086): Pin INS[3] not assigned to an exact location on the device
    Info (169086): Pin INS[2] not assigned to an exact location on the device
    Info (169086): Pin INS[1] not assigned to an exact location on the device
    Info (169086): Pin INS[0] not assigned to an exact location on the device
    Info (169086): Pin RAM_RDDATA[7] not assigned to an exact location on the device
    Info (169086): Pin RAM_RDDATA[6] not assigned to an exact location on the device
    Info (169086): Pin RAM_RDDATA[5] not assigned to an exact location on the device
    Info (169086): Pin RAM_RDDATA[4] not assigned to an exact location on the device
    Info (169086): Pin RAM_RDDATA[3] not assigned to an exact location on the device
    Info (169086): Pin RAM_RDDATA[2] not assigned to an exact location on the device
    Info (169086): Pin RAM_RDDATA[1] not assigned to an exact location on the device
    Info (169086): Pin RAM_RDDATA[0] not assigned to an exact location on the device
    Info (169086): Pin T2 not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[7] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[6] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[5] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[4] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[3] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[2] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[1] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[0] not assigned to an exact location on the device
    Info (169086): Pin PC_DATA[7] not assigned to an exact location on the device
    Info (169086): Pin PC_DATA[6] not assigned to an exact location on the device
    Info (169086): Pin PC_DATA[5] not assigned to an exact location on the device
    Info (169086): Pin PC_DATA[4] not assigned to an exact location on the device
    Info (169086): Pin PC_DATA[3] not assigned to an exact location on the device
    Info (169086): Pin PC_DATA[2] not assigned to an exact location on the device
    Info (169086): Pin PC_DATA[1] not assigned to an exact location on the device
    Info (169086): Pin PC_DATA[0] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[7] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[6] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[5] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[4] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[3] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[2] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[1] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[0] not assigned to an exact location on the device
    Info (169086): Pin T4 not assigned to an exact location on the device
    Info (169086): Pin T3 not assigned to an exact location on the device
    Info (169086): Pin RA_INPUT[7] not assigned to an exact location on the device
    Info (169086): Pin RA_INPUT[6] not assigned to an exact location on the device
    Info (169086): Pin RA_INPUT[5] not assigned to an exact location on the device
    Info (169086): Pin RA_INPUT[4] not assigned to an exact location on the device
    Info (169086): Pin RA_INPUT[3] not assigned to an exact location on the device
    Info (169086): Pin RA_INPUT[2] not assigned to an exact location on the device
    Info (169086): Pin RA_INPUT[1] not assigned to an exact location on the device
    Info (169086): Pin RA_INPUT[0] not assigned to an exact location on the device
    Info (169086): Pin RB_INPUT[7] not assigned to an exact location on the device
    Info (169086): Pin RB_INPUT[6] not assigned to an exact location on the device
    Info (169086): Pin RB_INPUT[5] not assigned to an exact location on the device
    Info (169086): Pin RB_INPUT[4] not assigned to an exact location on the device
    Info (169086): Pin RB_INPUT[3] not assigned to an exact location on the device
    Info (169086): Pin RB_INPUT[2] not assigned to an exact location on the device
    Info (169086): Pin RB_INPUT[1] not assigned to an exact location on the device
    Info (169086): Pin RB_INPUT[0] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[7] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[6] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[5] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[4] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[3] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[2] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[1] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[0] not assigned to an exact location on the device
    Info (169086): Pin MAR_DATA[7] not assigned to an exact location on the device
    Info (169086): Pin MAR_DATA[6] not assigned to an exact location on the device
    Info (169086): Pin MAR_DATA[5] not assigned to an exact location on the device
    Info (169086): Pin MAR_DATA[4] not assigned to an exact location on the device
    Info (169086): Pin MAR_DATA[3] not assigned to an exact location on the device
    Info (169086): Pin MAR_DATA[2] not assigned to an exact location on the device
    Info (169086): Pin MAR_DATA[1] not assigned to an exact location on the device
    Info (169086): Pin MAR_DATA[0] not assigned to an exact location on the device
    Info (169086): Pin RAM_WRDATA[7] not assigned to an exact location on the device
    Info (169086): Pin RAM_WRDATA[6] not assigned to an exact location on the device
    Info (169086): Pin RAM_WRDATA[5] not assigned to an exact location on the device
    Info (169086): Pin RAM_WRDATA[4] not assigned to an exact location on the device
    Info (169086): Pin RAM_WRDATA[3] not assigned to an exact location on the device
    Info (169086): Pin RAM_WRDATA[2] not assigned to an exact location on the device
    Info (169086): Pin RAM_WRDATA[1] not assigned to an exact location on the device
    Info (169086): Pin RAM_WRDATA[0] not assigned to an exact location on the device
    Info (169086): Pin ON not assigned to an exact location on the device
    Info (169086): Pin PUL not assigned to an exact location on the device
    Info (169086): Pin CLK not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'exp3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: beatGen:exp3_beatGen_1|beatGen_DFF_1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: beatGen:exp3_beatGen_1|beatGen_DFF_2 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: PUL was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a10~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a13~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a14~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a15~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a12~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|altsyncram_euf2:altsyncram1|ram_block3a9~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node beatGen:exp3_beatGen_1|beatGen_DFF_1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node beatGen:exp3_beatGen_1|beatGen_DFF_2
        Info (176357): Destination node beatGen:exp3_beatGen_1|beatGen_NOR_4~0
        Info (176357): Destination node T1~output
Info (176353): Automatically promoted node exp3_AND2_4 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node beatGen:exp3_beatGen_1|beatGen_DFF_2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node beatGen:exp3_beatGen_1|beatGen_DFF_3
        Info (176357): Destination node beatGen:exp3_beatGen_1|beatGen_NOR_4~0
        Info (176357): Destination node T2~output
Info (176353): Automatically promoted node exp3_AND2_2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp3_AND2_3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp3_AND2_5 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp3_AND2_6 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp3_AND2_7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp3_AND2_8 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 8 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 111 (unused VREF, 2.5V VCCIO, 3 input, 108 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.38 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/2020/2020FallSeason/design/cpu-course-design/exp3/output_files/exp3.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5946 megabytes
    Info: Processing ended: Thu Nov 26 17:32:34 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/2020/2020FallSeason/design/cpu-course-design/exp3/output_files/exp3.fit.smsg.


