m255
K3
13
cModel Technology
Z0 d/home/singularity/GIT/2D-Mapping-VHDL/UART/simulation/modelsim
Etransmit
Z1 w1393842514
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 d/home/singularity/GIT/2D-Mapping-VHDL/UART/simulation/modelsim
Z5 8/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd
Z6 F/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd
l0
L4
VFkaKM1YK4N:1]LVVN8a[W1
Z7 OV;C;10.1d;51
31
Z8 !s108 1393858218.135813
Z9 !s90 -reportprogress|300|-93|-work|work|/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd|
Z10 !s107 /home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 CkANE;3Maef_T?WenHH6f0
!i10b 1
Amain
R2
R3
DEx4 work 8 transmit 0 22 FkaKM1YK4N:1]LVVN8a[W1
l18
L13
VU?;8cM=RFC2:=Cif5^C4T2
R7
31
R8
R9
R10
R11
R12
!s100 aBI12n<=fBj=zZGXVZ8mn0
!i10b 1
Euart
Z13 w1393857894
Z14 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z15 8/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd
Z16 F/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd
l0
L5
VFA^L0U6385FJjLcPi<WPD2
!s100 E]k4Ug]e_E`oKBlGcMJe^2
R7
31
!i10b 1
Z17 !s108 1393858218.191771
Z18 !s90 -reportprogress|300|-93|-work|work|/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd|
Z19 !s107 /home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd|
R11
R12
Amain
R14
R2
R3
DEx4 work 4 uart 0 22 FA^L0U6385FJjLcPi<WPD2
l20
L9
VaU3lIDBo3Kk1O1Zlc3aD>2
!s100 ]UeW8L<NE`:kkZd5T8bOo1
R7
31
!i10b 1
R17
R18
R19
R11
R12
