
PNG_MCU_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d14  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000728  08005dd4  08005dd4  00015dd4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080064fc  080064fc  000164fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006500  08006500  00016500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000088  20000000  08006504  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000dc8  20000088  0800658c  00020088  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000e50  0800658c  00020e50  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001a547  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003b1e  00000000  00000000  0003a5f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00010354  00000000  00000000  0003e115  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001050  00000000  00000000  0004e470  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001748  00000000  00000000  0004f4c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009471  00000000  00000000  00050c08  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000051bd  00000000  00000000  0005a079  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005f236  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000356c  00000000  00000000  0005f2b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000088 	.word	0x20000088
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005dbc 	.word	0x08005dbc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000008c 	.word	0x2000008c
 8000104:	08005dbc 	.word	0x08005dbc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800042c:	b570      	push	{r4, r5, r6, lr}
 800042e:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000430:	20fa      	movs	r0, #250	; 0xfa
 8000432:	4b0d      	ldr	r3, [pc, #52]	; (8000468 <HAL_InitTick+0x3c>)
 8000434:	0080      	lsls	r0, r0, #2
 8000436:	7819      	ldrb	r1, [r3, #0]
 8000438:	f7ff fe82 	bl	8000140 <__udivsi3>
 800043c:	4b0b      	ldr	r3, [pc, #44]	; (800046c <HAL_InitTick+0x40>)
 800043e:	0001      	movs	r1, r0
 8000440:	6818      	ldr	r0, [r3, #0]
 8000442:	f7ff fe7d 	bl	8000140 <__udivsi3>
 8000446:	f000 fb7f 	bl	8000b48 <HAL_SYSTICK_Config>
 800044a:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 800044c:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800044e:	2c00      	cmp	r4, #0
 8000450:	d109      	bne.n	8000466 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000452:	2d03      	cmp	r5, #3
 8000454:	d807      	bhi.n	8000466 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000456:	3802      	subs	r0, #2
 8000458:	0022      	movs	r2, r4
 800045a:	0029      	movs	r1, r5
 800045c:	f000 fb38 	bl	8000ad0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000460:	0020      	movs	r0, r4
 8000462:	4b03      	ldr	r3, [pc, #12]	; (8000470 <HAL_InitTick+0x44>)
 8000464:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8000466:	bd70      	pop	{r4, r5, r6, pc}
 8000468:	20000000 	.word	0x20000000
 800046c:	20000008 	.word	0x20000008
 8000470:	20000004 	.word	0x20000004

08000474 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000474:	2310      	movs	r3, #16
 8000476:	4a06      	ldr	r2, [pc, #24]	; (8000490 <HAL_Init+0x1c>)
{
 8000478:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800047a:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800047c:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800047e:	430b      	orrs	r3, r1
 8000480:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000482:	f7ff ffd3 	bl	800042c <HAL_InitTick>
  HAL_MspInit();
 8000486:	f004 fb9f 	bl	8004bc8 <HAL_MspInit>
}
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	40022000 	.word	0x40022000

08000494 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000494:	4a03      	ldr	r2, [pc, #12]	; (80004a4 <HAL_IncTick+0x10>)
 8000496:	4b04      	ldr	r3, [pc, #16]	; (80004a8 <HAL_IncTick+0x14>)
 8000498:	6811      	ldr	r1, [r2, #0]
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	185b      	adds	r3, r3, r1
 800049e:	6013      	str	r3, [r2, #0]
}
 80004a0:	4770      	bx	lr
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	20000300 	.word	0x20000300
 80004a8:	20000000 	.word	0x20000000

080004ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80004ac:	4b01      	ldr	r3, [pc, #4]	; (80004b4 <HAL_GetTick+0x8>)
 80004ae:	6818      	ldr	r0, [r3, #0]
}
 80004b0:	4770      	bx	lr
 80004b2:	46c0      	nop			; (mov r8, r8)
 80004b4:	20000300 	.word	0x20000300

080004b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004b8:	b570      	push	{r4, r5, r6, lr}
 80004ba:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80004bc:	f7ff fff6 	bl	80004ac <HAL_GetTick>
 80004c0:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80004c2:	1c63      	adds	r3, r4, #1
 80004c4:	d002      	beq.n	80004cc <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80004c6:	4b04      	ldr	r3, [pc, #16]	; (80004d8 <HAL_Delay+0x20>)
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80004cc:	f7ff ffee 	bl	80004ac <HAL_GetTick>
 80004d0:	1b40      	subs	r0, r0, r5
 80004d2:	4284      	cmp	r4, r0
 80004d4:	d8fa      	bhi.n	80004cc <HAL_Delay+0x14>
  {
  }
}
 80004d6:	bd70      	pop	{r4, r5, r6, pc}
 80004d8:	20000000 	.word	0x20000000

080004dc <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80004dc:	2103      	movs	r1, #3
 80004de:	6803      	ldr	r3, [r0, #0]
{
 80004e0:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80004e2:	689a      	ldr	r2, [r3, #8]
{
 80004e4:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80004e6:	400a      	ands	r2, r1
 80004e8:	2a01      	cmp	r2, #1
 80004ea:	d001      	beq.n	80004f0 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80004ec:	2000      	movs	r0, #0
}
 80004ee:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80004f0:	6819      	ldr	r1, [r3, #0]
 80004f2:	4211      	tst	r1, r2
 80004f4:	d102      	bne.n	80004fc <ADC_Disable+0x20>
 80004f6:	68da      	ldr	r2, [r3, #12]
 80004f8:	0412      	lsls	r2, r2, #16
 80004fa:	d5f7      	bpl.n	80004ec <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80004fc:	2205      	movs	r2, #5
 80004fe:	689d      	ldr	r5, [r3, #8]
 8000500:	4015      	ands	r5, r2
 8000502:	2d01      	cmp	r5, #1
 8000504:	d11a      	bne.n	800053c <ADC_Disable+0x60>
      __HAL_ADC_DISABLE(hadc);
 8000506:	2202      	movs	r2, #2
 8000508:	6899      	ldr	r1, [r3, #8]
 800050a:	430a      	orrs	r2, r1
 800050c:	609a      	str	r2, [r3, #8]
 800050e:	2203      	movs	r2, #3
 8000510:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8000512:	f7ff ffcb 	bl	80004ac <HAL_GetTick>
 8000516:	0006      	movs	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000518:	6823      	ldr	r3, [r4, #0]
 800051a:	689b      	ldr	r3, [r3, #8]
 800051c:	422b      	tst	r3, r5
 800051e:	d0e5      	beq.n	80004ec <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000520:	f7ff ffc4 	bl	80004ac <HAL_GetTick>
 8000524:	1b80      	subs	r0, r0, r6
 8000526:	2802      	cmp	r0, #2
 8000528:	d9f6      	bls.n	8000518 <ADC_Disable+0x3c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800052a:	2310      	movs	r3, #16
 800052c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        return HAL_ERROR;
 800052e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000530:	4313      	orrs	r3, r2
 8000532:	63a3      	str	r3, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000534:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000536:	431d      	orrs	r5, r3
 8000538:	63e5      	str	r5, [r4, #60]	; 0x3c
        return HAL_ERROR;
 800053a:	e7d8      	b.n	80004ee <ADC_Disable+0x12>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800053c:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800053e:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000540:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000542:	4313      	orrs	r3, r2
 8000544:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000546:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000548:	4303      	orrs	r3, r0
 800054a:	63e3      	str	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 800054c:	e7cf      	b.n	80004ee <ADC_Disable+0x12>
	...

08000550 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8000550:	2300      	movs	r3, #0
{
 8000552:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000554:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 8000556:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000558:	6803      	ldr	r3, [r0, #0]
{
 800055a:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800055c:	689a      	ldr	r2, [r3, #8]
 800055e:	400a      	ands	r2, r1
 8000560:	2a01      	cmp	r2, #1
 8000562:	d107      	bne.n	8000574 <ADC_Enable+0x24>
 8000564:	6819      	ldr	r1, [r3, #0]
 8000566:	4211      	tst	r1, r2
 8000568:	d001      	beq.n	800056e <ADC_Enable+0x1e>
  return HAL_OK;
 800056a:	2000      	movs	r0, #0
}
 800056c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800056e:	68da      	ldr	r2, [r3, #12]
 8000570:	0412      	lsls	r2, r2, #16
 8000572:	d4fa      	bmi.n	800056a <ADC_Enable+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000574:	6899      	ldr	r1, [r3, #8]
 8000576:	4a19      	ldr	r2, [pc, #100]	; (80005dc <ADC_Enable+0x8c>)
 8000578:	4211      	tst	r1, r2
 800057a:	d008      	beq.n	800058e <ADC_Enable+0x3e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800057c:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800057e:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000580:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000582:	4313      	orrs	r3, r2
 8000584:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000586:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000588:	4303      	orrs	r3, r0
 800058a:	63e3      	str	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 800058c:	e7ee      	b.n	800056c <ADC_Enable+0x1c>
    __HAL_ADC_ENABLE(hadc);
 800058e:	2201      	movs	r2, #1
 8000590:	6899      	ldr	r1, [r3, #8]
 8000592:	430a      	orrs	r2, r1
 8000594:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000596:	4b12      	ldr	r3, [pc, #72]	; (80005e0 <ADC_Enable+0x90>)
 8000598:	4912      	ldr	r1, [pc, #72]	; (80005e4 <ADC_Enable+0x94>)
 800059a:	6818      	ldr	r0, [r3, #0]
 800059c:	f7ff fdd0 	bl	8000140 <__udivsi3>
 80005a0:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 80005a2:	9b01      	ldr	r3, [sp, #4]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d115      	bne.n	80005d4 <ADC_Enable+0x84>
    tickstart = HAL_GetTick();
 80005a8:	f7ff ff80 	bl	80004ac <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80005ac:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 80005ae:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80005b0:	6823      	ldr	r3, [r4, #0]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	422b      	tst	r3, r5
 80005b6:	d1d8      	bne.n	800056a <ADC_Enable+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80005b8:	f7ff ff78 	bl	80004ac <HAL_GetTick>
 80005bc:	1b80      	subs	r0, r0, r6
 80005be:	2802      	cmp	r0, #2
 80005c0:	d9f6      	bls.n	80005b0 <ADC_Enable+0x60>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80005c2:	2310      	movs	r3, #16
 80005c4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        return HAL_ERROR;
 80005c6:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80005c8:	4313      	orrs	r3, r2
 80005ca:	63a3      	str	r3, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80005cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80005ce:	432b      	orrs	r3, r5
 80005d0:	63e3      	str	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80005d2:	e7cb      	b.n	800056c <ADC_Enable+0x1c>
      wait_loop_index--;
 80005d4:	9b01      	ldr	r3, [sp, #4]
 80005d6:	3b01      	subs	r3, #1
 80005d8:	9301      	str	r3, [sp, #4]
 80005da:	e7e2      	b.n	80005a2 <ADC_Enable+0x52>
 80005dc:	80000017 	.word	0x80000017
 80005e0:	20000008 	.word	0x20000008
 80005e4:	000f4240 	.word	0x000f4240

080005e8 <ADC_ConversionStop>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80005e8:	2204      	movs	r2, #4
 80005ea:	6803      	ldr	r3, [r0, #0]
{
 80005ec:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80005ee:	6899      	ldr	r1, [r3, #8]
{
 80005f0:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80005f2:	4211      	tst	r1, r2
 80005f4:	d101      	bne.n	80005fa <ADC_ConversionStop+0x12>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80005f6:	2000      	movs	r0, #0
}
 80005f8:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80005fa:	6899      	ldr	r1, [r3, #8]
 80005fc:	4211      	tst	r1, r2
 80005fe:	d006      	beq.n	800060e <ADC_ConversionStop+0x26>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8000600:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8000602:	0792      	lsls	r2, r2, #30
 8000604:	d403      	bmi.n	800060e <ADC_ConversionStop+0x26>
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8000606:	2210      	movs	r2, #16
 8000608:	6899      	ldr	r1, [r3, #8]
 800060a:	430a      	orrs	r2, r1
 800060c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800060e:	f7ff ff4d 	bl	80004ac <HAL_GetTick>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8000612:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 8000614:	0006      	movs	r6, r0
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8000616:	6823      	ldr	r3, [r4, #0]
 8000618:	689b      	ldr	r3, [r3, #8]
 800061a:	422b      	tst	r3, r5
 800061c:	d0eb      	beq.n	80005f6 <ADC_ConversionStop+0xe>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800061e:	f7ff ff45 	bl	80004ac <HAL_GetTick>
 8000622:	1b80      	subs	r0, r0, r6
 8000624:	2802      	cmp	r0, #2
 8000626:	d9f6      	bls.n	8000616 <ADC_ConversionStop+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000628:	2310      	movs	r3, #16
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800062a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800062c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800062e:	4313      	orrs	r3, r2
 8000630:	63a3      	str	r3, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000632:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000634:	4303      	orrs	r3, r0
 8000636:	63e3      	str	r3, [r4, #60]	; 0x3c
 8000638:	e7de      	b.n	80005f8 <ADC_ConversionStop+0x10>
	...

0800063c <HAL_ADC_Init>:
{
 800063c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800063e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000640:	2001      	movs	r0, #1
  if(hadc == NULL)
 8000642:	2c00      	cmp	r4, #0
 8000644:	d073      	beq.n	800072e <HAL_ADC_Init+0xf2>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000646:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000648:	2b00      	cmp	r3, #0
 800064a:	d106      	bne.n	800065a <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 800064c:	0022      	movs	r2, r4
 800064e:	3234      	adds	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8000650:	63e3      	str	r3, [r4, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 8000652:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8000654:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8000656:	f004 facf 	bl	8004bf8 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800065a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800065c:	06db      	lsls	r3, r3, #27
 800065e:	d500      	bpl.n	8000662 <HAL_ADC_Init+0x26>
 8000660:	e07a      	b.n	8000758 <HAL_ADC_Init+0x11c>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000662:	2204      	movs	r2, #4
 8000664:	6823      	ldr	r3, [r4, #0]
 8000666:	6898      	ldr	r0, [r3, #8]
 8000668:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 800066a:	d000      	beq.n	800066e <HAL_ADC_Init+0x32>
 800066c:	e074      	b.n	8000758 <HAL_ADC_Init+0x11c>
    ADC_STATE_CLR_SET(hadc->State,
 800066e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000670:	4943      	ldr	r1, [pc, #268]	; (8000780 <HAL_ADC_Init+0x144>)
 8000672:	4011      	ands	r1, r2
 8000674:	2202      	movs	r2, #2
 8000676:	430a      	orrs	r2, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000678:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 800067a:	63a2      	str	r2, [r4, #56]	; 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 800067c:	689a      	ldr	r2, [r3, #8]
 800067e:	400a      	ands	r2, r1
 8000680:	2a01      	cmp	r2, #1
 8000682:	d000      	beq.n	8000686 <HAL_ADC_Init+0x4a>
 8000684:	e06e      	b.n	8000764 <HAL_ADC_Init+0x128>
 8000686:	6819      	ldr	r1, [r3, #0]
 8000688:	4211      	tst	r1, r2
 800068a:	d102      	bne.n	8000692 <HAL_ADC_Init+0x56>
 800068c:	68da      	ldr	r2, [r3, #12]
 800068e:	0412      	lsls	r2, r2, #16
 8000690:	d568      	bpl.n	8000764 <HAL_ADC_Init+0x128>
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000692:	68da      	ldr	r2, [r3, #12]
 8000694:	493b      	ldr	r1, [pc, #236]	; (8000784 <HAL_ADC_Init+0x148>)
 8000696:	400a      	ands	r2, r1
 8000698:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800069a:	7e25      	ldrb	r5, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800069c:	7e62      	ldrb	r2, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800069e:	03ad      	lsls	r5, r5, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80006a0:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80006a2:	4315      	orrs	r5, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80006a4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80006a6:	7ea1      	ldrb	r1, [r4, #26]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80006a8:	3a01      	subs	r2, #1
 80006aa:	1e56      	subs	r6, r2, #1
 80006ac:	41b2      	sbcs	r2, r6
 80006ae:	0316      	lsls	r6, r2, #12
 80006b0:	68e2      	ldr	r2, [r4, #12]
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80006b2:	034f      	lsls	r7, r1, #13
 80006b4:	4315      	orrs	r5, r2
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80006b6:	6922      	ldr	r2, [r4, #16]
 80006b8:	432f      	orrs	r7, r5
 80006ba:	2a02      	cmp	r2, #2
 80006bc:	d100      	bne.n	80006c0 <HAL_ADC_Init+0x84>
 80006be:	2004      	movs	r0, #4
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80006c0:	1d62      	adds	r2, r4, #5
 80006c2:	7fd2      	ldrb	r2, [r2, #31]
 80006c4:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80006c6:	433a      	orrs	r2, r7
 80006c8:	4332      	orrs	r2, r6
 80006ca:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80006cc:	7ee0      	ldrb	r0, [r4, #27]
 80006ce:	2801      	cmp	r0, #1
 80006d0:	d104      	bne.n	80006dc <HAL_ADC_Init+0xa0>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80006d2:	2900      	cmp	r1, #0
 80006d4:	d12c      	bne.n	8000730 <HAL_ADC_Init+0xf4>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80006d6:	2180      	movs	r1, #128	; 0x80
 80006d8:	0249      	lsls	r1, r1, #9
 80006da:	430a      	orrs	r2, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80006dc:	20c2      	movs	r0, #194	; 0xc2
 80006de:	69e1      	ldr	r1, [r4, #28]
 80006e0:	30ff      	adds	r0, #255	; 0xff
 80006e2:	4281      	cmp	r1, r0
 80006e4:	d002      	beq.n	80006ec <HAL_ADC_Init+0xb0>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80006e6:	6a20      	ldr	r0, [r4, #32]
 80006e8:	4301      	orrs	r1, r0
 80006ea:	430a      	orrs	r2, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80006ec:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80006ee:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80006f0:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80006f2:	4311      	orrs	r1, r2
 80006f4:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80006f6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80006f8:	4281      	cmp	r1, r0
 80006fa:	d002      	beq.n	8000702 <HAL_ADC_Init+0xc6>
 80006fc:	1e48      	subs	r0, r1, #1
 80006fe:	2806      	cmp	r0, #6
 8000700:	d807      	bhi.n	8000712 <HAL_ADC_Init+0xd6>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000702:	2507      	movs	r5, #7
 8000704:	6958      	ldr	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000706:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000708:	43a8      	bics	r0, r5
 800070a:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800070c:	6958      	ldr	r0, [r3, #20]
 800070e:	4301      	orrs	r1, r0
 8000710:	6159      	str	r1, [r3, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000712:	68db      	ldr	r3, [r3, #12]
 8000714:	491c      	ldr	r1, [pc, #112]	; (8000788 <HAL_ADC_Init+0x14c>)
 8000716:	400b      	ands	r3, r1
 8000718:	429a      	cmp	r2, r3
 800071a:	d111      	bne.n	8000740 <HAL_ADC_Init+0x104>
      ADC_CLEAR_ERRORCODE(hadc);
 800071c:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 800071e:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8000720:	63e0      	str	r0, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8000722:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000724:	4393      	bics	r3, r2
 8000726:	001a      	movs	r2, r3
 8000728:	2301      	movs	r3, #1
 800072a:	4313      	orrs	r3, r2
 800072c:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800072e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000730:	2120      	movs	r1, #32
 8000732:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000734:	4329      	orrs	r1, r5
 8000736:	63a1      	str	r1, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000738:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800073a:	4308      	orrs	r0, r1
 800073c:	63e0      	str	r0, [r4, #60]	; 0x3c
 800073e:	e7cd      	b.n	80006dc <HAL_ADC_Init+0xa0>
      ADC_STATE_CLR_SET(hadc->State,
 8000740:	2212      	movs	r2, #18
 8000742:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000744:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8000746:	4393      	bics	r3, r2
 8000748:	001a      	movs	r2, r3
 800074a:	2310      	movs	r3, #16
 800074c:	4313      	orrs	r3, r2
 800074e:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000750:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000752:	4303      	orrs	r3, r0
 8000754:	63e3      	str	r3, [r4, #60]	; 0x3c
 8000756:	e7ea      	b.n	800072e <HAL_ADC_Init+0xf2>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000758:	2310      	movs	r3, #16
 800075a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 800075c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800075e:	4313      	orrs	r3, r2
 8000760:	63a3      	str	r3, [r4, #56]	; 0x38
 8000762:	e7e4      	b.n	800072e <HAL_ADC_Init+0xf2>
      MODIFY_REG(hadc->Instance->CFGR1,
 8000764:	2118      	movs	r1, #24
 8000766:	68da      	ldr	r2, [r3, #12]
 8000768:	438a      	bics	r2, r1
 800076a:	68a1      	ldr	r1, [r4, #8]
 800076c:	430a      	orrs	r2, r1
 800076e:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000770:	6919      	ldr	r1, [r3, #16]
 8000772:	6862      	ldr	r2, [r4, #4]
 8000774:	0089      	lsls	r1, r1, #2
 8000776:	0889      	lsrs	r1, r1, #2
 8000778:	4311      	orrs	r1, r2
 800077a:	6119      	str	r1, [r3, #16]
 800077c:	e789      	b.n	8000692 <HAL_ADC_Init+0x56>
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	fffffefd 	.word	0xfffffefd
 8000784:	fffe0219 	.word	0xfffe0219
 8000788:	833fffe7 	.word	0x833fffe7

0800078c <HAL_ADC_Start_DMA>:
{
 800078c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800078e:	6803      	ldr	r3, [r0, #0]
{
 8000790:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000792:	689b      	ldr	r3, [r3, #8]
{
 8000794:	000f      	movs	r7, r1
 8000796:	9201      	str	r2, [sp, #4]
    tmp_hal_status = HAL_BUSY;
 8000798:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800079a:	075b      	lsls	r3, r3, #29
 800079c:	d430      	bmi.n	8000800 <HAL_ADC_Start_DMA+0x74>
    __HAL_LOCK(hadc);
 800079e:	0026      	movs	r6, r4
 80007a0:	3634      	adds	r6, #52	; 0x34
 80007a2:	7833      	ldrb	r3, [r6, #0]
 80007a4:	2b01      	cmp	r3, #1
 80007a6:	d02b      	beq.n	8000800 <HAL_ADC_Start_DMA+0x74>
 80007a8:	2301      	movs	r3, #1
 80007aa:	7033      	strb	r3, [r6, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80007ac:	7e63      	ldrb	r3, [r4, #25]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d127      	bne.n	8000802 <HAL_ADC_Start_DMA+0x76>
      ADC_STATE_CLR_SET(hadc->State,
 80007b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80007b4:	4a16      	ldr	r2, [pc, #88]	; (8000810 <HAL_ADC_Start_DMA+0x84>)
      ADC_CLEAR_ERRORCODE(hadc);
 80007b6:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 80007b8:	401a      	ands	r2, r3
 80007ba:	2380      	movs	r3, #128	; 0x80
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	4313      	orrs	r3, r2
 80007c0:	63a3      	str	r3, [r4, #56]	; 0x38
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80007c2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80007c4:	4b13      	ldr	r3, [pc, #76]	; (8000814 <HAL_ADC_Start_DMA+0x88>)
      ADC_CLEAR_ERRORCODE(hadc);
 80007c6:	63e5      	str	r5, [r4, #60]	; 0x3c
      __HAL_UNLOCK(hadc);
 80007c8:	7035      	strb	r5, [r6, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80007ca:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80007cc:	4b12      	ldr	r3, [pc, #72]	; (8000818 <HAL_ADC_Start_DMA+0x8c>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80007ce:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80007d0:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80007d2:	4b12      	ldr	r3, [pc, #72]	; (800081c <HAL_ADC_Start_DMA+0x90>)
 80007d4:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80007d6:	231c      	movs	r3, #28
 80007d8:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80007da:	684a      	ldr	r2, [r1, #4]
 80007dc:	3b0c      	subs	r3, #12
 80007de:	4313      	orrs	r3, r2
 80007e0:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80007e2:	2301      	movs	r3, #1
 80007e4:	68ca      	ldr	r2, [r1, #12]
 80007e6:	4313      	orrs	r3, r2
 80007e8:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80007ea:	003a      	movs	r2, r7
 80007ec:	3140      	adds	r1, #64	; 0x40
 80007ee:	9b01      	ldr	r3, [sp, #4]
 80007f0:	f000 f9f6 	bl	8000be0 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80007f4:	2304      	movs	r3, #4
 80007f6:	0028      	movs	r0, r5
 80007f8:	6822      	ldr	r2, [r4, #0]
 80007fa:	6891      	ldr	r1, [r2, #8]
 80007fc:	430b      	orrs	r3, r1
 80007fe:	6093      	str	r3, [r2, #8]
}
 8000800:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8000802:	0020      	movs	r0, r4
 8000804:	f7ff fea4 	bl	8000550 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000808:	2800      	cmp	r0, #0
 800080a:	d1f9      	bne.n	8000800 <HAL_ADC_Start_DMA+0x74>
 800080c:	e7d1      	b.n	80007b2 <HAL_ADC_Start_DMA+0x26>
 800080e:	46c0      	nop			; (mov r8, r8)
 8000810:	fffff0fe 	.word	0xfffff0fe
 8000814:	08000891 	.word	0x08000891
 8000818:	08000903 	.word	0x08000903
 800081c:	0800090f 	.word	0x0800090f

08000820 <HAL_ADC_Stop_DMA>:
{  
 8000820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8000822:	0006      	movs	r6, r0
 8000824:	3634      	adds	r6, #52	; 0x34
 8000826:	7833      	ldrb	r3, [r6, #0]
{  
 8000828:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 800082a:	2502      	movs	r5, #2
 800082c:	2b01      	cmp	r3, #1
 800082e:	d020      	beq.n	8000872 <HAL_ADC_Stop_DMA+0x52>
 8000830:	2701      	movs	r7, #1
 8000832:	7037      	strb	r7, [r6, #0]
  tmp_hal_status = ADC_ConversionStop(hadc);
 8000834:	f7ff fed8 	bl	80005e8 <ADC_ConversionStop>
 8000838:	1e05      	subs	r5, r0, #0
  if (tmp_hal_status == HAL_OK)
 800083a:	d118      	bne.n	800086e <HAL_ADC_Stop_DMA+0x4e>
    hadc->Instance->CFGR1 &= ~ADC_CFGR1_DMAEN;
 800083c:	6822      	ldr	r2, [r4, #0]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 800083e:	6b20      	ldr	r0, [r4, #48]	; 0x30
    hadc->Instance->CFGR1 &= ~ADC_CFGR1_DMAEN;
 8000840:	68d3      	ldr	r3, [r2, #12]
 8000842:	43bb      	bics	r3, r7
 8000844:	60d3      	str	r3, [r2, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8000846:	f000 fa06 	bl	8000c56 <HAL_DMA_Abort>
 800084a:	1e05      	subs	r5, r0, #0
    if (tmp_hal_status != HAL_OK)
 800084c:	d003      	beq.n	8000856 <HAL_ADC_Stop_DMA+0x36>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800084e:	2340      	movs	r3, #64	; 0x40
 8000850:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000852:	4313      	orrs	r3, r2
 8000854:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8000856:	2110      	movs	r1, #16
 8000858:	6822      	ldr	r2, [r4, #0]
 800085a:	6853      	ldr	r3, [r2, #4]
 800085c:	438b      	bics	r3, r1
 800085e:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 8000860:	2800      	cmp	r0, #0
 8000862:	d108      	bne.n	8000876 <HAL_ADC_Stop_DMA+0x56>
      tmp_hal_status = ADC_Disable(hadc);
 8000864:	0020      	movs	r0, r4
 8000866:	f7ff fe39 	bl	80004dc <ADC_Disable>
 800086a:	1e05      	subs	r5, r0, #0
    if (tmp_hal_status == HAL_OK)
 800086c:	d007      	beq.n	800087e <HAL_ADC_Stop_DMA+0x5e>
  __HAL_UNLOCK(hadc);
 800086e:	2300      	movs	r3, #0
 8000870:	7033      	strb	r3, [r6, #0]
}
 8000872:	0028      	movs	r0, r5
 8000874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ADC_Disable(hadc);
 8000876:	0020      	movs	r0, r4
 8000878:	f7ff fe30 	bl	80004dc <ADC_Disable>
 800087c:	e7f7      	b.n	800086e <HAL_ADC_Stop_DMA+0x4e>
      ADC_STATE_CLR_SET(hadc->State,
 800087e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000880:	4a02      	ldr	r2, [pc, #8]	; (800088c <HAL_ADC_Stop_DMA+0x6c>)
 8000882:	401a      	ands	r2, r3
 8000884:	2301      	movs	r3, #1
 8000886:	4313      	orrs	r3, r2
 8000888:	63a3      	str	r3, [r4, #56]	; 0x38
 800088a:	e7f0      	b.n	800086e <HAL_ADC_Stop_DMA+0x4e>
 800088c:	fffffefe 	.word	0xfffffefe

08000890 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000890:	2250      	movs	r2, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000892:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000894:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000896:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000898:	4211      	tst	r1, r2
 800089a:	d12a      	bne.n	80008f2 <ADC_DMAConvCplt+0x62>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800089c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800089e:	32b1      	adds	r2, #177	; 0xb1
 80008a0:	32ff      	adds	r2, #255	; 0xff
 80008a2:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80008a4:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80008a6:	639a      	str	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80008a8:	681a      	ldr	r2, [r3, #0]
 80008aa:	0109      	lsls	r1, r1, #4
 80008ac:	68d0      	ldr	r0, [r2, #12]
 80008ae:	4208      	tst	r0, r1
 80008b0:	d112      	bne.n	80008d8 <ADC_DMAConvCplt+0x48>
 80008b2:	7e99      	ldrb	r1, [r3, #26]
 80008b4:	2900      	cmp	r1, #0
 80008b6:	d10f      	bne.n	80008d8 <ADC_DMAConvCplt+0x48>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80008b8:	6811      	ldr	r1, [r2, #0]
 80008ba:	0709      	lsls	r1, r1, #28
 80008bc:	d50c      	bpl.n	80008d8 <ADC_DMAConvCplt+0x48>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80008be:	6891      	ldr	r1, [r2, #8]
 80008c0:	0749      	lsls	r1, r1, #29
 80008c2:	d40d      	bmi.n	80008e0 <ADC_DMAConvCplt+0x50>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80008c4:	200c      	movs	r0, #12
 80008c6:	6851      	ldr	r1, [r2, #4]
 80008c8:	4381      	bics	r1, r0
 80008ca:	6051      	str	r1, [r2, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80008cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008ce:	490b      	ldr	r1, [pc, #44]	; (80008fc <ADC_DMAConvCplt+0x6c>)
 80008d0:	4011      	ands	r1, r2
 80008d2:	2201      	movs	r2, #1
 80008d4:	430a      	orrs	r2, r1
 80008d6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80008d8:	0018      	movs	r0, r3
 80008da:	f004 f8ad 	bl	8004a38 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80008de:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008e0:	2220      	movs	r2, #32
 80008e2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80008e4:	430a      	orrs	r2, r1
 80008e6:	639a      	str	r2, [r3, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008e8:	2201      	movs	r2, #1
 80008ea:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80008ec:	430a      	orrs	r2, r1
 80008ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80008f0:	e7f2      	b.n	80008d8 <ADC_DMAConvCplt+0x48>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80008f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	4798      	blx	r3
}
 80008f8:	e7f1      	b.n	80008de <ADC_DMAConvCplt+0x4e>
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	fffffefe 	.word	0xfffffefe

08000900 <HAL_ADC_ConvHalfCpltCallback>:
 8000900:	4770      	bx	lr

08000902 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000902:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000904:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000906:	f7ff fffb 	bl	8000900 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800090a:	bd10      	pop	{r4, pc}

0800090c <HAL_ADC_ErrorCallback>:
}
 800090c:	4770      	bx	lr

0800090e <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800090e:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000910:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000912:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000914:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8000916:	4313      	orrs	r3, r2
 8000918:	6383      	str	r3, [r0, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800091a:	2304      	movs	r3, #4
 800091c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800091e:	4313      	orrs	r3, r2
 8000920:	63c3      	str	r3, [r0, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8000922:	f7ff fff3 	bl	800090c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000926:	bd10      	pop	{r4, pc}

08000928 <HAL_ADC_ConfigChannel>:
{
 8000928:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 800092a:	2300      	movs	r3, #0
  __HAL_LOCK(hadc);
 800092c:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 800092e:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000930:	3434      	adds	r4, #52	; 0x34
 8000932:	7823      	ldrb	r3, [r4, #0]
{
 8000934:	0005      	movs	r5, r0
  __HAL_LOCK(hadc);
 8000936:	2002      	movs	r0, #2
 8000938:	2b01      	cmp	r3, #1
 800093a:	d02b      	beq.n	8000994 <HAL_ADC_ConfigChannel+0x6c>
 800093c:	2301      	movs	r3, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800093e:	682a      	ldr	r2, [r5, #0]
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000940:	6aee      	ldr	r6, [r5, #44]	; 0x2c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000942:	6890      	ldr	r0, [r2, #8]
  __HAL_LOCK(hadc);
 8000944:	7023      	strb	r3, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000946:	0740      	lsls	r0, r0, #29
 8000948:	d45a      	bmi.n	8000a00 <HAL_ADC_ConfigChannel+0xd8>
    if (sConfig->Rank != ADC_RANK_NONE)
 800094a:	4830      	ldr	r0, [pc, #192]	; (8000a0c <HAL_ADC_ConfigChannel+0xe4>)
 800094c:	684f      	ldr	r7, [r1, #4]
 800094e:	680d      	ldr	r5, [r1, #0]
 8000950:	4287      	cmp	r7, r0
 8000952:	d03f      	beq.n	80009d4 <HAL_ADC_ConfigChannel+0xac>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000954:	40ab      	lsls	r3, r5
 8000956:	0018      	movs	r0, r3
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000958:	2380      	movs	r3, #128	; 0x80
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800095a:	6a97      	ldr	r7, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800095c:	055b      	lsls	r3, r3, #21
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800095e:	4338      	orrs	r0, r7
 8000960:	6290      	str	r0, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000962:	429e      	cmp	r6, r3
 8000964:	d00f      	beq.n	8000986 <HAL_ADC_ConfigChannel+0x5e>
 8000966:	3e01      	subs	r6, #1
 8000968:	2e06      	cmp	r6, #6
 800096a:	d90c      	bls.n	8000986 <HAL_ADC_ConfigChannel+0x5e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800096c:	688b      	ldr	r3, [r1, #8]
 800096e:	2107      	movs	r1, #7
 8000970:	6950      	ldr	r0, [r2, #20]
 8000972:	4008      	ands	r0, r1
 8000974:	4283      	cmp	r3, r0
 8000976:	d006      	beq.n	8000986 <HAL_ADC_ConfigChannel+0x5e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000978:	6950      	ldr	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800097a:	400b      	ands	r3, r1
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800097c:	4388      	bics	r0, r1
 800097e:	6150      	str	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000980:	6950      	ldr	r0, [r2, #20]
 8000982:	4303      	orrs	r3, r0
 8000984:	6153      	str	r3, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000986:	002b      	movs	r3, r5
 8000988:	3b10      	subs	r3, #16
 800098a:	2b02      	cmp	r3, #2
 800098c:	d903      	bls.n	8000996 <HAL_ADC_ConfigChannel+0x6e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800098e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000990:	2300      	movs	r3, #0
 8000992:	7023      	strb	r3, [r4, #0]
}
 8000994:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000996:	4a1e      	ldr	r2, [pc, #120]	; (8000a10 <HAL_ADC_ConfigChannel+0xe8>)
 8000998:	2380      	movs	r3, #128	; 0x80
 800099a:	6811      	ldr	r1, [r2, #0]
 800099c:	2d10      	cmp	r5, #16
 800099e:	d015      	beq.n	80009cc <HAL_ADC_ConfigChannel+0xa4>
 80009a0:	2d11      	cmp	r5, #17
 80009a2:	d015      	beq.n	80009d0 <HAL_ADC_ConfigChannel+0xa8>
 80009a4:	045b      	lsls	r3, r3, #17
 80009a6:	430b      	orrs	r3, r1
 80009a8:	6013      	str	r3, [r2, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80009aa:	2d10      	cmp	r5, #16
 80009ac:	d1ef      	bne.n	800098e <HAL_ADC_ConfigChannel+0x66>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80009ae:	4b19      	ldr	r3, [pc, #100]	; (8000a14 <HAL_ADC_ConfigChannel+0xec>)
 80009b0:	4919      	ldr	r1, [pc, #100]	; (8000a18 <HAL_ADC_ConfigChannel+0xf0>)
 80009b2:	6818      	ldr	r0, [r3, #0]
 80009b4:	f7ff fbc4 	bl	8000140 <__udivsi3>
 80009b8:	230a      	movs	r3, #10
 80009ba:	4358      	muls	r0, r3
 80009bc:	9001      	str	r0, [sp, #4]
          while(wait_loop_index != 0U)
 80009be:	9b01      	ldr	r3, [sp, #4]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d0e4      	beq.n	800098e <HAL_ADC_ConfigChannel+0x66>
            wait_loop_index--;
 80009c4:	9b01      	ldr	r3, [sp, #4]
 80009c6:	3b01      	subs	r3, #1
 80009c8:	9301      	str	r3, [sp, #4]
 80009ca:	e7f8      	b.n	80009be <HAL_ADC_ConfigChannel+0x96>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80009cc:	041b      	lsls	r3, r3, #16
 80009ce:	e7ea      	b.n	80009a6 <HAL_ADC_ConfigChannel+0x7e>
 80009d0:	03db      	lsls	r3, r3, #15
 80009d2:	e7e8      	b.n	80009a6 <HAL_ADC_ConfigChannel+0x7e>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80009d4:	40ab      	lsls	r3, r5
 80009d6:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80009d8:	4399      	bics	r1, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80009da:	002b      	movs	r3, r5
 80009dc:	3b10      	subs	r3, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80009de:	6291      	str	r1, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80009e0:	2b02      	cmp	r3, #2
 80009e2:	d8d4      	bhi.n	800098e <HAL_ADC_ConfigChannel+0x66>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80009e4:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <HAL_ADC_ConfigChannel+0xe8>)
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	2d10      	cmp	r5, #16
 80009ea:	d005      	beq.n	80009f8 <HAL_ADC_ConfigChannel+0xd0>
 80009ec:	2d11      	cmp	r5, #17
 80009ee:	d005      	beq.n	80009fc <HAL_ADC_ConfigChannel+0xd4>
 80009f0:	490a      	ldr	r1, [pc, #40]	; (8000a1c <HAL_ADC_ConfigChannel+0xf4>)
 80009f2:	400a      	ands	r2, r1
 80009f4:	601a      	str	r2, [r3, #0]
 80009f6:	e7ca      	b.n	800098e <HAL_ADC_ConfigChannel+0x66>
 80009f8:	4909      	ldr	r1, [pc, #36]	; (8000a20 <HAL_ADC_ConfigChannel+0xf8>)
 80009fa:	e7fa      	b.n	80009f2 <HAL_ADC_ConfigChannel+0xca>
 80009fc:	4909      	ldr	r1, [pc, #36]	; (8000a24 <HAL_ADC_ConfigChannel+0xfc>)
 80009fe:	e7f8      	b.n	80009f2 <HAL_ADC_ConfigChannel+0xca>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a00:	2220      	movs	r2, #32
 8000a02:	6ba9      	ldr	r1, [r5, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8000a04:	0018      	movs	r0, r3
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a06:	430a      	orrs	r2, r1
 8000a08:	63aa      	str	r2, [r5, #56]	; 0x38
 8000a0a:	e7c1      	b.n	8000990 <HAL_ADC_ConfigChannel+0x68>
 8000a0c:	00001001 	.word	0x00001001
 8000a10:	40012708 	.word	0x40012708
 8000a14:	20000008 	.word	0x20000008
 8000a18:	000f4240 	.word	0x000f4240
 8000a1c:	feffffff 	.word	0xfeffffff
 8000a20:	ff7fffff 	.word	0xff7fffff
 8000a24:	ffbfffff 	.word	0xffbfffff

08000a28 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8000a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000a2a:	0006      	movs	r6, r0
 8000a2c:	3634      	adds	r6, #52	; 0x34
 8000a2e:	7833      	ldrb	r3, [r6, #0]
{
 8000a30:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8000a32:	2002      	movs	r0, #2
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d042      	beq.n	8000abe <HAL_ADCEx_Calibration_Start+0x96>
 8000a38:	2301      	movs	r3, #1
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000a3a:	2103      	movs	r1, #3
  __HAL_LOCK(hadc);
 8000a3c:	7033      	strb	r3, [r6, #0]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000a3e:	6823      	ldr	r3, [r4, #0]
 8000a40:	689a      	ldr	r2, [r3, #8]
 8000a42:	400a      	ands	r2, r1
 8000a44:	2a01      	cmp	r2, #1
 8000a46:	d105      	bne.n	8000a54 <HAL_ADCEx_Calibration_Start+0x2c>
 8000a48:	6819      	ldr	r1, [r3, #0]
 8000a4a:	4211      	tst	r1, r2
 8000a4c:	d138      	bne.n	8000ac0 <HAL_ADCEx_Calibration_Start+0x98>
 8000a4e:	68da      	ldr	r2, [r3, #12]
 8000a50:	0412      	lsls	r2, r2, #16
 8000a52:	d435      	bmi.n	8000ac0 <HAL_ADCEx_Calibration_Start+0x98>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8000a54:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000a56:	491d      	ldr	r1, [pc, #116]	; (8000acc <HAL_ADCEx_Calibration_Start+0xa4>)
 8000a58:	4011      	ands	r1, r2
 8000a5a:	2202      	movs	r2, #2
 8000a5c:	430a      	orrs	r2, r1
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8000a5e:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State, 
 8000a60:	63a2      	str	r2, [r4, #56]	; 0x38
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8000a62:	68dd      	ldr	r5, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8000a64:	68da      	ldr	r2, [r3, #12]
 8000a66:	438a      	bics	r2, r1
 8000a68:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8000a6a:	2280      	movs	r2, #128	; 0x80
 8000a6c:	6899      	ldr	r1, [r3, #8]
 8000a6e:	0612      	lsls	r2, r2, #24
 8000a70:	430a      	orrs	r2, r1
 8000a72:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8000a74:	f7ff fd1a 	bl	80004ac <HAL_GetTick>
 8000a78:	0007      	movs	r7, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8000a7a:	6823      	ldr	r3, [r4, #0]
 8000a7c:	689a      	ldr	r2, [r3, #8]
 8000a7e:	2a00      	cmp	r2, #0
 8000a80:	db0e      	blt.n	8000aa0 <HAL_ADCEx_Calibration_Start+0x78>
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8000a82:	2203      	movs	r2, #3
        return HAL_ERROR;
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8000a84:	68d9      	ldr	r1, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8000a86:	4015      	ands	r5, r2
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8000a88:	430d      	orrs	r5, r1
 8000a8a:	60dd      	str	r5, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a8c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a8e:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8000a90:	4393      	bics	r3, r2
 8000a92:	001a      	movs	r2, r3
 8000a94:	2301      	movs	r3, #1
 8000a96:	4313      	orrs	r3, r2
 8000a98:	63a3      	str	r3, [r4, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	7033      	strb	r3, [r6, #0]
  
  /* Return function status */
  return tmp_hal_status;
 8000a9e:	e00e      	b.n	8000abe <HAL_ADCEx_Calibration_Start+0x96>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000aa0:	f7ff fd04 	bl	80004ac <HAL_GetTick>
 8000aa4:	1bc0      	subs	r0, r0, r7
 8000aa6:	2802      	cmp	r0, #2
 8000aa8:	d9e7      	bls.n	8000a7a <HAL_ADCEx_Calibration_Start+0x52>
        ADC_STATE_CLR_SET(hadc->State,
 8000aaa:	2212      	movs	r2, #18
 8000aac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        return HAL_ERROR;
 8000aae:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8000ab0:	4393      	bics	r3, r2
 8000ab2:	001a      	movs	r2, r3
 8000ab4:	2310      	movs	r3, #16
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	63a3      	str	r3, [r4, #56]	; 0x38
        __HAL_UNLOCK(hadc);
 8000aba:	2300      	movs	r3, #0
 8000abc:	7033      	strb	r3, [r6, #0]
}
 8000abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ac0:	2320      	movs	r3, #32
 8000ac2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8000ac4:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	63a3      	str	r3, [r4, #56]	; 0x38
 8000aca:	e7e6      	b.n	8000a9a <HAL_ADCEx_Calibration_Start+0x72>
 8000acc:	fffffefd 	.word	0xfffffefd

08000ad0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ad0:	b570      	push	{r4, r5, r6, lr}
 8000ad2:	0189      	lsls	r1, r1, #6
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000ad4:	2800      	cmp	r0, #0
 8000ad6:	db12      	blt.n	8000afe <HAL_NVIC_SetPriority+0x2e>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ad8:	0883      	lsrs	r3, r0, #2
 8000ada:	4a13      	ldr	r2, [pc, #76]	; (8000b28 <HAL_NVIC_SetPriority+0x58>)
 8000adc:	2403      	movs	r4, #3
 8000ade:	009b      	lsls	r3, r3, #2
 8000ae0:	189b      	adds	r3, r3, r2
 8000ae2:	22ff      	movs	r2, #255	; 0xff
 8000ae4:	4020      	ands	r0, r4
 8000ae6:	40a0      	lsls	r0, r4
 8000ae8:	0014      	movs	r4, r2
 8000aea:	25c0      	movs	r5, #192	; 0xc0
 8000aec:	4084      	lsls	r4, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aee:	4011      	ands	r1, r2
 8000af0:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000af2:	00ad      	lsls	r5, r5, #2
 8000af4:	595e      	ldr	r6, [r3, r5]
 8000af6:	43a6      	bics	r6, r4
 8000af8:	4331      	orrs	r1, r6
 8000afa:	5159      	str	r1, [r3, r5]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000afc:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000afe:	2403      	movs	r4, #3
 8000b00:	230f      	movs	r3, #15
 8000b02:	b2c0      	uxtb	r0, r0
 8000b04:	4003      	ands	r3, r0
 8000b06:	4020      	ands	r0, r4
 8000b08:	40a0      	lsls	r0, r4
 8000b0a:	34fc      	adds	r4, #252	; 0xfc
 8000b0c:	0025      	movs	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b0e:	4021      	ands	r1, r4
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b10:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b12:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b14:	3b08      	subs	r3, #8
 8000b16:	4a05      	ldr	r2, [pc, #20]	; (8000b2c <HAL_NVIC_SetPriority+0x5c>)
 8000b18:	089b      	lsrs	r3, r3, #2
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	189b      	adds	r3, r3, r2
 8000b1e:	69da      	ldr	r2, [r3, #28]
 8000b20:	43aa      	bics	r2, r5
 8000b22:	4311      	orrs	r1, r2
 8000b24:	61d9      	str	r1, [r3, #28]
 8000b26:	e7e9      	b.n	8000afc <HAL_NVIC_SetPriority+0x2c>
 8000b28:	e000e100 	.word	0xe000e100
 8000b2c:	e000ed00 	.word	0xe000ed00

08000b30 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000b30:	2800      	cmp	r0, #0
 8000b32:	db05      	blt.n	8000b40 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b34:	231f      	movs	r3, #31
 8000b36:	4018      	ands	r0, r3
 8000b38:	3b1e      	subs	r3, #30
 8000b3a:	4083      	lsls	r3, r0
 8000b3c:	4a01      	ldr	r2, [pc, #4]	; (8000b44 <HAL_NVIC_EnableIRQ+0x14>)
 8000b3e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000b40:	4770      	bx	lr
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	e000e100 	.word	0xe000e100

08000b48 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b48:	4a09      	ldr	r2, [pc, #36]	; (8000b70 <HAL_SYSTICK_Config+0x28>)
 8000b4a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b4c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d80d      	bhi.n	8000b6e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b52:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b54:	4a07      	ldr	r2, [pc, #28]	; (8000b74 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b56:	4808      	ldr	r0, [pc, #32]	; (8000b78 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b58:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b5a:	6a03      	ldr	r3, [r0, #32]
 8000b5c:	0609      	lsls	r1, r1, #24
 8000b5e:	021b      	lsls	r3, r3, #8
 8000b60:	0a1b      	lsrs	r3, r3, #8
 8000b62:	430b      	orrs	r3, r1
 8000b64:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b66:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b68:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b6a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b6c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000b6e:	4770      	bx	lr
 8000b70:	00ffffff 	.word	0x00ffffff
 8000b74:	e000e010 	.word	0xe000e010
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000b7c:	b570      	push	{r4, r5, r6, lr}
 8000b7e:	0004      	movs	r4, r0
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
  {
    return HAL_ERROR;
 8000b80:	2001      	movs	r0, #1
  if(NULL == hdma)
 8000b82:	2c00      	cmp	r4, #0
 8000b84:	d024      	beq.n	8000bd0 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b86:	2302      	movs	r3, #2

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000b88:	6820      	ldr	r0, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b8a:	1ca5      	adds	r5, r4, #2
 8000b8c:	77eb      	strb	r3, [r5, #31]
  tmp = hdma->Instance->CCR;
 8000b8e:	6802      	ldr	r2, [r0, #0]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000b90:	4b10      	ldr	r3, [pc, #64]	; (8000bd4 <HAL_DMA_Init+0x58>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000b92:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000b94:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8000b96:	6863      	ldr	r3, [r4, #4]
 8000b98:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b9a:	68e1      	ldr	r1, [r4, #12]
 8000b9c:	430b      	orrs	r3, r1
 8000b9e:	6921      	ldr	r1, [r4, #16]
 8000ba0:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ba2:	6961      	ldr	r1, [r4, #20]
 8000ba4:	430b      	orrs	r3, r1
 8000ba6:	69a1      	ldr	r1, [r4, #24]
 8000ba8:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8000baa:	69e1      	ldr	r1, [r4, #28]
 8000bac:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8000bae:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000bb0:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000bb2:	4b09      	ldr	r3, [pc, #36]	; (8000bd8 <HAL_DMA_Init+0x5c>)
 8000bb4:	2114      	movs	r1, #20
 8000bb6:	18c0      	adds	r0, r0, r3
 8000bb8:	f7ff fac2 	bl	8000140 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8000bbc:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000bbe:	0080      	lsls	r0, r0, #2
 8000bc0:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000bc2:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bc4:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000bc6:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bc8:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8000bca:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8000bcc:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8000bce:	77e0      	strb	r0, [r4, #31]
}  
 8000bd0:	bd70      	pop	{r4, r5, r6, pc}
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	ffffc00f 	.word	0xffffc00f
 8000bd8:	bffdfff8 	.word	0xbffdfff8
 8000bdc:	40020000 	.word	0x40020000

08000be0 <HAL_DMA_Start_IT>:
{
 8000be0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8000be2:	1c46      	adds	r6, r0, #1
 8000be4:	7ff5      	ldrb	r5, [r6, #31]
 8000be6:	2402      	movs	r4, #2
 8000be8:	2d01      	cmp	r5, #1
 8000bea:	d026      	beq.n	8000c3a <HAL_DMA_Start_IT+0x5a>
 8000bec:	2501      	movs	r5, #1
 8000bee:	77f5      	strb	r5, [r6, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000bf0:	1905      	adds	r5, r0, r4
 8000bf2:	46ac      	mov	ip, r5
 8000bf4:	7fed      	ldrb	r5, [r5, #31]
 8000bf6:	2700      	movs	r7, #0
 8000bf8:	b2ed      	uxtb	r5, r5
 8000bfa:	2d01      	cmp	r5, #1
 8000bfc:	d129      	bne.n	8000c52 <HAL_DMA_Start_IT+0x72>
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000bfe:	4666      	mov	r6, ip
 8000c00:	77f4      	strb	r4, [r6, #31]
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c02:	6804      	ldr	r4, [r0, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c04:	6387      	str	r7, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c06:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000c08:	6c07      	ldr	r7, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c0a:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000c0c:	40bd      	lsls	r5, r7
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c0e:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000c10:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000c12:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8000c14:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000c16:	6843      	ldr	r3, [r0, #4]
 8000c18:	6805      	ldr	r5, [r0, #0]
 8000c1a:	2b10      	cmp	r3, #16
 8000c1c:	d10f      	bne.n	8000c3e <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = DstAddress;
 8000c1e:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000c20:	60e1      	str	r1, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8000c22:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c24:	6822      	ldr	r2, [r4, #0]
    if(NULL != hdma->XferHalfCpltCallback )
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d00c      	beq.n	8000c44 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c2a:	230e      	movs	r3, #14
 8000c2c:	4313      	orrs	r3, r2
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000c2e:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000c30:	2301      	movs	r3, #1
	HAL_StatusTypeDef status = HAL_OK;
 8000c32:	2400      	movs	r4, #0
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000c34:	682a      	ldr	r2, [r5, #0]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	602b      	str	r3, [r5, #0]
} 
 8000c3a:	0020      	movs	r0, r4
 8000c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8000c3e:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8000c40:	60e2      	str	r2, [r4, #12]
 8000c42:	e7ee      	b.n	8000c22 <HAL_DMA_Start_IT+0x42>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000c44:	230a      	movs	r3, #10
 8000c46:	4313      	orrs	r3, r2
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000c48:	2204      	movs	r2, #4
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000c4a:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000c4c:	6823      	ldr	r3, [r4, #0]
 8000c4e:	4393      	bics	r3, r2
 8000c50:	e7ed      	b.n	8000c2e <HAL_DMA_Start_IT+0x4e>
    __HAL_UNLOCK(hdma); 
 8000c52:	77f7      	strb	r7, [r6, #31]
 8000c54:	e7f1      	b.n	8000c3a <HAL_DMA_Start_IT+0x5a>

08000c56 <HAL_DMA_Abort>:
{
 8000c56:	b530      	push	{r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c58:	1c85      	adds	r5, r0, #2
 8000c5a:	7feb      	ldrb	r3, [r5, #31]
 8000c5c:	1c44      	adds	r4, r0, #1
 8000c5e:	2b02      	cmp	r3, #2
 8000c60:	d005      	beq.n	8000c6e <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c62:	2304      	movs	r3, #4
 8000c64:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8000c66:	2300      	movs	r3, #0
    return HAL_ERROR;
 8000c68:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8000c6a:	77e3      	strb	r3, [r4, #31]
}
 8000c6c:	bd30      	pop	{r4, r5, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c6e:	210e      	movs	r1, #14
 8000c70:	6803      	ldr	r3, [r0, #0]
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	438a      	bics	r2, r1
 8000c76:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c78:	2201      	movs	r2, #1
 8000c7a:	6819      	ldr	r1, [r3, #0]
 8000c7c:	4391      	bics	r1, r2
 8000c7e:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000c80:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000c82:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000c84:	0010      	movs	r0, r2
 8000c86:	4088      	lsls	r0, r1
 8000c88:	6058      	str	r0, [r3, #4]
  __HAL_UNLOCK(hdma);
 8000c8a:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY; 
 8000c8c:	77ea      	strb	r2, [r5, #31]
  __HAL_UNLOCK(hdma);
 8000c8e:	77e0      	strb	r0, [r4, #31]
  return HAL_OK;
 8000c90:	e7ec      	b.n	8000c6c <HAL_DMA_Abort+0x16>

08000c92 <HAL_DMA_Abort_IT>:
{  
 8000c92:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000c94:	1c84      	adds	r4, r0, #2
 8000c96:	7fe3      	ldrb	r3, [r4, #31]
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	d004      	beq.n	8000ca6 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8000ca0:	3b03      	subs	r3, #3
}
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ca6:	210e      	movs	r1, #14
 8000ca8:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000caa:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	438a      	bics	r2, r1
 8000cb0:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	6819      	ldr	r1, [r3, #0]
 8000cb6:	4391      	bics	r1, r2
 8000cb8:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000cba:	0011      	movs	r1, r2
 8000cbc:	40a9      	lsls	r1, r5
 8000cbe:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000cc0:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000cc2:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8000cc4:	2400      	movs	r4, #0
 8000cc6:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 8000cc8:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000cca:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 8000ccc:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8000cce:	42a2      	cmp	r2, r4
 8000cd0:	d0e7      	beq.n	8000ca2 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8000cd2:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8000cd4:	0023      	movs	r3, r4
 8000cd6:	e7e4      	b.n	8000ca2 <HAL_DMA_Abort_IT+0x10>

08000cd8 <HAL_DMA_IRQHandler>:
{
 8000cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000cda:	2704      	movs	r7, #4
 8000cdc:	003e      	movs	r6, r7
 8000cde:	6c01      	ldr	r1, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000ce0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000ce2:	408e      	lsls	r6, r1
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000ce4:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000ce6:	6803      	ldr	r3, [r0, #0]
 8000ce8:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000cea:	422e      	tst	r6, r5
 8000cec:	d00d      	beq.n	8000d0a <HAL_DMA_IRQHandler+0x32>
 8000cee:	423c      	tst	r4, r7
 8000cf0:	d00b      	beq.n	8000d0a <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cf2:	6819      	ldr	r1, [r3, #0]
 8000cf4:	0689      	lsls	r1, r1, #26
 8000cf6:	d402      	bmi.n	8000cfe <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000cf8:	6819      	ldr	r1, [r3, #0]
 8000cfa:	43b9      	bics	r1, r7
 8000cfc:	6019      	str	r1, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000cfe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000d00:	6056      	str	r6, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d019      	beq.n	8000d3a <HAL_DMA_IRQHandler+0x62>
    	hdma->XferErrorCallback(hdma);
 8000d06:	4798      	blx	r3
}  
 8000d08:	e017      	b.n	8000d3a <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000d0a:	2702      	movs	r7, #2
 8000d0c:	003e      	movs	r6, r7
 8000d0e:	408e      	lsls	r6, r1
 8000d10:	422e      	tst	r6, r5
 8000d12:	d013      	beq.n	8000d3c <HAL_DMA_IRQHandler+0x64>
 8000d14:	423c      	tst	r4, r7
 8000d16:	d011      	beq.n	8000d3c <HAL_DMA_IRQHandler+0x64>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d18:	6819      	ldr	r1, [r3, #0]
 8000d1a:	0689      	lsls	r1, r1, #26
 8000d1c:	d406      	bmi.n	8000d2c <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000d1e:	240a      	movs	r4, #10
 8000d20:	6819      	ldr	r1, [r3, #0]
 8000d22:	43a1      	bics	r1, r4
 8000d24:	6019      	str	r1, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8000d26:	2101      	movs	r1, #1
 8000d28:	19c3      	adds	r3, r0, r7
 8000d2a:	77d9      	strb	r1, [r3, #31]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000d2c:	6056      	str	r6, [r2, #4]
  	__HAL_UNLOCK(hdma);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	1c43      	adds	r3, r0, #1
 8000d32:	77da      	strb	r2, [r3, #31]
  	if(hdma->XferCpltCallback != NULL)
 8000d34:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if(hdma->XferErrorCallback != NULL)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d1e5      	bne.n	8000d06 <HAL_DMA_IRQHandler+0x2e>
}  
 8000d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000d3c:	2608      	movs	r6, #8
 8000d3e:	0037      	movs	r7, r6
 8000d40:	408f      	lsls	r7, r1
 8000d42:	423d      	tst	r5, r7
 8000d44:	d0f9      	beq.n	8000d3a <HAL_DMA_IRQHandler+0x62>
 8000d46:	4234      	tst	r4, r6
 8000d48:	d0f7      	beq.n	8000d3a <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d4a:	250e      	movs	r5, #14
 8000d4c:	681c      	ldr	r4, [r3, #0]
 8000d4e:	43ac      	bics	r4, r5
 8000d50:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d52:	2301      	movs	r3, #1
 8000d54:	001c      	movs	r4, r3
 8000d56:	408c      	lsls	r4, r1
 8000d58:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;    
 8000d5a:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d5c:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8000d5e:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma); 
 8000d60:	2200      	movs	r2, #0
 8000d62:	18c3      	adds	r3, r0, r3
 8000d64:	77da      	strb	r2, [r3, #31]
    if(hdma->XferErrorCallback != NULL)
 8000d66:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000d68:	e7e5      	b.n	8000d36 <HAL_DMA_IRQHandler+0x5e>
	...

08000d6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d6e:	680b      	ldr	r3, [r1, #0]
{ 
 8000d70:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d72:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00u;
 8000d74:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d76:	9a02      	ldr	r2, [sp, #8]
 8000d78:	40da      	lsrs	r2, r3
 8000d7a:	d101      	bne.n	8000d80 <HAL_GPIO_Init+0x14>
      }
    }

    position++;
  } 
}
 8000d7c:	b007      	add	sp, #28
 8000d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d80:	2401      	movs	r4, #1
 8000d82:	409c      	lsls	r4, r3
 8000d84:	9a02      	ldr	r2, [sp, #8]
 8000d86:	4022      	ands	r2, r4
 8000d88:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0x00u)
 8000d8a:	d100      	bne.n	8000d8e <HAL_GPIO_Init+0x22>
 8000d8c:	e093      	b.n	8000eb6 <HAL_GPIO_Init+0x14a>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d8e:	684a      	ldr	r2, [r1, #4]
 8000d90:	0017      	movs	r7, r2
 8000d92:	4694      	mov	ip, r2
 8000d94:	2210      	movs	r2, #16
 8000d96:	4397      	bics	r7, r2
 8000d98:	1e7a      	subs	r2, r7, #1
 8000d9a:	2a01      	cmp	r2, #1
 8000d9c:	d812      	bhi.n	8000dc4 <HAL_GPIO_Init+0x58>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d9e:	2603      	movs	r6, #3
 8000da0:	005d      	lsls	r5, r3, #1
 8000da2:	40ae      	lsls	r6, r5
        temp = GPIOx->OSPEEDR;
 8000da4:	6882      	ldr	r2, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000da6:	43b2      	bics	r2, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000da8:	68ce      	ldr	r6, [r1, #12]
 8000daa:	40ae      	lsls	r6, r5
 8000dac:	4332      	orrs	r2, r6
        GPIOx->OSPEEDR = temp;
 8000dae:	6082      	str	r2, [r0, #8]
        temp = GPIOx->OTYPER;
 8000db0:	6842      	ldr	r2, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000db2:	2501      	movs	r5, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000db4:	43a2      	bics	r2, r4
 8000db6:	0014      	movs	r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000db8:	4662      	mov	r2, ip
 8000dba:	0912      	lsrs	r2, r2, #4
 8000dbc:	402a      	ands	r2, r5
 8000dbe:	409a      	lsls	r2, r3
 8000dc0:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000dc2:	6042      	str	r2, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000dc4:	2503      	movs	r5, #3
 8000dc6:	005e      	lsls	r6, r3, #1
 8000dc8:	40b5      	lsls	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000dca:	688a      	ldr	r2, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000dcc:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000dce:	40b2      	lsls	r2, r6
      temp = GPIOx->PUPDR;
 8000dd0:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000dd2:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000dd4:	4322      	orrs	r2, r4
      GPIOx->PUPDR = temp;
 8000dd6:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dd8:	2f02      	cmp	r7, #2
 8000dda:	d10f      	bne.n	8000dfc <HAL_GPIO_Init+0x90>
        temp = GPIOx->AFR[position >> 3u];
 8000ddc:	08da      	lsrs	r2, r3, #3
 8000dde:	0092      	lsls	r2, r2, #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000de0:	2407      	movs	r4, #7
 8000de2:	1882      	adds	r2, r0, r2
        temp = GPIOx->AFR[position >> 3u];
 8000de4:	6a17      	ldr	r7, [r2, #32]
 8000de6:	9203      	str	r2, [sp, #12]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000de8:	220f      	movs	r2, #15
 8000dea:	401c      	ands	r4, r3
 8000dec:	00a4      	lsls	r4, r4, #2
 8000dee:	40a2      	lsls	r2, r4
 8000df0:	4397      	bics	r7, r2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000df2:	690a      	ldr	r2, [r1, #16]
 8000df4:	40a2      	lsls	r2, r4
 8000df6:	4317      	orrs	r7, r2
        GPIOx->AFR[position >> 3u] = temp;
 8000df8:	9a03      	ldr	r2, [sp, #12]
 8000dfa:	6217      	str	r7, [r2, #32]
      temp = GPIOx->MODER;
 8000dfc:	6802      	ldr	r2, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000dfe:	2403      	movs	r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e00:	4015      	ands	r5, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e02:	4662      	mov	r2, ip
 8000e04:	4022      	ands	r2, r4
 8000e06:	40b2      	lsls	r2, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e08:	2480      	movs	r4, #128	; 0x80
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e0a:	4315      	orrs	r5, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e0c:	4662      	mov	r2, ip
 8000e0e:	0564      	lsls	r4, r4, #21
      GPIOx->MODER = temp;
 8000e10:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e12:	4222      	tst	r2, r4
 8000e14:	d04f      	beq.n	8000eb6 <HAL_GPIO_Init+0x14a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e16:	2501      	movs	r5, #1
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e18:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e1a:	4a28      	ldr	r2, [pc, #160]	; (8000ebc <HAL_GPIO_Init+0x150>)
 8000e1c:	6994      	ldr	r4, [r2, #24]
 8000e1e:	432c      	orrs	r4, r5
 8000e20:	6194      	str	r4, [r2, #24]
 8000e22:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000e24:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e26:	402a      	ands	r2, r5
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e28:	3502      	adds	r5, #2
 8000e2a:	401d      	ands	r5, r3
 8000e2c:	00ad      	lsls	r5, r5, #2
 8000e2e:	40af      	lsls	r7, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e30:	9205      	str	r2, [sp, #20]
 8000e32:	9a05      	ldr	r2, [sp, #20]
 8000e34:	4a22      	ldr	r2, [pc, #136]	; (8000ec0 <HAL_GPIO_Init+0x154>)
 8000e36:	00a4      	lsls	r4, r4, #2
 8000e38:	18a4      	adds	r4, r4, r2
        temp = SYSCFG->EXTICR[position >> 2u];
 8000e3a:	68a6      	ldr	r6, [r4, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e3c:	2200      	movs	r2, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e3e:	43be      	bics	r6, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e40:	2790      	movs	r7, #144	; 0x90
 8000e42:	05ff      	lsls	r7, r7, #23
 8000e44:	42b8      	cmp	r0, r7
 8000e46:	d00c      	beq.n	8000e62 <HAL_GPIO_Init+0xf6>
 8000e48:	4f1e      	ldr	r7, [pc, #120]	; (8000ec4 <HAL_GPIO_Init+0x158>)
 8000e4a:	3201      	adds	r2, #1
 8000e4c:	42b8      	cmp	r0, r7
 8000e4e:	d008      	beq.n	8000e62 <HAL_GPIO_Init+0xf6>
 8000e50:	4f1d      	ldr	r7, [pc, #116]	; (8000ec8 <HAL_GPIO_Init+0x15c>)
 8000e52:	3201      	adds	r2, #1
 8000e54:	42b8      	cmp	r0, r7
 8000e56:	d004      	beq.n	8000e62 <HAL_GPIO_Init+0xf6>
 8000e58:	4f1c      	ldr	r7, [pc, #112]	; (8000ecc <HAL_GPIO_Init+0x160>)
 8000e5a:	3203      	adds	r2, #3
 8000e5c:	42b8      	cmp	r0, r7
 8000e5e:	d100      	bne.n	8000e62 <HAL_GPIO_Init+0xf6>
 8000e60:	3a02      	subs	r2, #2
 8000e62:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e64:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e66:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e68:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8000e6a:	4a19      	ldr	r2, [pc, #100]	; (8000ed0 <HAL_GPIO_Init+0x164>)
        temp &= ~(iocurrent);
 8000e6c:	9c01      	ldr	r4, [sp, #4]
        temp = EXTI->IMR;
 8000e6e:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8000e70:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(iocurrent);
 8000e72:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8000e74:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e76:	03ff      	lsls	r7, r7, #15
 8000e78:	d401      	bmi.n	8000e7e <HAL_GPIO_Init+0x112>
        temp &= ~(iocurrent);
 8000e7a:	0035      	movs	r5, r6
 8000e7c:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e7e:	4667      	mov	r7, ip
        EXTI->IMR = temp;
 8000e80:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000e82:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8000e84:	9d01      	ldr	r5, [sp, #4]
 8000e86:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e88:	03bf      	lsls	r7, r7, #14
 8000e8a:	d401      	bmi.n	8000e90 <HAL_GPIO_Init+0x124>
        temp &= ~(iocurrent);
 8000e8c:	0035      	movs	r5, r6
 8000e8e:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e90:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8000e92:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000e94:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8000e96:	9d01      	ldr	r5, [sp, #4]
 8000e98:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e9a:	02ff      	lsls	r7, r7, #11
 8000e9c:	d401      	bmi.n	8000ea2 <HAL_GPIO_Init+0x136>
        temp &= ~(iocurrent);
 8000e9e:	0035      	movs	r5, r6
 8000ea0:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ea2:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8000ea4:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000ea6:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8000ea8:	9e01      	ldr	r6, [sp, #4]
 8000eaa:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000eac:	02bf      	lsls	r7, r7, #10
 8000eae:	d401      	bmi.n	8000eb4 <HAL_GPIO_Init+0x148>
        temp &= ~(iocurrent);
 8000eb0:	4025      	ands	r5, r4
 8000eb2:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8000eb4:	60d6      	str	r6, [r2, #12]
    position++;
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	e75d      	b.n	8000d76 <HAL_GPIO_Init+0xa>
 8000eba:	46c0      	nop			; (mov r8, r8)
 8000ebc:	40021000 	.word	0x40021000
 8000ec0:	40010000 	.word	0x40010000
 8000ec4:	48000400 	.word	0x48000400
 8000ec8:	48000800 	.word	0x48000800
 8000ecc:	48000c00 	.word	0x48000c00
 8000ed0:	40010400 	.word	0x40010400

08000ed4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ed4:	2a00      	cmp	r2, #0
 8000ed6:	d001      	beq.n	8000edc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ed8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000eda:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000edc:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000ede:	e7fc      	b.n	8000eda <HAL_GPIO_WritePin+0x6>

08000ee0 <HAL_GPIO_TogglePin>:

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000ee0:	000b      	movs	r3, r1
  odr = GPIOx->ODR;
 8000ee2:	6942      	ldr	r2, [r0, #20]
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	041b      	lsls	r3, r3, #16
 8000ee8:	4391      	bics	r1, r2
 8000eea:	4319      	orrs	r1, r3
 8000eec:	6181      	str	r1, [r0, #24]
}
 8000eee:	4770      	bx	lr

08000ef0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ef2:	0004      	movs	r4, r0
 8000ef4:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ef6:	2800      	cmp	r0, #0
 8000ef8:	d102      	bne.n	8000f00 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000efa:	2001      	movs	r0, #1
      }
    }
  }

  return HAL_OK;
}
 8000efc:	b005      	add	sp, #20
 8000efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f00:	6803      	ldr	r3, [r0, #0]
 8000f02:	07db      	lsls	r3, r3, #31
 8000f04:	d42e      	bmi.n	8000f64 <HAL_RCC_OscConfig+0x74>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f06:	6823      	ldr	r3, [r4, #0]
 8000f08:	079b      	lsls	r3, r3, #30
 8000f0a:	d47e      	bmi.n	800100a <HAL_RCC_OscConfig+0x11a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f0c:	6823      	ldr	r3, [r4, #0]
 8000f0e:	071b      	lsls	r3, r3, #28
 8000f10:	d500      	bpl.n	8000f14 <HAL_RCC_OscConfig+0x24>
 8000f12:	e0ba      	b.n	800108a <HAL_RCC_OscConfig+0x19a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f14:	6823      	ldr	r3, [r4, #0]
 8000f16:	075b      	lsls	r3, r3, #29
 8000f18:	d500      	bpl.n	8000f1c <HAL_RCC_OscConfig+0x2c>
 8000f1a:	e0dd      	b.n	80010d8 <HAL_RCC_OscConfig+0x1e8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000f1c:	6823      	ldr	r3, [r4, #0]
 8000f1e:	06db      	lsls	r3, r3, #27
 8000f20:	d51a      	bpl.n	8000f58 <HAL_RCC_OscConfig+0x68>
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000f22:	6962      	ldr	r2, [r4, #20]
 8000f24:	4db4      	ldr	r5, [pc, #720]	; (80011f8 <HAL_RCC_OscConfig+0x308>)
 8000f26:	2304      	movs	r3, #4
 8000f28:	2a01      	cmp	r2, #1
 8000f2a:	d000      	beq.n	8000f2e <HAL_RCC_OscConfig+0x3e>
 8000f2c:	e149      	b.n	80011c2 <HAL_RCC_OscConfig+0x2d2>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000f2e:	6b69      	ldr	r1, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000f30:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000f32:	430b      	orrs	r3, r1
 8000f34:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000f36:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000f38:	431a      	orrs	r2, r3
 8000f3a:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000f3c:	f7ff fab6 	bl	80004ac <HAL_GetTick>
 8000f40:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000f42:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000f44:	4233      	tst	r3, r6
 8000f46:	d100      	bne.n	8000f4a <HAL_RCC_OscConfig+0x5a>
 8000f48:	e134      	b.n	80011b4 <HAL_RCC_OscConfig+0x2c4>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000f4a:	21f8      	movs	r1, #248	; 0xf8
 8000f4c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000f4e:	69a3      	ldr	r3, [r4, #24]
 8000f50:	438a      	bics	r2, r1
 8000f52:	00db      	lsls	r3, r3, #3
 8000f54:	4313      	orrs	r3, r2
 8000f56:	636b      	str	r3, [r5, #52]	; 0x34
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f58:	6a23      	ldr	r3, [r4, #32]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d000      	beq.n	8000f60 <HAL_RCC_OscConfig+0x70>
 8000f5e:	e157      	b.n	8001210 <HAL_RCC_OscConfig+0x320>
  return HAL_OK;
 8000f60:	2000      	movs	r0, #0
 8000f62:	e7cb      	b.n	8000efc <HAL_RCC_OscConfig+0xc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f64:	210c      	movs	r1, #12
 8000f66:	4da4      	ldr	r5, [pc, #656]	; (80011f8 <HAL_RCC_OscConfig+0x308>)
 8000f68:	686a      	ldr	r2, [r5, #4]
 8000f6a:	400a      	ands	r2, r1
 8000f6c:	2a04      	cmp	r2, #4
 8000f6e:	d006      	beq.n	8000f7e <HAL_RCC_OscConfig+0x8e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f70:	686b      	ldr	r3, [r5, #4]
 8000f72:	400b      	ands	r3, r1
 8000f74:	2b08      	cmp	r3, #8
 8000f76:	d109      	bne.n	8000f8c <HAL_RCC_OscConfig+0x9c>
 8000f78:	686b      	ldr	r3, [r5, #4]
 8000f7a:	03db      	lsls	r3, r3, #15
 8000f7c:	d506      	bpl.n	8000f8c <HAL_RCC_OscConfig+0x9c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f7e:	682b      	ldr	r3, [r5, #0]
 8000f80:	039b      	lsls	r3, r3, #14
 8000f82:	d5c0      	bpl.n	8000f06 <HAL_RCC_OscConfig+0x16>
 8000f84:	6863      	ldr	r3, [r4, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d1bd      	bne.n	8000f06 <HAL_RCC_OscConfig+0x16>
 8000f8a:	e7b6      	b.n	8000efa <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f8c:	6863      	ldr	r3, [r4, #4]
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d113      	bne.n	8000fba <HAL_RCC_OscConfig+0xca>
 8000f92:	2380      	movs	r3, #128	; 0x80
 8000f94:	682a      	ldr	r2, [r5, #0]
 8000f96:	025b      	lsls	r3, r3, #9
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000f9c:	f7ff fa86 	bl	80004ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fa0:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000fa2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fa4:	02b6      	lsls	r6, r6, #10
 8000fa6:	682b      	ldr	r3, [r5, #0]
 8000fa8:	4233      	tst	r3, r6
 8000faa:	d1ac      	bne.n	8000f06 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fac:	f7ff fa7e 	bl	80004ac <HAL_GetTick>
 8000fb0:	1bc0      	subs	r0, r0, r7
 8000fb2:	2864      	cmp	r0, #100	; 0x64
 8000fb4:	d9f7      	bls.n	8000fa6 <HAL_RCC_OscConfig+0xb6>
            return HAL_TIMEOUT;
 8000fb6:	2003      	movs	r0, #3
 8000fb8:	e7a0      	b.n	8000efc <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d115      	bne.n	8000fea <HAL_RCC_OscConfig+0xfa>
 8000fbe:	682b      	ldr	r3, [r5, #0]
 8000fc0:	4a8e      	ldr	r2, [pc, #568]	; (80011fc <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fc2:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	602b      	str	r3, [r5, #0]
 8000fc8:	682b      	ldr	r3, [r5, #0]
 8000fca:	4a8d      	ldr	r2, [pc, #564]	; (8001200 <HAL_RCC_OscConfig+0x310>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fcc:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fce:	4013      	ands	r3, r2
 8000fd0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000fd2:	f7ff fa6b 	bl	80004ac <HAL_GetTick>
 8000fd6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fd8:	682b      	ldr	r3, [r5, #0]
 8000fda:	4233      	tst	r3, r6
 8000fdc:	d093      	beq.n	8000f06 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fde:	f7ff fa65 	bl	80004ac <HAL_GetTick>
 8000fe2:	1bc0      	subs	r0, r0, r7
 8000fe4:	2864      	cmp	r0, #100	; 0x64
 8000fe6:	d9f7      	bls.n	8000fd8 <HAL_RCC_OscConfig+0xe8>
 8000fe8:	e7e5      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fea:	2b05      	cmp	r3, #5
 8000fec:	d105      	bne.n	8000ffa <HAL_RCC_OscConfig+0x10a>
 8000fee:	2380      	movs	r3, #128	; 0x80
 8000ff0:	682a      	ldr	r2, [r5, #0]
 8000ff2:	02db      	lsls	r3, r3, #11
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	602b      	str	r3, [r5, #0]
 8000ff8:	e7cb      	b.n	8000f92 <HAL_RCC_OscConfig+0xa2>
 8000ffa:	682b      	ldr	r3, [r5, #0]
 8000ffc:	4a7f      	ldr	r2, [pc, #508]	; (80011fc <HAL_RCC_OscConfig+0x30c>)
 8000ffe:	4013      	ands	r3, r2
 8001000:	602b      	str	r3, [r5, #0]
 8001002:	682b      	ldr	r3, [r5, #0]
 8001004:	4a7e      	ldr	r2, [pc, #504]	; (8001200 <HAL_RCC_OscConfig+0x310>)
 8001006:	4013      	ands	r3, r2
 8001008:	e7c7      	b.n	8000f9a <HAL_RCC_OscConfig+0xaa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800100a:	220c      	movs	r2, #12
 800100c:	4d7a      	ldr	r5, [pc, #488]	; (80011f8 <HAL_RCC_OscConfig+0x308>)
 800100e:	686b      	ldr	r3, [r5, #4]
 8001010:	4213      	tst	r3, r2
 8001012:	d006      	beq.n	8001022 <HAL_RCC_OscConfig+0x132>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001014:	686b      	ldr	r3, [r5, #4]
 8001016:	4013      	ands	r3, r2
 8001018:	2b08      	cmp	r3, #8
 800101a:	d111      	bne.n	8001040 <HAL_RCC_OscConfig+0x150>
 800101c:	686b      	ldr	r3, [r5, #4]
 800101e:	03db      	lsls	r3, r3, #15
 8001020:	d40e      	bmi.n	8001040 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001022:	682b      	ldr	r3, [r5, #0]
 8001024:	079b      	lsls	r3, r3, #30
 8001026:	d503      	bpl.n	8001030 <HAL_RCC_OscConfig+0x140>
 8001028:	68e3      	ldr	r3, [r4, #12]
 800102a:	2b01      	cmp	r3, #1
 800102c:	d000      	beq.n	8001030 <HAL_RCC_OscConfig+0x140>
 800102e:	e764      	b.n	8000efa <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001030:	21f8      	movs	r1, #248	; 0xf8
 8001032:	682a      	ldr	r2, [r5, #0]
 8001034:	6923      	ldr	r3, [r4, #16]
 8001036:	438a      	bics	r2, r1
 8001038:	00db      	lsls	r3, r3, #3
 800103a:	4313      	orrs	r3, r2
 800103c:	602b      	str	r3, [r5, #0]
 800103e:	e765      	b.n	8000f0c <HAL_RCC_OscConfig+0x1c>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001040:	68e2      	ldr	r2, [r4, #12]
 8001042:	2301      	movs	r3, #1
 8001044:	2a00      	cmp	r2, #0
 8001046:	d00f      	beq.n	8001068 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 8001048:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800104a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 800104c:	4313      	orrs	r3, r2
 800104e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001050:	f7ff fa2c 	bl	80004ac <HAL_GetTick>
 8001054:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001056:	682b      	ldr	r3, [r5, #0]
 8001058:	4233      	tst	r3, r6
 800105a:	d1e9      	bne.n	8001030 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800105c:	f7ff fa26 	bl	80004ac <HAL_GetTick>
 8001060:	1bc0      	subs	r0, r0, r7
 8001062:	2802      	cmp	r0, #2
 8001064:	d9f7      	bls.n	8001056 <HAL_RCC_OscConfig+0x166>
 8001066:	e7a6      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_HSI_DISABLE();
 8001068:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800106a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 800106c:	439a      	bics	r2, r3
 800106e:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8001070:	f7ff fa1c 	bl	80004ac <HAL_GetTick>
 8001074:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001076:	682b      	ldr	r3, [r5, #0]
 8001078:	4233      	tst	r3, r6
 800107a:	d100      	bne.n	800107e <HAL_RCC_OscConfig+0x18e>
 800107c:	e746      	b.n	8000f0c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800107e:	f7ff fa15 	bl	80004ac <HAL_GetTick>
 8001082:	1bc0      	subs	r0, r0, r7
 8001084:	2802      	cmp	r0, #2
 8001086:	d9f6      	bls.n	8001076 <HAL_RCC_OscConfig+0x186>
 8001088:	e795      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800108a:	69e2      	ldr	r2, [r4, #28]
 800108c:	2301      	movs	r3, #1
 800108e:	4d5a      	ldr	r5, [pc, #360]	; (80011f8 <HAL_RCC_OscConfig+0x308>)
 8001090:	2a00      	cmp	r2, #0
 8001092:	d010      	beq.n	80010b6 <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 8001094:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001096:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8001098:	4313      	orrs	r3, r2
 800109a:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 800109c:	f7ff fa06 	bl	80004ac <HAL_GetTick>
 80010a0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80010a4:	4233      	tst	r3, r6
 80010a6:	d000      	beq.n	80010aa <HAL_RCC_OscConfig+0x1ba>
 80010a8:	e734      	b.n	8000f14 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010aa:	f7ff f9ff 	bl	80004ac <HAL_GetTick>
 80010ae:	1bc0      	subs	r0, r0, r7
 80010b0:	2802      	cmp	r0, #2
 80010b2:	d9f6      	bls.n	80010a2 <HAL_RCC_OscConfig+0x1b2>
 80010b4:	e77f      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_LSI_DISABLE();
 80010b6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010b8:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80010ba:	439a      	bics	r2, r3
 80010bc:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80010be:	f7ff f9f5 	bl	80004ac <HAL_GetTick>
 80010c2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010c4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80010c6:	4233      	tst	r3, r6
 80010c8:	d100      	bne.n	80010cc <HAL_RCC_OscConfig+0x1dc>
 80010ca:	e723      	b.n	8000f14 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010cc:	f7ff f9ee 	bl	80004ac <HAL_GetTick>
 80010d0:	1bc0      	subs	r0, r0, r7
 80010d2:	2802      	cmp	r0, #2
 80010d4:	d9f6      	bls.n	80010c4 <HAL_RCC_OscConfig+0x1d4>
 80010d6:	e76e      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010d8:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80010da:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010dc:	4d46      	ldr	r5, [pc, #280]	; (80011f8 <HAL_RCC_OscConfig+0x308>)
 80010de:	0552      	lsls	r2, r2, #21
 80010e0:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 80010e2:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010e4:	4213      	tst	r3, r2
 80010e6:	d108      	bne.n	80010fa <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80010e8:	69eb      	ldr	r3, [r5, #28]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61eb      	str	r3, [r5, #28]
 80010ee:	69eb      	ldr	r3, [r5, #28]
 80010f0:	4013      	ands	r3, r2
 80010f2:	9303      	str	r3, [sp, #12]
 80010f4:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80010f6:	2301      	movs	r3, #1
 80010f8:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010fa:	2780      	movs	r7, #128	; 0x80
 80010fc:	4e41      	ldr	r6, [pc, #260]	; (8001204 <HAL_RCC_OscConfig+0x314>)
 80010fe:	007f      	lsls	r7, r7, #1
 8001100:	6833      	ldr	r3, [r6, #0]
 8001102:	423b      	tst	r3, r7
 8001104:	d006      	beq.n	8001114 <HAL_RCC_OscConfig+0x224>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001106:	68a3      	ldr	r3, [r4, #8]
 8001108:	2b01      	cmp	r3, #1
 800110a:	d113      	bne.n	8001134 <HAL_RCC_OscConfig+0x244>
 800110c:	6a2a      	ldr	r2, [r5, #32]
 800110e:	4313      	orrs	r3, r2
 8001110:	622b      	str	r3, [r5, #32]
 8001112:	e030      	b.n	8001176 <HAL_RCC_OscConfig+0x286>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001114:	6833      	ldr	r3, [r6, #0]
 8001116:	433b      	orrs	r3, r7
 8001118:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800111a:	f7ff f9c7 	bl	80004ac <HAL_GetTick>
 800111e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001120:	6833      	ldr	r3, [r6, #0]
 8001122:	423b      	tst	r3, r7
 8001124:	d1ef      	bne.n	8001106 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001126:	f7ff f9c1 	bl	80004ac <HAL_GetTick>
 800112a:	9b01      	ldr	r3, [sp, #4]
 800112c:	1ac0      	subs	r0, r0, r3
 800112e:	2864      	cmp	r0, #100	; 0x64
 8001130:	d9f6      	bls.n	8001120 <HAL_RCC_OscConfig+0x230>
 8001132:	e740      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
 8001134:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001136:	2b00      	cmp	r3, #0
 8001138:	d114      	bne.n	8001164 <HAL_RCC_OscConfig+0x274>
 800113a:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800113c:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800113e:	4393      	bics	r3, r2
 8001140:	622b      	str	r3, [r5, #32]
 8001142:	6a2b      	ldr	r3, [r5, #32]
 8001144:	3203      	adds	r2, #3
 8001146:	4393      	bics	r3, r2
 8001148:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800114a:	f7ff f9af 	bl	80004ac <HAL_GetTick>
 800114e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001150:	6a2b      	ldr	r3, [r5, #32]
 8001152:	423b      	tst	r3, r7
 8001154:	d025      	beq.n	80011a2 <HAL_RCC_OscConfig+0x2b2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001156:	f7ff f9a9 	bl	80004ac <HAL_GetTick>
 800115a:	4b2b      	ldr	r3, [pc, #172]	; (8001208 <HAL_RCC_OscConfig+0x318>)
 800115c:	1b80      	subs	r0, r0, r6
 800115e:	4298      	cmp	r0, r3
 8001160:	d9f6      	bls.n	8001150 <HAL_RCC_OscConfig+0x260>
 8001162:	e728      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001164:	2b05      	cmp	r3, #5
 8001166:	d10b      	bne.n	8001180 <HAL_RCC_OscConfig+0x290>
 8001168:	6a29      	ldr	r1, [r5, #32]
 800116a:	3b01      	subs	r3, #1
 800116c:	430b      	orrs	r3, r1
 800116e:	622b      	str	r3, [r5, #32]
 8001170:	6a2b      	ldr	r3, [r5, #32]
 8001172:	431a      	orrs	r2, r3
 8001174:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 8001176:	f7ff f999 	bl	80004ac <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800117a:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 800117c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800117e:	e00d      	b.n	800119c <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001180:	6a2b      	ldr	r3, [r5, #32]
 8001182:	4393      	bics	r3, r2
 8001184:	2204      	movs	r2, #4
 8001186:	622b      	str	r3, [r5, #32]
 8001188:	6a2b      	ldr	r3, [r5, #32]
 800118a:	4393      	bics	r3, r2
 800118c:	e7c0      	b.n	8001110 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800118e:	f7ff f98d 	bl	80004ac <HAL_GetTick>
 8001192:	4b1d      	ldr	r3, [pc, #116]	; (8001208 <HAL_RCC_OscConfig+0x318>)
 8001194:	1b80      	subs	r0, r0, r6
 8001196:	4298      	cmp	r0, r3
 8001198:	d900      	bls.n	800119c <HAL_RCC_OscConfig+0x2ac>
 800119a:	e70c      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800119c:	6a2b      	ldr	r3, [r5, #32]
 800119e:	423b      	tst	r3, r7
 80011a0:	d0f5      	beq.n	800118e <HAL_RCC_OscConfig+0x29e>
    if(pwrclkchanged == SET)
 80011a2:	9b00      	ldr	r3, [sp, #0]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d000      	beq.n	80011aa <HAL_RCC_OscConfig+0x2ba>
 80011a8:	e6b8      	b.n	8000f1c <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80011aa:	69eb      	ldr	r3, [r5, #28]
 80011ac:	4a17      	ldr	r2, [pc, #92]	; (800120c <HAL_RCC_OscConfig+0x31c>)
 80011ae:	4013      	ands	r3, r2
 80011b0:	61eb      	str	r3, [r5, #28]
 80011b2:	e6b3      	b.n	8000f1c <HAL_RCC_OscConfig+0x2c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011b4:	f7ff f97a 	bl	80004ac <HAL_GetTick>
 80011b8:	1bc0      	subs	r0, r0, r7
 80011ba:	2802      	cmp	r0, #2
 80011bc:	d800      	bhi.n	80011c0 <HAL_RCC_OscConfig+0x2d0>
 80011be:	e6c0      	b.n	8000f42 <HAL_RCC_OscConfig+0x52>
 80011c0:	e6f9      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80011c2:	3205      	adds	r2, #5
 80011c4:	d103      	bne.n	80011ce <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSI14ADC_ENABLE();
 80011c6:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80011c8:	439a      	bics	r2, r3
 80011ca:	636a      	str	r2, [r5, #52]	; 0x34
 80011cc:	e6bd      	b.n	8000f4a <HAL_RCC_OscConfig+0x5a>
      __HAL_RCC_HSI14ADC_DISABLE();
 80011ce:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011d0:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80011d2:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80011d4:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80011d6:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80011d8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80011da:	4393      	bics	r3, r2
 80011dc:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80011de:	f7ff f965 	bl	80004ac <HAL_GetTick>
 80011e2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011e4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80011e6:	4233      	tst	r3, r6
 80011e8:	d100      	bne.n	80011ec <HAL_RCC_OscConfig+0x2fc>
 80011ea:	e6b5      	b.n	8000f58 <HAL_RCC_OscConfig+0x68>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011ec:	f7ff f95e 	bl	80004ac <HAL_GetTick>
 80011f0:	1bc0      	subs	r0, r0, r7
 80011f2:	2802      	cmp	r0, #2
 80011f4:	d9f6      	bls.n	80011e4 <HAL_RCC_OscConfig+0x2f4>
 80011f6:	e6de      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
 80011f8:	40021000 	.word	0x40021000
 80011fc:	fffeffff 	.word	0xfffeffff
 8001200:	fffbffff 	.word	0xfffbffff
 8001204:	40007000 	.word	0x40007000
 8001208:	00001388 	.word	0x00001388
 800120c:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001210:	200c      	movs	r0, #12
 8001212:	4a35      	ldr	r2, [pc, #212]	; (80012e8 <HAL_RCC_OscConfig+0x3f8>)
 8001214:	6851      	ldr	r1, [r2, #4]
 8001216:	0015      	movs	r5, r2
 8001218:	4001      	ands	r1, r0
 800121a:	2908      	cmp	r1, #8
 800121c:	d047      	beq.n	80012ae <HAL_RCC_OscConfig+0x3be>
 800121e:	4a33      	ldr	r2, [pc, #204]	; (80012ec <HAL_RCC_OscConfig+0x3fc>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001220:	2b02      	cmp	r3, #2
 8001222:	d132      	bne.n	800128a <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_PLL_DISABLE();
 8001224:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001226:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8001228:	4013      	ands	r3, r2
 800122a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800122c:	f7ff f93e 	bl	80004ac <HAL_GetTick>
 8001230:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001232:	04b6      	lsls	r6, r6, #18
 8001234:	682b      	ldr	r3, [r5, #0]
 8001236:	4233      	tst	r3, r6
 8001238:	d121      	bne.n	800127e <HAL_RCC_OscConfig+0x38e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800123a:	220f      	movs	r2, #15
 800123c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800123e:	4393      	bics	r3, r2
 8001240:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001242:	4313      	orrs	r3, r2
 8001244:	62eb      	str	r3, [r5, #44]	; 0x2c
 8001246:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001248:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800124a:	686a      	ldr	r2, [r5, #4]
 800124c:	430b      	orrs	r3, r1
 800124e:	4928      	ldr	r1, [pc, #160]	; (80012f0 <HAL_RCC_OscConfig+0x400>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001250:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001252:	400a      	ands	r2, r1
 8001254:	4313      	orrs	r3, r2
 8001256:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001258:	2380      	movs	r3, #128	; 0x80
 800125a:	682a      	ldr	r2, [r5, #0]
 800125c:	045b      	lsls	r3, r3, #17
 800125e:	4313      	orrs	r3, r2
 8001260:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001262:	f7ff f923 	bl	80004ac <HAL_GetTick>
 8001266:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001268:	04a4      	lsls	r4, r4, #18
 800126a:	682b      	ldr	r3, [r5, #0]
 800126c:	4223      	tst	r3, r4
 800126e:	d000      	beq.n	8001272 <HAL_RCC_OscConfig+0x382>
 8001270:	e676      	b.n	8000f60 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001272:	f7ff f91b 	bl	80004ac <HAL_GetTick>
 8001276:	1b80      	subs	r0, r0, r6
 8001278:	2802      	cmp	r0, #2
 800127a:	d9f6      	bls.n	800126a <HAL_RCC_OscConfig+0x37a>
 800127c:	e69b      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800127e:	f7ff f915 	bl	80004ac <HAL_GetTick>
 8001282:	1bc0      	subs	r0, r0, r7
 8001284:	2802      	cmp	r0, #2
 8001286:	d9d5      	bls.n	8001234 <HAL_RCC_OscConfig+0x344>
 8001288:	e695      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_PLL_DISABLE();
 800128a:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800128c:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800128e:	4013      	ands	r3, r2
 8001290:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001292:	f7ff f90b 	bl	80004ac <HAL_GetTick>
 8001296:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001298:	04a4      	lsls	r4, r4, #18
 800129a:	682b      	ldr	r3, [r5, #0]
 800129c:	4223      	tst	r3, r4
 800129e:	d100      	bne.n	80012a2 <HAL_RCC_OscConfig+0x3b2>
 80012a0:	e65e      	b.n	8000f60 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012a2:	f7ff f903 	bl	80004ac <HAL_GetTick>
 80012a6:	1b80      	subs	r0, r0, r6
 80012a8:	2802      	cmp	r0, #2
 80012aa:	d9f6      	bls.n	800129a <HAL_RCC_OscConfig+0x3aa>
 80012ac:	e683      	b.n	8000fb6 <HAL_RCC_OscConfig+0xc6>
        return HAL_ERROR;
 80012ae:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d100      	bne.n	80012b6 <HAL_RCC_OscConfig+0x3c6>
 80012b4:	e622      	b.n	8000efc <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012b6:	2180      	movs	r1, #128	; 0x80
        pll_config  = RCC->CFGR;
 80012b8:	6853      	ldr	r3, [r2, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012ba:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80012bc:	0249      	lsls	r1, r1, #9
        pll_config2 = RCC->CFGR2;
 80012be:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c0:	4019      	ands	r1, r3
        return HAL_ERROR;
 80012c2:	2001      	movs	r0, #1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c4:	42a9      	cmp	r1, r5
 80012c6:	d000      	beq.n	80012ca <HAL_RCC_OscConfig+0x3da>
 80012c8:	e618      	b.n	8000efc <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80012ca:	210f      	movs	r1, #15
 80012cc:	400a      	ands	r2, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012ce:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80012d0:	428a      	cmp	r2, r1
 80012d2:	d000      	beq.n	80012d6 <HAL_RCC_OscConfig+0x3e6>
 80012d4:	e612      	b.n	8000efc <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80012d6:	20f0      	movs	r0, #240	; 0xf0
 80012d8:	0380      	lsls	r0, r0, #14
 80012da:	4003      	ands	r3, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80012dc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80012de:	1a1b      	subs	r3, r3, r0
 80012e0:	1e58      	subs	r0, r3, #1
 80012e2:	4183      	sbcs	r3, r0
    return HAL_ERROR;
 80012e4:	b2d8      	uxtb	r0, r3
 80012e6:	e609      	b.n	8000efc <HAL_RCC_OscConfig+0xc>
 80012e8:	40021000 	.word	0x40021000
 80012ec:	feffffff 	.word	0xfeffffff
 80012f0:	ffc2ffff 	.word	0xffc2ffff

080012f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012f4:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80012f6:	4c14      	ldr	r4, [pc, #80]	; (8001348 <HAL_RCC_GetSysClockFreq+0x54>)
{
 80012f8:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80012fa:	2210      	movs	r2, #16
 80012fc:	0021      	movs	r1, r4
 80012fe:	4668      	mov	r0, sp
 8001300:	f004 f932 	bl	8005568 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001304:	0021      	movs	r1, r4
 8001306:	ad04      	add	r5, sp, #16
 8001308:	2210      	movs	r2, #16
 800130a:	3110      	adds	r1, #16
 800130c:	0028      	movs	r0, r5
 800130e:	f004 f92b 	bl	8005568 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001312:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8001314:	4e0d      	ldr	r6, [pc, #52]	; (800134c <HAL_RCC_GetSysClockFreq+0x58>)
 8001316:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001318:	401a      	ands	r2, r3
 800131a:	2a08      	cmp	r2, #8
 800131c:	d111      	bne.n	8001342 <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800131e:	200f      	movs	r0, #15
 8001320:	466a      	mov	r2, sp
 8001322:	0c99      	lsrs	r1, r3, #18
 8001324:	4001      	ands	r1, r0
 8001326:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001328:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800132a:	4002      	ands	r2, r0
 800132c:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800132e:	03db      	lsls	r3, r3, #15
 8001330:	d505      	bpl.n	800133e <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001332:	4807      	ldr	r0, [pc, #28]	; (8001350 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001334:	f7fe ff04 	bl	8000140 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001338:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800133a:	b008      	add	sp, #32
 800133c:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800133e:	4805      	ldr	r0, [pc, #20]	; (8001354 <HAL_RCC_GetSysClockFreq+0x60>)
 8001340:	e7fa      	b.n	8001338 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8001342:	4803      	ldr	r0, [pc, #12]	; (8001350 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8001344:	e7f9      	b.n	800133a <HAL_RCC_GetSysClockFreq+0x46>
 8001346:	46c0      	nop			; (mov r8, r8)
 8001348:	08005dd4 	.word	0x08005dd4
 800134c:	40021000 	.word	0x40021000
 8001350:	007a1200 	.word	0x007a1200
 8001354:	003d0900 	.word	0x003d0900

08001358 <HAL_RCC_ClockConfig>:
{
 8001358:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800135a:	0005      	movs	r5, r0
 800135c:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 800135e:	2800      	cmp	r0, #0
 8001360:	d101      	bne.n	8001366 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8001362:	2001      	movs	r0, #1
}
 8001364:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001366:	2201      	movs	r2, #1
 8001368:	4c37      	ldr	r4, [pc, #220]	; (8001448 <HAL_RCC_ClockConfig+0xf0>)
 800136a:	6823      	ldr	r3, [r4, #0]
 800136c:	4013      	ands	r3, r2
 800136e:	428b      	cmp	r3, r1
 8001370:	d31c      	bcc.n	80013ac <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001372:	6829      	ldr	r1, [r5, #0]
 8001374:	078b      	lsls	r3, r1, #30
 8001376:	d422      	bmi.n	80013be <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001378:	07cb      	lsls	r3, r1, #31
 800137a:	d42f      	bmi.n	80013dc <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800137c:	2301      	movs	r3, #1
 800137e:	6822      	ldr	r2, [r4, #0]
 8001380:	401a      	ands	r2, r3
 8001382:	4297      	cmp	r7, r2
 8001384:	d351      	bcc.n	800142a <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001386:	682b      	ldr	r3, [r5, #0]
 8001388:	4c30      	ldr	r4, [pc, #192]	; (800144c <HAL_RCC_ClockConfig+0xf4>)
 800138a:	075b      	lsls	r3, r3, #29
 800138c:	d454      	bmi.n	8001438 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800138e:	f7ff ffb1 	bl	80012f4 <HAL_RCC_GetSysClockFreq>
 8001392:	6863      	ldr	r3, [r4, #4]
 8001394:	4a2e      	ldr	r2, [pc, #184]	; (8001450 <HAL_RCC_ClockConfig+0xf8>)
 8001396:	061b      	lsls	r3, r3, #24
 8001398:	0f1b      	lsrs	r3, r3, #28
 800139a:	5cd3      	ldrb	r3, [r2, r3]
 800139c:	40d8      	lsrs	r0, r3
 800139e:	4b2d      	ldr	r3, [pc, #180]	; (8001454 <HAL_RCC_ClockConfig+0xfc>)
 80013a0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80013a2:	2000      	movs	r0, #0
 80013a4:	f7ff f842 	bl	800042c <HAL_InitTick>
  return HAL_OK;
 80013a8:	2000      	movs	r0, #0
 80013aa:	e7db      	b.n	8001364 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ac:	6823      	ldr	r3, [r4, #0]
 80013ae:	4393      	bics	r3, r2
 80013b0:	430b      	orrs	r3, r1
 80013b2:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013b4:	6823      	ldr	r3, [r4, #0]
 80013b6:	4013      	ands	r3, r2
 80013b8:	4299      	cmp	r1, r3
 80013ba:	d1d2      	bne.n	8001362 <HAL_RCC_ClockConfig+0xa>
 80013bc:	e7d9      	b.n	8001372 <HAL_RCC_ClockConfig+0x1a>
 80013be:	4a23      	ldr	r2, [pc, #140]	; (800144c <HAL_RCC_ClockConfig+0xf4>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c0:	074b      	lsls	r3, r1, #29
 80013c2:	d504      	bpl.n	80013ce <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80013c4:	23e0      	movs	r3, #224	; 0xe0
 80013c6:	6850      	ldr	r0, [r2, #4]
 80013c8:	00db      	lsls	r3, r3, #3
 80013ca:	4303      	orrs	r3, r0
 80013cc:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013ce:	20f0      	movs	r0, #240	; 0xf0
 80013d0:	6853      	ldr	r3, [r2, #4]
 80013d2:	4383      	bics	r3, r0
 80013d4:	68a8      	ldr	r0, [r5, #8]
 80013d6:	4303      	orrs	r3, r0
 80013d8:	6053      	str	r3, [r2, #4]
 80013da:	e7cd      	b.n	8001378 <HAL_RCC_ClockConfig+0x20>
 80013dc:	4e1b      	ldr	r6, [pc, #108]	; (800144c <HAL_RCC_ClockConfig+0xf4>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013de:	686a      	ldr	r2, [r5, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013e0:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013e2:	2a01      	cmp	r2, #1
 80013e4:	d119      	bne.n	800141a <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013e6:	039b      	lsls	r3, r3, #14
 80013e8:	d5bb      	bpl.n	8001362 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013ea:	2103      	movs	r1, #3
 80013ec:	6873      	ldr	r3, [r6, #4]
 80013ee:	438b      	bics	r3, r1
 80013f0:	4313      	orrs	r3, r2
 80013f2:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80013f4:	f7ff f85a 	bl	80004ac <HAL_GetTick>
 80013f8:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013fa:	230c      	movs	r3, #12
 80013fc:	6872      	ldr	r2, [r6, #4]
 80013fe:	401a      	ands	r2, r3
 8001400:	686b      	ldr	r3, [r5, #4]
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	429a      	cmp	r2, r3
 8001406:	d0b9      	beq.n	800137c <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001408:	f7ff f850 	bl	80004ac <HAL_GetTick>
 800140c:	9b01      	ldr	r3, [sp, #4]
 800140e:	1ac0      	subs	r0, r0, r3
 8001410:	4b11      	ldr	r3, [pc, #68]	; (8001458 <HAL_RCC_ClockConfig+0x100>)
 8001412:	4298      	cmp	r0, r3
 8001414:	d9f1      	bls.n	80013fa <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8001416:	2003      	movs	r0, #3
 8001418:	e7a4      	b.n	8001364 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800141a:	2a02      	cmp	r2, #2
 800141c:	d102      	bne.n	8001424 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800141e:	019b      	lsls	r3, r3, #6
 8001420:	d4e3      	bmi.n	80013ea <HAL_RCC_ClockConfig+0x92>
 8001422:	e79e      	b.n	8001362 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001424:	079b      	lsls	r3, r3, #30
 8001426:	d4e0      	bmi.n	80013ea <HAL_RCC_ClockConfig+0x92>
 8001428:	e79b      	b.n	8001362 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800142a:	6822      	ldr	r2, [r4, #0]
 800142c:	439a      	bics	r2, r3
 800142e:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001430:	6822      	ldr	r2, [r4, #0]
 8001432:	421a      	tst	r2, r3
 8001434:	d195      	bne.n	8001362 <HAL_RCC_ClockConfig+0xa>
 8001436:	e7a6      	b.n	8001386 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001438:	6863      	ldr	r3, [r4, #4]
 800143a:	4a08      	ldr	r2, [pc, #32]	; (800145c <HAL_RCC_ClockConfig+0x104>)
 800143c:	4013      	ands	r3, r2
 800143e:	68ea      	ldr	r2, [r5, #12]
 8001440:	4313      	orrs	r3, r2
 8001442:	6063      	str	r3, [r4, #4]
 8001444:	e7a3      	b.n	800138e <HAL_RCC_ClockConfig+0x36>
 8001446:	46c0      	nop			; (mov r8, r8)
 8001448:	40022000 	.word	0x40022000
 800144c:	40021000 	.word	0x40021000
 8001450:	080064b1 	.word	0x080064b1
 8001454:	20000008 	.word	0x20000008
 8001458:	00001388 	.word	0x00001388
 800145c:	fffff8ff 	.word	0xfffff8ff

08001460 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001460:	4b04      	ldr	r3, [pc, #16]	; (8001474 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001462:	4a05      	ldr	r2, [pc, #20]	; (8001478 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	055b      	lsls	r3, r3, #21
 8001468:	0f5b      	lsrs	r3, r3, #29
 800146a:	5cd3      	ldrb	r3, [r2, r3]
 800146c:	4a03      	ldr	r2, [pc, #12]	; (800147c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800146e:	6810      	ldr	r0, [r2, #0]
 8001470:	40d8      	lsrs	r0, r3
}    
 8001472:	4770      	bx	lr
 8001474:	40021000 	.word	0x40021000
 8001478:	080064c1 	.word	0x080064c1
 800147c:	20000008 	.word	0x20000008

08001480 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001480:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001482:	6803      	ldr	r3, [r0, #0]
{
 8001484:	b085      	sub	sp, #20
 8001486:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001488:	03db      	lsls	r3, r3, #15
 800148a:	d528      	bpl.n	80014de <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800148c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800148e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001490:	4c3b      	ldr	r4, [pc, #236]	; (8001580 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001492:	0552      	lsls	r2, r2, #21
 8001494:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8001496:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001498:	4213      	tst	r3, r2
 800149a:	d108      	bne.n	80014ae <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800149c:	69e3      	ldr	r3, [r4, #28]
 800149e:	4313      	orrs	r3, r2
 80014a0:	61e3      	str	r3, [r4, #28]
 80014a2:	69e3      	ldr	r3, [r4, #28]
 80014a4:	4013      	ands	r3, r2
 80014a6:	9303      	str	r3, [sp, #12]
 80014a8:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80014aa:	2301      	movs	r3, #1
 80014ac:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ae:	2780      	movs	r7, #128	; 0x80
 80014b0:	4e34      	ldr	r6, [pc, #208]	; (8001584 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80014b2:	007f      	lsls	r7, r7, #1
 80014b4:	6833      	ldr	r3, [r6, #0]
 80014b6:	423b      	tst	r3, r7
 80014b8:	d02f      	beq.n	800151a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80014ba:	22c0      	movs	r2, #192	; 0xc0
 80014bc:	6a23      	ldr	r3, [r4, #32]
 80014be:	0092      	lsls	r2, r2, #2
 80014c0:	4013      	ands	r3, r2
 80014c2:	4e31      	ldr	r6, [pc, #196]	; (8001588 <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80014c4:	d13b      	bne.n	800153e <HAL_RCCEx_PeriphCLKConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80014c6:	6a23      	ldr	r3, [r4, #32]
 80014c8:	401e      	ands	r6, r3
 80014ca:	686b      	ldr	r3, [r5, #4]
 80014cc:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80014ce:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80014d0:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d103      	bne.n	80014de <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014d6:	69e3      	ldr	r3, [r4, #28]
 80014d8:	4a2c      	ldr	r2, [pc, #176]	; (800158c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80014da:	4013      	ands	r3, r2
 80014dc:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80014de:	682a      	ldr	r2, [r5, #0]
 80014e0:	07d3      	lsls	r3, r2, #31
 80014e2:	d506      	bpl.n	80014f2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80014e4:	2003      	movs	r0, #3
 80014e6:	4926      	ldr	r1, [pc, #152]	; (8001580 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80014e8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80014ea:	4383      	bics	r3, r0
 80014ec:	68a8      	ldr	r0, [r5, #8]
 80014ee:	4303      	orrs	r3, r0
 80014f0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80014f2:	0693      	lsls	r3, r2, #26
 80014f4:	d506      	bpl.n	8001504 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80014f6:	2010      	movs	r0, #16
 80014f8:	4921      	ldr	r1, [pc, #132]	; (8001580 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80014fa:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80014fc:	4383      	bics	r3, r0
 80014fe:	68e8      	ldr	r0, [r5, #12]
 8001500:	4303      	orrs	r3, r0
 8001502:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001504:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001506:	0553      	lsls	r3, r2, #21
 8001508:	d517      	bpl.n	800153a <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800150a:	2140      	movs	r1, #64	; 0x40
 800150c:	4a1c      	ldr	r2, [pc, #112]	; (8001580 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800150e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001510:	438b      	bics	r3, r1
 8001512:	6929      	ldr	r1, [r5, #16]
 8001514:	430b      	orrs	r3, r1
 8001516:	6313      	str	r3, [r2, #48]	; 0x30
 8001518:	e00f      	b.n	800153a <HAL_RCCEx_PeriphCLKConfig+0xba>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800151a:	6833      	ldr	r3, [r6, #0]
 800151c:	433b      	orrs	r3, r7
 800151e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001520:	f7fe ffc4 	bl	80004ac <HAL_GetTick>
 8001524:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001526:	6833      	ldr	r3, [r6, #0]
 8001528:	423b      	tst	r3, r7
 800152a:	d1c6      	bne.n	80014ba <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800152c:	f7fe ffbe 	bl	80004ac <HAL_GetTick>
 8001530:	9b01      	ldr	r3, [sp, #4]
 8001532:	1ac0      	subs	r0, r0, r3
 8001534:	2864      	cmp	r0, #100	; 0x64
 8001536:	d9f6      	bls.n	8001526 <HAL_RCCEx_PeriphCLKConfig+0xa6>
          return HAL_TIMEOUT;
 8001538:	2003      	movs	r0, #3
}
 800153a:	b005      	add	sp, #20
 800153c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800153e:	6869      	ldr	r1, [r5, #4]
 8001540:	400a      	ands	r2, r1
 8001542:	4293      	cmp	r3, r2
 8001544:	d0bf      	beq.n	80014c6 <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001546:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001548:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800154a:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800154c:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 800154e:	025b      	lsls	r3, r3, #9
 8001550:	4303      	orrs	r3, r0
 8001552:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001554:	6a23      	ldr	r3, [r4, #32]
 8001556:	480e      	ldr	r0, [pc, #56]	; (8001590 <HAL_RCCEx_PeriphCLKConfig+0x110>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001558:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 800155a:	4003      	ands	r3, r0
 800155c:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 800155e:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001560:	07d3      	lsls	r3, r2, #31
 8001562:	d5b0      	bpl.n	80014c6 <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8001564:	f7fe ffa2 	bl	80004ac <HAL_GetTick>
 8001568:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800156a:	2202      	movs	r2, #2
 800156c:	6a23      	ldr	r3, [r4, #32]
 800156e:	4213      	tst	r3, r2
 8001570:	d1a9      	bne.n	80014c6 <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001572:	f7fe ff9b 	bl	80004ac <HAL_GetTick>
 8001576:	4b07      	ldr	r3, [pc, #28]	; (8001594 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8001578:	1bc0      	subs	r0, r0, r7
 800157a:	4298      	cmp	r0, r3
 800157c:	d9f5      	bls.n	800156a <HAL_RCCEx_PeriphCLKConfig+0xea>
 800157e:	e7db      	b.n	8001538 <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8001580:	40021000 	.word	0x40021000
 8001584:	40007000 	.word	0x40007000
 8001588:	fffffcff 	.word	0xfffffcff
 800158c:	efffffff 	.word	0xefffffff
 8001590:	fffeffff 	.word	0xfffeffff
 8001594:	00001388 	.word	0x00001388

08001598 <SPI_WaitFifoStateUntilTimeout.part.1>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001598:	21e0      	movs	r1, #224	; 0xe0
 800159a:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800159c:	b510      	push	{r4, lr}
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800159e:	685a      	ldr	r2, [r3, #4]
 80015a0:	438a      	bics	r2, r1
 80015a2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80015a4:	2282      	movs	r2, #130	; 0x82
 80015a6:	6841      	ldr	r1, [r0, #4]
 80015a8:	0052      	lsls	r2, r2, #1
 80015aa:	4291      	cmp	r1, r2
 80015ac:	d10c      	bne.n	80015c8 <SPI_WaitFifoStateUntilTimeout.part.1+0x30>
 80015ae:	2180      	movs	r1, #128	; 0x80
 80015b0:	6882      	ldr	r2, [r0, #8]
 80015b2:	0209      	lsls	r1, r1, #8
 80015b4:	428a      	cmp	r2, r1
 80015b6:	d003      	beq.n	80015c0 <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80015b8:	2180      	movs	r1, #128	; 0x80
 80015ba:	00c9      	lsls	r1, r1, #3
 80015bc:	428a      	cmp	r2, r1
 80015be:	d103      	bne.n	80015c8 <SPI_WaitFifoStateUntilTimeout.part.1+0x30>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80015c0:	2140      	movs	r1, #64	; 0x40
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	438a      	bics	r2, r1
 80015c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80015c8:	2180      	movs	r1, #128	; 0x80
 80015ca:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80015cc:	0189      	lsls	r1, r1, #6
 80015ce:	428a      	cmp	r2, r1
 80015d0:	d106      	bne.n	80015e0 <SPI_WaitFifoStateUntilTimeout.part.1+0x48>
        {
          SPI_RESET_CRC(hspi);
 80015d2:	6819      	ldr	r1, [r3, #0]
 80015d4:	4c07      	ldr	r4, [pc, #28]	; (80015f4 <SPI_WaitFifoStateUntilTimeout.part.1+0x5c>)
 80015d6:	4021      	ands	r1, r4
 80015d8:	6019      	str	r1, [r3, #0]
 80015da:	6819      	ldr	r1, [r3, #0]
 80015dc:	430a      	orrs	r2, r1
 80015de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80015e0:	0003      	movs	r3, r0
 80015e2:	2201      	movs	r2, #1
 80015e4:	335d      	adds	r3, #93	; 0x5d
 80015e6:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80015e8:	2300      	movs	r3, #0
 80015ea:	305c      	adds	r0, #92	; 0x5c
 80015ec:	7003      	strb	r3, [r0, #0]
      }
    }
  }

  return HAL_OK;
}
 80015ee:	2003      	movs	r0, #3
 80015f0:	bd10      	pop	{r4, pc}
 80015f2:	46c0      	nop			; (mov r8, r8)
 80015f4:	ffffdfff 	.word	0xffffdfff

080015f8 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80015f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015fa:	0004      	movs	r4, r0
 80015fc:	000d      	movs	r5, r1
 80015fe:	0017      	movs	r7, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001600:	2680      	movs	r6, #128	; 0x80
 8001602:	6823      	ldr	r3, [r4, #0]
 8001604:	6898      	ldr	r0, [r3, #8]
 8001606:	4030      	ands	r0, r6
 8001608:	d009      	beq.n	800161e <SPI_WaitFlagStateUntilTimeout.constprop.9+0x26>
    if (Timeout != HAL_MAX_DELAY)
 800160a:	1c6a      	adds	r2, r5, #1
 800160c:	d0fa      	beq.n	8001604 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800160e:	f7fe ff4d 	bl	80004ac <HAL_GetTick>
 8001612:	1bc0      	subs	r0, r0, r7
 8001614:	4285      	cmp	r5, r0
 8001616:	d8f4      	bhi.n	8001602 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xa>
 8001618:	0020      	movs	r0, r4
 800161a:	f7ff ffbd 	bl	8001598 <SPI_WaitFifoStateUntilTimeout.part.1>
}
 800161e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001620 <SPI_WaitFifoStateUntilTimeout.constprop.10>:
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8001620:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001622:	27c0      	movs	r7, #192	; 0xc0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8001624:	0005      	movs	r5, r0
 8001626:	000c      	movs	r4, r1
 8001628:	0016      	movs	r6, r2
 800162a:	9301      	str	r3, [sp, #4]
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800162c:	00ff      	lsls	r7, r7, #3
  while ((hspi->Instance->SR & Fifo) != State)
 800162e:	682b      	ldr	r3, [r5, #0]
 8001630:	6898      	ldr	r0, [r3, #8]
 8001632:	4020      	ands	r0, r4
 8001634:	d00d      	beq.n	8001652 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x32>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001636:	42bc      	cmp	r4, r7
 8001638:	d100      	bne.n	800163c <SPI_WaitFifoStateUntilTimeout.constprop.10+0x1c>
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800163a:	7b1a      	ldrb	r2, [r3, #12]
    if (Timeout != HAL_MAX_DELAY)
 800163c:	1c72      	adds	r2, r6, #1
 800163e:	d0f7      	beq.n	8001630 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x10>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001640:	f7fe ff34 	bl	80004ac <HAL_GetTick>
 8001644:	9b01      	ldr	r3, [sp, #4]
 8001646:	1ac0      	subs	r0, r0, r3
 8001648:	4286      	cmp	r6, r0
 800164a:	d8f0      	bhi.n	800162e <SPI_WaitFifoStateUntilTimeout.constprop.10+0xe>
 800164c:	0028      	movs	r0, r5
 800164e:	f7ff ffa3 	bl	8001598 <SPI_WaitFifoStateUntilTimeout.part.1>
}
 8001652:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08001654 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001654:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001656:	0013      	movs	r3, r2
{
 8001658:	000d      	movs	r5, r1
 800165a:	0016      	movs	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800165c:	000a      	movs	r2, r1
 800165e:	21c0      	movs	r1, #192	; 0xc0
 8001660:	0149      	lsls	r1, r1, #5
{
 8001662:	0004      	movs	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001664:	f7ff ffdc 	bl	8001620 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 8001668:	2800      	cmp	r0, #0
 800166a:	d005      	beq.n	8001678 <SPI_EndRxTxTransaction+0x24>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800166c:	2320      	movs	r3, #32
 800166e:	6e22      	ldr	r2, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 8001670:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001672:	4313      	orrs	r3, r2
 8001674:	6623      	str	r3, [r4, #96]	; 0x60
 8001676:	e00f      	b.n	8001698 <SPI_EndRxTxTransaction+0x44>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001678:	0032      	movs	r2, r6
 800167a:	0029      	movs	r1, r5
 800167c:	0020      	movs	r0, r4
 800167e:	f7ff ffbb 	bl	80015f8 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8001682:	2800      	cmp	r0, #0
 8001684:	d1f2      	bne.n	800166c <SPI_EndRxTxTransaction+0x18>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001686:	21c0      	movs	r1, #192	; 0xc0
 8001688:	0033      	movs	r3, r6
 800168a:	002a      	movs	r2, r5
 800168c:	00c9      	lsls	r1, r1, #3
 800168e:	0020      	movs	r0, r4
 8001690:	f7ff ffc6 	bl	8001620 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 8001694:	2800      	cmp	r0, #0
 8001696:	d1e9      	bne.n	800166c <SPI_EndRxTxTransaction+0x18>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8001698:	bd70      	pop	{r4, r5, r6, pc}
	...

0800169c <HAL_SPI_Init>:
{
 800169c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800169e:	0004      	movs	r4, r0
    return HAL_ERROR;
 80016a0:	2001      	movs	r0, #1
  if (hspi == NULL)
 80016a2:	2c00      	cmp	r4, #0
 80016a4:	d04b      	beq.n	800173e <HAL_SPI_Init+0xa2>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016a6:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 80016a8:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016aa:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80016ac:	355d      	adds	r5, #93	; 0x5d
 80016ae:	782b      	ldrb	r3, [r5, #0]
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d105      	bne.n	80016c2 <HAL_SPI_Init+0x26>
    hspi->Lock = HAL_UNLOCKED;
 80016b6:	0022      	movs	r2, r4
 80016b8:	325c      	adds	r2, #92	; 0x5c
 80016ba:	7013      	strb	r3, [r2, #0]
    HAL_SPI_MspInit(hspi);
 80016bc:	0020      	movs	r0, r4
 80016be:	f003 faf9 	bl	8004cb4 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80016c2:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80016c4:	2240      	movs	r2, #64	; 0x40
 80016c6:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80016c8:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 80016ca:	680b      	ldr	r3, [r1, #0]
 80016cc:	2000      	movs	r0, #0
 80016ce:	4393      	bics	r3, r2
 80016d0:	600b      	str	r3, [r1, #0]
 80016d2:	23e0      	movs	r3, #224	; 0xe0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80016d4:	68e2      	ldr	r2, [r4, #12]
 80016d6:	00db      	lsls	r3, r3, #3
 80016d8:	429a      	cmp	r2, r3
 80016da:	d931      	bls.n	8001740 <HAL_SPI_Init+0xa4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80016dc:	26f0      	movs	r6, #240	; 0xf0
 80016de:	0136      	lsls	r6, r6, #4
 80016e0:	42b2      	cmp	r2, r6
 80016e2:	d133      	bne.n	800174c <HAL_SPI_Init+0xb0>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80016e4:	0006      	movs	r6, r0
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80016e6:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80016e8:	2800      	cmp	r0, #0
 80016ea:	d103      	bne.n	80016f4 <HAL_SPI_Init+0x58>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d92f      	bls.n	8001750 <HAL_SPI_Init+0xb4>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80016f0:	2302      	movs	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80016f2:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80016f4:	68a7      	ldr	r7, [r4, #8]
 80016f6:	6863      	ldr	r3, [r4, #4]
 80016f8:	69a0      	ldr	r0, [r4, #24]
 80016fa:	433b      	orrs	r3, r7
 80016fc:	6927      	ldr	r7, [r4, #16]
 80016fe:	433b      	orrs	r3, r7
 8001700:	6967      	ldr	r7, [r4, #20]
 8001702:	433b      	orrs	r3, r7
 8001704:	69e7      	ldr	r7, [r4, #28]
 8001706:	433b      	orrs	r3, r7
 8001708:	6a27      	ldr	r7, [r4, #32]
 800170a:	433b      	orrs	r3, r7
 800170c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800170e:	433b      	orrs	r3, r7
 8001710:	2780      	movs	r7, #128	; 0x80
 8001712:	00bf      	lsls	r7, r7, #2
 8001714:	4007      	ands	r7, r0
 8001716:	433b      	orrs	r3, r7
 8001718:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800171a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800171c:	0c00      	lsrs	r0, r0, #16
 800171e:	431a      	orrs	r2, r3
 8001720:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001722:	431a      	orrs	r2, r3
 8001724:	2304      	movs	r3, #4
 8001726:	4018      	ands	r0, r3
 8001728:	4310      	orrs	r0, r2
 800172a:	4306      	orrs	r6, r0
 800172c:	604e      	str	r6, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800172e:	69cb      	ldr	r3, [r1, #28]
 8001730:	4a08      	ldr	r2, [pc, #32]	; (8001754 <HAL_SPI_Init+0xb8>)
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001732:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001734:	4013      	ands	r3, r2
 8001736:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001738:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800173a:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800173c:	702b      	strb	r3, [r5, #0]
}
 800173e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001740:	2680      	movs	r6, #128	; 0x80
 8001742:	0176      	lsls	r6, r6, #5
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001744:	429a      	cmp	r2, r3
 8001746:	d0ce      	beq.n	80016e6 <HAL_SPI_Init+0x4a>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001748:	62a0      	str	r0, [r4, #40]	; 0x28
 800174a:	e7cc      	b.n	80016e6 <HAL_SPI_Init+0x4a>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800174c:	0006      	movs	r6, r0
 800174e:	e7fb      	b.n	8001748 <HAL_SPI_Init+0xac>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001750:	2301      	movs	r3, #1
 8001752:	e7ce      	b.n	80016f2 <HAL_SPI_Init+0x56>
 8001754:	fffff7ff 	.word	0xfffff7ff

08001758 <HAL_SPI_TransmitReceive>:
{
 8001758:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800175a:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 800175c:	0003      	movs	r3, r0
{
 800175e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hspi);
 8001760:	335c      	adds	r3, #92	; 0x5c
 8001762:	781a      	ldrb	r2, [r3, #0]
{
 8001764:	0004      	movs	r4, r0
 8001766:	000f      	movs	r7, r1
  __HAL_LOCK(hspi);
 8001768:	2502      	movs	r5, #2
 800176a:	2a01      	cmp	r2, #1
 800176c:	d100      	bne.n	8001770 <HAL_SPI_TransmitReceive+0x18>
 800176e:	e0ac      	b.n	80018ca <HAL_SPI_TransmitReceive+0x172>
 8001770:	2201      	movs	r2, #1
 8001772:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001774:	f7fe fe9a 	bl	80004ac <HAL_GetTick>
  tmp_state           = hspi->State;
 8001778:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 800177a:	9000      	str	r0, [sp, #0]
  tmp_state           = hspi->State;
 800177c:	335d      	adds	r3, #93	; 0x5d
 800177e:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001780:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8001782:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001784:	2b01      	cmp	r3, #1
 8001786:	d00b      	beq.n	80017a0 <HAL_SPI_TransmitReceive+0x48>
 8001788:	2282      	movs	r2, #130	; 0x82
 800178a:	0052      	lsls	r2, r2, #1
 800178c:	4291      	cmp	r1, r2
 800178e:	d000      	beq.n	8001792 <HAL_SPI_TransmitReceive+0x3a>
 8001790:	e094      	b.n	80018bc <HAL_SPI_TransmitReceive+0x164>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001792:	68a2      	ldr	r2, [r4, #8]
 8001794:	2a00      	cmp	r2, #0
 8001796:	d000      	beq.n	800179a <HAL_SPI_TransmitReceive+0x42>
 8001798:	e090      	b.n	80018bc <HAL_SPI_TransmitReceive+0x164>
 800179a:	2b04      	cmp	r3, #4
 800179c:	d000      	beq.n	80017a0 <HAL_SPI_TransmitReceive+0x48>
 800179e:	e08d      	b.n	80018bc <HAL_SPI_TransmitReceive+0x164>
    errorcode = HAL_ERROR;
 80017a0:	2501      	movs	r5, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80017a2:	2f00      	cmp	r7, #0
 80017a4:	d100      	bne.n	80017a8 <HAL_SPI_TransmitReceive+0x50>
 80017a6:	e089      	b.n	80018bc <HAL_SPI_TransmitReceive+0x164>
 80017a8:	9b01      	ldr	r3, [sp, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d100      	bne.n	80017b0 <HAL_SPI_TransmitReceive+0x58>
 80017ae:	e085      	b.n	80018bc <HAL_SPI_TransmitReceive+0x164>
 80017b0:	2e00      	cmp	r6, #0
 80017b2:	d100      	bne.n	80017b6 <HAL_SPI_TransmitReceive+0x5e>
 80017b4:	e082      	b.n	80018bc <HAL_SPI_TransmitReceive+0x164>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80017b6:	0023      	movs	r3, r4
 80017b8:	335d      	adds	r3, #93	; 0x5d
 80017ba:	781a      	ldrb	r2, [r3, #0]
 80017bc:	2a04      	cmp	r2, #4
 80017be:	d001      	beq.n	80017c4 <HAL_SPI_TransmitReceive+0x6c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80017c0:	2205      	movs	r2, #5
 80017c2:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80017c4:	9a01      	ldr	r2, [sp, #4]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80017c6:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80017c8:	6422      	str	r2, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 80017ca:	0022      	movs	r2, r4
 80017cc:	3208      	adds	r2, #8
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80017ce:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 80017d0:	87d6      	strh	r6, [r2, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80017d2:	1da2      	adds	r2, r4, #6
 80017d4:	87d6      	strh	r6, [r2, #62]	; 0x3e
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80017d6:	22e0      	movs	r2, #224	; 0xe0
 80017d8:	68e0      	ldr	r0, [r4, #12]
  hspi->RxISR       = NULL;
 80017da:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80017dc:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80017de:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 80017e0:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80017e2:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80017e4:	00d2      	lsls	r2, r2, #3
 80017e6:	6823      	ldr	r3, [r4, #0]
 80017e8:	4290      	cmp	r0, r2
 80017ea:	d801      	bhi.n	80017f0 <HAL_SPI_TransmitReceive+0x98>
 80017ec:	2e01      	cmp	r6, #1
 80017ee:	d931      	bls.n	8001854 <HAL_SPI_TransmitReceive+0xfc>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80017f0:	685a      	ldr	r2, [r3, #4]
 80017f2:	4d71      	ldr	r5, [pc, #452]	; (80019b8 <HAL_SPI_TransmitReceive+0x260>)
 80017f4:	402a      	ands	r2, r5
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80017f6:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80017f8:	2240      	movs	r2, #64	; 0x40
 80017fa:	6823      	ldr	r3, [r4, #0]
 80017fc:	681d      	ldr	r5, [r3, #0]
 80017fe:	4215      	tst	r5, r2
 8001800:	d102      	bne.n	8001808 <HAL_SPI_TransmitReceive+0xb0>
    __HAL_SPI_ENABLE(hspi);
 8001802:	681d      	ldr	r5, [r3, #0]
 8001804:	432a      	orrs	r2, r5
 8001806:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001808:	22e0      	movs	r2, #224	; 0xe0
 800180a:	00d2      	lsls	r2, r2, #3
 800180c:	4290      	cmp	r0, r2
 800180e:	d95e      	bls.n	80018ce <HAL_SPI_TransmitReceive+0x176>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001810:	2900      	cmp	r1, #0
 8001812:	d001      	beq.n	8001818 <HAL_SPI_TransmitReceive+0xc0>
 8001814:	2e01      	cmp	r6, #1
 8001816:	d107      	bne.n	8001828 <HAL_SPI_TransmitReceive+0xd0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001818:	883a      	ldrh	r2, [r7, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800181a:	3702      	adds	r7, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800181c:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800181e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001820:	63a7      	str	r7, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8001822:	3b01      	subs	r3, #1
 8001824:	b29b      	uxth	r3, r3
 8001826:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001828:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800182a:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800182c:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800182e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001830:	2b00      	cmp	r3, #0
 8001832:	d114      	bne.n	800185e <HAL_SPI_TransmitReceive+0x106>
 8001834:	0023      	movs	r3, r4
 8001836:	3308      	adds	r3, #8
 8001838:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800183a:	2b00      	cmp	r3, #0
 800183c:	d10f      	bne.n	800185e <HAL_SPI_TransmitReceive+0x106>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800183e:	9a00      	ldr	r2, [sp, #0]
 8001840:	9908      	ldr	r1, [sp, #32]
 8001842:	0020      	movs	r0, r4
 8001844:	f7ff ff06 	bl	8001654 <SPI_EndRxTxTransaction>
 8001848:	1e05      	subs	r5, r0, #0
 800184a:	d037      	beq.n	80018bc <HAL_SPI_TransmitReceive+0x164>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800184c:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 800184e:	2501      	movs	r5, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001850:	6623      	str	r3, [r4, #96]	; 0x60
 8001852:	e033      	b.n	80018bc <HAL_SPI_TransmitReceive+0x164>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001854:	2280      	movs	r2, #128	; 0x80
 8001856:	685d      	ldr	r5, [r3, #4]
 8001858:	0152      	lsls	r2, r2, #5
 800185a:	432a      	orrs	r2, r5
 800185c:	e7cb      	b.n	80017f6 <HAL_SPI_TransmitReceive+0x9e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800185e:	6822      	ldr	r2, [r4, #0]
 8001860:	6893      	ldr	r3, [r2, #8]
 8001862:	423b      	tst	r3, r7
 8001864:	d00e      	beq.n	8001884 <HAL_SPI_TransmitReceive+0x12c>
 8001866:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001868:	2b00      	cmp	r3, #0
 800186a:	d00b      	beq.n	8001884 <HAL_SPI_TransmitReceive+0x12c>
 800186c:	2d01      	cmp	r5, #1
 800186e:	d109      	bne.n	8001884 <HAL_SPI_TransmitReceive+0x12c>
        txallowed = 0U;
 8001870:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001872:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001874:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001876:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001878:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800187a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800187c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800187e:	3b01      	subs	r3, #1
 8001880:	b29b      	uxth	r3, r3
 8001882:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001884:	6893      	ldr	r3, [r2, #8]
 8001886:	4233      	tst	r3, r6
 8001888:	d00e      	beq.n	80018a8 <HAL_SPI_TransmitReceive+0x150>
 800188a:	0021      	movs	r1, r4
 800188c:	3108      	adds	r1, #8
 800188e:	8fcb      	ldrh	r3, [r1, #62]	; 0x3e
 8001890:	2b00      	cmp	r3, #0
 8001892:	d009      	beq.n	80018a8 <HAL_SPI_TransmitReceive+0x150>
        txallowed = 1U;
 8001894:	0035      	movs	r5, r6
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001896:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001898:	68d2      	ldr	r2, [r2, #12]
 800189a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800189c:	3302      	adds	r3, #2
 800189e:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 80018a0:	8fcb      	ldrh	r3, [r1, #62]	; 0x3e
 80018a2:	3b01      	subs	r3, #1
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	87cb      	strh	r3, [r1, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80018a8:	f7fe fe00 	bl	80004ac <HAL_GetTick>
 80018ac:	9b00      	ldr	r3, [sp, #0]
 80018ae:	1ac0      	subs	r0, r0, r3
 80018b0:	9b08      	ldr	r3, [sp, #32]
 80018b2:	4283      	cmp	r3, r0
 80018b4:	d8bb      	bhi.n	800182e <HAL_SPI_TransmitReceive+0xd6>
 80018b6:	3301      	adds	r3, #1
 80018b8:	d0b9      	beq.n	800182e <HAL_SPI_TransmitReceive+0xd6>
        errorcode = HAL_TIMEOUT;
 80018ba:	2503      	movs	r5, #3
  hspi->State = HAL_SPI_STATE_READY;
 80018bc:	0023      	movs	r3, r4
 80018be:	2201      	movs	r2, #1
 80018c0:	335d      	adds	r3, #93	; 0x5d
 80018c2:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 80018c4:	2300      	movs	r3, #0
 80018c6:	345c      	adds	r4, #92	; 0x5c
 80018c8:	7023      	strb	r3, [r4, #0]
}
 80018ca:	0028      	movs	r0, r5
 80018cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80018ce:	2900      	cmp	r1, #0
 80018d0:	d001      	beq.n	80018d6 <HAL_SPI_TransmitReceive+0x17e>
 80018d2:	2e01      	cmp	r6, #1
 80018d4:	d10a      	bne.n	80018ec <HAL_SPI_TransmitReceive+0x194>
      if (hspi->TxXferCount > 1U)
 80018d6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80018d8:	2a01      	cmp	r2, #1
 80018da:	d951      	bls.n	8001980 <HAL_SPI_TransmitReceive+0x228>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80018dc:	883a      	ldrh	r2, [r7, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80018de:	3702      	adds	r7, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80018e0:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 80018e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80018e4:	63a7      	str	r7, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80018e6:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80018ec:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80018ee:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80018f0:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80018f2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d105      	bne.n	8001904 <HAL_SPI_TransmitReceive+0x1ac>
 80018f8:	0023      	movs	r3, r4
 80018fa:	3308      	adds	r3, #8
 80018fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d100      	bne.n	8001904 <HAL_SPI_TransmitReceive+0x1ac>
 8001902:	e79c      	b.n	800183e <HAL_SPI_TransmitReceive+0xe6>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001904:	6822      	ldr	r2, [r4, #0]
 8001906:	6893      	ldr	r3, [r2, #8]
 8001908:	423b      	tst	r3, r7
 800190a:	d011      	beq.n	8001930 <HAL_SPI_TransmitReceive+0x1d8>
 800190c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800190e:	2b00      	cmp	r3, #0
 8001910:	d00e      	beq.n	8001930 <HAL_SPI_TransmitReceive+0x1d8>
 8001912:	2d01      	cmp	r5, #1
 8001914:	d10c      	bne.n	8001930 <HAL_SPI_TransmitReceive+0x1d8>
        if (hspi->TxXferCount > 1U)
 8001916:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8001918:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800191a:	2901      	cmp	r1, #1
 800191c:	d938      	bls.n	8001990 <HAL_SPI_TransmitReceive+0x238>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800191e:	8819      	ldrh	r1, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001920:	3302      	adds	r3, #2
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001922:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001924:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8001926:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001928:	3b02      	subs	r3, #2
        txallowed = 0U;
 800192a:	2500      	movs	r5, #0
          hspi->TxXferCount--;
 800192c:	b29b      	uxth	r3, r3
 800192e:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001930:	6821      	ldr	r1, [r4, #0]
 8001932:	688b      	ldr	r3, [r1, #8]
 8001934:	4233      	tst	r3, r6
 8001936:	d019      	beq.n	800196c <HAL_SPI_TransmitReceive+0x214>
 8001938:	0023      	movs	r3, r4
 800193a:	3308      	adds	r3, #8
 800193c:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 800193e:	2a00      	cmp	r2, #0
 8001940:	d014      	beq.n	800196c <HAL_SPI_TransmitReceive+0x214>
        if (hspi->RxXferCount > 1U)
 8001942:	8fd8      	ldrh	r0, [r3, #62]	; 0x3e
 8001944:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001946:	2801      	cmp	r0, #1
 8001948:	d92a      	bls.n	80019a0 <HAL_SPI_TransmitReceive+0x248>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800194a:	68c8      	ldr	r0, [r1, #12]
        txallowed = 1U;
 800194c:	0035      	movs	r5, r6
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800194e:	8010      	strh	r0, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8001950:	3202      	adds	r2, #2
 8001952:	6422      	str	r2, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8001954:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 8001956:	3a02      	subs	r2, #2
 8001958:	b292      	uxth	r2, r2
 800195a:	87da      	strh	r2, [r3, #62]	; 0x3e
          if (hspi->RxXferCount <= 1U)
 800195c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800195e:	2b01      	cmp	r3, #1
 8001960:	d804      	bhi.n	800196c <HAL_SPI_TransmitReceive+0x214>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001962:	2380      	movs	r3, #128	; 0x80
 8001964:	684a      	ldr	r2, [r1, #4]
 8001966:	015b      	lsls	r3, r3, #5
 8001968:	4313      	orrs	r3, r2
 800196a:	604b      	str	r3, [r1, #4]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800196c:	f7fe fd9e 	bl	80004ac <HAL_GetTick>
 8001970:	9b00      	ldr	r3, [sp, #0]
 8001972:	1ac0      	subs	r0, r0, r3
 8001974:	9b08      	ldr	r3, [sp, #32]
 8001976:	4283      	cmp	r3, r0
 8001978:	d8bb      	bhi.n	80018f2 <HAL_SPI_TransmitReceive+0x19a>
 800197a:	3301      	adds	r3, #1
 800197c:	d0b9      	beq.n	80018f2 <HAL_SPI_TransmitReceive+0x19a>
 800197e:	e79c      	b.n	80018ba <HAL_SPI_TransmitReceive+0x162>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001980:	783a      	ldrb	r2, [r7, #0]
 8001982:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8001984:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001986:	3301      	adds	r3, #1
 8001988:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800198a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800198c:	3b01      	subs	r3, #1
 800198e:	e7ab      	b.n	80018e8 <HAL_SPI_TransmitReceive+0x190>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8001994:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001996:	3301      	adds	r3, #1
 8001998:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800199a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800199c:	3b01      	subs	r3, #1
 800199e:	e7c4      	b.n	800192a <HAL_SPI_TransmitReceive+0x1d2>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80019a0:	7b09      	ldrb	r1, [r1, #12]
        txallowed = 1U;
 80019a2:	0035      	movs	r5, r6
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80019a4:	7011      	strb	r1, [r2, #0]
          hspi->pRxBuffPtr++;
 80019a6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80019a8:	3201      	adds	r2, #1
 80019aa:	6422      	str	r2, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 80019ac:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 80019ae:	3a01      	subs	r2, #1
 80019b0:	b292      	uxth	r2, r2
 80019b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80019b4:	e7da      	b.n	800196c <HAL_SPI_TransmitReceive+0x214>
 80019b6:	46c0      	nop			; (mov r8, r8)
 80019b8:	ffffefff 	.word	0xffffefff

080019bc <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019bc:	2201      	movs	r2, #1
 80019be:	6a03      	ldr	r3, [r0, #32]
{
 80019c0:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019c2:	4393      	bics	r3, r2
 80019c4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019c6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019c8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80019ca:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80019cc:	3272      	adds	r2, #114	; 0x72
 80019ce:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80019d0:	680a      	ldr	r2, [r1, #0]
 80019d2:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80019d4:	2202      	movs	r2, #2
 80019d6:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80019d8:	688a      	ldr	r2, [r1, #8]
 80019da:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80019dc:	4a14      	ldr	r2, [pc, #80]	; (8001a30 <TIM_OC1_SetConfig+0x74>)
 80019de:	4290      	cmp	r0, r2
 80019e0:	d008      	beq.n	80019f4 <TIM_OC1_SetConfig+0x38>
 80019e2:	4e14      	ldr	r6, [pc, #80]	; (8001a34 <TIM_OC1_SetConfig+0x78>)
 80019e4:	42b0      	cmp	r0, r6
 80019e6:	d005      	beq.n	80019f4 <TIM_OC1_SetConfig+0x38>
 80019e8:	4e13      	ldr	r6, [pc, #76]	; (8001a38 <TIM_OC1_SetConfig+0x7c>)
 80019ea:	42b0      	cmp	r0, r6
 80019ec:	d002      	beq.n	80019f4 <TIM_OC1_SetConfig+0x38>
 80019ee:	4e13      	ldr	r6, [pc, #76]	; (8001a3c <TIM_OC1_SetConfig+0x80>)
 80019f0:	42b0      	cmp	r0, r6
 80019f2:	d116      	bne.n	8001a22 <TIM_OC1_SetConfig+0x66>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80019f4:	2608      	movs	r6, #8
 80019f6:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80019f8:	68ce      	ldr	r6, [r1, #12]
 80019fa:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80019fc:	2604      	movs	r6, #4
 80019fe:	43b3      	bics	r3, r6
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a00:	4290      	cmp	r0, r2
 8001a02:	d008      	beq.n	8001a16 <TIM_OC1_SetConfig+0x5a>
 8001a04:	4a0b      	ldr	r2, [pc, #44]	; (8001a34 <TIM_OC1_SetConfig+0x78>)
 8001a06:	4290      	cmp	r0, r2
 8001a08:	d005      	beq.n	8001a16 <TIM_OC1_SetConfig+0x5a>
 8001a0a:	4a0b      	ldr	r2, [pc, #44]	; (8001a38 <TIM_OC1_SetConfig+0x7c>)
 8001a0c:	4290      	cmp	r0, r2
 8001a0e:	d002      	beq.n	8001a16 <TIM_OC1_SetConfig+0x5a>
 8001a10:	4a0a      	ldr	r2, [pc, #40]	; (8001a3c <TIM_OC1_SetConfig+0x80>)
 8001a12:	4290      	cmp	r0, r2
 8001a14:	d105      	bne.n	8001a22 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001a16:	4a0a      	ldr	r2, [pc, #40]	; (8001a40 <TIM_OC1_SetConfig+0x84>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a18:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001a1a:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a1c:	694c      	ldr	r4, [r1, #20]
 8001a1e:	4334      	orrs	r4, r6
 8001a20:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001a22:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001a24:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001a26:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001a28:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a2a:	6203      	str	r3, [r0, #32]
}
 8001a2c:	bd70      	pop	{r4, r5, r6, pc}
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	40012c00 	.word	0x40012c00
 8001a34:	40014000 	.word	0x40014000
 8001a38:	40014400 	.word	0x40014400
 8001a3c:	40014800 	.word	0x40014800
 8001a40:	fffffcff 	.word	0xfffffcff

08001a44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001a44:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001a46:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001a48:	6a03      	ldr	r3, [r0, #32]
 8001a4a:	4a17      	ldr	r2, [pc, #92]	; (8001aa8 <TIM_OC3_SetConfig+0x64>)
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001a50:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001a52:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8001a54:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001a56:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a58:	680d      	ldr	r5, [r1, #0]
 8001a5a:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001a5c:	4d13      	ldr	r5, [pc, #76]	; (8001aac <TIM_OC3_SetConfig+0x68>)
 8001a5e:	402b      	ands	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001a60:	688d      	ldr	r5, [r1, #8]
 8001a62:	022d      	lsls	r5, r5, #8
 8001a64:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001a66:	4d12      	ldr	r5, [pc, #72]	; (8001ab0 <TIM_OC3_SetConfig+0x6c>)
 8001a68:	42a8      	cmp	r0, r5
 8001a6a:	d10e      	bne.n	8001a8a <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001a6c:	4d11      	ldr	r5, [pc, #68]	; (8001ab4 <TIM_OC3_SetConfig+0x70>)
 8001a6e:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001a70:	68cb      	ldr	r3, [r1, #12]
 8001a72:	021b      	lsls	r3, r3, #8
 8001a74:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001a76:	4d10      	ldr	r5, [pc, #64]	; (8001ab8 <TIM_OC3_SetConfig+0x74>)
 8001a78:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001a7a:	4d10      	ldr	r5, [pc, #64]	; (8001abc <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a7c:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001a7e:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a80:	698a      	ldr	r2, [r1, #24]
 8001a82:	4332      	orrs	r2, r6
 8001a84:	0112      	lsls	r2, r2, #4
 8001a86:	432a      	orrs	r2, r5
 8001a88:	e008      	b.n	8001a9c <TIM_OC3_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a8a:	4d0d      	ldr	r5, [pc, #52]	; (8001ac0 <TIM_OC3_SetConfig+0x7c>)
 8001a8c:	42a8      	cmp	r0, r5
 8001a8e:	d0f4      	beq.n	8001a7a <TIM_OC3_SetConfig+0x36>
 8001a90:	4d0c      	ldr	r5, [pc, #48]	; (8001ac4 <TIM_OC3_SetConfig+0x80>)
 8001a92:	42a8      	cmp	r0, r5
 8001a94:	d0f1      	beq.n	8001a7a <TIM_OC3_SetConfig+0x36>
 8001a96:	4d0c      	ldr	r5, [pc, #48]	; (8001ac8 <TIM_OC3_SetConfig+0x84>)
 8001a98:	42a8      	cmp	r0, r5
 8001a9a:	d0ee      	beq.n	8001a7a <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a9c:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001a9e:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001aa0:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001aa2:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001aa4:	6203      	str	r3, [r0, #32]
}
 8001aa6:	bd70      	pop	{r4, r5, r6, pc}
 8001aa8:	fffffeff 	.word	0xfffffeff
 8001aac:	fffffdff 	.word	0xfffffdff
 8001ab0:	40012c00 	.word	0x40012c00
 8001ab4:	fffff7ff 	.word	0xfffff7ff
 8001ab8:	fffffbff 	.word	0xfffffbff
 8001abc:	ffffcfff 	.word	0xffffcfff
 8001ac0:	40014000 	.word	0x40014000
 8001ac4:	40014400 	.word	0x40014400
 8001ac8:	40014800 	.word	0x40014800

08001acc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001acc:	6a03      	ldr	r3, [r0, #32]
 8001ace:	4a14      	ldr	r2, [pc, #80]	; (8001b20 <TIM_OC4_SetConfig+0x54>)
{
 8001ad0:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ad6:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001ad8:	4c12      	ldr	r4, [pc, #72]	; (8001b24 <TIM_OC4_SetConfig+0x58>)
  tmpcr2 =  TIMx->CR2;
 8001ada:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8001adc:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001ade:	4025      	ands	r5, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ae0:	680c      	ldr	r4, [r1, #0]
 8001ae2:	0224      	lsls	r4, r4, #8
 8001ae4:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001ae6:	4c10      	ldr	r4, [pc, #64]	; (8001b28 <TIM_OC4_SetConfig+0x5c>)
 8001ae8:	4022      	ands	r2, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001aea:	688c      	ldr	r4, [r1, #8]
 8001aec:	0324      	lsls	r4, r4, #12
 8001aee:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001af0:	4c0e      	ldr	r4, [pc, #56]	; (8001b2c <TIM_OC4_SetConfig+0x60>)
 8001af2:	42a0      	cmp	r0, r4
 8001af4:	d008      	beq.n	8001b08 <TIM_OC4_SetConfig+0x3c>
 8001af6:	4c0e      	ldr	r4, [pc, #56]	; (8001b30 <TIM_OC4_SetConfig+0x64>)
 8001af8:	42a0      	cmp	r0, r4
 8001afa:	d005      	beq.n	8001b08 <TIM_OC4_SetConfig+0x3c>
 8001afc:	4c0d      	ldr	r4, [pc, #52]	; (8001b34 <TIM_OC4_SetConfig+0x68>)
 8001afe:	42a0      	cmp	r0, r4
 8001b00:	d002      	beq.n	8001b08 <TIM_OC4_SetConfig+0x3c>
 8001b02:	4c0d      	ldr	r4, [pc, #52]	; (8001b38 <TIM_OC4_SetConfig+0x6c>)
 8001b04:	42a0      	cmp	r0, r4
 8001b06:	d104      	bne.n	8001b12 <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001b08:	4c0c      	ldr	r4, [pc, #48]	; (8001b3c <TIM_OC4_SetConfig+0x70>)
 8001b0a:	4023      	ands	r3, r4

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001b0c:	694c      	ldr	r4, [r1, #20]
 8001b0e:	01a4      	lsls	r4, r4, #6
 8001b10:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b12:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001b14:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001b16:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001b18:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b1a:	6202      	str	r2, [r0, #32]
}
 8001b1c:	bd30      	pop	{r4, r5, pc}
 8001b1e:	46c0      	nop			; (mov r8, r8)
 8001b20:	ffffefff 	.word	0xffffefff
 8001b24:	ffff8cff 	.word	0xffff8cff
 8001b28:	ffffdfff 	.word	0xffffdfff
 8001b2c:	40012c00 	.word	0x40012c00
 8001b30:	40014000 	.word	0x40014000
 8001b34:	40014400 	.word	0x40014400
 8001b38:	40014800 	.word	0x40014800
 8001b3c:	ffffbfff 	.word	0xffffbfff

08001b40 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b40:	2201      	movs	r2, #1
 8001b42:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b44:	2007      	movs	r0, #7
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b46:	68d9      	ldr	r1, [r3, #12]
 8001b48:	4311      	orrs	r1, r2
 8001b4a:	60d9      	str	r1, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b4c:	6899      	ldr	r1, [r3, #8]
 8001b4e:	4001      	ands	r1, r0
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b50:	2906      	cmp	r1, #6
 8001b52:	d002      	beq.n	8001b5a <HAL_TIM_Base_Start_IT+0x1a>
    __HAL_TIM_ENABLE(htim);
 8001b54:	6819      	ldr	r1, [r3, #0]
 8001b56:	430a      	orrs	r2, r1
 8001b58:	601a      	str	r2, [r3, #0]
}
 8001b5a:	2000      	movs	r0, #0
 8001b5c:	4770      	bx	lr

08001b5e <HAL_TIM_OC_MspInit>:
 8001b5e:	4770      	bx	lr

08001b60 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b60:	4a20      	ldr	r2, [pc, #128]	; (8001be4 <TIM_Base_SetConfig+0x84>)
{
 8001b62:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8001b64:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b66:	4290      	cmp	r0, r2
 8001b68:	d006      	beq.n	8001b78 <TIM_Base_SetConfig+0x18>
 8001b6a:	2480      	movs	r4, #128	; 0x80
 8001b6c:	05e4      	lsls	r4, r4, #23
 8001b6e:	42a0      	cmp	r0, r4
 8001b70:	d002      	beq.n	8001b78 <TIM_Base_SetConfig+0x18>
 8001b72:	4c1d      	ldr	r4, [pc, #116]	; (8001be8 <TIM_Base_SetConfig+0x88>)
 8001b74:	42a0      	cmp	r0, r4
 8001b76:	d10c      	bne.n	8001b92 <TIM_Base_SetConfig+0x32>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b78:	2470      	movs	r4, #112	; 0x70
 8001b7a:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8001b7c:	684c      	ldr	r4, [r1, #4]
 8001b7e:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b80:	4290      	cmp	r0, r2
 8001b82:	d012      	beq.n	8001baa <TIM_Base_SetConfig+0x4a>
 8001b84:	2480      	movs	r4, #128	; 0x80
 8001b86:	05e4      	lsls	r4, r4, #23
 8001b88:	42a0      	cmp	r0, r4
 8001b8a:	d00e      	beq.n	8001baa <TIM_Base_SetConfig+0x4a>
 8001b8c:	4c16      	ldr	r4, [pc, #88]	; (8001be8 <TIM_Base_SetConfig+0x88>)
 8001b8e:	42a0      	cmp	r0, r4
 8001b90:	d00b      	beq.n	8001baa <TIM_Base_SetConfig+0x4a>
 8001b92:	4c16      	ldr	r4, [pc, #88]	; (8001bec <TIM_Base_SetConfig+0x8c>)
 8001b94:	42a0      	cmp	r0, r4
 8001b96:	d008      	beq.n	8001baa <TIM_Base_SetConfig+0x4a>
 8001b98:	4c15      	ldr	r4, [pc, #84]	; (8001bf0 <TIM_Base_SetConfig+0x90>)
 8001b9a:	42a0      	cmp	r0, r4
 8001b9c:	d005      	beq.n	8001baa <TIM_Base_SetConfig+0x4a>
 8001b9e:	4c15      	ldr	r4, [pc, #84]	; (8001bf4 <TIM_Base_SetConfig+0x94>)
 8001ba0:	42a0      	cmp	r0, r4
 8001ba2:	d002      	beq.n	8001baa <TIM_Base_SetConfig+0x4a>
 8001ba4:	4c14      	ldr	r4, [pc, #80]	; (8001bf8 <TIM_Base_SetConfig+0x98>)
 8001ba6:	42a0      	cmp	r0, r4
 8001ba8:	d103      	bne.n	8001bb2 <TIM_Base_SetConfig+0x52>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001baa:	4c14      	ldr	r4, [pc, #80]	; (8001bfc <TIM_Base_SetConfig+0x9c>)
 8001bac:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bae:	68cc      	ldr	r4, [r1, #12]
 8001bb0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001bb2:	2480      	movs	r4, #128	; 0x80
 8001bb4:	43a3      	bics	r3, r4
 8001bb6:	694c      	ldr	r4, [r1, #20]
 8001bb8:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 8001bba:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bbc:	688b      	ldr	r3, [r1, #8]
 8001bbe:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001bc0:	680b      	ldr	r3, [r1, #0]
 8001bc2:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bc4:	4290      	cmp	r0, r2
 8001bc6:	d008      	beq.n	8001bda <TIM_Base_SetConfig+0x7a>
 8001bc8:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <TIM_Base_SetConfig+0x90>)
 8001bca:	4298      	cmp	r0, r3
 8001bcc:	d005      	beq.n	8001bda <TIM_Base_SetConfig+0x7a>
 8001bce:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <TIM_Base_SetConfig+0x94>)
 8001bd0:	4298      	cmp	r0, r3
 8001bd2:	d002      	beq.n	8001bda <TIM_Base_SetConfig+0x7a>
 8001bd4:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <TIM_Base_SetConfig+0x98>)
 8001bd6:	4298      	cmp	r0, r3
 8001bd8:	d101      	bne.n	8001bde <TIM_Base_SetConfig+0x7e>
    TIMx->RCR = Structure->RepetitionCounter;
 8001bda:	690b      	ldr	r3, [r1, #16]
 8001bdc:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001bde:	2301      	movs	r3, #1
 8001be0:	6143      	str	r3, [r0, #20]
}
 8001be2:	bd10      	pop	{r4, pc}
 8001be4:	40012c00 	.word	0x40012c00
 8001be8:	40000400 	.word	0x40000400
 8001bec:	40002000 	.word	0x40002000
 8001bf0:	40014000 	.word	0x40014000
 8001bf4:	40014400 	.word	0x40014400
 8001bf8:	40014800 	.word	0x40014800
 8001bfc:	fffffcff 	.word	0xfffffcff

08001c00 <HAL_TIM_Base_Init>:
{
 8001c00:	b570      	push	{r4, r5, r6, lr}
 8001c02:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001c04:	2001      	movs	r0, #1
  if (htim == NULL)
 8001c06:	2c00      	cmp	r4, #0
 8001c08:	d014      	beq.n	8001c34 <HAL_TIM_Base_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001c0a:	0025      	movs	r5, r4
 8001c0c:	353d      	adds	r5, #61	; 0x3d
 8001c0e:	782b      	ldrb	r3, [r5, #0]
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d105      	bne.n	8001c22 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001c16:	0022      	movs	r2, r4
 8001c18:	323c      	adds	r2, #60	; 0x3c
 8001c1a:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8001c1c:	0020      	movs	r0, r4
 8001c1e:	f003 f87b 	bl	8004d18 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001c22:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c24:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001c26:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c28:	1d21      	adds	r1, r4, #4
 8001c2a:	f7ff ff99 	bl	8001b60 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001c2e:	2301      	movs	r3, #1
  return HAL_OK;
 8001c30:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001c32:	702b      	strb	r3, [r5, #0]
}
 8001c34:	bd70      	pop	{r4, r5, r6, pc}

08001c36 <HAL_TIM_OC_Init>:
{
 8001c36:	b570      	push	{r4, r5, r6, lr}
 8001c38:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001c3a:	2001      	movs	r0, #1
  if (htim == NULL)
 8001c3c:	2c00      	cmp	r4, #0
 8001c3e:	d014      	beq.n	8001c6a <HAL_TIM_OC_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001c40:	0025      	movs	r5, r4
 8001c42:	353d      	adds	r5, #61	; 0x3d
 8001c44:	782b      	ldrb	r3, [r5, #0]
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d105      	bne.n	8001c58 <HAL_TIM_OC_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001c4c:	0022      	movs	r2, r4
 8001c4e:	323c      	adds	r2, #60	; 0x3c
 8001c50:	7013      	strb	r3, [r2, #0]
    HAL_TIM_OC_MspInit(htim);
 8001c52:	0020      	movs	r0, r4
 8001c54:	f7ff ff83 	bl	8001b5e <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001c58:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001c5a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001c5c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001c5e:	1d21      	adds	r1, r4, #4
 8001c60:	f7ff ff7e 	bl	8001b60 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001c64:	2301      	movs	r3, #1
  return HAL_OK;
 8001c66:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001c68:	702b      	strb	r3, [r5, #0]
}
 8001c6a:	bd70      	pop	{r4, r5, r6, pc}

08001c6c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c6c:	2210      	movs	r2, #16
 8001c6e:	6a03      	ldr	r3, [r0, #32]
{
 8001c70:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c72:	4393      	bics	r3, r2
 8001c74:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001c76:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c78:	4d16      	ldr	r5, [pc, #88]	; (8001cd4 <TIM_OC2_SetConfig+0x68>)
  tmpcr2 =  TIMx->CR2;
 8001c7a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001c7c:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c7e:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c80:	680d      	ldr	r5, [r1, #0]
 8001c82:	022d      	lsls	r5, r5, #8
 8001c84:	432c      	orrs	r4, r5
  tmpccer &= ~TIM_CCER_CC2P;
 8001c86:	2520      	movs	r5, #32
 8001c88:	43aa      	bics	r2, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c8a:	688d      	ldr	r5, [r1, #8]
 8001c8c:	012d      	lsls	r5, r5, #4
 8001c8e:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001c90:	4d11      	ldr	r5, [pc, #68]	; (8001cd8 <TIM_OC2_SetConfig+0x6c>)
 8001c92:	42a8      	cmp	r0, r5
 8001c94:	d10f      	bne.n	8001cb6 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001c96:	2580      	movs	r5, #128	; 0x80
 8001c98:	43aa      	bics	r2, r5
 8001c9a:	0015      	movs	r5, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c9c:	68ca      	ldr	r2, [r1, #12]
 8001c9e:	0112      	lsls	r2, r2, #4
 8001ca0:	432a      	orrs	r2, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8001ca2:	2540      	movs	r5, #64	; 0x40
 8001ca4:	43aa      	bics	r2, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001ca6:	4d0d      	ldr	r5, [pc, #52]	; (8001cdc <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001ca8:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001caa:	401d      	ands	r5, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001cac:	698b      	ldr	r3, [r1, #24]
 8001cae:	4333      	orrs	r3, r6
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	432b      	orrs	r3, r5
 8001cb4:	e008      	b.n	8001cc8 <TIM_OC2_SetConfig+0x5c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cb6:	4d0a      	ldr	r5, [pc, #40]	; (8001ce0 <TIM_OC2_SetConfig+0x74>)
 8001cb8:	42a8      	cmp	r0, r5
 8001cba:	d0f4      	beq.n	8001ca6 <TIM_OC2_SetConfig+0x3a>
 8001cbc:	4d09      	ldr	r5, [pc, #36]	; (8001ce4 <TIM_OC2_SetConfig+0x78>)
 8001cbe:	42a8      	cmp	r0, r5
 8001cc0:	d0f1      	beq.n	8001ca6 <TIM_OC2_SetConfig+0x3a>
 8001cc2:	4d09      	ldr	r5, [pc, #36]	; (8001ce8 <TIM_OC2_SetConfig+0x7c>)
 8001cc4:	42a8      	cmp	r0, r5
 8001cc6:	d0ee      	beq.n	8001ca6 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8001cc8:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8001cca:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001ccc:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001cce:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001cd0:	6202      	str	r2, [r0, #32]
}
 8001cd2:	bd70      	pop	{r4, r5, r6, pc}
 8001cd4:	ffff8cff 	.word	0xffff8cff
 8001cd8:	40012c00 	.word	0x40012c00
 8001cdc:	fffff3ff 	.word	0xfffff3ff
 8001ce0:	40014000 	.word	0x40014000
 8001ce4:	40014400 	.word	0x40014400
 8001ce8:	40014800 	.word	0x40014800

08001cec <HAL_TIM_OC_ConfigChannel>:
{
 8001cec:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001cee:	0004      	movs	r4, r0
 8001cf0:	2602      	movs	r6, #2
 8001cf2:	343c      	adds	r4, #60	; 0x3c
 8001cf4:	7825      	ldrb	r5, [r4, #0]
{
 8001cf6:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001cf8:	0030      	movs	r0, r6
 8001cfa:	2d01      	cmp	r5, #1
 8001cfc:	d017      	beq.n	8001d2e <HAL_TIM_OC_ConfigChannel+0x42>
  htim->State = HAL_TIM_STATE_BUSY;
 8001cfe:	001d      	movs	r5, r3
  __HAL_LOCK(htim);
 8001d00:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001d02:	353d      	adds	r5, #61	; 0x3d
  __HAL_LOCK(htim);
 8001d04:	7020      	strb	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001d06:	702e      	strb	r6, [r5, #0]
  switch (Channel)
 8001d08:	2a0c      	cmp	r2, #12
 8001d0a:	d80c      	bhi.n	8001d26 <HAL_TIM_OC_ConfigChannel+0x3a>
 8001d0c:	0010      	movs	r0, r2
 8001d0e:	f7fe fa0d 	bl	800012c <__gnu_thumb1_case_uqi>
 8001d12:	0a07      	.short	0x0a07
 8001d14:	0a0f0a0a 	.word	0x0a0f0a0a
 8001d18:	0a130a0a 	.word	0x0a130a0a
 8001d1c:	0a0a      	.short	0x0a0a
 8001d1e:	17          	.byte	0x17
 8001d1f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001d20:	6818      	ldr	r0, [r3, #0]
 8001d22:	f7ff fe4b 	bl	80019bc <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001d26:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001d28:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001d2a:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8001d2c:	7020      	strb	r0, [r4, #0]
}
 8001d2e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001d30:	6818      	ldr	r0, [r3, #0]
 8001d32:	f7ff ff9b 	bl	8001c6c <TIM_OC2_SetConfig>
      break;
 8001d36:	e7f6      	b.n	8001d26 <HAL_TIM_OC_ConfigChannel+0x3a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d38:	6818      	ldr	r0, [r3, #0]
 8001d3a:	f7ff fe83 	bl	8001a44 <TIM_OC3_SetConfig>
      break;
 8001d3e:	e7f2      	b.n	8001d26 <HAL_TIM_OC_ConfigChannel+0x3a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001d40:	6818      	ldr	r0, [r3, #0]
 8001d42:	f7ff fec3 	bl	8001acc <TIM_OC4_SetConfig>
      break;
 8001d46:	e7ee      	b.n	8001d26 <HAL_TIM_OC_ConfigChannel+0x3a>

08001d48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d48:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d4a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d4c:	4d03      	ldr	r5, [pc, #12]	; (8001d5c <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d52:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d54:	4313      	orrs	r3, r2
 8001d56:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d58:	6083      	str	r3, [r0, #8]
}
 8001d5a:	bd30      	pop	{r4, r5, pc}
 8001d5c:	ffff00ff 	.word	0xffff00ff

08001d60 <HAL_TIM_ConfigClockSource>:
{
 8001d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001d62:	0005      	movs	r5, r0
 8001d64:	2302      	movs	r3, #2
 8001d66:	353c      	adds	r5, #60	; 0x3c
 8001d68:	782a      	ldrb	r2, [r5, #0]
{
 8001d6a:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	2a01      	cmp	r2, #1
 8001d70:	d016      	beq.n	8001da0 <HAL_TIM_ConfigClockSource+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 8001d72:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8001d74:	2701      	movs	r7, #1
  tmpsmcr = htim->Instance->SMCR;
 8001d76:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001d78:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8001d7a:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001d7c:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8001d7e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d80:	4a40      	ldr	r2, [pc, #256]	; (8001e84 <HAL_TIM_ConfigClockSource+0x124>)
 8001d82:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8001d84:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001d86:	680b      	ldr	r3, [r1, #0]
 8001d88:	2b40      	cmp	r3, #64	; 0x40
 8001d8a:	d065      	beq.n	8001e58 <HAL_TIM_ConfigClockSource+0xf8>
 8001d8c:	d814      	bhi.n	8001db8 <HAL_TIM_ConfigClockSource+0x58>
 8001d8e:	2b10      	cmp	r3, #16
 8001d90:	d00b      	beq.n	8001daa <HAL_TIM_ConfigClockSource+0x4a>
 8001d92:	d806      	bhi.n	8001da2 <HAL_TIM_ConfigClockSource+0x42>
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d008      	beq.n	8001daa <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_READY;
 8001d98:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001d9a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001d9c:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8001d9e:	7028      	strb	r0, [r5, #0]
}
 8001da0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8001da2:	2b20      	cmp	r3, #32
 8001da4:	d001      	beq.n	8001daa <HAL_TIM_ConfigClockSource+0x4a>
 8001da6:	2b30      	cmp	r3, #48	; 0x30
 8001da8:	d1f6      	bne.n	8001d98 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr &= ~TIM_SMCR_TS;
 8001daa:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8001dac:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001dae:	4391      	bics	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001db0:	3a69      	subs	r2, #105	; 0x69
 8001db2:	4313      	orrs	r3, r2
 8001db4:	430b      	orrs	r3, r1
 8001db6:	e01a      	b.n	8001dee <HAL_TIM_ConfigClockSource+0x8e>
  switch (sClockSourceConfig->ClockSource)
 8001db8:	2b60      	cmp	r3, #96	; 0x60
 8001dba:	d035      	beq.n	8001e28 <HAL_TIM_ConfigClockSource+0xc8>
 8001dbc:	d819      	bhi.n	8001df2 <HAL_TIM_ConfigClockSource+0x92>
 8001dbe:	2b50      	cmp	r3, #80	; 0x50
 8001dc0:	d1ea      	bne.n	8001d98 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001dc2:	684a      	ldr	r2, [r1, #4]
 8001dc4:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8001dc6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dc8:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001dca:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dcc:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001dce:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dd0:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001dd2:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001dd4:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001dd6:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001dd8:	240a      	movs	r4, #10
 8001dda:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8001ddc:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001dde:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001de0:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001de2:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8001de4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001de6:	4393      	bics	r3, r2
 8001de8:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001dea:	2357      	movs	r3, #87	; 0x57
 8001dec:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8001dee:	6083      	str	r3, [r0, #8]
 8001df0:	e7d2      	b.n	8001d98 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8001df2:	2b70      	cmp	r3, #112	; 0x70
 8001df4:	d00d      	beq.n	8001e12 <HAL_TIM_ConfigClockSource+0xb2>
 8001df6:	2280      	movs	r2, #128	; 0x80
 8001df8:	0192      	lsls	r2, r2, #6
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d1cc      	bne.n	8001d98 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8001dfe:	68cb      	ldr	r3, [r1, #12]
 8001e00:	684a      	ldr	r2, [r1, #4]
 8001e02:	6889      	ldr	r1, [r1, #8]
 8001e04:	f7ff ffa0 	bl	8001d48 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e08:	2380      	movs	r3, #128	; 0x80
 8001e0a:	6822      	ldr	r2, [r4, #0]
 8001e0c:	01db      	lsls	r3, r3, #7
 8001e0e:	6891      	ldr	r1, [r2, #8]
 8001e10:	e007      	b.n	8001e22 <HAL_TIM_ConfigClockSource+0xc2>
      TIM_ETR_SetConfig(htim->Instance,
 8001e12:	68cb      	ldr	r3, [r1, #12]
 8001e14:	684a      	ldr	r2, [r1, #4]
 8001e16:	6889      	ldr	r1, [r1, #8]
 8001e18:	f7ff ff96 	bl	8001d48 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e1c:	2377      	movs	r3, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8001e1e:	6822      	ldr	r2, [r4, #0]
 8001e20:	6891      	ldr	r1, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e22:	430b      	orrs	r3, r1
 8001e24:	6093      	str	r3, [r2, #8]
      break;
 8001e26:	e7b7      	b.n	8001d98 <HAL_TIM_ConfigClockSource+0x38>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e28:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e2a:	684b      	ldr	r3, [r1, #4]
 8001e2c:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e2e:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e30:	4f15      	ldr	r7, [pc, #84]	; (8001e88 <HAL_TIM_ConfigClockSource+0x128>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e32:	43a1      	bics	r1, r4
 8001e34:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e36:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001e38:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e3a:	403c      	ands	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001e3c:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e3e:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8001e40:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8001e42:	6182      	str	r2, [r0, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e44:	2270      	movs	r2, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e46:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8001e48:	011b      	lsls	r3, r3, #4
 8001e4a:	430b      	orrs	r3, r1
  TIMx->CCER = tmpccer;
 8001e4c:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001e4e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e50:	4393      	bics	r3, r2
 8001e52:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e54:	2367      	movs	r3, #103	; 0x67
 8001e56:	e7c9      	b.n	8001dec <HAL_TIM_ConfigClockSource+0x8c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e58:	684a      	ldr	r2, [r1, #4]
 8001e5a:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8001e5c:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e5e:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e60:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e62:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e64:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e66:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e68:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e6a:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e6c:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e6e:	240a      	movs	r4, #10
 8001e70:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8001e72:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001e74:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001e76:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e78:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8001e7a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e7c:	4393      	bics	r3, r2
 8001e7e:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e80:	2347      	movs	r3, #71	; 0x47
 8001e82:	e7b3      	b.n	8001dec <HAL_TIM_ConfigClockSource+0x8c>
 8001e84:	ffff0088 	.word	0xffff0088
 8001e88:	ffff0fff 	.word	0xffff0fff

08001e8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001e8c:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001e8e:	0004      	movs	r4, r0
 8001e90:	2202      	movs	r2, #2
 8001e92:	343c      	adds	r4, #60	; 0x3c
 8001e94:	7825      	ldrb	r5, [r4, #0]
{
 8001e96:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001e98:	0010      	movs	r0, r2
 8001e9a:	2d01      	cmp	r5, #1
 8001e9c:	d022      	beq.n	8001ee4 <HAL_TIMEx_MasterConfigSynchronization+0x58>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e9e:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001ea0:	2670      	movs	r6, #112	; 0x70
  tmpcr2 = htim->Instance->CR2;
 8001ea2:	681b      	ldr	r3, [r3, #0]
  __HAL_LOCK(htim);
 8001ea4:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea6:	353d      	adds	r5, #61	; 0x3d
  __HAL_LOCK(htim);
 8001ea8:	7020      	strb	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001eaa:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8001eac:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8001eae:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001eb0:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001eb2:	680e      	ldr	r6, [r1, #0]
 8001eb4:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001eb6:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001eb8:	480b      	ldr	r0, [pc, #44]	; (8001ee8 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8001eba:	4283      	cmp	r3, r0
 8001ebc:	d009      	beq.n	8001ed2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8001ebe:	2080      	movs	r0, #128	; 0x80
 8001ec0:	05c0      	lsls	r0, r0, #23
 8001ec2:	4283      	cmp	r3, r0
 8001ec4:	d005      	beq.n	8001ed2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8001ec6:	4809      	ldr	r0, [pc, #36]	; (8001eec <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8001ec8:	4283      	cmp	r3, r0
 8001eca:	d002      	beq.n	8001ed2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8001ecc:	4808      	ldr	r0, [pc, #32]	; (8001ef0 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8001ece:	4283      	cmp	r3, r0
 8001ed0:	d104      	bne.n	8001edc <HAL_TIMEx_MasterConfigSynchronization+0x50>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001ed2:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001ed4:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001ed6:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001ed8:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001eda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001edc:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8001ede:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001ee0:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8001ee2:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8001ee4:	bd70      	pop	{r4, r5, r6, pc}
 8001ee6:	46c0      	nop			; (mov r8, r8)
 8001ee8:	40012c00 	.word	0x40012c00
 8001eec:	40000400 	.word	0x40000400
 8001ef0:	40014000 	.word	0x40014000

08001ef4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8001ef4:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8001ef6:	0004      	movs	r4, r0
 8001ef8:	343c      	adds	r4, #60	; 0x3c
 8001efa:	7823      	ldrb	r3, [r4, #0]
{
 8001efc:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8001efe:	2002      	movs	r0, #2
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d01c      	beq.n	8001f3e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001f04:	68c8      	ldr	r0, [r1, #12]
 8001f06:	4b0e      	ldr	r3, [pc, #56]	; (8001f40 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8001f08:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001f0a:	4003      	ands	r3, r0
 8001f0c:	6888      	ldr	r0, [r1, #8]
 8001f0e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001f10:	480c      	ldr	r0, [pc, #48]	; (8001f44 <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 8001f12:	4003      	ands	r3, r0
 8001f14:	6848      	ldr	r0, [r1, #4]
 8001f16:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001f18:	480b      	ldr	r0, [pc, #44]	; (8001f48 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 8001f1a:	4003      	ands	r3, r0
 8001f1c:	6808      	ldr	r0, [r1, #0]
 8001f1e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001f20:	480a      	ldr	r0, [pc, #40]	; (8001f4c <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 8001f22:	4003      	ands	r3, r0
 8001f24:	6908      	ldr	r0, [r1, #16]
 8001f26:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001f28:	4809      	ldr	r0, [pc, #36]	; (8001f50 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 8001f2a:	4003      	ands	r3, r0
 8001f2c:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001f2e:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001f30:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001f32:	4808      	ldr	r0, [pc, #32]	; (8001f54 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8001f34:	4003      	ands	r3, r0

  __HAL_UNLOCK(htim);
 8001f36:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001f38:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8001f3a:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8001f3c:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8001f3e:	bd10      	pop	{r4, pc}
 8001f40:	fffffcff 	.word	0xfffffcff
 8001f44:	fffffbff 	.word	0xfffffbff
 8001f48:	fffff7ff 	.word	0xfffff7ff
 8001f4c:	ffffefff 	.word	0xffffefff
 8001f50:	ffffdfff 	.word	0xffffdfff
 8001f54:	ffffbfff 	.word	0xffffbfff

08001f58 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f58:	6803      	ldr	r3, [r0, #0]
 8001f5a:	4907      	ldr	r1, [pc, #28]	; (8001f78 <UART_EndRxTransfer+0x20>)
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	400a      	ands	r2, r1
 8001f60:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	3123      	adds	r1, #35	; 0x23
 8001f66:	31ff      	adds	r1, #255	; 0xff
 8001f68:	438a      	bics	r2, r1
 8001f6a:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f6c:	2320      	movs	r3, #32
 8001f6e:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	6603      	str	r3, [r0, #96]	; 0x60
}
 8001f74:	4770      	bx	lr
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	fffffedf 	.word	0xfffffedf

08001f7c <HAL_UART_Receive_IT>:
{
 8001f7c:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8001f7e:	6f84      	ldr	r4, [r0, #120]	; 0x78
{
 8001f80:	0003      	movs	r3, r0
    return HAL_BUSY;
 8001f82:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8001f84:	2c20      	cmp	r4, #32
 8001f86:	d141      	bne.n	800200c <HAL_UART_Receive_IT+0x90>
      return HAL_ERROR;
 8001f88:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8001f8a:	2900      	cmp	r1, #0
 8001f8c:	d03e      	beq.n	800200c <HAL_UART_Receive_IT+0x90>
 8001f8e:	2a00      	cmp	r2, #0
 8001f90:	d03c      	beq.n	800200c <HAL_UART_Receive_IT+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f92:	2580      	movs	r5, #128	; 0x80
 8001f94:	689c      	ldr	r4, [r3, #8]
 8001f96:	016d      	lsls	r5, r5, #5
 8001f98:	42ac      	cmp	r4, r5
 8001f9a:	d104      	bne.n	8001fa6 <HAL_UART_Receive_IT+0x2a>
 8001f9c:	691d      	ldr	r5, [r3, #16]
 8001f9e:	2d00      	cmp	r5, #0
 8001fa0:	d101      	bne.n	8001fa6 <HAL_UART_Receive_IT+0x2a>
      if ((((uint32_t)pData) & 1U) != 0U)
 8001fa2:	4201      	tst	r1, r0
 8001fa4:	d132      	bne.n	800200c <HAL_UART_Receive_IT+0x90>
    __HAL_LOCK(huart);
 8001fa6:	001d      	movs	r5, r3
 8001fa8:	3570      	adds	r5, #112	; 0x70
 8001faa:	782e      	ldrb	r6, [r5, #0]
    return HAL_BUSY;
 8001fac:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8001fae:	2e01      	cmp	r6, #1
 8001fb0:	d02c      	beq.n	800200c <HAL_UART_Receive_IT+0x90>
 8001fb2:	3801      	subs	r0, #1
 8001fb4:	7028      	strb	r0, [r5, #0]
    huart->pRxBuffPtr  = pData;
 8001fb6:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8001fb8:	0019      	movs	r1, r3
 8001fba:	3158      	adds	r1, #88	; 0x58
 8001fbc:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 8001fbe:	804a      	strh	r2, [r1, #2]
    UART_MASK_COMPUTATION(huart);
 8001fc0:	2080      	movs	r0, #128	; 0x80
    huart->RxISR       = NULL;
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	001a      	movs	r2, r3
 8001fc6:	6619      	str	r1, [r3, #96]	; 0x60
    UART_MASK_COMPUTATION(huart);
 8001fc8:	0140      	lsls	r0, r0, #5
 8001fca:	325c      	adds	r2, #92	; 0x5c
 8001fcc:	4284      	cmp	r4, r0
 8001fce:	d120      	bne.n	8002012 <HAL_UART_Receive_IT+0x96>
 8001fd0:	6919      	ldr	r1, [r3, #16]
 8001fd2:	2900      	cmp	r1, #0
 8001fd4:	d11b      	bne.n	800200e <HAL_UART_Receive_IT+0x92>
 8001fd6:	4913      	ldr	r1, [pc, #76]	; (8002024 <HAL_UART_Receive_IT+0xa8>)
 8001fd8:	8011      	strh	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fda:	2200      	movs	r2, #0
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fdc:	2101      	movs	r1, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fde:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001fe0:	3222      	adds	r2, #34	; 0x22
 8001fe2:	679a      	str	r2, [r3, #120]	; 0x78
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	6890      	ldr	r0, [r2, #8]
 8001fe8:	4301      	orrs	r1, r0
 8001fea:	6091      	str	r1, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fec:	2180      	movs	r1, #128	; 0x80
 8001fee:	0149      	lsls	r1, r1, #5
 8001ff0:	428c      	cmp	r4, r1
 8001ff2:	d115      	bne.n	8002020 <HAL_UART_Receive_IT+0xa4>
 8001ff4:	6919      	ldr	r1, [r3, #16]
 8001ff6:	2900      	cmp	r1, #0
 8001ff8:	d112      	bne.n	8002020 <HAL_UART_Receive_IT+0xa4>
      huart->RxISR = UART_RxISR_16BIT;
 8001ffa:	490b      	ldr	r1, [pc, #44]	; (8002028 <HAL_UART_Receive_IT+0xac>)
      huart->RxISR = UART_RxISR_8BIT;
 8001ffc:	6619      	str	r1, [r3, #96]	; 0x60
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001ffe:	2390      	movs	r3, #144	; 0x90
    __HAL_UNLOCK(huart);
 8002000:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002002:	6811      	ldr	r1, [r2, #0]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	430b      	orrs	r3, r1
    __HAL_UNLOCK(huart);
 8002008:	7028      	strb	r0, [r5, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800200a:	6013      	str	r3, [r2, #0]
}
 800200c:	bd70      	pop	{r4, r5, r6, pc}
    UART_MASK_COMPUTATION(huart);
 800200e:	21ff      	movs	r1, #255	; 0xff
 8002010:	e7e2      	b.n	8001fd8 <HAL_UART_Receive_IT+0x5c>
 8002012:	2c00      	cmp	r4, #0
 8002014:	d1e0      	bne.n	8001fd8 <HAL_UART_Receive_IT+0x5c>
 8002016:	6919      	ldr	r1, [r3, #16]
 8002018:	2900      	cmp	r1, #0
 800201a:	d0f8      	beq.n	800200e <HAL_UART_Receive_IT+0x92>
 800201c:	217f      	movs	r1, #127	; 0x7f
 800201e:	e7db      	b.n	8001fd8 <HAL_UART_Receive_IT+0x5c>
      huart->RxISR = UART_RxISR_8BIT;
 8002020:	4902      	ldr	r1, [pc, #8]	; (800202c <HAL_UART_Receive_IT+0xb0>)
 8002022:	e7eb      	b.n	8001ffc <HAL_UART_Receive_IT+0x80>
 8002024:	000001ff 	.word	0x000001ff
 8002028:	08002095 	.word	0x08002095
 800202c:	08002035 	.word	0x08002035

08002030 <HAL_UART_TxCpltCallback>:
 8002030:	4770      	bx	lr
	...

08002034 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002034:	6f82      	ldr	r2, [r0, #120]	; 0x78
{
 8002036:	b510      	push	{r4, lr}
 8002038:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800203a:	2a22      	cmp	r2, #34	; 0x22
 800203c:	d123      	bne.n	8002086 <UART_RxISR_8BIT+0x52>
  uint16_t uhMask = huart->Mask;
 800203e:	0002      	movs	r2, r0
 8002040:	325c      	adds	r2, #92	; 0x5c
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002042:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002044:	8812      	ldrh	r2, [r2, #0]
 8002046:	4013      	ands	r3, r2
 8002048:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800204a:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 800204c:	0002      	movs	r2, r0
    huart->pRxBuffPtr++;
 800204e:	6d43      	ldr	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002050:	325a      	adds	r2, #90	; 0x5a
    huart->pRxBuffPtr++;
 8002052:	3301      	adds	r3, #1
 8002054:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002056:	8813      	ldrh	r3, [r2, #0]
 8002058:	3b01      	subs	r3, #1
 800205a:	b29b      	uxth	r3, r3
 800205c:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 800205e:	8813      	ldrh	r3, [r2, #0]
 8002060:	b29b      	uxth	r3, r3
 8002062:	2b00      	cmp	r3, #0
 8002064:	d10e      	bne.n	8002084 <UART_RxISR_8BIT+0x50>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002066:	6802      	ldr	r2, [r0, #0]
 8002068:	4c09      	ldr	r4, [pc, #36]	; (8002090 <UART_RxISR_8BIT+0x5c>)
 800206a:	6811      	ldr	r1, [r2, #0]
 800206c:	4021      	ands	r1, r4
 800206e:	6011      	str	r1, [r2, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002070:	6891      	ldr	r1, [r2, #8]
 8002072:	3423      	adds	r4, #35	; 0x23
 8002074:	34ff      	adds	r4, #255	; 0xff
 8002076:	43a1      	bics	r1, r4
 8002078:	6091      	str	r1, [r2, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800207a:	2220      	movs	r2, #32

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800207c:	6603      	str	r3, [r0, #96]	; 0x60
      huart->RxState = HAL_UART_STATE_READY;
 800207e:	6782      	str	r2, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002080:	f002 fd5a 	bl	8004b38 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002084:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002086:	2208      	movs	r2, #8
 8002088:	6999      	ldr	r1, [r3, #24]
 800208a:	430a      	orrs	r2, r1
 800208c:	619a      	str	r2, [r3, #24]
}
 800208e:	e7f9      	b.n	8002084 <UART_RxISR_8BIT+0x50>
 8002090:	fffffedf 	.word	0xfffffedf

08002094 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002094:	6f82      	ldr	r2, [r0, #120]	; 0x78
{
 8002096:	b510      	push	{r4, lr}
 8002098:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800209a:	2a22      	cmp	r2, #34	; 0x22
 800209c:	d121      	bne.n	80020e2 <UART_RxISR_16BIT+0x4e>
  uint16_t uhMask = huart->Mask;
 800209e:	0001      	movs	r1, r0
 80020a0:	315c      	adds	r1, #92	; 0x5c
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80020a2:	8c9c      	ldrh	r4, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 80020a4:	8809      	ldrh	r1, [r1, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80020a6:	6d42      	ldr	r2, [r0, #84]	; 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 80020a8:	4021      	ands	r1, r4
 80020aa:	8011      	strh	r1, [r2, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 80020ac:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 80020ae:	3202      	adds	r2, #2
 80020b0:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80020b2:	315a      	adds	r1, #90	; 0x5a
 80020b4:	880a      	ldrh	r2, [r1, #0]
 80020b6:	3a01      	subs	r2, #1
 80020b8:	b292      	uxth	r2, r2
 80020ba:	800a      	strh	r2, [r1, #0]

    if (huart->RxXferCount == 0U)
 80020bc:	880a      	ldrh	r2, [r1, #0]
 80020be:	b292      	uxth	r2, r2
 80020c0:	2a00      	cmp	r2, #0
 80020c2:	d10d      	bne.n	80020e0 <UART_RxISR_16BIT+0x4c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020c4:	6819      	ldr	r1, [r3, #0]
 80020c6:	4c09      	ldr	r4, [pc, #36]	; (80020ec <UART_RxISR_16BIT+0x58>)
 80020c8:	4021      	ands	r1, r4
 80020ca:	6019      	str	r1, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020cc:	6899      	ldr	r1, [r3, #8]
 80020ce:	3423      	adds	r4, #35	; 0x23
 80020d0:	34ff      	adds	r4, #255	; 0xff
 80020d2:	43a1      	bics	r1, r4
 80020d4:	6099      	str	r1, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80020d6:	2320      	movs	r3, #32

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80020d8:	6602      	str	r2, [r0, #96]	; 0x60
      huart->RxState = HAL_UART_STATE_READY;
 80020da:	6783      	str	r3, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80020dc:	f002 fd2c 	bl	8004b38 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80020e0:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80020e2:	2208      	movs	r2, #8
 80020e4:	6999      	ldr	r1, [r3, #24]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	619a      	str	r2, [r3, #24]
}
 80020ea:	e7f9      	b.n	80020e0 <UART_RxISR_16BIT+0x4c>
 80020ec:	fffffedf 	.word	0xfffffedf

080020f0 <HAL_UART_ErrorCallback>:
 80020f0:	4770      	bx	lr
	...

080020f4 <HAL_UART_IRQHandler>:
{
 80020f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80020f6:	6803      	ldr	r3, [r0, #0]
{
 80020f8:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80020fa:	69da      	ldr	r2, [r3, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80020fc:	4850      	ldr	r0, [pc, #320]	; (8002240 <HAL_UART_IRQHandler+0x14c>)
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80020fe:	6819      	ldr	r1, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002100:	689e      	ldr	r6, [r3, #8]
  if (errorflags == 0U)
 8002102:	4202      	tst	r2, r0
 8002104:	d10b      	bne.n	800211e <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002106:	2020      	movs	r0, #32
 8002108:	4202      	tst	r2, r0
 800210a:	d100      	bne.n	800210e <HAL_UART_IRQHandler+0x1a>
 800210c:	e076      	b.n	80021fc <HAL_UART_IRQHandler+0x108>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800210e:	4201      	tst	r1, r0
 8002110:	d100      	bne.n	8002114 <HAL_UART_IRQHandler+0x20>
 8002112:	e073      	b.n	80021fc <HAL_UART_IRQHandler+0x108>
      if (huart->RxISR != NULL)
 8002114:	6e23      	ldr	r3, [r4, #96]	; 0x60
      huart->TxISR(huart);
 8002116:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8002118:	2b00      	cmp	r3, #0
 800211a:	d165      	bne.n	80021e8 <HAL_UART_IRQHandler+0xf4>
 800211c:	e065      	b.n	80021ea <HAL_UART_IRQHandler+0xf6>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800211e:	2001      	movs	r0, #1
 8002120:	0035      	movs	r5, r6
 8002122:	4005      	ands	r5, r0
 8002124:	d103      	bne.n	800212e <HAL_UART_IRQHandler+0x3a>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8002126:	2790      	movs	r7, #144	; 0x90
 8002128:	007f      	lsls	r7, r7, #1
 800212a:	4239      	tst	r1, r7
 800212c:	d066      	beq.n	80021fc <HAL_UART_IRQHandler+0x108>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800212e:	4202      	tst	r2, r0
 8002130:	d005      	beq.n	800213e <HAL_UART_IRQHandler+0x4a>
 8002132:	05ce      	lsls	r6, r1, #23
 8002134:	d503      	bpl.n	800213e <HAL_UART_IRQHandler+0x4a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002136:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002138:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 800213a:	4330      	orrs	r0, r6
 800213c:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800213e:	2002      	movs	r0, #2
 8002140:	4202      	tst	r2, r0
 8002142:	d006      	beq.n	8002152 <HAL_UART_IRQHandler+0x5e>
 8002144:	2d00      	cmp	r5, #0
 8002146:	d004      	beq.n	8002152 <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002148:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800214a:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 800214c:	1800      	adds	r0, r0, r0
 800214e:	4330      	orrs	r0, r6
 8002150:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002152:	2004      	movs	r0, #4
 8002154:	4202      	tst	r2, r0
 8002156:	d006      	beq.n	8002166 <HAL_UART_IRQHandler+0x72>
 8002158:	2d00      	cmp	r5, #0
 800215a:	d004      	beq.n	8002166 <HAL_UART_IRQHandler+0x72>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800215c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800215e:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 8002160:	3802      	subs	r0, #2
 8002162:	4330      	orrs	r0, r6
 8002164:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002166:	0710      	lsls	r0, r2, #28
 8002168:	d508      	bpl.n	800217c <HAL_UART_IRQHandler+0x88>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800216a:	0688      	lsls	r0, r1, #26
 800216c:	d401      	bmi.n	8002172 <HAL_UART_IRQHandler+0x7e>
 800216e:	2d00      	cmp	r5, #0
 8002170:	d004      	beq.n	800217c <HAL_UART_IRQHandler+0x88>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002172:	2008      	movs	r0, #8
 8002174:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002176:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 8002178:	4328      	orrs	r0, r5
 800217a:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800217c:	2080      	movs	r0, #128	; 0x80
 800217e:	0100      	lsls	r0, r0, #4
 8002180:	4202      	tst	r2, r0
 8002182:	d006      	beq.n	8002192 <HAL_UART_IRQHandler+0x9e>
 8002184:	014d      	lsls	r5, r1, #5
 8002186:	d504      	bpl.n	8002192 <HAL_UART_IRQHandler+0x9e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002188:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800218a:	2320      	movs	r3, #32
 800218c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800218e:	4303      	orrs	r3, r0
 8002190:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002192:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002194:	2b00      	cmp	r3, #0
 8002196:	d028      	beq.n	80021ea <HAL_UART_IRQHandler+0xf6>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002198:	2320      	movs	r3, #32
 800219a:	421a      	tst	r2, r3
 800219c:	d006      	beq.n	80021ac <HAL_UART_IRQHandler+0xb8>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800219e:	4219      	tst	r1, r3
 80021a0:	d004      	beq.n	80021ac <HAL_UART_IRQHandler+0xb8>
        if (huart->RxISR != NULL)
 80021a2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <HAL_UART_IRQHandler+0xb8>
          huart->RxISR(huart);
 80021a8:	0020      	movs	r0, r4
 80021aa:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021ac:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 80021ae:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021b0:	689b      	ldr	r3, [r3, #8]
        UART_EndRxTransfer(huart);
 80021b2:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021b4:	065b      	lsls	r3, r3, #25
 80021b6:	d402      	bmi.n	80021be <HAL_UART_IRQHandler+0xca>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80021b8:	2328      	movs	r3, #40	; 0x28
 80021ba:	401d      	ands	r5, r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021bc:	d01a      	beq.n	80021f4 <HAL_UART_IRQHandler+0x100>
        UART_EndRxTransfer(huart);
 80021be:	f7ff fecb 	bl	8001f58 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021c2:	2140      	movs	r1, #64	; 0x40
 80021c4:	6823      	ldr	r3, [r4, #0]
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	420a      	tst	r2, r1
 80021ca:	d00f      	beq.n	80021ec <HAL_UART_IRQHandler+0xf8>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021cc:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 80021ce:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021d0:	438a      	bics	r2, r1
 80021d2:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 80021d4:	2800      	cmp	r0, #0
 80021d6:	d009      	beq.n	80021ec <HAL_UART_IRQHandler+0xf8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80021d8:	4b1a      	ldr	r3, [pc, #104]	; (8002244 <HAL_UART_IRQHandler+0x150>)
 80021da:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80021dc:	f7fe fd59 	bl	8000c92 <HAL_DMA_Abort_IT>
 80021e0:	2800      	cmp	r0, #0
 80021e2:	d002      	beq.n	80021ea <HAL_UART_IRQHandler+0xf6>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80021e4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80021e6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80021e8:	4798      	blx	r3
}
 80021ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 80021ec:	0020      	movs	r0, r4
 80021ee:	f7ff ff7f 	bl	80020f0 <HAL_UART_ErrorCallback>
 80021f2:	e7fa      	b.n	80021ea <HAL_UART_IRQHandler+0xf6>
        HAL_UART_ErrorCallback(huart);
 80021f4:	f7ff ff7c 	bl	80020f0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021f8:	67e5      	str	r5, [r4, #124]	; 0x7c
 80021fa:	e7f6      	b.n	80021ea <HAL_UART_IRQHandler+0xf6>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80021fc:	2080      	movs	r0, #128	; 0x80
 80021fe:	0340      	lsls	r0, r0, #13
 8002200:	4202      	tst	r2, r0
 8002202:	d006      	beq.n	8002212 <HAL_UART_IRQHandler+0x11e>
 8002204:	0275      	lsls	r5, r6, #9
 8002206:	d504      	bpl.n	8002212 <HAL_UART_IRQHandler+0x11e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002208:	6218      	str	r0, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800220a:	0020      	movs	r0, r4
 800220c:	f000 fa4a 	bl	80026a4 <HAL_UARTEx_WakeupCallback>
    return;
 8002210:	e7eb      	b.n	80021ea <HAL_UART_IRQHandler+0xf6>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002212:	2080      	movs	r0, #128	; 0x80
 8002214:	4202      	tst	r2, r0
 8002216:	d003      	beq.n	8002220 <HAL_UART_IRQHandler+0x12c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002218:	4201      	tst	r1, r0
 800221a:	d001      	beq.n	8002220 <HAL_UART_IRQHandler+0x12c>
    if (huart->TxISR != NULL)
 800221c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800221e:	e77a      	b.n	8002116 <HAL_UART_IRQHandler+0x22>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002220:	2040      	movs	r0, #64	; 0x40
 8002222:	4202      	tst	r2, r0
 8002224:	d0e1      	beq.n	80021ea <HAL_UART_IRQHandler+0xf6>
 8002226:	4201      	tst	r1, r0
 8002228:	d0df      	beq.n	80021ea <HAL_UART_IRQHandler+0xf6>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	4382      	bics	r2, r0
 800222e:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002230:	2320      	movs	r3, #32
 8002232:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8002234:	2300      	movs	r3, #0
  HAL_UART_TxCpltCallback(huart);
 8002236:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8002238:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 800223a:	f7ff fef9 	bl	8002030 <HAL_UART_TxCpltCallback>
 800223e:	e7d4      	b.n	80021ea <HAL_UART_IRQHandler+0xf6>
 8002240:	0000080f 	.word	0x0000080f
 8002244:	08002249 	.word	0x08002249

08002248 <UART_DMAAbortOnError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002248:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 800224a:	2300      	movs	r3, #0
 800224c:	0002      	movs	r2, r0
{
 800224e:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8002250:	325a      	adds	r2, #90	; 0x5a
 8002252:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8002254:	3a08      	subs	r2, #8
 8002256:	8013      	strh	r3, [r2, #0]
  HAL_UART_ErrorCallback(huart);
 8002258:	f7ff ff4a 	bl	80020f0 <HAL_UART_ErrorCallback>
}
 800225c:	bd10      	pop	{r4, pc}
	...

08002260 <UART_SetConfig>:
{
 8002260:	b570      	push	{r4, r5, r6, lr}
 8002262:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002264:	6925      	ldr	r5, [r4, #16]
 8002266:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002268:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800226a:	432b      	orrs	r3, r5
 800226c:	6965      	ldr	r5, [r4, #20]
 800226e:	69c1      	ldr	r1, [r0, #28]
 8002270:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002272:	6810      	ldr	r0, [r2, #0]
 8002274:	4d43      	ldr	r5, [pc, #268]	; (8002384 <UART_SetConfig+0x124>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002276:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002278:	4028      	ands	r0, r5
 800227a:	4303      	orrs	r3, r0
 800227c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800227e:	6853      	ldr	r3, [r2, #4]
 8002280:	4841      	ldr	r0, [pc, #260]	; (8002388 <UART_SetConfig+0x128>)
  tmpreg |= huart->Init.OneBitSampling;
 8002282:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002284:	4003      	ands	r3, r0
 8002286:	68e0      	ldr	r0, [r4, #12]
 8002288:	4303      	orrs	r3, r0
 800228a:	6053      	str	r3, [r2, #4]
  tmpreg |= huart->Init.OneBitSampling;
 800228c:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800228e:	6890      	ldr	r0, [r2, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8002290:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002292:	4d3e      	ldr	r5, [pc, #248]	; (800238c <UART_SetConfig+0x12c>)
 8002294:	4028      	ands	r0, r5
 8002296:	4303      	orrs	r3, r0
 8002298:	6093      	str	r3, [r2, #8]
 800229a:	2380      	movs	r3, #128	; 0x80
  UART_GETCLOCKSOURCE(huart, clocksource);
 800229c:	483c      	ldr	r0, [pc, #240]	; (8002390 <UART_SetConfig+0x130>)
 800229e:	021b      	lsls	r3, r3, #8
 80022a0:	4282      	cmp	r2, r0
 80022a2:	d110      	bne.n	80022c6 <UART_SetConfig+0x66>
 80022a4:	2003      	movs	r0, #3
 80022a6:	4a3b      	ldr	r2, [pc, #236]	; (8002394 <UART_SetConfig+0x134>)
 80022a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80022aa:	4002      	ands	r2, r0
 80022ac:	483a      	ldr	r0, [pc, #232]	; (8002398 <UART_SetConfig+0x138>)
 80022ae:	5c80      	ldrb	r0, [r0, r2]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022b0:	4299      	cmp	r1, r3
 80022b2:	d013      	beq.n	80022dc <UART_SetConfig+0x7c>
    switch (clocksource)
 80022b4:	2808      	cmp	r0, #8
 80022b6:	d828      	bhi.n	800230a <UART_SetConfig+0xaa>
 80022b8:	f7fd ff38 	bl	800012c <__gnu_thumb1_case_uqi>
 80022bc:	27462741 	.word	0x27462741
 80022c0:	27272757 	.word	0x27272757
 80022c4:	5a          	.byte	0x5a
 80022c5:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80022c6:	4835      	ldr	r0, [pc, #212]	; (800239c <UART_SetConfig+0x13c>)
 80022c8:	4282      	cmp	r2, r0
 80022ca:	d156      	bne.n	800237a <UART_SetConfig+0x11a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022cc:	4299      	cmp	r1, r3
 80022ce:	d136      	bne.n	800233e <UART_SetConfig+0xde>
        pclk = HAL_RCC_GetPCLK1Freq();
 80022d0:	f7ff f8c6 	bl	8001460 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80022d4:	6863      	ldr	r3, [r4, #4]
 80022d6:	0040      	lsls	r0, r0, #1
 80022d8:	085b      	lsrs	r3, r3, #1
 80022da:	e00b      	b.n	80022f4 <UART_SetConfig+0x94>
    switch (clocksource)
 80022dc:	2808      	cmp	r0, #8
 80022de:	d81e      	bhi.n	800231e <UART_SetConfig+0xbe>
 80022e0:	f7fd ff1a 	bl	8000118 <__gnu_thumb1_case_sqi>
 80022e4:	1d051df6 	.word	0x1d051df6
 80022e8:	1d1d1d15 	.word	0x1d1d1d15
 80022ec:	18          	.byte	0x18
 80022ed:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80022ee:	6863      	ldr	r3, [r4, #4]
 80022f0:	0858      	lsrs	r0, r3, #1
 80022f2:	4b2b      	ldr	r3, [pc, #172]	; (80023a0 <UART_SetConfig+0x140>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80022f4:	18c0      	adds	r0, r0, r3
 80022f6:	6861      	ldr	r1, [r4, #4]
 80022f8:	f7fd ff22 	bl	8000140 <__udivsi3>
 80022fc:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 80022fe:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002300:	001a      	movs	r2, r3
 8002302:	4928      	ldr	r1, [pc, #160]	; (80023a4 <UART_SetConfig+0x144>)
 8002304:	3a10      	subs	r2, #16
 8002306:	428a      	cmp	r2, r1
 8002308:	d90c      	bls.n	8002324 <UART_SetConfig+0xc4>
      ret = HAL_ERROR;
 800230a:	2001      	movs	r0, #1
 800230c:	e013      	b.n	8002336 <UART_SetConfig+0xd6>
        pclk = HAL_RCC_GetSysClockFreq();
 800230e:	f7fe fff1 	bl	80012f4 <HAL_RCC_GetSysClockFreq>
 8002312:	e7df      	b.n	80022d4 <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002314:	6863      	ldr	r3, [r4, #4]
 8002316:	0858      	lsrs	r0, r3, #1
 8002318:	2380      	movs	r3, #128	; 0x80
 800231a:	025b      	lsls	r3, r3, #9
 800231c:	e7ea      	b.n	80022f4 <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 800231e:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002320:	2300      	movs	r3, #0
 8002322:	e7ed      	b.n	8002300 <UART_SetConfig+0xa0>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002324:	220f      	movs	r2, #15
 8002326:	0019      	movs	r1, r3
 8002328:	4391      	bics	r1, r2
 800232a:	000a      	movs	r2, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800232c:	071b      	lsls	r3, r3, #28
      huart->Instance->BRR = brrtemp;
 800232e:	6821      	ldr	r1, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002330:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 8002332:	4313      	orrs	r3, r2
 8002334:	60cb      	str	r3, [r1, #12]
  huart->RxISR = NULL;
 8002336:	2300      	movs	r3, #0
 8002338:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 800233a:	6663      	str	r3, [r4, #100]	; 0x64
}
 800233c:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 800233e:	f7ff f88f 	bl	8001460 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002342:	6863      	ldr	r3, [r4, #4]
 8002344:	085b      	lsrs	r3, r3, #1
 8002346:	e002      	b.n	800234e <UART_SetConfig+0xee>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002348:	6863      	ldr	r3, [r4, #4]
 800234a:	0858      	lsrs	r0, r3, #1
 800234c:	4b16      	ldr	r3, [pc, #88]	; (80023a8 <UART_SetConfig+0x148>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800234e:	18c0      	adds	r0, r0, r3
 8002350:	6861      	ldr	r1, [r4, #4]
 8002352:	f7fd fef5 	bl	8000140 <__udivsi3>
 8002356:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8002358:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800235a:	001a      	movs	r2, r3
 800235c:	4911      	ldr	r1, [pc, #68]	; (80023a4 <UART_SetConfig+0x144>)
 800235e:	3a10      	subs	r2, #16
 8002360:	428a      	cmp	r2, r1
 8002362:	d8d2      	bhi.n	800230a <UART_SetConfig+0xaa>
      huart->Instance->BRR = usartdiv;
 8002364:	6822      	ldr	r2, [r4, #0]
 8002366:	60d3      	str	r3, [r2, #12]
 8002368:	e7e5      	b.n	8002336 <UART_SetConfig+0xd6>
        pclk = HAL_RCC_GetSysClockFreq();
 800236a:	f7fe ffc3 	bl	80012f4 <HAL_RCC_GetSysClockFreq>
 800236e:	e7e8      	b.n	8002342 <UART_SetConfig+0xe2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002370:	6863      	ldr	r3, [r4, #4]
 8002372:	0858      	lsrs	r0, r3, #1
 8002374:	2380      	movs	r3, #128	; 0x80
 8002376:	021b      	lsls	r3, r3, #8
 8002378:	e7e9      	b.n	800234e <UART_SetConfig+0xee>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800237a:	4299      	cmp	r1, r3
 800237c:	d0cf      	beq.n	800231e <UART_SetConfig+0xbe>
        ret = HAL_ERROR;
 800237e:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002380:	2300      	movs	r3, #0
 8002382:	e7ea      	b.n	800235a <UART_SetConfig+0xfa>
 8002384:	ffff69f3 	.word	0xffff69f3
 8002388:	ffffcfff 	.word	0xffffcfff
 800238c:	fffff4ff 	.word	0xfffff4ff
 8002390:	40013800 	.word	0x40013800
 8002394:	40021000 	.word	0x40021000
 8002398:	08005df4 	.word	0x08005df4
 800239c:	40004400 	.word	0x40004400
 80023a0:	00f42400 	.word	0x00f42400
 80023a4:	0000ffef 	.word	0x0000ffef
 80023a8:	007a1200 	.word	0x007a1200

080023ac <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80023ac:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80023ae:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80023b0:	07da      	lsls	r2, r3, #31
 80023b2:	d506      	bpl.n	80023c2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80023b4:	6801      	ldr	r1, [r0, #0]
 80023b6:	4c28      	ldr	r4, [pc, #160]	; (8002458 <UART_AdvFeatureConfig+0xac>)
 80023b8:	684a      	ldr	r2, [r1, #4]
 80023ba:	4022      	ands	r2, r4
 80023bc:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80023be:	4322      	orrs	r2, r4
 80023c0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80023c2:	079a      	lsls	r2, r3, #30
 80023c4:	d506      	bpl.n	80023d4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80023c6:	6801      	ldr	r1, [r0, #0]
 80023c8:	4c24      	ldr	r4, [pc, #144]	; (800245c <UART_AdvFeatureConfig+0xb0>)
 80023ca:	684a      	ldr	r2, [r1, #4]
 80023cc:	4022      	ands	r2, r4
 80023ce:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80023d0:	4322      	orrs	r2, r4
 80023d2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80023d4:	075a      	lsls	r2, r3, #29
 80023d6:	d506      	bpl.n	80023e6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80023d8:	6801      	ldr	r1, [r0, #0]
 80023da:	4c21      	ldr	r4, [pc, #132]	; (8002460 <UART_AdvFeatureConfig+0xb4>)
 80023dc:	684a      	ldr	r2, [r1, #4]
 80023de:	4022      	ands	r2, r4
 80023e0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80023e2:	4322      	orrs	r2, r4
 80023e4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023e6:	071a      	lsls	r2, r3, #28
 80023e8:	d506      	bpl.n	80023f8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023ea:	6801      	ldr	r1, [r0, #0]
 80023ec:	4c1d      	ldr	r4, [pc, #116]	; (8002464 <UART_AdvFeatureConfig+0xb8>)
 80023ee:	684a      	ldr	r2, [r1, #4]
 80023f0:	4022      	ands	r2, r4
 80023f2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80023f4:	4322      	orrs	r2, r4
 80023f6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023f8:	06da      	lsls	r2, r3, #27
 80023fa:	d506      	bpl.n	800240a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023fc:	6801      	ldr	r1, [r0, #0]
 80023fe:	4c1a      	ldr	r4, [pc, #104]	; (8002468 <UART_AdvFeatureConfig+0xbc>)
 8002400:	688a      	ldr	r2, [r1, #8]
 8002402:	4022      	ands	r2, r4
 8002404:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002406:	4322      	orrs	r2, r4
 8002408:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800240a:	069a      	lsls	r2, r3, #26
 800240c:	d506      	bpl.n	800241c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800240e:	6801      	ldr	r1, [r0, #0]
 8002410:	4c16      	ldr	r4, [pc, #88]	; (800246c <UART_AdvFeatureConfig+0xc0>)
 8002412:	688a      	ldr	r2, [r1, #8]
 8002414:	4022      	ands	r2, r4
 8002416:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002418:	4322      	orrs	r2, r4
 800241a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800241c:	065a      	lsls	r2, r3, #25
 800241e:	d510      	bpl.n	8002442 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002420:	6801      	ldr	r1, [r0, #0]
 8002422:	4d13      	ldr	r5, [pc, #76]	; (8002470 <UART_AdvFeatureConfig+0xc4>)
 8002424:	684a      	ldr	r2, [r1, #4]
 8002426:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002428:	402a      	ands	r2, r5
 800242a:	4322      	orrs	r2, r4
 800242c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800242e:	2280      	movs	r2, #128	; 0x80
 8002430:	0352      	lsls	r2, r2, #13
 8002432:	4294      	cmp	r4, r2
 8002434:	d105      	bne.n	8002442 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002436:	684a      	ldr	r2, [r1, #4]
 8002438:	4c0e      	ldr	r4, [pc, #56]	; (8002474 <UART_AdvFeatureConfig+0xc8>)
 800243a:	4022      	ands	r2, r4
 800243c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800243e:	4322      	orrs	r2, r4
 8002440:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002442:	061b      	lsls	r3, r3, #24
 8002444:	d506      	bpl.n	8002454 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002446:	6802      	ldr	r2, [r0, #0]
 8002448:	490b      	ldr	r1, [pc, #44]	; (8002478 <UART_AdvFeatureConfig+0xcc>)
 800244a:	6853      	ldr	r3, [r2, #4]
 800244c:	400b      	ands	r3, r1
 800244e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002450:	430b      	orrs	r3, r1
 8002452:	6053      	str	r3, [r2, #4]
}
 8002454:	bd30      	pop	{r4, r5, pc}
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	fffdffff 	.word	0xfffdffff
 800245c:	fffeffff 	.word	0xfffeffff
 8002460:	fffbffff 	.word	0xfffbffff
 8002464:	ffff7fff 	.word	0xffff7fff
 8002468:	ffffefff 	.word	0xffffefff
 800246c:	ffffdfff 	.word	0xffffdfff
 8002470:	ffefffff 	.word	0xffefffff
 8002474:	ff9fffff 	.word	0xff9fffff
 8002478:	fff7ffff 	.word	0xfff7ffff

0800247c <UART_WaitOnFlagUntilTimeout>:
{
 800247c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800247e:	2780      	movs	r7, #128	; 0x80
{
 8002480:	0004      	movs	r4, r0
 8002482:	000e      	movs	r6, r1
 8002484:	0015      	movs	r5, r2
 8002486:	9301      	str	r3, [sp, #4]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002488:	013f      	lsls	r7, r7, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800248a:	6822      	ldr	r2, [r4, #0]
 800248c:	69d3      	ldr	r3, [r2, #28]
 800248e:	4033      	ands	r3, r6
 8002490:	1b9b      	subs	r3, r3, r6
 8002492:	4259      	negs	r1, r3
 8002494:	414b      	adcs	r3, r1
 8002496:	42ab      	cmp	r3, r5
 8002498:	d001      	beq.n	800249e <UART_WaitOnFlagUntilTimeout+0x22>
  return HAL_OK;
 800249a:	2000      	movs	r0, #0
 800249c:	e01c      	b.n	80024d8 <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 800249e:	9b08      	ldr	r3, [sp, #32]
 80024a0:	3301      	adds	r3, #1
 80024a2:	d0f3      	beq.n	800248c <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024a4:	f7fe f802 	bl	80004ac <HAL_GetTick>
 80024a8:	9b01      	ldr	r3, [sp, #4]
 80024aa:	9a08      	ldr	r2, [sp, #32]
 80024ac:	1ac0      	subs	r0, r0, r3
 80024ae:	6823      	ldr	r3, [r4, #0]
 80024b0:	4282      	cmp	r2, r0
 80024b2:	d301      	bcc.n	80024b8 <UART_WaitOnFlagUntilTimeout+0x3c>
 80024b4:	2a00      	cmp	r2, #0
 80024b6:	d110      	bne.n	80024da <UART_WaitOnFlagUntilTimeout+0x5e>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	4913      	ldr	r1, [pc, #76]	; (8002508 <UART_WaitOnFlagUntilTimeout+0x8c>)
 80024bc:	400a      	ands	r2, r1
 80024be:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024c0:	689a      	ldr	r2, [r3, #8]
 80024c2:	31a3      	adds	r1, #163	; 0xa3
 80024c4:	31ff      	adds	r1, #255	; 0xff
 80024c6:	438a      	bics	r2, r1
 80024c8:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80024ca:	2320      	movs	r3, #32
 80024cc:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80024ce:	67a3      	str	r3, [r4, #120]	; 0x78
          __HAL_UNLOCK(huart);
 80024d0:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 80024d2:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 80024d4:	3470      	adds	r4, #112	; 0x70
 80024d6:	7023      	strb	r3, [r4, #0]
}
 80024d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80024da:	2104      	movs	r1, #4
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	420a      	tst	r2, r1
 80024e0:	d0d3      	beq.n	800248a <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80024e2:	69da      	ldr	r2, [r3, #28]
 80024e4:	423a      	tst	r2, r7
 80024e6:	d0d0      	beq.n	800248a <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80024e8:	621f      	str	r7, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	4906      	ldr	r1, [pc, #24]	; (8002508 <UART_WaitOnFlagUntilTimeout+0x8c>)
 80024ee:	400a      	ands	r2, r1
 80024f0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	31a3      	adds	r1, #163	; 0xa3
 80024f6:	31ff      	adds	r1, #255	; 0xff
 80024f8:	438a      	bics	r2, r1
 80024fa:	609a      	str	r2, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 80024fc:	2320      	movs	r3, #32
 80024fe:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8002500:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002502:	67e3      	str	r3, [r4, #124]	; 0x7c
 8002504:	e7e4      	b.n	80024d0 <UART_WaitOnFlagUntilTimeout+0x54>
 8002506:	46c0      	nop			; (mov r8, r8)
 8002508:	fffffe5f 	.word	0xfffffe5f

0800250c <HAL_UART_Transmit>:
{
 800250c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800250e:	b087      	sub	sp, #28
 8002510:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8002512:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 8002514:	0004      	movs	r4, r0
 8002516:	000d      	movs	r5, r1
 8002518:	0017      	movs	r7, r2
    return HAL_BUSY;
 800251a:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 800251c:	2b20      	cmp	r3, #32
 800251e:	d149      	bne.n	80025b4 <HAL_UART_Transmit+0xa8>
      return  HAL_ERROR;
 8002520:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8002522:	2900      	cmp	r1, #0
 8002524:	d046      	beq.n	80025b4 <HAL_UART_Transmit+0xa8>
 8002526:	2a00      	cmp	r2, #0
 8002528:	d044      	beq.n	80025b4 <HAL_UART_Transmit+0xa8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800252a:	2380      	movs	r3, #128	; 0x80
 800252c:	68a2      	ldr	r2, [r4, #8]
 800252e:	015b      	lsls	r3, r3, #5
 8002530:	429a      	cmp	r2, r3
 8002532:	d104      	bne.n	800253e <HAL_UART_Transmit+0x32>
 8002534:	6923      	ldr	r3, [r4, #16]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 800253a:	4201      	tst	r1, r0
 800253c:	d13a      	bne.n	80025b4 <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 800253e:	0023      	movs	r3, r4
 8002540:	3370      	adds	r3, #112	; 0x70
 8002542:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8002544:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002546:	2a01      	cmp	r2, #1
 8002548:	d034      	beq.n	80025b4 <HAL_UART_Transmit+0xa8>
 800254a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800254c:	2600      	movs	r6, #0
    __HAL_LOCK(huart);
 800254e:	701a      	strb	r2, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002550:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002552:	67e6      	str	r6, [r4, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002554:	6763      	str	r3, [r4, #116]	; 0x74
    tickstart = HAL_GetTick();
 8002556:	f7fd ffa9 	bl	80004ac <HAL_GetTick>
    huart->TxXferSize  = Size;
 800255a:	0023      	movs	r3, r4
 800255c:	3350      	adds	r3, #80	; 0x50
 800255e:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 8002560:	3302      	adds	r3, #2
 8002562:	9303      	str	r3, [sp, #12]
 8002564:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002566:	2380      	movs	r3, #128	; 0x80
 8002568:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 800256a:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800256c:	015b      	lsls	r3, r3, #5
 800256e:	429a      	cmp	r2, r3
 8002570:	d104      	bne.n	800257c <HAL_UART_Transmit+0x70>
 8002572:	6923      	ldr	r3, [r4, #16]
 8002574:	42b3      	cmp	r3, r6
 8002576:	d101      	bne.n	800257c <HAL_UART_Transmit+0x70>
 8002578:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 800257a:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 800257c:	0023      	movs	r3, r4
 800257e:	3352      	adds	r3, #82	; 0x52
 8002580:	881a      	ldrh	r2, [r3, #0]
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002582:	9b05      	ldr	r3, [sp, #20]
    while (huart->TxXferCount > 0U)
 8002584:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	9b04      	ldr	r3, [sp, #16]
    while (huart->TxXferCount > 0U)
 800258a:	2a00      	cmp	r2, #0
 800258c:	d10a      	bne.n	80025a4 <HAL_UART_Transmit+0x98>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800258e:	2140      	movs	r1, #64	; 0x40
 8002590:	0020      	movs	r0, r4
 8002592:	f7ff ff73 	bl	800247c <UART_WaitOnFlagUntilTimeout>
 8002596:	2800      	cmp	r0, #0
 8002598:	d10b      	bne.n	80025b2 <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_READY;
 800259a:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 800259c:	3470      	adds	r4, #112	; 0x70
    huart->gState = HAL_UART_STATE_READY;
 800259e:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(huart);
 80025a0:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80025a2:	e007      	b.n	80025b4 <HAL_UART_Transmit+0xa8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025a4:	2200      	movs	r2, #0
 80025a6:	2180      	movs	r1, #128	; 0x80
 80025a8:	0020      	movs	r0, r4
 80025aa:	f7ff ff67 	bl	800247c <UART_WaitOnFlagUntilTimeout>
 80025ae:	2800      	cmp	r0, #0
 80025b0:	d002      	beq.n	80025b8 <HAL_UART_Transmit+0xac>
        return HAL_TIMEOUT;
 80025b2:	2003      	movs	r0, #3
}
 80025b4:	b007      	add	sp, #28
 80025b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025b8:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80025ba:	2d00      	cmp	r5, #0
 80025bc:	d10b      	bne.n	80025d6 <HAL_UART_Transmit+0xca>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025be:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 80025c0:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025c2:	05db      	lsls	r3, r3, #23
 80025c4:	0ddb      	lsrs	r3, r3, #23
 80025c6:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80025c8:	9b03      	ldr	r3, [sp, #12]
 80025ca:	9a03      	ldr	r2, [sp, #12]
 80025cc:	881b      	ldrh	r3, [r3, #0]
 80025ce:	3b01      	subs	r3, #1
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	8013      	strh	r3, [r2, #0]
 80025d4:	e7d2      	b.n	800257c <HAL_UART_Transmit+0x70>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80025d6:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 80025d8:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80025da:	8513      	strh	r3, [r2, #40]	; 0x28
 80025dc:	e7f4      	b.n	80025c8 <HAL_UART_Transmit+0xbc>
	...

080025e0 <UART_CheckIdleState>:
{
 80025e0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e2:	2600      	movs	r6, #0
{
 80025e4:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e6:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80025e8:	f7fd ff60 	bl	80004ac <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80025ec:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80025ee:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	071b      	lsls	r3, r3, #28
 80025f4:	d415      	bmi.n	8002622 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80025f6:	6823      	ldr	r3, [r4, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	075b      	lsls	r3, r3, #29
 80025fc:	d50a      	bpl.n	8002614 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80025fe:	2180      	movs	r1, #128	; 0x80
 8002600:	4b0e      	ldr	r3, [pc, #56]	; (800263c <UART_CheckIdleState+0x5c>)
 8002602:	2200      	movs	r2, #0
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	03c9      	lsls	r1, r1, #15
 8002608:	002b      	movs	r3, r5
 800260a:	0020      	movs	r0, r4
 800260c:	f7ff ff36 	bl	800247c <UART_WaitOnFlagUntilTimeout>
 8002610:	2800      	cmp	r0, #0
 8002612:	d111      	bne.n	8002638 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8002614:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002616:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002618:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800261a:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 800261c:	3470      	adds	r4, #112	; 0x70
 800261e:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8002620:	e00b      	b.n	800263a <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002622:	2180      	movs	r1, #128	; 0x80
 8002624:	4b05      	ldr	r3, [pc, #20]	; (800263c <UART_CheckIdleState+0x5c>)
 8002626:	0032      	movs	r2, r6
 8002628:	9300      	str	r3, [sp, #0]
 800262a:	0389      	lsls	r1, r1, #14
 800262c:	0003      	movs	r3, r0
 800262e:	0020      	movs	r0, r4
 8002630:	f7ff ff24 	bl	800247c <UART_WaitOnFlagUntilTimeout>
 8002634:	2800      	cmp	r0, #0
 8002636:	d0de      	beq.n	80025f6 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002638:	2003      	movs	r0, #3
}
 800263a:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 800263c:	01ffffff 	.word	0x01ffffff

08002640 <HAL_UART_Init>:
{
 8002640:	b510      	push	{r4, lr}
 8002642:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8002644:	d101      	bne.n	800264a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8002646:	2001      	movs	r0, #1
}
 8002648:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 800264a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800264c:	2b00      	cmp	r3, #0
 800264e:	d104      	bne.n	800265a <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8002650:	0002      	movs	r2, r0
 8002652:	3270      	adds	r2, #112	; 0x70
 8002654:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8002656:	f002 fb75 	bl	8004d44 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800265a:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800265c:	2101      	movs	r1, #1
 800265e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002660:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002662:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002664:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8002666:	438b      	bics	r3, r1
 8002668:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800266a:	f7ff fdf9 	bl	8002260 <UART_SetConfig>
 800266e:	2801      	cmp	r0, #1
 8002670:	d0e9      	beq.n	8002646 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002672:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002674:	2b00      	cmp	r3, #0
 8002676:	d002      	beq.n	800267e <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8002678:	0020      	movs	r0, r4
 800267a:	f7ff fe97 	bl	80023ac <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800267e:	6823      	ldr	r3, [r4, #0]
 8002680:	4907      	ldr	r1, [pc, #28]	; (80026a0 <HAL_UART_Init+0x60>)
 8002682:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8002684:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002686:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002688:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800268a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800268c:	689a      	ldr	r2, [r3, #8]
 800268e:	438a      	bics	r2, r1
 8002690:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002692:	2201      	movs	r2, #1
 8002694:	6819      	ldr	r1, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800269a:	f7ff ffa1 	bl	80025e0 <UART_CheckIdleState>
 800269e:	e7d3      	b.n	8002648 <HAL_UART_Init+0x8>
 80026a0:	ffffb7ff 	.word	0xffffb7ff

080026a4 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80026a4:	4770      	bx	lr
	...

080026a8 <disk_status>:
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80026a8:	4b05      	ldr	r3, [pc, #20]	; (80026c0 <disk_status+0x18>)
{
 80026aa:	b510      	push	{r4, lr}
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80026ac:	181a      	adds	r2, r3, r0
 80026ae:	0080      	lsls	r0, r0, #2
 80026b0:	181b      	adds	r3, r3, r0
 80026b2:	7a11      	ldrb	r1, [r2, #8]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	0008      	movs	r0, r1
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	4798      	blx	r3
  return stat;
}
 80026bc:	bd10      	pop	{r4, pc}
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	200002c4 	.word	0x200002c4

080026c4 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;
  
  if(disk.is_initialized[pdrv] == 0)
 80026c4:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <disk_initialize+0x24>)
{
 80026c6:	0002      	movs	r2, r0
  if(disk.is_initialized[pdrv] == 0)
 80026c8:	5c19      	ldrb	r1, [r3, r0]
  DSTATUS stat = RES_OK;
 80026ca:	2000      	movs	r0, #0
{
 80026cc:	b510      	push	{r4, lr}
  if(disk.is_initialized[pdrv] == 0)
 80026ce:	4281      	cmp	r1, r0
 80026d0:	d108      	bne.n	80026e4 <disk_initialize+0x20>
  { 
    disk.is_initialized[pdrv] = 1;
 80026d2:	2101      	movs	r1, #1
 80026d4:	5499      	strb	r1, [r3, r2]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80026d6:	1899      	adds	r1, r3, r2
 80026d8:	0092      	lsls	r2, r2, #2
 80026da:	189b      	adds	r3, r3, r2
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	7a08      	ldrb	r0, [r1, #8]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4798      	blx	r3
  }
  return stat;
}
 80026e4:	bd10      	pop	{r4, pc}
 80026e6:	46c0      	nop			; (mov r8, r8)
 80026e8:	200002c4 	.word	0x200002c4

080026ec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80026ec:	b570      	push	{r4, r5, r6, lr}
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80026ee:	4c05      	ldr	r4, [pc, #20]	; (8002704 <disk_read+0x18>)
 80026f0:	1825      	adds	r5, r4, r0
 80026f2:	0080      	lsls	r0, r0, #2
 80026f4:	1824      	adds	r4, r4, r0
 80026f6:	7a2e      	ldrb	r6, [r5, #8]
 80026f8:	6860      	ldr	r0, [r4, #4]
 80026fa:	6884      	ldr	r4, [r0, #8]
 80026fc:	0030      	movs	r0, r6
 80026fe:	47a0      	blx	r4
  return res;
}
 8002700:	bd70      	pop	{r4, r5, r6, pc}
 8002702:	46c0      	nop			; (mov r8, r8)
 8002704:	200002c4 	.word	0x200002c4

08002708 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8002708:	b570      	push	{r4, r5, r6, lr}
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800270a:	4c05      	ldr	r4, [pc, #20]	; (8002720 <disk_write+0x18>)
 800270c:	1825      	adds	r5, r4, r0
 800270e:	0080      	lsls	r0, r0, #2
 8002710:	1824      	adds	r4, r4, r0
 8002712:	7a2e      	ldrb	r6, [r5, #8]
 8002714:	6860      	ldr	r0, [r4, #4]
 8002716:	68c4      	ldr	r4, [r0, #12]
 8002718:	0030      	movs	r0, r6
 800271a:	47a0      	blx	r4
  return res;
}
 800271c:	bd70      	pop	{r4, r5, r6, pc}
 800271e:	46c0      	nop			; (mov r8, r8)
 8002720:	200002c4 	.word	0x200002c4

08002724 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8002724:	4b05      	ldr	r3, [pc, #20]	; (800273c <disk_ioctl+0x18>)
{
 8002726:	b570      	push	{r4, r5, r6, lr}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8002728:	181c      	adds	r4, r3, r0
 800272a:	0080      	lsls	r0, r0, #2
 800272c:	181b      	adds	r3, r3, r0
 800272e:	7a25      	ldrb	r5, [r4, #8]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	0028      	movs	r0, r5
 8002734:	691b      	ldr	r3, [r3, #16]
 8002736:	4798      	blx	r3
  return res;
}
 8002738:	bd70      	pop	{r4, r5, r6, pc}
 800273a:	46c0      	nop			; (mov r8, r8)
 800273c:	200002c4 	.word	0x200002c4

08002740 <mem_cpy>:
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8002740:	2300      	movs	r3, #0
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8002742:	b510      	push	{r4, lr}
	while (cnt--)
 8002744:	429a      	cmp	r2, r3
 8002746:	d100      	bne.n	800274a <mem_cpy+0xa>
		*d++ = *s++;
}
 8002748:	bd10      	pop	{r4, pc}
		*d++ = *s++;
 800274a:	5ccc      	ldrb	r4, [r1, r3]
 800274c:	54c4      	strb	r4, [r0, r3]
 800274e:	3301      	adds	r3, #1
 8002750:	e7f8      	b.n	8002744 <mem_cpy+0x4>

08002752 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8002752:	1882      	adds	r2, r0, r2
	BYTE *d = (BYTE*)dst;

	while (cnt--)
 8002754:	4290      	cmp	r0, r2
 8002756:	d100      	bne.n	800275a <mem_set+0x8>
		*d++ = (BYTE)val;
}
 8002758:	4770      	bx	lr
		*d++ = (BYTE)val;
 800275a:	7001      	strb	r1, [r0, #0]
 800275c:	3001      	adds	r0, #1
 800275e:	e7f9      	b.n	8002754 <mem_set+0x2>

08002760 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8002760:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8002762:	2400      	movs	r4, #0
		if (Files[i].fs) {	/* Existing entry */
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8002764:	2580      	movs	r5, #128	; 0x80
	for (i = be = 0; i < _FS_LOCK; i++) {
 8002766:	0022      	movs	r2, r4
 8002768:	4b16      	ldr	r3, [pc, #88]	; (80027c4 <chk_lock+0x64>)
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800276a:	00ad      	lsls	r5, r5, #2
		if (Files[i].fs) {	/* Existing entry */
 800276c:	681f      	ldr	r7, [r3, #0]
 800276e:	2f00      	cmp	r7, #0
 8002770:	d01c      	beq.n	80027ac <chk_lock+0x4c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8002772:	5946      	ldr	r6, [r0, r5]
 8002774:	42b7      	cmp	r7, r6
 8002776:	d11a      	bne.n	80027ae <chk_lock+0x4e>
 8002778:	2782      	movs	r7, #130	; 0x82
 800277a:	00bf      	lsls	r7, r7, #2
 800277c:	685e      	ldr	r6, [r3, #4]
 800277e:	59c7      	ldr	r7, [r0, r7]
 8002780:	42be      	cmp	r6, r7
 8002782:	d114      	bne.n	80027ae <chk_lock+0x4e>
				Files[i].clu == dp->sclust &&
 8002784:	891e      	ldrh	r6, [r3, #8]
 8002786:	46b4      	mov	ip, r6
 8002788:	4e0f      	ldr	r6, [pc, #60]	; (80027c8 <chk_lock+0x68>)
 800278a:	5b87      	ldrh	r7, [r0, r6]
 800278c:	45bc      	cmp	ip, r7
 800278e:	d10e      	bne.n	80027ae <chk_lock+0x4e>
	}
	if (i == _FS_LOCK)	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8002790:	2010      	movs	r0, #16
 8002792:	2900      	cmp	r1, #0
 8002794:	d115      	bne.n	80027c2 <chk_lock+0x62>
 8002796:	230c      	movs	r3, #12
 8002798:	435a      	muls	r2, r3
 800279a:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <chk_lock+0x64>)
 800279c:	189a      	adds	r2, r3, r2
 800279e:	8950      	ldrh	r0, [r2, #10]
 80027a0:	3801      	subs	r0, #1
 80027a2:	38ff      	subs	r0, #255	; 0xff
 80027a4:	4242      	negs	r2, r0
 80027a6:	4142      	adcs	r2, r0
 80027a8:	0110      	lsls	r0, r2, #4
 80027aa:	e00a      	b.n	80027c2 <chk_lock+0x62>
			be = 1;
 80027ac:	2401      	movs	r4, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 80027ae:	3201      	adds	r2, #1
 80027b0:	330c      	adds	r3, #12
 80027b2:	2a02      	cmp	r2, #2
 80027b4:	d1da      	bne.n	800276c <chk_lock+0xc>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80027b6:	2000      	movs	r0, #0
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80027b8:	4284      	cmp	r4, r0
 80027ba:	d102      	bne.n	80027c2 <chk_lock+0x62>
 80027bc:	2902      	cmp	r1, #2
 80027be:	d000      	beq.n	80027c2 <chk_lock+0x62>
 80027c0:	2012      	movs	r0, #18
}
 80027c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027c4:	200000a8 	.word	0x200000a8
 80027c8:	00000206 	.word	0x00000206

080027cc <inc_lock>:
{
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->fs &&
 80027cc:	2380      	movs	r3, #128	; 0x80
{
 80027ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027d0:	4c24      	ldr	r4, [pc, #144]	; (8002864 <inc_lock+0x98>)
		if (Files[i].fs == dp->fs &&
 80027d2:	009b      	lsls	r3, r3, #2
			Files[i].clu == dp->sclust &&
 80027d4:	2582      	movs	r5, #130	; 0x82
		if (Files[i].fs == dp->fs &&
 80027d6:	58c6      	ldr	r6, [r0, r3]
 80027d8:	0022      	movs	r2, r4
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80027da:	2300      	movs	r3, #0
			Files[i].clu == dp->sclust &&
 80027dc:	00ad      	lsls	r5, r5, #2
		if (Files[i].fs == dp->fs &&
 80027de:	6827      	ldr	r7, [r4, #0]
 80027e0:	42b7      	cmp	r7, r6
 80027e2:	d10a      	bne.n	80027fa <inc_lock+0x2e>
 80027e4:	6867      	ldr	r7, [r4, #4]
 80027e6:	46bc      	mov	ip, r7
 80027e8:	5947      	ldr	r7, [r0, r5]
 80027ea:	45bc      	cmp	ip, r7
 80027ec:	d105      	bne.n	80027fa <inc_lock+0x2e>
			Files[i].clu == dp->sclust &&
 80027ee:	8927      	ldrh	r7, [r4, #8]
 80027f0:	46bc      	mov	ip, r7
 80027f2:	4f1d      	ldr	r7, [pc, #116]	; (8002868 <inc_lock+0x9c>)
 80027f4:	5bc7      	ldrh	r7, [r0, r7]
 80027f6:	45bc      	cmp	ip, r7
 80027f8:	d027      	beq.n	800284a <inc_lock+0x7e>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80027fa:	3301      	adds	r3, #1
 80027fc:	340c      	adds	r4, #12
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d1ed      	bne.n	80027de <inc_lock+0x12>
			Files[i].idx == dp->index) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8002802:	6813      	ldr	r3, [r2, #0]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d004      	beq.n	8002812 <inc_lock+0x46>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8002808:	2400      	movs	r4, #0
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800280a:	68d3      	ldr	r3, [r2, #12]
 800280c:	42a3      	cmp	r3, r4
 800280e:	d11a      	bne.n	8002846 <inc_lock+0x7a>
 8002810:	2301      	movs	r3, #1
		Files[i].fs = dp->fs;
 8002812:	240c      	movs	r4, #12
		Files[i].clu = dp->sclust;
 8002814:	2582      	movs	r5, #130	; 0x82
		Files[i].fs = dp->fs;
 8002816:	435c      	muls	r4, r3
		Files[i].clu = dp->sclust;
 8002818:	00ad      	lsls	r5, r5, #2
 800281a:	5945      	ldr	r5, [r0, r5]
		Files[i].fs = dp->fs;
 800281c:	5116      	str	r6, [r2, r4]
		Files[i].clu = dp->sclust;
 800281e:	1914      	adds	r4, r2, r4
 8002820:	6065      	str	r5, [r4, #4]
		Files[i].idx = dp->index;
 8002822:	4d11      	ldr	r5, [pc, #68]	; (8002868 <inc_lock+0x9c>)
 8002824:	5b40      	ldrh	r0, [r0, r5]
 8002826:	8120      	strh	r0, [r4, #8]
		Files[i].ctr = 0;
 8002828:	2000      	movs	r0, #0
 800282a:	8160      	strh	r0, [r4, #10]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800282c:	4281      	cmp	r1, r0
 800282e:	d115      	bne.n	800285c <inc_lock+0x90>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002830:	210c      	movs	r1, #12
 8002832:	4359      	muls	r1, r3
 8002834:	1851      	adds	r1, r2, r1
 8002836:	8949      	ldrh	r1, [r1, #10]
 8002838:	3101      	adds	r1, #1
 800283a:	b289      	uxth	r1, r1
 800283c:	200c      	movs	r0, #12
 800283e:	4358      	muls	r0, r3
 8002840:	1812      	adds	r2, r2, r0
 8002842:	8151      	strh	r1, [r2, #10]

	return i + 1;
 8002844:	1c5c      	adds	r4, r3, #1
}
 8002846:	0020      	movs	r0, r4
 8002848:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800284a:	2900      	cmp	r1, #0
 800284c:	d0f0      	beq.n	8002830 <inc_lock+0x64>
 800284e:	210c      	movs	r1, #12
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8002850:	2400      	movs	r4, #0
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8002852:	4359      	muls	r1, r3
 8002854:	1851      	adds	r1, r2, r1
 8002856:	8949      	ldrh	r1, [r1, #10]
 8002858:	42a1      	cmp	r1, r4
 800285a:	d1f4      	bne.n	8002846 <inc_lock+0x7a>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800285c:	2180      	movs	r1, #128	; 0x80
 800285e:	0049      	lsls	r1, r1, #1
 8002860:	e7ec      	b.n	800283c <inc_lock+0x70>
 8002862:	46c0      	nop			; (mov r8, r8)
 8002864:	200000a8 	.word	0x200000a8
 8002868:	00000206 	.word	0x00000206

0800286c <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800286c:	1e41      	subs	r1, r0, #1
{
 800286e:	b510      	push	{r4, lr}
		if (n) n--;					/* Decrement read mode open count */
		Files[i].ctr = n;
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8002870:	2002      	movs	r0, #2
	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8002872:	2901      	cmp	r1, #1
 8002874:	d811      	bhi.n	800289a <dec_lock+0x2e>
		n = Files[i].ctr;
 8002876:	230c      	movs	r3, #12
 8002878:	001a      	movs	r2, r3
 800287a:	434a      	muls	r2, r1
 800287c:	4c07      	ldr	r4, [pc, #28]	; (800289c <dec_lock+0x30>)
 800287e:	18a2      	adds	r2, r4, r2
 8002880:	8950      	ldrh	r0, [r2, #10]
		if (n) n--;					/* Decrement read mode open count */
 8002882:	4a07      	ldr	r2, [pc, #28]	; (80028a0 <dec_lock+0x34>)
 8002884:	4002      	ands	r2, r0
 8002886:	d001      	beq.n	800288c <dec_lock+0x20>
 8002888:	3801      	subs	r0, #1
 800288a:	b282      	uxth	r2, r0
		res = FR_OK;
 800288c:	2000      	movs	r0, #0
		Files[i].ctr = n;
 800288e:	434b      	muls	r3, r1
 8002890:	18e1      	adds	r1, r4, r3
 8002892:	814a      	strh	r2, [r1, #10]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8002894:	4282      	cmp	r2, r0
 8002896:	d100      	bne.n	800289a <dec_lock+0x2e>
 8002898:	50e0      	str	r0, [r4, r3]
	}
	return res;
}
 800289a:	bd10      	pop	{r4, pc}
 800289c:	200000a8 	.word	0x200000a8
 80028a0:	fffffeff 	.word	0xfffffeff

080028a4 <clmt_clust>:
)
{
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80028a4:	2289      	movs	r2, #137	; 0x89
{
 80028a6:	0003      	movs	r3, r0
 80028a8:	b510      	push	{r4, lr}
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80028aa:	0092      	lsls	r2, r2, #2
 80028ac:	5884      	ldr	r4, [r0, r2]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80028ae:	3a24      	subs	r2, #36	; 0x24
 80028b0:	589a      	ldr	r2, [r3, r2]
 80028b2:	4b09      	ldr	r3, [pc, #36]	; (80028d8 <clmt_clust+0x34>)
 80028b4:	0a48      	lsrs	r0, r1, #9
 80028b6:	5cd1      	ldrb	r1, [r2, r3]
 80028b8:	f7fd fc42 	bl	8000140 <__udivsi3>
 80028bc:	0002      	movs	r2, r0
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80028be:	3404      	adds	r4, #4
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80028c0:	6820      	ldr	r0, [r4, #0]
		if (!ncl) return 0;		/* End of table? (error) */
 80028c2:	2800      	cmp	r0, #0
 80028c4:	d006      	beq.n	80028d4 <clmt_clust+0x30>
		if (cl < ncl) break;	/* In this fragment? */
 80028c6:	4282      	cmp	r2, r0
 80028c8:	d302      	bcc.n	80028d0 <clmt_clust+0x2c>
		cl -= ncl; tbl++;		/* Next fragment */
 80028ca:	1a12      	subs	r2, r2, r0
 80028cc:	3408      	adds	r4, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80028ce:	e7f7      	b.n	80028c0 <clmt_clust+0x1c>
	}
	return cl + *tbl;	/* Return the cluster number */
 80028d0:	6860      	ldr	r0, [r4, #4]
 80028d2:	1810      	adds	r0, r2, r0
}
 80028d4:	bd10      	pop	{r4, pc}
 80028d6:	46c0      	nop			; (mov r8, r8)
 80028d8:	00000202 	.word	0x00000202

080028dc <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80028dc:	0001      	movs	r1, r0
	BYTE sum = 0;
 80028de:	2300      	movs	r3, #0
 80028e0:	310b      	adds	r1, #11
	UINT n = 11;

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 80028e2:	085a      	lsrs	r2, r3, #1
 80028e4:	01db      	lsls	r3, r3, #7
 80028e6:	4313      	orrs	r3, r2
 80028e8:	7802      	ldrb	r2, [r0, #0]
 80028ea:	3001      	adds	r0, #1
 80028ec:	189b      	adds	r3, r3, r2
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	4288      	cmp	r0, r1
 80028f2:	d1f6      	bne.n	80028e2 <sum_sfn+0x6>
	return sum;
}
 80028f4:	0018      	movs	r0, r3
 80028f6:	4770      	bx	lr

080028f8 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80028f8:	6802      	ldr	r2, [r0, #0]
 80028fa:	1e13      	subs	r3, r2, #0
 80028fc:	d103      	bne.n	8002906 <get_ldnumber+0xe>
	int vol = -1;
 80028fe:	2001      	movs	r0, #1
 8002900:	4240      	negs	r0, r0
 8002902:	e00e      	b.n	8002922 <get_ldnumber+0x2a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8002904:	3301      	adds	r3, #1
 8002906:	7819      	ldrb	r1, [r3, #0]
 8002908:	291f      	cmp	r1, #31
 800290a:	d909      	bls.n	8002920 <get_ldnumber+0x28>
 800290c:	293a      	cmp	r1, #58	; 0x3a
 800290e:	d1f9      	bne.n	8002904 <get_ldnumber+0xc>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 8002910:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8002912:	428b      	cmp	r3, r1
 8002914:	d1f3      	bne.n	80028fe <get_ldnumber+0x6>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8002916:	7812      	ldrb	r2, [r2, #0]
 8002918:	2a30      	cmp	r2, #48	; 0x30
 800291a:	d1f0      	bne.n	80028fe <get_ldnumber+0x6>
					vol = (int)i;
					*path = ++tt;
 800291c:	3301      	adds	r3, #1
 800291e:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8002920:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 8002922:	4770      	bx	lr

08002924 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8002924:	b510      	push	{r4, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8002926:	2800      	cmp	r0, #0
 8002928:	d015      	beq.n	8002956 <validate+0x32>
 800292a:	2280      	movs	r2, #128	; 0x80
 800292c:	0092      	lsls	r2, r2, #2
 800292e:	5883      	ldr	r3, [r0, r2]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d010      	beq.n	8002956 <validate+0x32>
 8002934:	5c9a      	ldrb	r2, [r3, r2]
 8002936:	2a00      	cmp	r2, #0
 8002938:	d00d      	beq.n	8002956 <validate+0x32>
 800293a:	4a08      	ldr	r2, [pc, #32]	; (800295c <validate+0x38>)
 800293c:	5a99      	ldrh	r1, [r3, r2]
 800293e:	3a02      	subs	r2, #2
 8002940:	5a82      	ldrh	r2, [r0, r2]
 8002942:	4291      	cmp	r1, r2
 8002944:	d107      	bne.n	8002956 <validate+0x32>
 8002946:	4a06      	ldr	r2, [pc, #24]	; (8002960 <validate+0x3c>)
 8002948:	5c98      	ldrb	r0, [r3, r2]
 800294a:	f7ff fead 	bl	80026a8 <disk_status>
 800294e:	2301      	movs	r3, #1
 8002950:	4003      	ands	r3, r0
		return FR_INVALID_OBJECT;

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8002952:	1e18      	subs	r0, r3, #0
	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8002954:	d000      	beq.n	8002958 <validate+0x34>
		return FR_INVALID_OBJECT;
 8002956:	2009      	movs	r0, #9
}
 8002958:	bd10      	pop	{r4, pc}
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	00000206 	.word	0x00000206
 8002960:	00000201 	.word	0x00000201

08002964 <get_fileinfo>:
{
 8002964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (dp->sect) {		/* Get SFN */
 8002966:	2384      	movs	r3, #132	; 0x84
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	58c3      	ldr	r3, [r0, r3]
{
 800296c:	000c      	movs	r4, r1
	p = fno->fname;
 800296e:	3109      	adds	r1, #9
	if (dp->sect) {		/* Get SFN */
 8002970:	2b00      	cmp	r3, #0
 8002972:	d039      	beq.n	80029e8 <get_fileinfo+0x84>
		dir = dp->dir;
 8002974:	2385      	movs	r3, #133	; 0x85
		i = 0;
 8002976:	2200      	movs	r2, #0
		dir = dp->dir;
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	58c3      	ldr	r3, [r0, r3]
			c = (TCHAR)dir[i++];
 800297c:	1c55      	adds	r5, r2, #1
 800297e:	5c9a      	ldrb	r2, [r3, r2]
			if (c == ' ') continue;				/* Skip padding spaces */
 8002980:	2a20      	cmp	r2, #32
 8002982:	d017      	beq.n	80029b4 <get_fileinfo+0x50>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8002984:	2a05      	cmp	r2, #5
 8002986:	d05a      	beq.n	8002a3e <get_fileinfo+0xda>
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8002988:	2d09      	cmp	r5, #9
 800298a:	d102      	bne.n	8002992 <get_fileinfo+0x2e>
 800298c:	272e      	movs	r7, #46	; 0x2e
 800298e:	700f      	strb	r7, [r1, #0]
 8002990:	3101      	adds	r1, #1
			if (IsUpper(c) && (dir[DIR_NTres] & (i >= 9 ? NS_EXT : NS_BODY)))
 8002992:	0017      	movs	r7, r2
 8002994:	3f41      	subs	r7, #65	; 0x41
 8002996:	2f19      	cmp	r7, #25
 8002998:	d80a      	bhi.n	80029b0 <get_fileinfo+0x4c>
 800299a:	7b1f      	ldrb	r7, [r3, #12]
 800299c:	46bc      	mov	ip, r7
 800299e:	2710      	movs	r7, #16
 80029a0:	2d08      	cmp	r5, #8
 80029a2:	d800      	bhi.n	80029a6 <get_fileinfo+0x42>
 80029a4:	3f08      	subs	r7, #8
 80029a6:	4666      	mov	r6, ip
 80029a8:	423e      	tst	r6, r7
 80029aa:	d001      	beq.n	80029b0 <get_fileinfo+0x4c>
				c += 0x20;			/* To lower */
 80029ac:	3220      	adds	r2, #32
 80029ae:	b2d2      	uxtb	r2, r2
			*p++ = c;
 80029b0:	700a      	strb	r2, [r1, #0]
 80029b2:	3101      	adds	r1, #1
 80029b4:	002a      	movs	r2, r5
		while (i < 11) {		/* Copy name body and extension */
 80029b6:	2d0b      	cmp	r5, #11
 80029b8:	d1e0      	bne.n	800297c <get_fileinfo+0x18>
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
 80029ba:	7ada      	ldrb	r2, [r3, #11]
 80029bc:	7222      	strb	r2, [r4, #8]
		fno->fsize = LD_DWORD(dir + DIR_FileSize);	/* Size */
 80029be:	7f5d      	ldrb	r5, [r3, #29]
 80029c0:	7f1a      	ldrb	r2, [r3, #28]
 80029c2:	022d      	lsls	r5, r5, #8
 80029c4:	4315      	orrs	r5, r2
 80029c6:	7f9a      	ldrb	r2, [r3, #30]
 80029c8:	0412      	lsls	r2, r2, #16
 80029ca:	4315      	orrs	r5, r2
 80029cc:	7fda      	ldrb	r2, [r3, #31]
 80029ce:	0612      	lsls	r2, r2, #24
 80029d0:	432a      	orrs	r2, r5
 80029d2:	6022      	str	r2, [r4, #0]
		fno->fdate = LD_WORD(dir + DIR_WrtDate);	/* Date */
 80029d4:	7e5d      	ldrb	r5, [r3, #25]
 80029d6:	7e1a      	ldrb	r2, [r3, #24]
 80029d8:	022d      	lsls	r5, r5, #8
 80029da:	432a      	orrs	r2, r5
 80029dc:	80a2      	strh	r2, [r4, #4]
		fno->ftime = LD_WORD(dir + DIR_WrtTime);	/* Time */
 80029de:	7dda      	ldrb	r2, [r3, #23]
 80029e0:	7d9b      	ldrb	r3, [r3, #22]
 80029e2:	0212      	lsls	r2, r2, #8
 80029e4:	4313      	orrs	r3, r2
 80029e6:	80e3      	strh	r3, [r4, #6]
	*p = 0;		/* Terminate SFN string by a \0 */
 80029e8:	2500      	movs	r5, #0
 80029ea:	700d      	strb	r5, [r1, #0]
	if (fno->lfname) {
 80029ec:	69a6      	ldr	r6, [r4, #24]
 80029ee:	42ae      	cmp	r6, r5
 80029f0:	d007      	beq.n	8002a02 <get_fileinfo+0x9e>
		if (dp->sect && fno->lfsize && dp->lfn_idx != 0xFFFF) {	/* Get LFN if available */
 80029f2:	2384      	movs	r3, #132	; 0x84
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	58c3      	ldr	r3, [r0, r3]
 80029f8:	42ab      	cmp	r3, r5
 80029fa:	d103      	bne.n	8002a04 <get_fileinfo+0xa0>
		i = 0; p = fno->lfname;
 80029fc:	2300      	movs	r3, #0
		p[i] = 0;	/* Terminate LFN string by a \0 */
 80029fe:	2200      	movs	r2, #0
 8002a00:	54f2      	strb	r2, [r6, r3]
}
 8002a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (dp->sect && fno->lfsize && dp->lfn_idx != 0xFFFF) {	/* Get LFN if available */
 8002a04:	69e3      	ldr	r3, [r4, #28]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0f8      	beq.n	80029fc <get_fileinfo+0x98>
 8002a0a:	2389      	movs	r3, #137	; 0x89
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	5ac2      	ldrh	r2, [r0, r3]
 8002a10:	4b0d      	ldr	r3, [pc, #52]	; (8002a48 <get_fileinfo+0xe4>)
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d0f2      	beq.n	80029fc <get_fileinfo+0x98>
			lfn = dp->lfn;
 8002a16:	2388      	movs	r3, #136	; 0x88
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	58c7      	ldr	r7, [r0, r3]
			while ((w = *lfn++) != 0) {		/* Get an LFN character */
 8002a1c:	006a      	lsls	r2, r5, #1
 8002a1e:	5ab8      	ldrh	r0, [r7, r2]
 8002a20:	002b      	movs	r3, r5
 8002a22:	2800      	cmp	r0, #0
 8002a24:	d0eb      	beq.n	80029fe <get_fileinfo+0x9a>
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8002a26:	2100      	movs	r1, #0
 8002a28:	f001 fcea 	bl	8004400 <ff_convert>
				if (!w) { i = 0; break; }	/* No LFN if it could not be converted */
 8002a2c:	2800      	cmp	r0, #0
 8002a2e:	d0e5      	beq.n	80029fc <get_fileinfo+0x98>
				if (i >= fno->lfsize - 1) { i = 0; break; }	/* No LFN if buffer overflow */
 8002a30:	69e3      	ldr	r3, [r4, #28]
 8002a32:	3b01      	subs	r3, #1
 8002a34:	429d      	cmp	r5, r3
 8002a36:	d2e1      	bcs.n	80029fc <get_fileinfo+0x98>
				p[i++] = (TCHAR)w;
 8002a38:	5570      	strb	r0, [r6, r5]
 8002a3a:	3501      	adds	r5, #1
 8002a3c:	e7ee      	b.n	8002a1c <get_fileinfo+0xb8>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8002a3e:	22e5      	movs	r2, #229	; 0xe5
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8002a40:	2d09      	cmp	r5, #9
 8002a42:	d1b5      	bne.n	80029b0 <get_fileinfo+0x4c>
 8002a44:	e7a2      	b.n	800298c <get_fileinfo+0x28>
 8002a46:	46c0      	nop			; (mov r8, r8)
 8002a48:	0000ffff 	.word	0x0000ffff

08002a4c <ld_clust.isra.0>:
	cl = LD_WORD(dir + DIR_FstClusLO);
 8002a4c:	7eca      	ldrb	r2, [r1, #27]
DWORD ld_clust (
 8002a4e:	b510      	push	{r4, lr}
 8002a50:	0004      	movs	r4, r0
	cl = LD_WORD(dir + DIR_FstClusLO);
 8002a52:	7e88      	ldrb	r0, [r1, #26]
 8002a54:	0212      	lsls	r2, r2, #8
 8002a56:	4310      	orrs	r0, r2
	if (fs->fs_type == FS_FAT32)
 8002a58:	2c03      	cmp	r4, #3
 8002a5a:	d105      	bne.n	8002a68 <ld_clust.isra.0+0x1c>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8002a5c:	7d4a      	ldrb	r2, [r1, #21]
 8002a5e:	7d0b      	ldrb	r3, [r1, #20]
 8002a60:	0212      	lsls	r2, r2, #8
 8002a62:	4313      	orrs	r3, r2
 8002a64:	041b      	lsls	r3, r3, #16
 8002a66:	4318      	orrs	r0, r3
}
 8002a68:	bd10      	pop	{r4, pc}
	...

08002a6c <sync_window.part.1>:
		wsect = fs->winsect;	/* Current sector number */
 8002a6c:	238b      	movs	r3, #139	; 0x8b
FRESULT sync_window (
 8002a6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a70:	0004      	movs	r4, r0
		wsect = fs->winsect;	/* Current sector number */
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	58c5      	ldr	r5, [r0, r3]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8002a76:	4e13      	ldr	r6, [pc, #76]	; (8002ac4 <sync_window.part.1+0x58>)
 8002a78:	2301      	movs	r3, #1
 8002a7a:	5d80      	ldrb	r0, [r0, r6]
 8002a7c:	002a      	movs	r2, r5
 8002a7e:	0021      	movs	r1, r4
 8002a80:	f7ff fe42 	bl	8002708 <disk_write>
 8002a84:	9601      	str	r6, [sp, #4]
			res = FR_DISK_ERR;
 8002a86:	2301      	movs	r3, #1
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8002a88:	2800      	cmp	r0, #0
 8002a8a:	d10a      	bne.n	8002aa2 <sync_window.part.1+0x36>
			fs->wflag = 0;
 8002a8c:	2381      	movs	r3, #129	; 0x81
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	54e0      	strb	r0, [r4, r3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8002a92:	3617      	adds	r6, #23
 8002a94:	331c      	adds	r3, #28
 8002a96:	58e3      	ldr	r3, [r4, r3]
 8002a98:	59a2      	ldr	r2, [r4, r6]
 8002a9a:	1aeb      	subs	r3, r5, r3
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d302      	bcc.n	8002aa6 <sync_window.part.1+0x3a>
	FRESULT res = FR_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	0018      	movs	r0, r3
 8002aa4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002aa6:	4b08      	ldr	r3, [pc, #32]	; (8002ac8 <sync_window.part.1+0x5c>)
 8002aa8:	5ce7      	ldrb	r7, [r4, r3]
 8002aaa:	2f01      	cmp	r7, #1
 8002aac:	d9f8      	bls.n	8002aa0 <sync_window.part.1+0x34>
					wsect += fs->fsize;
 8002aae:	59a3      	ldr	r3, [r4, r6]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8002ab0:	0021      	movs	r1, r4
					wsect += fs->fsize;
 8002ab2:	18ed      	adds	r5, r5, r3
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8002ab4:	9b01      	ldr	r3, [sp, #4]
 8002ab6:	002a      	movs	r2, r5
 8002ab8:	5ce0      	ldrb	r0, [r4, r3]
 8002aba:	2301      	movs	r3, #1
 8002abc:	f7ff fe24 	bl	8002708 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002ac0:	3f01      	subs	r7, #1
 8002ac2:	e7f2      	b.n	8002aaa <sync_window.part.1+0x3e>
 8002ac4:	00000201 	.word	0x00000201
 8002ac8:	00000203 	.word	0x00000203

08002acc <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8002acc:	2381      	movs	r3, #129	; 0x81
{
 8002ace:	b510      	push	{r4, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	5cc2      	ldrb	r2, [r0, r3]
	FRESULT res = FR_OK;
 8002ad4:	2300      	movs	r3, #0
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d002      	beq.n	8002ae0 <sync_window+0x14>
 8002ada:	f7ff ffc7 	bl	8002a6c <sync_window.part.1>
 8002ade:	0003      	movs	r3, r0
}
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	bd10      	pop	{r4, pc}

08002ae4 <sync_fs>:
{
 8002ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ae6:	0004      	movs	r4, r0
	res = sync_window(fs);
 8002ae8:	f7ff fff0 	bl	8002acc <sync_window>
 8002aec:	1e05      	subs	r5, r0, #0
	if (res == FR_OK) {
 8002aee:	d15e      	bne.n	8002bae <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8002af0:	2280      	movs	r2, #128	; 0x80
 8002af2:	0092      	lsls	r2, r2, #2
 8002af4:	5ca3      	ldrb	r3, [r4, r2]
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d150      	bne.n	8002b9c <sync_fs+0xb8>
 8002afa:	4e2d      	ldr	r6, [pc, #180]	; (8002bb0 <sync_fs+0xcc>)
 8002afc:	5da7      	ldrb	r7, [r4, r6]
 8002afe:	2f01      	cmp	r7, #1
 8002b00:	d14c      	bne.n	8002b9c <sync_fs+0xb8>
			mem_set(fs->win.d8, 0, SS(fs));
 8002b02:	0001      	movs	r1, r0
 8002b04:	0020      	movs	r0, r4
 8002b06:	f7ff fe24 	bl	8002752 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8002b0a:	23ff      	movs	r3, #255	; 0xff
 8002b0c:	2255      	movs	r2, #85	; 0x55
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002b0e:	20f2      	movs	r0, #242	; 0xf2
 8002b10:	2172      	movs	r1, #114	; 0x72
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	54e2      	strb	r2, [r4, r3]
 8002b16:	4b27      	ldr	r3, [pc, #156]	; (8002bb4 <sync_fs+0xd0>)
 8002b18:	1892      	adds	r2, r2, r2
 8002b1a:	54e2      	strb	r2, [r4, r3]
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8002b1c:	3bae      	subs	r3, #174	; 0xae
 8002b1e:	3bff      	subs	r3, #255	; 0xff
 8002b20:	7023      	strb	r3, [r4, #0]
 8002b22:	7063      	strb	r3, [r4, #1]
 8002b24:	3a69      	subs	r2, #105	; 0x69
 8002b26:	330f      	adds	r3, #15
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002b28:	0040      	lsls	r0, r0, #1
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8002b2a:	70a3      	strb	r3, [r4, #2]
 8002b2c:	70e2      	strb	r2, [r4, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8002b2e:	5421      	strb	r1, [r4, r0]
 8002b30:	20e6      	movs	r0, #230	; 0xe6
 8002b32:	30ff      	adds	r0, #255	; 0xff
 8002b34:	5421      	strb	r1, [r4, r0]
 8002b36:	3175      	adds	r1, #117	; 0x75
 8002b38:	31ff      	adds	r1, #255	; 0xff
 8002b3a:	5462      	strb	r2, [r4, r1]
 8002b3c:	22e8      	movs	r2, #232	; 0xe8
 8002b3e:	32ff      	adds	r2, #255	; 0xff
 8002b40:	54a3      	strb	r3, [r4, r2]
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8002b42:	33b0      	adds	r3, #176	; 0xb0
 8002b44:	33ff      	adds	r3, #255	; 0xff
 8002b46:	58e3      	ldr	r3, [r4, r3]
 8002b48:	3201      	adds	r2, #1
 8002b4a:	54a3      	strb	r3, [r4, r2]
 8002b4c:	22ea      	movs	r2, #234	; 0xea
 8002b4e:	0a19      	lsrs	r1, r3, #8
 8002b50:	32ff      	adds	r2, #255	; 0xff
 8002b52:	54a1      	strb	r1, [r4, r2]
 8002b54:	0c19      	lsrs	r1, r3, #16
 8002b56:	3201      	adds	r2, #1
 8002b58:	54a1      	strb	r1, [r4, r2]
 8002b5a:	22ec      	movs	r2, #236	; 0xec
 8002b5c:	0e1b      	lsrs	r3, r3, #24
 8002b5e:	32ff      	adds	r2, #255	; 0xff
 8002b60:	54a3      	strb	r3, [r4, r2]
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8002b62:	2383      	movs	r3, #131	; 0x83
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	58e3      	ldr	r3, [r4, r3]
 8002b68:	3201      	adds	r2, #1
 8002b6a:	54a3      	strb	r3, [r4, r2]
 8002b6c:	22ee      	movs	r2, #238	; 0xee
 8002b6e:	0a19      	lsrs	r1, r3, #8
 8002b70:	32ff      	adds	r2, #255	; 0xff
 8002b72:	54a1      	strb	r1, [r4, r2]
 8002b74:	0c19      	lsrs	r1, r3, #16
 8002b76:	3201      	adds	r2, #1
 8002b78:	54a1      	strb	r1, [r4, r2]
 8002b7a:	22f0      	movs	r2, #240	; 0xf0
 8002b7c:	0e1b      	lsrs	r3, r3, #24
 8002b7e:	32ff      	adds	r2, #255	; 0xff
 8002b80:	54a3      	strb	r3, [r4, r2]
			fs->winsect = fs->volbase + 1;
 8002b82:	2387      	movs	r3, #135	; 0x87
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	58e2      	ldr	r2, [r4, r3]
 8002b88:	3310      	adds	r3, #16
 8002b8a:	3201      	adds	r2, #1
 8002b8c:	50e2      	str	r2, [r4, r3]
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8002b8e:	4b0a      	ldr	r3, [pc, #40]	; (8002bb8 <sync_fs+0xd4>)
 8002b90:	0021      	movs	r1, r4
 8002b92:	5ce0      	ldrb	r0, [r4, r3]
 8002b94:	003b      	movs	r3, r7
 8002b96:	f7ff fdb7 	bl	8002708 <disk_write>
			fs->fsi_flag = 0;
 8002b9a:	55a5      	strb	r5, [r4, r6]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	4b06      	ldr	r3, [pc, #24]	; (8002bb8 <sync_fs+0xd4>)
 8002ba0:	0011      	movs	r1, r2
 8002ba2:	5ce0      	ldrb	r0, [r4, r3]
 8002ba4:	f7ff fdbe 	bl	8002724 <disk_ioctl>
 8002ba8:	1e43      	subs	r3, r0, #1
 8002baa:	4198      	sbcs	r0, r3
 8002bac:	b2c0      	uxtb	r0, r0
}
 8002bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bb0:	00000205 	.word	0x00000205
 8002bb4:	000001ff 	.word	0x000001ff
 8002bb8:	00000201 	.word	0x00000201

08002bbc <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002bbc:	238b      	movs	r3, #139	; 0x8b
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	58c3      	ldr	r3, [r0, r3]
{
 8002bc2:	b570      	push	{r4, r5, r6, lr}
 8002bc4:	0004      	movs	r4, r0
 8002bc6:	000e      	movs	r6, r1
	FRESULT res = FR_OK;
 8002bc8:	2500      	movs	r5, #0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002bca:	428b      	cmp	r3, r1
 8002bcc:	d012      	beq.n	8002bf4 <move_window+0x38>
		res = sync_window(fs);		/* Write-back changes */
 8002bce:	f7ff ff7d 	bl	8002acc <sync_window>
 8002bd2:	1e05      	subs	r5, r0, #0
		if (res == FR_OK) {			/* Fill sector window with new data */
 8002bd4:	d10e      	bne.n	8002bf4 <move_window+0x38>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8002bd6:	4b08      	ldr	r3, [pc, #32]	; (8002bf8 <move_window+0x3c>)
 8002bd8:	0032      	movs	r2, r6
 8002bda:	5ce0      	ldrb	r0, [r4, r3]
 8002bdc:	0021      	movs	r1, r4
 8002bde:	2301      	movs	r3, #1
 8002be0:	f7ff fd84 	bl	80026ec <disk_read>
 8002be4:	2800      	cmp	r0, #0
 8002be6:	d002      	beq.n	8002bee <move_window+0x32>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8002be8:	2601      	movs	r6, #1
				res = FR_DISK_ERR;
 8002bea:	3501      	adds	r5, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8002bec:	4276      	negs	r6, r6
			fs->winsect = sector;
 8002bee:	238b      	movs	r3, #139	; 0x8b
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	50e6      	str	r6, [r4, r3]
}
 8002bf4:	0028      	movs	r0, r5
 8002bf6:	bd70      	pop	{r4, r5, r6, pc}
 8002bf8:	00000201 	.word	0x00000201

08002bfc <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002bfc:	2381      	movs	r3, #129	; 0x81
 8002bfe:	2200      	movs	r2, #0
 8002c00:	009b      	lsls	r3, r3, #2
{
 8002c02:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002c04:	54c2      	strb	r2, [r0, r3]
 8002c06:	3328      	adds	r3, #40	; 0x28
 8002c08:	3a01      	subs	r2, #1
 8002c0a:	50c2      	str	r2, [r0, r3]
{
 8002c0c:	0004      	movs	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8002c0e:	f7ff ffd5 	bl	8002bbc <move_window>
		return 3;
 8002c12:	2303      	movs	r3, #3
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8002c14:	2800      	cmp	r0, #0
 8002c16:	d121      	bne.n	8002c5c <check_fs+0x60>
	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8002c18:	22ff      	movs	r2, #255	; 0xff
 8002c1a:	4b11      	ldr	r3, [pc, #68]	; (8002c60 <check_fs+0x64>)
 8002c1c:	0052      	lsls	r2, r2, #1
 8002c1e:	5ce3      	ldrb	r3, [r4, r3]
 8002c20:	5ca2      	ldrb	r2, [r4, r2]
 8002c22:	021b      	lsls	r3, r3, #8
 8002c24:	431a      	orrs	r2, r3
 8002c26:	490f      	ldr	r1, [pc, #60]	; (8002c64 <check_fs+0x68>)
 8002c28:	b212      	sxth	r2, r2
		return 2;
 8002c2a:	2302      	movs	r3, #2
	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8002c2c:	428a      	cmp	r2, r1
 8002c2e:	d115      	bne.n	8002c5c <check_fs+0x60>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8002c30:	8f22      	ldrh	r2, [r4, #56]	; 0x38
 8002c32:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002c34:	0412      	lsls	r2, r2, #16
 8002c36:	431a      	orrs	r2, r3
 8002c38:	490b      	ldr	r1, [pc, #44]	; (8002c68 <check_fs+0x6c>)
 8002c3a:	0212      	lsls	r2, r2, #8
 8002c3c:	0a12      	lsrs	r2, r2, #8
		return 0;
 8002c3e:	0003      	movs	r3, r0
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8002c40:	428a      	cmp	r2, r1
 8002c42:	d00b      	beq.n	8002c5c <check_fs+0x60>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8002c44:	3452      	adds	r4, #82	; 0x52
 8002c46:	8863      	ldrh	r3, [r4, #2]
 8002c48:	8820      	ldrh	r0, [r4, #0]
 8002c4a:	041b      	lsls	r3, r3, #16
 8002c4c:	4303      	orrs	r3, r0
 8002c4e:	021b      	lsls	r3, r3, #8
 8002c50:	4a06      	ldr	r2, [pc, #24]	; (8002c6c <check_fs+0x70>)
 8002c52:	0a1b      	lsrs	r3, r3, #8
 8002c54:	189b      	adds	r3, r3, r2
 8002c56:	1e58      	subs	r0, r3, #1
 8002c58:	4183      	sbcs	r3, r0
		return 3;
 8002c5a:	b2db      	uxtb	r3, r3
}
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	bd10      	pop	{r4, pc}
 8002c60:	000001ff 	.word	0x000001ff
 8002c64:	ffffaa55 	.word	0xffffaa55
 8002c68:	00544146 	.word	0x00544146
 8002c6c:	ffabbeba 	.word	0xffabbeba

08002c70 <find_volume>:
	*rfs = 0;
 8002c70:	2300      	movs	r3, #0
{
 8002c72:	b5f0      	push	{r4, r5, r6, r7, lr}
	*rfs = 0;
 8002c74:	6003      	str	r3, [r0, #0]
{
 8002c76:	b089      	sub	sp, #36	; 0x24
 8002c78:	0007      	movs	r7, r0
	vol = get_ldnumber(path);
 8002c7a:	0008      	movs	r0, r1
{
 8002c7c:	0016      	movs	r6, r2
	vol = get_ldnumber(path);
 8002c7e:	f7ff fe3b 	bl	80028f8 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8002c82:	230b      	movs	r3, #11
	vol = get_ldnumber(path);
 8002c84:	1e05      	subs	r5, r0, #0
	if (vol < 0) return FR_INVALID_DRIVE;
 8002c86:	db17      	blt.n	8002cb8 <find_volume+0x48>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002c88:	4b9d      	ldr	r3, [pc, #628]	; (8002f00 <find_volume+0x290>)
 8002c8a:	0082      	lsls	r2, r0, #2
 8002c8c:	58d4      	ldr	r4, [r2, r3]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002c8e:	230c      	movs	r3, #12
 8002c90:	2c00      	cmp	r4, #0
 8002c92:	d011      	beq.n	8002cb8 <find_volume+0x48>
	if (fs->fs_type) {					/* If the volume has been mounted */
 8002c94:	33f5      	adds	r3, #245	; 0xf5
	*rfs = fs;							/* Return pointer to the file system object */
 8002c96:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8002c98:	33ff      	adds	r3, #255	; 0xff
 8002c9a:	5ce3      	ldrb	r3, [r4, r3]
 8002c9c:	4f99      	ldr	r7, [pc, #612]	; (8002f04 <find_volume+0x294>)
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d00d      	beq.n	8002cbe <find_volume+0x4e>
		stat = disk_status(fs->drv);
 8002ca2:	5de0      	ldrb	r0, [r4, r7]
 8002ca4:	f7ff fd00 	bl	80026a8 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002ca8:	2301      	movs	r3, #1
 8002caa:	4003      	ands	r3, r0
 8002cac:	d107      	bne.n	8002cbe <find_volume+0x4e>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8002cae:	2e00      	cmp	r6, #0
 8002cb0:	d002      	beq.n	8002cb8 <find_volume+0x48>
 8002cb2:	0742      	lsls	r2, r0, #29
 8002cb4:	d500      	bpl.n	8002cb8 <find_volume+0x48>
				return FR_WRITE_PROTECTED;
 8002cb6:	230a      	movs	r3, #10
}
 8002cb8:	0018      	movs	r0, r3
 8002cba:	b009      	add	sp, #36	; 0x24
 8002cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8002cbe:	2380      	movs	r3, #128	; 0x80
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	009b      	lsls	r3, r3, #2
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002cc4:	b2e8      	uxtb	r0, r5
	fs->fs_type = 0;					/* Clear the file system object */
 8002cc6:	54e2      	strb	r2, [r4, r3]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002cc8:	55e0      	strb	r0, [r4, r7]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8002cca:	f7ff fcfb 	bl	80026c4 <disk_initialize>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002cce:	2303      	movs	r3, #3
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8002cd0:	07c2      	lsls	r2, r0, #31
 8002cd2:	d4f1      	bmi.n	8002cb8 <find_volume+0x48>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8002cd4:	2e00      	cmp	r6, #0
 8002cd6:	d001      	beq.n	8002cdc <find_volume+0x6c>
 8002cd8:	0743      	lsls	r3, r0, #29
 8002cda:	d4ec      	bmi.n	8002cb6 <find_volume+0x46>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8002cdc:	2100      	movs	r1, #0
 8002cde:	0020      	movs	r0, r4
 8002ce0:	f7ff ff8c 	bl	8002bfc <check_fs>
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8002ce4:	2801      	cmp	r0, #1
 8002ce6:	d12d      	bne.n	8002d44 <find_volume+0xd4>
 8002ce8:	0023      	movs	r3, r4
 8002cea:	2000      	movs	r0, #0
 8002cec:	33c7      	adds	r3, #199	; 0xc7
 8002cee:	33ff      	adds	r3, #255	; 0xff
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8002cf0:	1f1a      	subs	r2, r3, #4
 8002cf2:	7811      	ldrb	r1, [r2, #0]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	4291      	cmp	r1, r2
 8002cf8:	d009      	beq.n	8002d0e <find_volume+0x9e>
 8002cfa:	7859      	ldrb	r1, [r3, #1]
 8002cfc:	781a      	ldrb	r2, [r3, #0]
 8002cfe:	0209      	lsls	r1, r1, #8
 8002d00:	4311      	orrs	r1, r2
 8002d02:	789a      	ldrb	r2, [r3, #2]
 8002d04:	0412      	lsls	r2, r2, #16
 8002d06:	4311      	orrs	r1, r2
 8002d08:	78da      	ldrb	r2, [r3, #3]
 8002d0a:	0612      	lsls	r2, r2, #24
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	a904      	add	r1, sp, #16
 8002d10:	5042      	str	r2, [r0, r1]
 8002d12:	3004      	adds	r0, #4
 8002d14:	3310      	adds	r3, #16
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002d16:	2810      	cmp	r0, #16
 8002d18:	d1ea      	bne.n	8002cf0 <find_volume+0x80>
 8002d1a:	2500      	movs	r5, #0
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002d1c:	2602      	movs	r6, #2
			bsect = br[i];
 8002d1e:	ab04      	add	r3, sp, #16
 8002d20:	595b      	ldr	r3, [r3, r5]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002d22:	0030      	movs	r0, r6
			bsect = br[i];
 8002d24:	9300      	str	r3, [sp, #0]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d005      	beq.n	8002d36 <find_volume+0xc6>
 8002d2a:	0019      	movs	r1, r3
 8002d2c:	0020      	movs	r0, r4
 8002d2e:	f7ff ff65 	bl	8002bfc <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8002d32:	2800      	cmp	r0, #0
 8002d34:	d00e      	beq.n	8002d54 <find_volume+0xe4>
 8002d36:	3504      	adds	r5, #4
 8002d38:	2d10      	cmp	r5, #16
 8002d3a:	d1f0      	bne.n	8002d1e <find_volume+0xae>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	2803      	cmp	r0, #3
 8002d40:	d105      	bne.n	8002d4e <find_volume+0xde>
 8002d42:	e7b9      	b.n	8002cb8 <find_volume+0x48>
 8002d44:	2301      	movs	r3, #1
 8002d46:	2803      	cmp	r0, #3
 8002d48:	d0b6      	beq.n	8002cb8 <find_volume+0x48>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8002d4a:	2800      	cmp	r0, #0
 8002d4c:	d001      	beq.n	8002d52 <find_volume+0xe2>
 8002d4e:	230d      	movs	r3, #13
 8002d50:	e7b2      	b.n	8002cb8 <find_volume+0x48>
	bsect = 0;
 8002d52:	9000      	str	r0, [sp, #0]
	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002d54:	7b22      	ldrb	r2, [r4, #12]
 8002d56:	7ae3      	ldrb	r3, [r4, #11]
 8002d58:	0212      	lsls	r2, r2, #8
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	2280      	movs	r2, #128	; 0x80
 8002d5e:	b21b      	sxth	r3, r3
 8002d60:	0092      	lsls	r2, r2, #2
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d1f3      	bne.n	8002d4e <find_volume+0xde>
	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8002d66:	7de3      	ldrb	r3, [r4, #23]
 8002d68:	7da7      	ldrb	r7, [r4, #22]
 8002d6a:	021b      	lsls	r3, r3, #8
 8002d6c:	431f      	orrs	r7, r3
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8002d6e:	d100      	bne.n	8002d72 <find_volume+0x102>
 8002d70:	6a67      	ldr	r7, [r4, #36]	; 0x24
	fs->fsize = fasize;
 8002d72:	2386      	movs	r3, #134	; 0x86
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	50e7      	str	r7, [r4, r3]
	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8002d78:	7c23      	ldrb	r3, [r4, #16]
 8002d7a:	4a63      	ldr	r2, [pc, #396]	; (8002f08 <find_volume+0x298>)
 8002d7c:	54a3      	strb	r3, [r4, r2]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8002d7e:	1e5a      	subs	r2, r3, #1
 8002d80:	2a01      	cmp	r2, #1
 8002d82:	d8e4      	bhi.n	8002d4e <find_volume+0xde>
	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8002d84:	7b61      	ldrb	r1, [r4, #13]
 8002d86:	4a61      	ldr	r2, [pc, #388]	; (8002f0c <find_volume+0x29c>)
 8002d88:	54a1      	strb	r1, [r4, r2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8002d8a:	2900      	cmp	r1, #0
 8002d8c:	d0df      	beq.n	8002d4e <find_volume+0xde>
 8002d8e:	1e4a      	subs	r2, r1, #1
 8002d90:	4211      	tst	r1, r2
 8002d92:	d1dc      	bne.n	8002d4e <find_volume+0xde>
	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8002d94:	7ca5      	ldrb	r5, [r4, #18]
 8002d96:	7c62      	ldrb	r2, [r4, #17]
 8002d98:	022d      	lsls	r5, r5, #8
 8002d9a:	4315      	orrs	r5, r2
 8002d9c:	2282      	movs	r2, #130	; 0x82
 8002d9e:	0092      	lsls	r2, r2, #2
 8002da0:	52a5      	strh	r5, [r4, r2]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8002da2:	072a      	lsls	r2, r5, #28
 8002da4:	d1d3      	bne.n	8002d4e <find_volume+0xde>
	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8002da6:	7d20      	ldrb	r0, [r4, #20]
 8002da8:	7ce2      	ldrb	r2, [r4, #19]
 8002daa:	0200      	lsls	r0, r0, #8
 8002dac:	4310      	orrs	r0, r2
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8002dae:	d100      	bne.n	8002db2 <find_volume+0x142>
 8002db0:	6a20      	ldr	r0, [r4, #32]
	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8002db2:	7be6      	ldrb	r6, [r4, #15]
 8002db4:	7ba2      	ldrb	r2, [r4, #14]
 8002db6:	0236      	lsls	r6, r6, #8
 8002db8:	4316      	orrs	r6, r2
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8002dba:	d0c8      	beq.n	8002d4e <find_volume+0xde>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8002dbc:	437b      	muls	r3, r7
 8002dbe:	9303      	str	r3, [sp, #12]
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8002dc0:	9a03      	ldr	r2, [sp, #12]
 8002dc2:	092b      	lsrs	r3, r5, #4
 8002dc4:	199b      	adds	r3, r3, r6
 8002dc6:	189b      	adds	r3, r3, r2
 8002dc8:	9302      	str	r3, [sp, #8]
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8002dca:	4298      	cmp	r0, r3
 8002dcc:	d3bf      	bcc.n	8002d4e <find_volume+0xde>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8002dce:	1ac0      	subs	r0, r0, r3
 8002dd0:	f7fd f9b6 	bl	8000140 <__udivsi3>
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8002dd4:	2800      	cmp	r0, #0
 8002dd6:	d0ba      	beq.n	8002d4e <find_volume+0xde>
	fmt = FS_FAT12;
 8002dd8:	2201      	movs	r2, #1
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002dda:	4b4d      	ldr	r3, [pc, #308]	; (8002f10 <find_volume+0x2a0>)
	fmt = FS_FAT12;
 8002ddc:	9201      	str	r2, [sp, #4]
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002dde:	4298      	cmp	r0, r3
 8002de0:	d905      	bls.n	8002dee <find_volume+0x17e>
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8002de2:	4b4c      	ldr	r3, [pc, #304]	; (8002f14 <find_volume+0x2a4>)
 8002de4:	4283      	cmp	r3, r0
 8002de6:	419b      	sbcs	r3, r3
 8002de8:	425b      	negs	r3, r3
 8002dea:	3302      	adds	r3, #2
 8002dec:	9301      	str	r3, [sp, #4]
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002dee:	2385      	movs	r3, #133	; 0x85
	fs->volbase = bsect;								/* Volume start sector */
 8002df0:	9a00      	ldr	r2, [sp, #0]
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	3002      	adds	r0, #2
 8002df6:	50e0      	str	r0, [r4, r3]
	fs->volbase = bsect;								/* Volume start sector */
 8002df8:	3308      	adds	r3, #8
 8002dfa:	50e2      	str	r2, [r4, r3]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8002dfc:	2388      	movs	r3, #136	; 0x88
 8002dfe:	1996      	adds	r6, r2, r6
	fs->database = bsect + sysect;						/* Data start sector */
 8002e00:	4694      	mov	ip, r2
 8002e02:	228a      	movs	r2, #138	; 0x8a
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	50e6      	str	r6, [r4, r3]
	fs->database = bsect + sysect;						/* Data start sector */
 8002e08:	9b02      	ldr	r3, [sp, #8]
 8002e0a:	0092      	lsls	r2, r2, #2
 8002e0c:	4463      	add	r3, ip
 8002e0e:	50a3      	str	r3, [r4, r2]
	if (fmt == FS_FAT32) {
 8002e10:	9b01      	ldr	r3, [sp, #4]
 8002e12:	2b03      	cmp	r3, #3
 8002e14:	d15f      	bne.n	8002ed6 <find_volume+0x266>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8002e16:	2d00      	cmp	r5, #0
 8002e18:	d199      	bne.n	8002d4e <find_volume+0xde>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8002e1a:	2389      	movs	r3, #137	; 0x89
 8002e1c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	50e2      	str	r2, [r4, r3]
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8002e22:	0080      	lsls	r0, r0, #2
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8002e24:	4b3c      	ldr	r3, [pc, #240]	; (8002f18 <find_volume+0x2a8>)
 8002e26:	18c0      	adds	r0, r0, r3
 8002e28:	0a40      	lsrs	r0, r0, #9
 8002e2a:	4287      	cmp	r7, r0
 8002e2c:	d38f      	bcc.n	8002d4e <find_volume+0xde>
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8002e2e:	2684      	movs	r6, #132	; 0x84
 8002e30:	2301      	movs	r3, #1
 8002e32:	2583      	movs	r5, #131	; 0x83
 8002e34:	425b      	negs	r3, r3
 8002e36:	00b6      	lsls	r6, r6, #2
 8002e38:	00ad      	lsls	r5, r5, #2
	fs->fsi_flag = 0x80;
 8002e3a:	4f38      	ldr	r7, [pc, #224]	; (8002f1c <find_volume+0x2ac>)
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8002e3c:	51a3      	str	r3, [r4, r6]
 8002e3e:	5163      	str	r3, [r4, r5]
	fs->fsi_flag = 0x80;
 8002e40:	3381      	adds	r3, #129	; 0x81
 8002e42:	55e3      	strb	r3, [r4, r7]
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8002e44:	9b01      	ldr	r3, [sp, #4]
 8002e46:	2b03      	cmp	r3, #3
 8002e48:	d12c      	bne.n	8002ea4 <find_volume+0x234>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8002e4a:	0023      	movs	r3, r4
 8002e4c:	3331      	adds	r3, #49	; 0x31
 8002e4e:	781a      	ldrb	r2, [r3, #0]
 8002e50:	3b01      	subs	r3, #1
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	0212      	lsls	r2, r2, #8
 8002e56:	4313      	orrs	r3, r2
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d123      	bne.n	8002ea4 <find_volume+0x234>
		&& move_window(fs, bsect + 1) == FR_OK)
 8002e5c:	9900      	ldr	r1, [sp, #0]
 8002e5e:	0020      	movs	r0, r4
 8002e60:	3101      	adds	r1, #1
 8002e62:	f7ff feab 	bl	8002bbc <move_window>
 8002e66:	2800      	cmp	r0, #0
 8002e68:	d11c      	bne.n	8002ea4 <find_volume+0x234>
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002e6a:	4b2b      	ldr	r3, [pc, #172]	; (8002f18 <find_volume+0x2a8>)
		fs->fsi_flag = 0;
 8002e6c:	55e0      	strb	r0, [r4, r7]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002e6e:	5ce2      	ldrb	r2, [r4, r3]
 8002e70:	3b01      	subs	r3, #1
 8002e72:	5ce3      	ldrb	r3, [r4, r3]
 8002e74:	0212      	lsls	r2, r2, #8
 8002e76:	4313      	orrs	r3, r2
 8002e78:	4a29      	ldr	r2, [pc, #164]	; (8002f20 <find_volume+0x2b0>)
 8002e7a:	b21b      	sxth	r3, r3
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d111      	bne.n	8002ea4 <find_volume+0x234>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8002e80:	4b28      	ldr	r3, [pc, #160]	; (8002f24 <find_volume+0x2b4>)
 8002e82:	6822      	ldr	r2, [r4, #0]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d10d      	bne.n	8002ea4 <find_volume+0x234>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8002e88:	22f2      	movs	r2, #242	; 0xf2
 8002e8a:	0052      	lsls	r2, r2, #1
 8002e8c:	4b26      	ldr	r3, [pc, #152]	; (8002f28 <find_volume+0x2b8>)
 8002e8e:	58a2      	ldr	r2, [r4, r2]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d107      	bne.n	8002ea4 <find_volume+0x234>
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8002e94:	23f4      	movs	r3, #244	; 0xf4
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	58e3      	ldr	r3, [r4, r3]
 8002e9a:	51a3      	str	r3, [r4, r6]
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8002e9c:	23f6      	movs	r3, #246	; 0xf6
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	58e3      	ldr	r3, [r4, r3]
 8002ea2:	5163      	str	r3, [r4, r5]
	fs->fs_type = fmt;	/* FAT sub-type */
 8002ea4:	466a      	mov	r2, sp
 8002ea6:	2380      	movs	r3, #128	; 0x80
 8002ea8:	7912      	ldrb	r2, [r2, #4]
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	54e2      	strb	r2, [r4, r3]
	fs->id = ++Fsid;	/* File system mount ID */
 8002eae:	4a1f      	ldr	r2, [pc, #124]	; (8002f2c <find_volume+0x2bc>)
 8002eb0:	8813      	ldrh	r3, [r2, #0]
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	8013      	strh	r3, [r2, #0]
 8002eb8:	4a1d      	ldr	r2, [pc, #116]	; (8002f30 <find_volume+0x2c0>)
 8002eba:	52a3      	strh	r3, [r4, r2]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8002ebc:	4a1d      	ldr	r2, [pc, #116]	; (8002f34 <find_volume+0x2c4>)
 8002ebe:	6813      	ldr	r3, [r2, #0]
 8002ec0:	429c      	cmp	r4, r3
 8002ec2:	d101      	bne.n	8002ec8 <find_volume+0x258>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	6013      	str	r3, [r2, #0]
 8002ec8:	68d1      	ldr	r1, [r2, #12]
 8002eca:	2300      	movs	r3, #0
 8002ecc:	428c      	cmp	r4, r1
 8002ece:	d000      	beq.n	8002ed2 <find_volume+0x262>
 8002ed0:	e6f2      	b.n	8002cb8 <find_volume+0x48>
 8002ed2:	60d3      	str	r3, [r2, #12]
 8002ed4:	e6f0      	b.n	8002cb8 <find_volume+0x48>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8002ed6:	2d00      	cmp	r5, #0
 8002ed8:	d100      	bne.n	8002edc <find_volume+0x26c>
 8002eda:	e738      	b.n	8002d4e <find_volume+0xde>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8002edc:	9b03      	ldr	r3, [sp, #12]
 8002ede:	199e      	adds	r6, r3, r6
 8002ee0:	2389      	movs	r3, #137	; 0x89
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	50e6      	str	r6, [r4, r3]
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002ee6:	9b01      	ldr	r3, [sp, #4]
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d101      	bne.n	8002ef0 <find_volume+0x280>
 8002eec:	0040      	lsls	r0, r0, #1
 8002eee:	e799      	b.n	8002e24 <find_volume+0x1b4>
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	4343      	muls	r3, r0
 8002ef6:	4010      	ands	r0, r2
 8002ef8:	085b      	lsrs	r3, r3, #1
 8002efa:	1818      	adds	r0, r3, r0
 8002efc:	e792      	b.n	8002e24 <find_volume+0x1b4>
 8002efe:	46c0      	nop			; (mov r8, r8)
 8002f00:	200000a4 	.word	0x200000a4
 8002f04:	00000201 	.word	0x00000201
 8002f08:	00000203 	.word	0x00000203
 8002f0c:	00000202 	.word	0x00000202
 8002f10:	00000ff5 	.word	0x00000ff5
 8002f14:	0000fff5 	.word	0x0000fff5
 8002f18:	000001ff 	.word	0x000001ff
 8002f1c:	00000205 	.word	0x00000205
 8002f20:	ffffaa55 	.word	0xffffaa55
 8002f24:	41615252 	.word	0x41615252
 8002f28:	61417272 	.word	0x61417272
 8002f2c:	200000c0 	.word	0x200000c0
 8002f30:	00000206 	.word	0x00000206
 8002f34:	200000a8 	.word	0x200000a8

08002f38 <clust2sect>:
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002f38:	2285      	movs	r2, #133	; 0x85
 8002f3a:	0092      	lsls	r2, r2, #2
 8002f3c:	5882      	ldr	r2, [r0, r2]
	clst -= 2;
 8002f3e:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002f40:	3a02      	subs	r2, #2
{
 8002f42:	0003      	movs	r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002f44:	2000      	movs	r0, #0
 8002f46:	4291      	cmp	r1, r2
 8002f48:	d205      	bcs.n	8002f56 <clust2sect+0x1e>
	return clst * fs->csize + fs->database;
 8002f4a:	4a03      	ldr	r2, [pc, #12]	; (8002f58 <clust2sect+0x20>)
 8002f4c:	5c98      	ldrb	r0, [r3, r2]
 8002f4e:	3226      	adds	r2, #38	; 0x26
 8002f50:	4341      	muls	r1, r0
 8002f52:	5898      	ldr	r0, [r3, r2]
 8002f54:	1808      	adds	r0, r1, r0
}
 8002f56:	4770      	bx	lr
 8002f58:	00000202 	.word	0x00000202

08002f5c <get_fat>:
{
 8002f5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
		val = 1;	/* Internal error */
 8002f5e:	2401      	movs	r4, #1
{
 8002f60:	0006      	movs	r6, r0
 8002f62:	000d      	movs	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002f64:	42a1      	cmp	r1, r4
 8002f66:	d91b      	bls.n	8002fa0 <get_fat+0x44>
 8002f68:	2385      	movs	r3, #133	; 0x85
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	58c3      	ldr	r3, [r0, r3]
 8002f6e:	4299      	cmp	r1, r3
 8002f70:	d216      	bcs.n	8002fa0 <get_fat+0x44>
		switch (fs->fs_type) {
 8002f72:	2380      	movs	r3, #128	; 0x80
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	5cc3      	ldrb	r3, [r0, r3]
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d02f      	beq.n	8002fdc <get_fat+0x80>
 8002f7c:	2b03      	cmp	r3, #3
 8002f7e:	d040      	beq.n	8003002 <get_fat+0xa6>
 8002f80:	42a3      	cmp	r3, r4
 8002f82:	d10d      	bne.n	8002fa0 <get_fat+0x44>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f84:	2388      	movs	r3, #136	; 0x88
			bc = (UINT)clst; bc += bc / 2;
 8002f86:	084f      	lsrs	r7, r1, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	58c3      	ldr	r3, [r0, r3]
			bc = (UINT)clst; bc += bc / 2;
 8002f8c:	187f      	adds	r7, r7, r1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f8e:	0a79      	lsrs	r1, r7, #9
 8002f90:	18c9      	adds	r1, r1, r3
 8002f92:	9301      	str	r3, [sp, #4]
 8002f94:	f7ff fe12 	bl	8002bbc <move_window>
 8002f98:	2800      	cmp	r0, #0
 8002f9a:	d003      	beq.n	8002fa4 <get_fat+0x48>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8002f9c:	2401      	movs	r4, #1
 8002f9e:	4264      	negs	r4, r4
}
 8002fa0:	0020      	movs	r0, r4
 8002fa2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			wc = fs->win.d8[bc++ % SS(fs)];
 8002fa4:	1c7b      	adds	r3, r7, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002fa6:	0a59      	lsrs	r1, r3, #9
			wc = fs->win.d8[bc++ % SS(fs)];
 8002fa8:	9301      	str	r3, [sp, #4]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002faa:	2388      	movs	r3, #136	; 0x88
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	58f3      	ldr	r3, [r6, r3]
			wc = fs->win.d8[bc++ % SS(fs)];
 8002fb0:	05ff      	lsls	r7, r7, #23
 8002fb2:	0dff      	lsrs	r7, r7, #23
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002fb4:	18c9      	adds	r1, r1, r3
 8002fb6:	0030      	movs	r0, r6
			wc = fs->win.d8[bc++ % SS(fs)];
 8002fb8:	5df7      	ldrb	r7, [r6, r7]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002fba:	f7ff fdff 	bl	8002bbc <move_window>
 8002fbe:	2800      	cmp	r0, #0
 8002fc0:	d1ec      	bne.n	8002f9c <get_fat+0x40>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8002fc2:	9b01      	ldr	r3, [sp, #4]
 8002fc4:	05db      	lsls	r3, r3, #23
 8002fc6:	0ddb      	lsrs	r3, r3, #23
 8002fc8:	5cf3      	ldrb	r3, [r6, r3]
 8002fca:	021b      	lsls	r3, r3, #8
 8002fcc:	431f      	orrs	r7, r3
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8002fce:	4225      	tst	r5, r4
 8002fd0:	d001      	beq.n	8002fd6 <get_fat+0x7a>
 8002fd2:	093c      	lsrs	r4, r7, #4
 8002fd4:	e7e4      	b.n	8002fa0 <get_fat+0x44>
 8002fd6:	053f      	lsls	r7, r7, #20
 8002fd8:	0d3c      	lsrs	r4, r7, #20
 8002fda:	e7e1      	b.n	8002fa0 <get_fat+0x44>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8002fdc:	2288      	movs	r2, #136	; 0x88
 8002fde:	0092      	lsls	r2, r2, #2
 8002fe0:	0a0b      	lsrs	r3, r1, #8
 8002fe2:	5881      	ldr	r1, [r0, r2]
 8002fe4:	1859      	adds	r1, r3, r1
 8002fe6:	f7ff fde9 	bl	8002bbc <move_window>
 8002fea:	2800      	cmp	r0, #0
 8002fec:	d1d6      	bne.n	8002f9c <get_fat+0x40>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8002fee:	23ff      	movs	r3, #255	; 0xff
 8002ff0:	006d      	lsls	r5, r5, #1
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	401d      	ands	r5, r3
			val = LD_WORD(p);
 8002ff6:	1973      	adds	r3, r6, r5
 8002ff8:	785c      	ldrb	r4, [r3, #1]
 8002ffa:	5d73      	ldrb	r3, [r6, r5]
 8002ffc:	0224      	lsls	r4, r4, #8
 8002ffe:	431c      	orrs	r4, r3
 8003000:	e7ce      	b.n	8002fa0 <get_fat+0x44>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8003002:	2288      	movs	r2, #136	; 0x88
 8003004:	0092      	lsls	r2, r2, #2
 8003006:	09cb      	lsrs	r3, r1, #7
 8003008:	5881      	ldr	r1, [r0, r2]
 800300a:	1859      	adds	r1, r3, r1
 800300c:	f7ff fdd6 	bl	8002bbc <move_window>
 8003010:	2800      	cmp	r0, #0
 8003012:	d1c3      	bne.n	8002f9c <get_fat+0x40>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8003014:	23fe      	movs	r3, #254	; 0xfe
 8003016:	00ad      	lsls	r5, r5, #2
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	401d      	ands	r5, r3
 800301c:	1973      	adds	r3, r6, r5
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800301e:	78dc      	ldrb	r4, [r3, #3]
 8003020:	789a      	ldrb	r2, [r3, #2]
 8003022:	0624      	lsls	r4, r4, #24
 8003024:	0412      	lsls	r2, r2, #16
 8003026:	4314      	orrs	r4, r2
 8003028:	785b      	ldrb	r3, [r3, #1]
 800302a:	5d72      	ldrb	r2, [r6, r5]
 800302c:	021b      	lsls	r3, r3, #8
 800302e:	4314      	orrs	r4, r2
 8003030:	431c      	orrs	r4, r3
 8003032:	0124      	lsls	r4, r4, #4
 8003034:	0924      	lsrs	r4, r4, #4
 8003036:	e7b3      	b.n	8002fa0 <get_fat+0x44>

08003038 <dir_sdi>:
{
 8003038:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800303a:	0006      	movs	r6, r0
	dp->index = (WORD)idx;	/* Current index */
 800303c:	4b2d      	ldr	r3, [pc, #180]	; (80030f4 <dir_sdi+0xbc>)
{
 800303e:	000d      	movs	r5, r1
	dp->index = (WORD)idx;	/* Current index */
 8003040:	52f1      	strh	r1, [r6, r3]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8003042:	3302      	adds	r3, #2
 8003044:	58c4      	ldr	r4, [r0, r3]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8003046:	2c01      	cmp	r4, #1
 8003048:	d101      	bne.n	800304e <dir_sdi+0x16>
		return FR_INT_ERR;
 800304a:	2002      	movs	r0, #2
}
 800304c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800304e:	2280      	movs	r2, #128	; 0x80
 8003050:	2185      	movs	r1, #133	; 0x85
 8003052:	0092      	lsls	r2, r2, #2
 8003054:	5883      	ldr	r3, [r0, r2]
 8003056:	0089      	lsls	r1, r1, #2
 8003058:	5859      	ldr	r1, [r3, r1]
 800305a:	428c      	cmp	r4, r1
 800305c:	d2f5      	bcs.n	800304a <dir_sdi+0x12>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800305e:	2c00      	cmp	r4, #0
 8003060:	d125      	bne.n	80030ae <dir_sdi+0x76>
 8003062:	5c9a      	ldrb	r2, [r3, r2]
 8003064:	2a03      	cmp	r2, #3
 8003066:	d104      	bne.n	8003072 <dir_sdi+0x3a>
		clst = dp->fs->dirbase;
 8003068:	2289      	movs	r2, #137	; 0x89
 800306a:	0092      	lsls	r2, r2, #2
 800306c:	589a      	ldr	r2, [r3, r2]
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800306e:	2a00      	cmp	r2, #0
 8003070:	d11e      	bne.n	80030b0 <dir_sdi+0x78>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8003072:	2282      	movs	r2, #130	; 0x82
 8003074:	0092      	lsls	r2, r2, #2
 8003076:	5a9a      	ldrh	r2, [r3, r2]
 8003078:	4295      	cmp	r5, r2
 800307a:	d2e6      	bcs.n	800304a <dir_sdi+0x12>
		sect = dp->fs->dirbase;
 800307c:	2289      	movs	r2, #137	; 0x89
 800307e:	0092      	lsls	r2, r2, #2
 8003080:	5898      	ldr	r0, [r3, r2]
	dp->clust = clst;	/* Current cluster# */
 8003082:	2383      	movs	r3, #131	; 0x83
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	50f4      	str	r4, [r6, r3]
	if (!sect) return FR_INT_ERR;
 8003088:	2800      	cmp	r0, #0
 800308a:	d0de      	beq.n	800304a <dir_sdi+0x12>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800308c:	092b      	lsrs	r3, r5, #4
 800308e:	1818      	adds	r0, r3, r0
 8003090:	2384      	movs	r3, #132	; 0x84
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	50f0      	str	r0, [r6, r3]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8003096:	230f      	movs	r3, #15
 8003098:	401d      	ands	r5, r3
 800309a:	33f2      	adds	r3, #242	; 0xf2
 800309c:	33ff      	adds	r3, #255	; 0xff
 800309e:	58f3      	ldr	r3, [r6, r3]
 80030a0:	016d      	lsls	r5, r5, #5
 80030a2:	195d      	adds	r5, r3, r5
 80030a4:	2385      	movs	r3, #133	; 0x85
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	50f5      	str	r5, [r6, r3]
	return FR_OK;
 80030aa:	2000      	movs	r0, #0
 80030ac:	e7ce      	b.n	800304c <dir_sdi+0x14>
 80030ae:	0022      	movs	r2, r4
 80030b0:	2780      	movs	r7, #128	; 0x80
		while (idx >= ic) {	/* Follow cluster chain */
 80030b2:	0014      	movs	r4, r2
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 80030b4:	4910      	ldr	r1, [pc, #64]	; (80030f8 <dir_sdi+0xc0>)
 80030b6:	00bf      	lsls	r7, r7, #2
 80030b8:	5c5b      	ldrb	r3, [r3, r1]
 80030ba:	011b      	lsls	r3, r3, #4
 80030bc:	9301      	str	r3, [sp, #4]
		while (idx >= ic) {	/* Follow cluster chain */
 80030be:	9b01      	ldr	r3, [sp, #4]
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 80030c0:	0021      	movs	r1, r4
 80030c2:	59f0      	ldr	r0, [r6, r7]
		while (idx >= ic) {	/* Follow cluster chain */
 80030c4:	429d      	cmp	r5, r3
 80030c6:	d202      	bcs.n	80030ce <dir_sdi+0x96>
		sect = clust2sect(dp->fs, clst);
 80030c8:	f7ff ff36 	bl	8002f38 <clust2sect>
 80030cc:	e7d9      	b.n	8003082 <dir_sdi+0x4a>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 80030ce:	f7ff ff45 	bl	8002f5c <get_fat>
 80030d2:	0004      	movs	r4, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80030d4:	1c43      	adds	r3, r0, #1
 80030d6:	d00a      	beq.n	80030ee <dir_sdi+0xb6>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 80030d8:	2801      	cmp	r0, #1
 80030da:	d9b6      	bls.n	800304a <dir_sdi+0x12>
 80030dc:	2285      	movs	r2, #133	; 0x85
 80030de:	59f3      	ldr	r3, [r6, r7]
 80030e0:	0092      	lsls	r2, r2, #2
 80030e2:	589b      	ldr	r3, [r3, r2]
 80030e4:	4298      	cmp	r0, r3
 80030e6:	d2b0      	bcs.n	800304a <dir_sdi+0x12>
			idx -= ic;
 80030e8:	9b01      	ldr	r3, [sp, #4]
 80030ea:	1aed      	subs	r5, r5, r3
 80030ec:	e7e7      	b.n	80030be <dir_sdi+0x86>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80030ee:	2001      	movs	r0, #1
 80030f0:	e7ac      	b.n	800304c <dir_sdi+0x14>
 80030f2:	46c0      	nop			; (mov r8, r8)
 80030f4:	00000206 	.word	0x00000206
 80030f8:	00000202 	.word	0x00000202

080030fc <put_fat>:
{
 80030fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030fe:	0005      	movs	r5, r0
 8003100:	000c      	movs	r4, r1
 8003102:	0016      	movs	r6, r2
		res = FR_INT_ERR;
 8003104:	2002      	movs	r0, #2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003106:	2901      	cmp	r1, #1
 8003108:	d965      	bls.n	80031d6 <put_fat+0xda>
 800310a:	2385      	movs	r3, #133	; 0x85
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	58eb      	ldr	r3, [r5, r3]
 8003110:	4299      	cmp	r1, r3
 8003112:	d260      	bcs.n	80031d6 <put_fat+0xda>
		switch (fs->fs_type) {
 8003114:	2380      	movs	r3, #128	; 0x80
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	5cef      	ldrb	r7, [r5, r3]
 800311a:	4287      	cmp	r7, r0
 800311c:	d046      	beq.n	80031ac <put_fat+0xb0>
 800311e:	2f03      	cmp	r7, #3
 8003120:	d05a      	beq.n	80031d8 <put_fat+0xdc>
 8003122:	2f01      	cmp	r7, #1
 8003124:	d157      	bne.n	80031d6 <put_fat+0xda>
			bc = (UINT)clst; bc += bc / 2;
 8003126:	084b      	lsrs	r3, r1, #1
 8003128:	185b      	adds	r3, r3, r1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800312a:	0a59      	lsrs	r1, r3, #9
			bc = (UINT)clst; bc += bc / 2;
 800312c:	9300      	str	r3, [sp, #0]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800312e:	2388      	movs	r3, #136	; 0x88
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	58eb      	ldr	r3, [r5, r3]
 8003134:	0028      	movs	r0, r5
 8003136:	18c9      	adds	r1, r1, r3
 8003138:	f7ff fd40 	bl	8002bbc <move_window>
			if (res != FR_OK) break;
 800313c:	2800      	cmp	r0, #0
 800313e:	d14a      	bne.n	80031d6 <put_fat+0xda>
			p = &fs->win.d8[bc++ % SS(fs)];
 8003140:	9b00      	ldr	r3, [sp, #0]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8003142:	403c      	ands	r4, r7
			p = &fs->win.d8[bc++ % SS(fs)];
 8003144:	3301      	adds	r3, #1
 8003146:	9301      	str	r3, [sp, #4]
 8003148:	9b00      	ldr	r3, [sp, #0]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800314a:	b2f2      	uxtb	r2, r6
			p = &fs->win.d8[bc++ % SS(fs)];
 800314c:	05db      	lsls	r3, r3, #23
 800314e:	0ddb      	lsrs	r3, r3, #23
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8003150:	2c00      	cmp	r4, #0
 8003152:	d008      	beq.n	8003166 <put_fat+0x6a>
 8003154:	210f      	movs	r1, #15
 8003156:	20ff      	movs	r0, #255	; 0xff
 8003158:	5cea      	ldrb	r2, [r5, r3]
 800315a:	0100      	lsls	r0, r0, #4
 800315c:	400a      	ands	r2, r1
 800315e:	0131      	lsls	r1, r6, #4
 8003160:	4001      	ands	r1, r0
 8003162:	430a      	orrs	r2, r1
 8003164:	b2d2      	uxtb	r2, r2
 8003166:	54ea      	strb	r2, [r5, r3]
			fs->wflag = 1;
 8003168:	2381      	movs	r3, #129	; 0x81
 800316a:	2201      	movs	r2, #1
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	54ea      	strb	r2, [r5, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003170:	2288      	movs	r2, #136	; 0x88
 8003172:	9b01      	ldr	r3, [sp, #4]
 8003174:	0092      	lsls	r2, r2, #2
 8003176:	58a9      	ldr	r1, [r5, r2]
 8003178:	0a5b      	lsrs	r3, r3, #9
 800317a:	1859      	adds	r1, r3, r1
 800317c:	0028      	movs	r0, r5
 800317e:	f7ff fd1d 	bl	8002bbc <move_window>
			if (res != FR_OK) break;
 8003182:	2800      	cmp	r0, #0
 8003184:	d127      	bne.n	80031d6 <put_fat+0xda>
			p = &fs->win.d8[bc % SS(fs)];
 8003186:	9b01      	ldr	r3, [sp, #4]
 8003188:	05da      	lsls	r2, r3, #23
 800318a:	0dd2      	lsrs	r2, r2, #23
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800318c:	2c00      	cmp	r4, #0
 800318e:	d006      	beq.n	800319e <put_fat+0xa2>
 8003190:	0936      	lsrs	r6, r6, #4
 8003192:	b2f6      	uxtb	r6, r6
 8003194:	54ae      	strb	r6, [r5, r2]
			fs->wflag = 1;
 8003196:	2381      	movs	r3, #129	; 0x81
 8003198:	2201      	movs	r2, #1
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	e01a      	b.n	80031d4 <put_fat+0xd8>
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800319e:	210f      	movs	r1, #15
 80031a0:	5cab      	ldrb	r3, [r5, r2]
 80031a2:	0a36      	lsrs	r6, r6, #8
 80031a4:	438b      	bics	r3, r1
 80031a6:	400e      	ands	r6, r1
 80031a8:	431e      	orrs	r6, r3
 80031aa:	e7f3      	b.n	8003194 <put_fat+0x98>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80031ac:	2288      	movs	r2, #136	; 0x88
 80031ae:	0092      	lsls	r2, r2, #2
 80031b0:	0a0b      	lsrs	r3, r1, #8
 80031b2:	58a9      	ldr	r1, [r5, r2]
 80031b4:	0028      	movs	r0, r5
 80031b6:	1859      	adds	r1, r3, r1
 80031b8:	f7ff fd00 	bl	8002bbc <move_window>
			if (res != FR_OK) break;
 80031bc:	2800      	cmp	r0, #0
 80031be:	d10a      	bne.n	80031d6 <put_fat+0xda>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80031c0:	23ff      	movs	r3, #255	; 0xff
			fs->wflag = 1;
 80031c2:	2201      	movs	r2, #1
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	0064      	lsls	r4, r4, #1
 80031c8:	401c      	ands	r4, r3
			ST_WORD(p, (WORD)val);
 80031ca:	552e      	strb	r6, [r5, r4]
 80031cc:	192c      	adds	r4, r5, r4
 80031ce:	0a36      	lsrs	r6, r6, #8
 80031d0:	7066      	strb	r6, [r4, #1]
			fs->wflag = 1;
 80031d2:	3306      	adds	r3, #6
			fs->wflag = 1;
 80031d4:	54ea      	strb	r2, [r5, r3]
}
 80031d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80031d8:	2288      	movs	r2, #136	; 0x88
 80031da:	0092      	lsls	r2, r2, #2
 80031dc:	09cb      	lsrs	r3, r1, #7
 80031de:	58a9      	ldr	r1, [r5, r2]
 80031e0:	0028      	movs	r0, r5
 80031e2:	1859      	adds	r1, r3, r1
 80031e4:	f7ff fcea 	bl	8002bbc <move_window>
			if (res != FR_OK) break;
 80031e8:	2800      	cmp	r0, #0
 80031ea:	d1f4      	bne.n	80031d6 <put_fat+0xda>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80031ec:	23fe      	movs	r3, #254	; 0xfe
 80031ee:	00a4      	lsls	r4, r4, #2
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	401c      	ands	r4, r3
 80031f4:	192a      	adds	r2, r5, r4
			val |= LD_DWORD(p) & 0xF0000000;
 80031f6:	78d3      	ldrb	r3, [r2, #3]
 80031f8:	091b      	lsrs	r3, r3, #4
 80031fa:	071b      	lsls	r3, r3, #28
 80031fc:	431e      	orrs	r6, r3
			ST_DWORD(p, val);
 80031fe:	0a33      	lsrs	r3, r6, #8
 8003200:	552e      	strb	r6, [r5, r4]
 8003202:	7053      	strb	r3, [r2, #1]
 8003204:	0c33      	lsrs	r3, r6, #16
 8003206:	0e36      	lsrs	r6, r6, #24
 8003208:	7093      	strb	r3, [r2, #2]
 800320a:	70d6      	strb	r6, [r2, #3]
 800320c:	e7c3      	b.n	8003196 <put_fat+0x9a>
	...

08003210 <create_chain>:
{
 8003210:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003212:	0005      	movs	r5, r0
 8003214:	1e0f      	subs	r7, r1, #0
	if (clst == 0) {		/* Create a new chain */
 8003216:	d10a      	bne.n	800322e <create_chain+0x1e>
		scl = fs->last_clust;			/* Get suggested start point */
 8003218:	2383      	movs	r3, #131	; 0x83
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	58c6      	ldr	r6, [r0, r3]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800321e:	2e00      	cmp	r6, #0
 8003220:	d003      	beq.n	800322a <create_chain+0x1a>
 8003222:	3308      	adds	r3, #8
 8003224:	58c3      	ldr	r3, [r0, r3]
 8003226:	429e      	cmp	r6, r3
 8003228:	d312      	bcc.n	8003250 <create_chain+0x40>
 800322a:	2601      	movs	r6, #1
 800322c:	e010      	b.n	8003250 <create_chain+0x40>
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800322e:	f7ff fe95 	bl	8002f5c <get_fat>
 8003232:	0004      	movs	r4, r0
		if (cs < 2) return 1;			/* Invalid value */
 8003234:	2801      	cmp	r0, #1
 8003236:	d947      	bls.n	80032c8 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8003238:	1c43      	adds	r3, r0, #1
 800323a:	d103      	bne.n	8003244 <create_chain+0x34>
			ncl = 2;
 800323c:	2401      	movs	r4, #1
 800323e:	4264      	negs	r4, r4
}
 8003240:	0020      	movs	r0, r4
 8003242:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8003244:	2385      	movs	r3, #133	; 0x85
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	58eb      	ldr	r3, [r5, r3]
 800324a:	003e      	movs	r6, r7
 800324c:	4298      	cmp	r0, r3
 800324e:	d3f7      	bcc.n	8003240 <create_chain+0x30>
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8003250:	0034      	movs	r4, r6
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8003252:	2385      	movs	r3, #133	; 0x85
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	58eb      	ldr	r3, [r5, r3]
		ncl++;							/* Next cluster */
 8003258:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800325a:	9301      	str	r3, [sp, #4]
 800325c:	429c      	cmp	r4, r3
 800325e:	d304      	bcc.n	800326a <create_chain+0x5a>
			if (ncl > scl) return 0;	/* No free cluster */
 8003260:	2e01      	cmp	r6, #1
 8003262:	d801      	bhi.n	8003268 <create_chain+0x58>
 8003264:	2400      	movs	r4, #0
 8003266:	e7eb      	b.n	8003240 <create_chain+0x30>
			ncl = 2;
 8003268:	2402      	movs	r4, #2
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800326a:	0021      	movs	r1, r4
 800326c:	0028      	movs	r0, r5
 800326e:	f7ff fe75 	bl	8002f5c <get_fat>
		if (cs == 0) break;				/* Found a free cluster */
 8003272:	2800      	cmp	r0, #0
 8003274:	d006      	beq.n	8003284 <create_chain+0x74>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8003276:	1c43      	adds	r3, r0, #1
 8003278:	d0e0      	beq.n	800323c <create_chain+0x2c>
 800327a:	2801      	cmp	r0, #1
 800327c:	d024      	beq.n	80032c8 <create_chain+0xb8>
		if (ncl == scl) return 0;		/* No free cluster */
 800327e:	42b4      	cmp	r4, r6
 8003280:	d1e7      	bne.n	8003252 <create_chain+0x42>
 8003282:	e7ef      	b.n	8003264 <create_chain+0x54>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8003284:	4a11      	ldr	r2, [pc, #68]	; (80032cc <create_chain+0xbc>)
 8003286:	0021      	movs	r1, r4
 8003288:	0028      	movs	r0, r5
 800328a:	f7ff ff37 	bl	80030fc <put_fat>
	if (res == FR_OK && clst != 0) {
 800328e:	2800      	cmp	r0, #0
 8003290:	d118      	bne.n	80032c4 <create_chain+0xb4>
 8003292:	2f00      	cmp	r7, #0
 8003294:	d10f      	bne.n	80032b6 <create_chain+0xa6>
		fs->last_clust = ncl;			/* Update FSINFO */
 8003296:	2383      	movs	r3, #131	; 0x83
		if (fs->free_clust != 0xFFFFFFFF) {
 8003298:	2284      	movs	r2, #132	; 0x84
		fs->last_clust = ncl;			/* Update FSINFO */
 800329a:	009b      	lsls	r3, r3, #2
		if (fs->free_clust != 0xFFFFFFFF) {
 800329c:	0092      	lsls	r2, r2, #2
		fs->last_clust = ncl;			/* Update FSINFO */
 800329e:	50ec      	str	r4, [r5, r3]
		if (fs->free_clust != 0xFFFFFFFF) {
 80032a0:	58ab      	ldr	r3, [r5, r2]
 80032a2:	1c59      	adds	r1, r3, #1
 80032a4:	d0cc      	beq.n	8003240 <create_chain+0x30>
			fs->free_clust--;
 80032a6:	3b01      	subs	r3, #1
 80032a8:	50ab      	str	r3, [r5, r2]
			fs->fsi_flag |= 1;
 80032aa:	2301      	movs	r3, #1
 80032ac:	4a08      	ldr	r2, [pc, #32]	; (80032d0 <create_chain+0xc0>)
 80032ae:	5ca9      	ldrb	r1, [r5, r2]
 80032b0:	430b      	orrs	r3, r1
 80032b2:	54ab      	strb	r3, [r5, r2]
 80032b4:	e7c4      	b.n	8003240 <create_chain+0x30>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80032b6:	0022      	movs	r2, r4
 80032b8:	0039      	movs	r1, r7
 80032ba:	0028      	movs	r0, r5
 80032bc:	f7ff ff1e 	bl	80030fc <put_fat>
	if (res == FR_OK) {
 80032c0:	2800      	cmp	r0, #0
 80032c2:	d0e8      	beq.n	8003296 <create_chain+0x86>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80032c4:	2801      	cmp	r0, #1
 80032c6:	d0b9      	beq.n	800323c <create_chain+0x2c>
 80032c8:	2401      	movs	r4, #1
 80032ca:	e7b9      	b.n	8003240 <create_chain+0x30>
 80032cc:	0fffffff 	.word	0x0fffffff
 80032d0:	00000205 	.word	0x00000205

080032d4 <dir_next>:
{
 80032d4:	b5f0      	push	{r4, r5, r6, r7, lr}
	i = dp->index + 1;
 80032d6:	4b4f      	ldr	r3, [pc, #316]	; (8003414 <dir_next+0x140>)
{
 80032d8:	b087      	sub	sp, #28
 80032da:	9103      	str	r1, [sp, #12]
	i = dp->index + 1;
 80032dc:	5ac2      	ldrh	r2, [r0, r3]
{
 80032de:	0004      	movs	r4, r0
	i = dp->index + 1;
 80032e0:	3201      	adds	r2, #1
 80032e2:	9201      	str	r2, [sp, #4]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80032e4:	466a      	mov	r2, sp
 80032e6:	8892      	ldrh	r2, [r2, #4]
 80032e8:	9304      	str	r3, [sp, #16]
 80032ea:	2a00      	cmp	r2, #0
 80032ec:	d102      	bne.n	80032f4 <dir_next+0x20>
		return FR_NO_FILE;
 80032ee:	2004      	movs	r0, #4
}
 80032f0:	b007      	add	sp, #28
 80032f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80032f4:	2284      	movs	r2, #132	; 0x84
 80032f6:	0092      	lsls	r2, r2, #2
 80032f8:	5883      	ldr	r3, [r0, r2]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0f7      	beq.n	80032ee <dir_next+0x1a>
	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 80032fe:	210f      	movs	r1, #15
 8003300:	9801      	ldr	r0, [sp, #4]
 8003302:	4008      	ands	r0, r1
 8003304:	9002      	str	r0, [sp, #8]
 8003306:	d10f      	bne.n	8003328 <dir_next+0x54>
		if (!dp->clust) {		/* Static table */
 8003308:	2783      	movs	r7, #131	; 0x83
 800330a:	2680      	movs	r6, #128	; 0x80
 800330c:	00bf      	lsls	r7, r7, #2
 800330e:	59e1      	ldr	r1, [r4, r7]
		dp->sect++;					/* Next sector */
 8003310:	3301      	adds	r3, #1
 8003312:	50a3      	str	r3, [r4, r2]
 8003314:	00b6      	lsls	r6, r6, #2
		if (!dp->clust) {		/* Static table */
 8003316:	2900      	cmp	r1, #0
 8003318:	d115      	bne.n	8003346 <dir_next+0x72>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800331a:	2382      	movs	r3, #130	; 0x82
 800331c:	59a2      	ldr	r2, [r4, r6]
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	5ad3      	ldrh	r3, [r2, r3]
 8003322:	9a01      	ldr	r2, [sp, #4]
 8003324:	429a      	cmp	r2, r3
 8003326:	d2e2      	bcs.n	80032ee <dir_next+0x1a>
	dp->index = (WORD)i;	/* Current index */
 8003328:	466a      	mov	r2, sp
 800332a:	9b04      	ldr	r3, [sp, #16]
 800332c:	8892      	ldrh	r2, [r2, #4]
	return FR_OK;
 800332e:	2000      	movs	r0, #0
	dp->index = (WORD)i;	/* Current index */
 8003330:	52e2      	strh	r2, [r4, r3]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8003332:	2280      	movs	r2, #128	; 0x80
 8003334:	9b02      	ldr	r3, [sp, #8]
 8003336:	0092      	lsls	r2, r2, #2
 8003338:	58a2      	ldr	r2, [r4, r2]
 800333a:	015b      	lsls	r3, r3, #5
 800333c:	18d3      	adds	r3, r2, r3
 800333e:	2285      	movs	r2, #133	; 0x85
 8003340:	0092      	lsls	r2, r2, #2
 8003342:	50a3      	str	r3, [r4, r2]
	return FR_OK;
 8003344:	e7d4      	b.n	80032f0 <dir_next+0x1c>
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8003346:	4a34      	ldr	r2, [pc, #208]	; (8003418 <dir_next+0x144>)
 8003348:	59a0      	ldr	r0, [r4, r6]
 800334a:	9d01      	ldr	r5, [sp, #4]
 800334c:	5c83      	ldrb	r3, [r0, r2]
 800334e:	092d      	lsrs	r5, r5, #4
 8003350:	3b01      	subs	r3, #1
 8003352:	401d      	ands	r5, r3
 8003354:	9500      	str	r5, [sp, #0]
 8003356:	9205      	str	r2, [sp, #20]
 8003358:	d1e6      	bne.n	8003328 <dir_next+0x54>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800335a:	f7ff fdff 	bl	8002f5c <get_fat>
 800335e:	0005      	movs	r5, r0
				if (clst <= 1) return FR_INT_ERR;
 8003360:	2801      	cmp	r0, #1
 8003362:	d801      	bhi.n	8003368 <dir_next+0x94>
 8003364:	2002      	movs	r0, #2
 8003366:	e7c3      	b.n	80032f0 <dir_next+0x1c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003368:	1c43      	adds	r3, r0, #1
 800336a:	d101      	bne.n	8003370 <dir_next+0x9c>
 800336c:	2001      	movs	r0, #1
 800336e:	e7bf      	b.n	80032f0 <dir_next+0x1c>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8003370:	2385      	movs	r3, #133	; 0x85
 8003372:	59a0      	ldr	r0, [r4, r6]
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	58c3      	ldr	r3, [r0, r3]
 8003378:	429d      	cmp	r5, r3
 800337a:	d32e      	bcc.n	80033da <dir_next+0x106>
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800337c:	9b03      	ldr	r3, [sp, #12]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d0b5      	beq.n	80032ee <dir_next+0x1a>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8003382:	59e1      	ldr	r1, [r4, r7]
 8003384:	f7ff ff44 	bl	8003210 <create_chain>
 8003388:	0005      	movs	r5, r0
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800338a:	2007      	movs	r0, #7
 800338c:	2d00      	cmp	r5, #0
 800338e:	d0af      	beq.n	80032f0 <dir_next+0x1c>
					if (clst == 1) return FR_INT_ERR;
 8003390:	2d01      	cmp	r5, #1
 8003392:	d0e7      	beq.n	8003364 <dir_next+0x90>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003394:	1c6b      	adds	r3, r5, #1
 8003396:	d0e9      	beq.n	800336c <dir_next+0x98>
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8003398:	2680      	movs	r6, #128	; 0x80
 800339a:	00b6      	lsls	r6, r6, #2
 800339c:	59a0      	ldr	r0, [r4, r6]
 800339e:	f7ff fb95 	bl	8002acc <sync_window>
 80033a2:	1e01      	subs	r1, r0, #0
 80033a4:	d1e2      	bne.n	800336c <dir_next+0x98>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 80033a6:	0032      	movs	r2, r6
 80033a8:	59a0      	ldr	r0, [r4, r6]
 80033aa:	f7ff f9d2 	bl	8002752 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 80033ae:	59a7      	ldr	r7, [r4, r6]
 80033b0:	0029      	movs	r1, r5
 80033b2:	0038      	movs	r0, r7
 80033b4:	f7ff fdc0 	bl	8002f38 <clust2sect>
 80033b8:	238b      	movs	r3, #139	; 0x8b
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	50f8      	str	r0, [r7, r3]
						dp->fs->wflag = 1;
 80033be:	2781      	movs	r7, #129	; 0x81
 80033c0:	00bf      	lsls	r7, r7, #2
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80033c2:	59a0      	ldr	r0, [r4, r6]
 80033c4:	9b05      	ldr	r3, [sp, #20]
 80033c6:	9a00      	ldr	r2, [sp, #0]
 80033c8:	5cc3      	ldrb	r3, [r0, r3]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d311      	bcc.n	80033f2 <dir_next+0x11e>
					dp->fs->winsect -= c;						/* Rewind window offset */
 80033ce:	228b      	movs	r2, #139	; 0x8b
 80033d0:	0092      	lsls	r2, r2, #2
 80033d2:	5883      	ldr	r3, [r0, r2]
 80033d4:	9900      	ldr	r1, [sp, #0]
 80033d6:	1a5b      	subs	r3, r3, r1
 80033d8:	5083      	str	r3, [r0, r2]
				dp->clust = clst;				/* Initialize data for new cluster */
 80033da:	2383      	movs	r3, #131	; 0x83
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	50e5      	str	r5, [r4, r3]
				dp->sect = clust2sect(dp->fs, clst);
 80033e0:	3b0c      	subs	r3, #12
 80033e2:	58e0      	ldr	r0, [r4, r3]
 80033e4:	0029      	movs	r1, r5
 80033e6:	f7ff fda7 	bl	8002f38 <clust2sect>
 80033ea:	2384      	movs	r3, #132	; 0x84
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	50e0      	str	r0, [r4, r3]
 80033f0:	e79a      	b.n	8003328 <dir_next+0x54>
						dp->fs->wflag = 1;
 80033f2:	2301      	movs	r3, #1
 80033f4:	55c3      	strb	r3, [r0, r7]
 80033f6:	f7ff fb39 	bl	8002a6c <sync_window.part.1>
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 80033fa:	2800      	cmp	r0, #0
 80033fc:	d1b6      	bne.n	800336c <dir_next+0x98>
						dp->fs->winsect++;
 80033fe:	228b      	movs	r2, #139	; 0x8b
 8003400:	59a1      	ldr	r1, [r4, r6]
 8003402:	0092      	lsls	r2, r2, #2
 8003404:	588b      	ldr	r3, [r1, r2]
 8003406:	3301      	adds	r3, #1
 8003408:	508b      	str	r3, [r1, r2]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800340a:	9b00      	ldr	r3, [sp, #0]
 800340c:	3301      	adds	r3, #1
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	e7d7      	b.n	80033c2 <dir_next+0xee>
 8003412:	46c0      	nop			; (mov r8, r8)
 8003414:	00000206 	.word	0x00000206
 8003418:	00000202 	.word	0x00000202

0800341c <dir_find.part.6>:
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800341c:	2201      	movs	r2, #1
 800341e:	2389      	movs	r3, #137	; 0x89
 8003420:	4252      	negs	r2, r2
 8003422:	009b      	lsls	r3, r3, #2
FRESULT dir_find (
 8003424:	b5f0      	push	{r4, r5, r6, r7, lr}
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8003426:	52c2      	strh	r2, [r0, r3]
 8003428:	3b26      	subs	r3, #38	; 0x26
 800342a:	3bff      	subs	r3, #255	; 0xff
FRESULT dir_find (
 800342c:	0005      	movs	r5, r0
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800342e:	001c      	movs	r4, r3
FRESULT dir_find (
 8003430:	b087      	sub	sp, #28
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8003432:	9303      	str	r3, [sp, #12]
		res = move_window(dp->fs, dp->sect);
 8003434:	2384      	movs	r3, #132	; 0x84
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	58e9      	ldr	r1, [r5, r3]
 800343a:	3b10      	subs	r3, #16
 800343c:	58e8      	ldr	r0, [r5, r3]
 800343e:	f7ff fbbd 	bl	8002bbc <move_window>
 8003442:	1e07      	subs	r7, r0, #0
		if (res != FR_OK) break;
 8003444:	d000      	beq.n	8003448 <dir_find.part.6+0x2c>
 8003446:	e087      	b.n	8003558 <dir_find.part.6+0x13c>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8003448:	2385      	movs	r3, #133	; 0x85
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	58ee      	ldr	r6, [r5, r3]
		c = dir[DIR_Name];
 800344e:	7833      	ldrb	r3, [r6, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8003450:	2b00      	cmp	r3, #0
 8003452:	d100      	bne.n	8003456 <dir_find.part.6+0x3a>
 8003454:	e083      	b.n	800355e <dir_find.part.6+0x142>
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8003456:	2be5      	cmp	r3, #229	; 0xe5
 8003458:	d006      	beq.n	8003468 <dir_find.part.6+0x4c>
		a = dir[DIR_Attr] & AM_MASK;
 800345a:	223f      	movs	r2, #63	; 0x3f
 800345c:	7af1      	ldrb	r1, [r6, #11]
 800345e:	400a      	ands	r2, r1
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8003460:	0709      	lsls	r1, r1, #28
 8003462:	d507      	bpl.n	8003474 <dir_find.part.6+0x58>
 8003464:	2a0f      	cmp	r2, #15
 8003466:	d007      	beq.n	8003478 <dir_find.part.6+0x5c>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8003468:	2201      	movs	r2, #1
 800346a:	2389      	movs	r3, #137	; 0x89
 800346c:	4252      	negs	r2, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	52ea      	strh	r2, [r5, r3]
 8003472:	e04e      	b.n	8003512 <dir_find.part.6+0xf6>
			if (a == AM_LFN) {			/* An LFN entry is found */
 8003474:	2a0f      	cmp	r2, #15
 8003476:	d158      	bne.n	800352a <dir_find.part.6+0x10e>
				if (dp->lfn) {
 8003478:	2288      	movs	r2, #136	; 0x88
 800347a:	0092      	lsls	r2, r2, #2
 800347c:	58aa      	ldr	r2, [r5, r2]
 800347e:	9202      	str	r2, [sp, #8]
 8003480:	2a00      	cmp	r2, #0
 8003482:	d047      	beq.n	8003514 <dir_find.part.6+0xf8>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8003484:	2240      	movs	r2, #64	; 0x40
 8003486:	4213      	tst	r3, r2
 8003488:	d041      	beq.n	800350e <dir_find.part.6+0xf2>
						c &= ~LLEF; ord = c;	/* LFN start order */
 800348a:	4393      	bics	r3, r2
 800348c:	001c      	movs	r4, r3
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 800348e:	4b35      	ldr	r3, [pc, #212]	; (8003564 <dir_find.part.6+0x148>)
						sum = dir[LDIR_Chksum];
 8003490:	7b71      	ldrb	r1, [r6, #13]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8003492:	5aea      	ldrh	r2, [r5, r3]
 8003494:	331e      	adds	r3, #30
						sum = dir[LDIR_Chksum];
 8003496:	9103      	str	r1, [sp, #12]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8003498:	52ea      	strh	r2, [r5, r3]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 800349a:	7b73      	ldrb	r3, [r6, #13]
 800349c:	9a03      	ldr	r2, [sp, #12]
 800349e:	4293      	cmp	r3, r2
 80034a0:	d137      	bne.n	8003512 <dir_find.part.6+0xf6>
	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 80034a2:	2240      	movs	r2, #64	; 0x40
 80034a4:	270d      	movs	r7, #13
 80034a6:	7833      	ldrb	r3, [r6, #0]
 80034a8:	4393      	bics	r3, r2
 80034aa:	3b01      	subs	r3, #1
	s = 0; wc = 1;
 80034ac:	2200      	movs	r2, #0
	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 80034ae:	435f      	muls	r7, r3
	s = 0; wc = 1;
 80034b0:	2301      	movs	r3, #1
 80034b2:	9201      	str	r2, [sp, #4]
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 80034b4:	4a2c      	ldr	r2, [pc, #176]	; (8003568 <dir_find.part.6+0x14c>)
 80034b6:	9901      	ldr	r1, [sp, #4]
 80034b8:	5c89      	ldrb	r1, [r1, r2]
 80034ba:	1872      	adds	r2, r6, r1
 80034bc:	7852      	ldrb	r2, [r2, #1]
 80034be:	5c70      	ldrb	r0, [r6, r1]
 80034c0:	0212      	lsls	r2, r2, #8
 80034c2:	4310      	orrs	r0, r2
		if (wc) {	/* Last character has not been processed */
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d02c      	beq.n	8003522 <dir_find.part.6+0x106>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 80034c8:	f000 ffb8 	bl	800443c <ff_wtoupper>
 80034cc:	9005      	str	r0, [sp, #20]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 80034ce:	2ffe      	cmp	r7, #254	; 0xfe
 80034d0:	d81f      	bhi.n	8003512 <dir_find.part.6+0xf6>
 80034d2:	1c7b      	adds	r3, r7, #1
 80034d4:	9304      	str	r3, [sp, #16]
 80034d6:	9b02      	ldr	r3, [sp, #8]
 80034d8:	007f      	lsls	r7, r7, #1
 80034da:	5af8      	ldrh	r0, [r7, r3]
 80034dc:	f000 ffae 	bl	800443c <ff_wtoupper>
 80034e0:	9a05      	ldr	r2, [sp, #20]
 80034e2:	0003      	movs	r3, r0
 80034e4:	4282      	cmp	r2, r0
 80034e6:	d114      	bne.n	8003512 <dir_find.part.6+0xf6>
 80034e8:	9f04      	ldr	r7, [sp, #16]
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 80034ea:	9a01      	ldr	r2, [sp, #4]
 80034ec:	3201      	adds	r2, #1
 80034ee:	9201      	str	r2, [sp, #4]
 80034f0:	2a0d      	cmp	r2, #13
 80034f2:	d1df      	bne.n	80034b4 <dir_find.part.6+0x98>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 80034f4:	7832      	ldrb	r2, [r6, #0]
 80034f6:	0652      	lsls	r2, r2, #25
 80034f8:	d506      	bpl.n	8003508 <dir_find.part.6+0xec>
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d004      	beq.n	8003508 <dir_find.part.6+0xec>
 80034fe:	9a02      	ldr	r2, [sp, #8]
 8003500:	007b      	lsls	r3, r7, #1
 8003502:	5a9b      	ldrh	r3, [r3, r2]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d104      	bne.n	8003512 <dir_find.part.6+0xf6>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8003508:	3c01      	subs	r4, #1
 800350a:	b2e4      	uxtb	r4, r4
 800350c:	e002      	b.n	8003514 <dir_find.part.6+0xf8>
 800350e:	42a3      	cmp	r3, r4
 8003510:	d0c3      	beq.n	800349a <dir_find.part.6+0x7e>
 8003512:	24ff      	movs	r4, #255	; 0xff
		res = dir_next(dp, 0);		/* Next entry */
 8003514:	2100      	movs	r1, #0
 8003516:	0028      	movs	r0, r5
 8003518:	f7ff fedc 	bl	80032d4 <dir_next>
 800351c:	1e07      	subs	r7, r0, #0
	} while (res == FR_OK);
 800351e:	d089      	beq.n	8003434 <dir_find.part.6+0x18>
 8003520:	e01a      	b.n	8003558 <dir_find.part.6+0x13c>
			if (uc != 0xFFFF) return 0;	/* Check filler */
 8003522:	4a12      	ldr	r2, [pc, #72]	; (800356c <dir_find.part.6+0x150>)
 8003524:	4290      	cmp	r0, r2
 8003526:	d0e0      	beq.n	80034ea <dir_find.part.6+0xce>
 8003528:	e7f3      	b.n	8003512 <dir_find.part.6+0xf6>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800352a:	2c00      	cmp	r4, #0
 800352c:	d105      	bne.n	800353a <dir_find.part.6+0x11e>
 800352e:	0030      	movs	r0, r6
 8003530:	f7ff f9d4 	bl	80028dc <sum_sfn>
 8003534:	9b03      	ldr	r3, [sp, #12]
 8003536:	4298      	cmp	r0, r3
 8003538:	d00e      	beq.n	8003558 <dir_find.part.6+0x13c>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800353a:	2386      	movs	r3, #134	; 0x86
 800353c:	2101      	movs	r1, #1
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	58ea      	ldr	r2, [r5, r3]
 8003542:	7ad3      	ldrb	r3, [r2, #11]
 8003544:	400b      	ands	r3, r1
 8003546:	d18f      	bne.n	8003468 <dir_find.part.6+0x4c>
 8003548:	1c58      	adds	r0, r3, #1
	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800354a:	5cf1      	ldrb	r1, [r6, r3]
 800354c:	5cd3      	ldrb	r3, [r2, r3]
 800354e:	4299      	cmp	r1, r3
 8003550:	d18a      	bne.n	8003468 <dir_find.part.6+0x4c>
 8003552:	0003      	movs	r3, r0
 8003554:	280b      	cmp	r0, #11
 8003556:	d1f7      	bne.n	8003548 <dir_find.part.6+0x12c>
}
 8003558:	0038      	movs	r0, r7
 800355a:	b007      	add	sp, #28
 800355c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800355e:	2704      	movs	r7, #4
 8003560:	e7fa      	b.n	8003558 <dir_find.part.6+0x13c>
 8003562:	46c0      	nop			; (mov r8, r8)
 8003564:	00000206 	.word	0x00000206
 8003568:	08005e78 	.word	0x08005e78
 800356c:	0000ffff 	.word	0x0000ffff

08003570 <follow_path>:
{
 8003570:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8003572:	780b      	ldrb	r3, [r1, #0]
{
 8003574:	b087      	sub	sp, #28
 8003576:	0006      	movs	r6, r0
 8003578:	9101      	str	r1, [sp, #4]
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800357a:	2b2f      	cmp	r3, #47	; 0x2f
 800357c:	d001      	beq.n	8003582 <follow_path+0x12>
 800357e:	2b5c      	cmp	r3, #92	; 0x5c
 8003580:	d102      	bne.n	8003588 <follow_path+0x18>
		path++;
 8003582:	9b01      	ldr	r3, [sp, #4]
 8003584:	3301      	adds	r3, #1
 8003586:	9301      	str	r3, [sp, #4]
	dp->sclust = 0;							/* Always start from the root directory */
 8003588:	2382      	movs	r3, #130	; 0x82
 800358a:	2400      	movs	r4, #0
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	50f4      	str	r4, [r6, r3]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8003590:	9b01      	ldr	r3, [sp, #4]
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	2b1f      	cmp	r3, #31
 8003596:	d80b      	bhi.n	80035b0 <follow_path+0x40>
		res = dir_sdi(dp, 0);
 8003598:	0021      	movs	r1, r4
 800359a:	0030      	movs	r0, r6
 800359c:	f7ff fd4c 	bl	8003038 <dir_sdi>
		dp->dir = 0;
 80035a0:	2385      	movs	r3, #133	; 0x85
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	50f4      	str	r4, [r6, r3]
}
 80035a6:	b007      	add	sp, #28
 80035a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 80035aa:	9b01      	ldr	r3, [sp, #4]
 80035ac:	3301      	adds	r3, #1
 80035ae:	9301      	str	r3, [sp, #4]
 80035b0:	9b01      	ldr	r3, [sp, #4]
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	2b2f      	cmp	r3, #47	; 0x2f
 80035b6:	d0f8      	beq.n	80035aa <follow_path+0x3a>
 80035b8:	2b5c      	cmp	r3, #92	; 0x5c
 80035ba:	d0f6      	beq.n	80035aa <follow_path+0x3a>
	lfn = dp->lfn;
 80035bc:	2388      	movs	r3, #136	; 0x88
 80035be:	2400      	movs	r4, #0
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	58f3      	ldr	r3, [r6, r3]
 80035c4:	9305      	str	r3, [sp, #20]
		w = p[si++];					/* Get a character */
 80035c6:	9b01      	ldr	r3, [sp, #4]
 80035c8:	0027      	movs	r7, r4
 80035ca:	5d18      	ldrb	r0, [r3, r4]
 80035cc:	1c65      	adds	r5, r4, #1
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 80035ce:	281f      	cmp	r0, #31
 80035d0:	d91b      	bls.n	800360a <follow_path+0x9a>
 80035d2:	282f      	cmp	r0, #47	; 0x2f
 80035d4:	d019      	beq.n	800360a <follow_path+0x9a>
 80035d6:	285c      	cmp	r0, #92	; 0x5c
 80035d8:	d017      	beq.n	800360a <follow_path+0x9a>
		if (di >= _MAX_LFN)				/* Reject too long name */
 80035da:	2cff      	cmp	r4, #255	; 0xff
 80035dc:	d00e      	beq.n	80035fc <follow_path+0x8c>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80035de:	2101      	movs	r1, #1
 80035e0:	f000 ff0e 	bl	8004400 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80035e4:	2800      	cmp	r0, #0
 80035e6:	d009      	beq.n	80035fc <follow_path+0x8c>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 80035e8:	287f      	cmp	r0, #127	; 0x7f
 80035ea:	d809      	bhi.n	8003600 <follow_path+0x90>
 80035ec:	2300      	movs	r3, #0
	while (*str && *str != chr) str++;
 80035ee:	4986      	ldr	r1, [pc, #536]	; (8003808 <follow_path+0x298>)
 80035f0:	5cca      	ldrb	r2, [r1, r3]
 80035f2:	2a00      	cmp	r2, #0
 80035f4:	d004      	beq.n	8003600 <follow_path+0x90>
 80035f6:	3301      	adds	r3, #1
 80035f8:	4282      	cmp	r2, r0
 80035fa:	d1f9      	bne.n	80035f0 <follow_path+0x80>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80035fc:	2006      	movs	r0, #6
 80035fe:	e7d2      	b.n	80035a6 <follow_path+0x36>
		lfn[di++] = w;					/* Store the Unicode character */
 8003600:	9b05      	ldr	r3, [sp, #20]
 8003602:	0064      	lsls	r4, r4, #1
 8003604:	5318      	strh	r0, [r3, r4]
 8003606:	002c      	movs	r4, r5
 8003608:	e7dd      	b.n	80035c6 <follow_path+0x56>
	*path = &p[si];						/* Return pointer to the next segment */
 800360a:	9b01      	ldr	r3, [sp, #4]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800360c:	2400      	movs	r4, #0
	*path = &p[si];						/* Return pointer to the next segment */
 800360e:	195b      	adds	r3, r3, r5
 8003610:	9301      	str	r3, [sp, #4]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8003612:	231f      	movs	r3, #31
 8003614:	4283      	cmp	r3, r0
 8003616:	4164      	adcs	r4, r4
 8003618:	00a4      	lsls	r4, r4, #2
	while (di) {						/* Strip trailing spaces and dots */
 800361a:	2f00      	cmp	r7, #0
 800361c:	d0ee      	beq.n	80035fc <follow_path+0x8c>
 800361e:	9a05      	ldr	r2, [sp, #20]
 8003620:	007b      	lsls	r3, r7, #1
 8003622:	18d3      	adds	r3, r2, r3
		w = lfn[di - 1];
 8003624:	1e9a      	subs	r2, r3, #2
 8003626:	8812      	ldrh	r2, [r2, #0]
		if (w != ' ' && w != '.') break;
 8003628:	2a20      	cmp	r2, #32
 800362a:	d002      	beq.n	8003632 <follow_path+0xc2>
 800362c:	2a2e      	cmp	r2, #46	; 0x2e
 800362e:	d000      	beq.n	8003632 <follow_path+0xc2>
 8003630:	e087      	b.n	8003742 <follow_path+0x1d2>
		di--;
 8003632:	3f01      	subs	r7, #1
 8003634:	e7f1      	b.n	800361a <follow_path+0xaa>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8003636:	3301      	adds	r3, #1
 8003638:	9905      	ldr	r1, [sp, #20]
 800363a:	005a      	lsls	r2, r3, #1
 800363c:	5a8a      	ldrh	r2, [r1, r2]
 800363e:	2a20      	cmp	r2, #32
 8003640:	d0f9      	beq.n	8003636 <follow_path+0xc6>
 8003642:	2a2e      	cmp	r2, #46	; 0x2e
 8003644:	d0f7      	beq.n	8003636 <follow_path+0xc6>
	if (si) cf |= NS_LOSS | NS_LFN;
 8003646:	2b00      	cmp	r3, #0
 8003648:	d002      	beq.n	8003650 <follow_path+0xe0>
 800364a:	2203      	movs	r2, #3
 800364c:	4314      	orrs	r4, r2
 800364e:	b2e4      	uxtb	r4, r4
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8003650:	007a      	lsls	r2, r7, #1
 8003652:	9905      	ldr	r1, [sp, #20]
 8003654:	3a02      	subs	r2, #2
 8003656:	5a8a      	ldrh	r2, [r1, r2]
 8003658:	2a2e      	cmp	r2, #46	; 0x2e
 800365a:	d002      	beq.n	8003662 <follow_path+0xf2>
 800365c:	3f01      	subs	r7, #1
 800365e:	2f00      	cmp	r7, #0
 8003660:	d1f6      	bne.n	8003650 <follow_path+0xe0>
		dp->fn[i++] = (BYTE)w;
 8003662:	2208      	movs	r2, #8
 8003664:	9202      	str	r2, [sp, #8]
 8003666:	2200      	movs	r2, #0
 8003668:	0015      	movs	r5, r2
 800366a:	9204      	str	r2, [sp, #16]
		w = lfn[si++];					/* Get an LFN character */
 800366c:	1c5a      	adds	r2, r3, #1
 800366e:	9203      	str	r2, [sp, #12]
 8003670:	9a05      	ldr	r2, [sp, #20]
 8003672:	005b      	lsls	r3, r3, #1
 8003674:	5a98      	ldrh	r0, [r3, r2]
		if (!w) break;					/* Break on end of the LFN */
 8003676:	2800      	cmp	r0, #0
 8003678:	d07a      	beq.n	8003770 <follow_path+0x200>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800367a:	2820      	cmp	r0, #32
 800367c:	d004      	beq.n	8003688 <follow_path+0x118>
 800367e:	282e      	cmp	r0, #46	; 0x2e
 8003680:	d107      	bne.n	8003692 <follow_path+0x122>
 8003682:	9b03      	ldr	r3, [sp, #12]
 8003684:	42bb      	cmp	r3, r7
 8003686:	d067      	beq.n	8003758 <follow_path+0x1e8>
			cf |= NS_LOSS | NS_LFN; continue;
 8003688:	2303      	movs	r3, #3
 800368a:	431c      	orrs	r4, r3
 800368c:	b2e4      	uxtb	r4, r4
		dp->fn[i++] = (BYTE)w;
 800368e:	9b03      	ldr	r3, [sp, #12]
 8003690:	e7ec      	b.n	800366c <follow_path+0xfc>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8003692:	9b04      	ldr	r3, [sp, #16]
 8003694:	9a02      	ldr	r2, [sp, #8]
 8003696:	4293      	cmp	r3, r2
 8003698:	d262      	bcs.n	8003760 <follow_path+0x1f0>
 800369a:	9b03      	ldr	r3, [sp, #12]
 800369c:	42bb      	cmp	r3, r7
 800369e:	d114      	bne.n	80036ca <follow_path+0x15a>
			if (ni == 11) {				/* Long extension */
 80036a0:	9b02      	ldr	r3, [sp, #8]
 80036a2:	2b0b      	cmp	r3, #11
 80036a4:	d109      	bne.n	80036ba <follow_path+0x14a>
 80036a6:	e05e      	b.n	8003766 <follow_path+0x1f6>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80036a8:	9b03      	ldr	r3, [sp, #12]
 80036aa:	42bb      	cmp	r3, r7
 80036ac:	d005      	beq.n	80036ba <follow_path+0x14a>
 80036ae:	2303      	movs	r3, #3
 80036b0:	431c      	orrs	r4, r3
			if (si > di) break;			/* No extension */
 80036b2:	9b03      	ldr	r3, [sp, #12]
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80036b4:	b2e4      	uxtb	r4, r4
			if (si > di) break;			/* No extension */
 80036b6:	42bb      	cmp	r3, r7
 80036b8:	d85a      	bhi.n	8003770 <follow_path+0x200>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80036ba:	230b      	movs	r3, #11
			b <<= 2; continue;
 80036bc:	00ad      	lsls	r5, r5, #2
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80036be:	9302      	str	r3, [sp, #8]
			b <<= 2; continue;
 80036c0:	b2ed      	uxtb	r5, r5
 80036c2:	9703      	str	r7, [sp, #12]
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80036c4:	3b03      	subs	r3, #3
		dp->fn[i++] = (BYTE)w;
 80036c6:	9304      	str	r3, [sp, #16]
 80036c8:	e7e1      	b.n	800368e <follow_path+0x11e>
		if (w >= 0x80) {				/* Non ASCII character */
 80036ca:	287f      	cmp	r0, #127	; 0x7f
 80036cc:	d90f      	bls.n	80036ee <follow_path+0x17e>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80036ce:	2100      	movs	r1, #0
 80036d0:	f000 fe96 	bl	8004400 <ff_convert>
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80036d4:	2300      	movs	r3, #0
 80036d6:	4298      	cmp	r0, r3
 80036d8:	d003      	beq.n	80036e2 <follow_path+0x172>
 80036da:	4b4c      	ldr	r3, [pc, #304]	; (800380c <follow_path+0x29c>)
 80036dc:	1818      	adds	r0, r3, r0
 80036de:	3880      	subs	r0, #128	; 0x80
 80036e0:	7803      	ldrb	r3, [r0, #0]
 80036e2:	b298      	uxth	r0, r3
			cf |= NS_LFN;				/* Force create LFN entry */
 80036e4:	2302      	movs	r3, #2
 80036e6:	431c      	orrs	r4, r3
 80036e8:	b2e4      	uxtb	r4, r4
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80036ea:	2800      	cmp	r0, #0
 80036ec:	d007      	beq.n	80036fe <follow_path+0x18e>
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80036ee:	2300      	movs	r3, #0
	while (*str && *str != chr) str++;
 80036f0:	4947      	ldr	r1, [pc, #284]	; (8003810 <follow_path+0x2a0>)
 80036f2:	5cca      	ldrb	r2, [r1, r3]
 80036f4:	2a00      	cmp	r2, #0
 80036f6:	d079      	beq.n	80037ec <follow_path+0x27c>
 80036f8:	3301      	adds	r3, #1
 80036fa:	4282      	cmp	r2, r0
 80036fc:	d1f9      	bne.n	80036f2 <follow_path+0x182>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80036fe:	2303      	movs	r3, #3
 8003700:	205f      	movs	r0, #95	; 0x5f
 8003702:	431c      	orrs	r4, r3
 8003704:	b2e4      	uxtb	r4, r4
		dp->fn[i++] = (BYTE)w;
 8003706:	2386      	movs	r3, #134	; 0x86
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	58f3      	ldr	r3, [r6, r3]
 800370c:	9a04      	ldr	r2, [sp, #16]
 800370e:	5498      	strb	r0, [r3, r2]
 8003710:	0013      	movs	r3, r2
 8003712:	3301      	adds	r3, #1
 8003714:	e7d7      	b.n	80036c6 <follow_path+0x156>
					b |= 2;
 8003716:	2302      	movs	r3, #2
 8003718:	431d      	orrs	r5, r3
 800371a:	e7f4      	b.n	8003706 <follow_path+0x196>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800371c:	075b      	lsls	r3, r3, #29
 800371e:	d500      	bpl.n	8003722 <follow_path+0x1b2>
 8003720:	e741      	b.n	80035a6 <follow_path+0x36>
			dir = dp->dir;						/* Follow the sub-directory */
 8003722:	2385      	movs	r3, #133	; 0x85
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	58f1      	ldr	r1, [r6, r3]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8003728:	7acb      	ldrb	r3, [r1, #11]
 800372a:	06db      	lsls	r3, r3, #27
 800372c:	d55c      	bpl.n	80037e8 <follow_path+0x278>
			dp->sclust = ld_clust(dp->fs, dir);
 800372e:	2380      	movs	r3, #128	; 0x80
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	58f2      	ldr	r2, [r6, r3]
 8003734:	5cd0      	ldrb	r0, [r2, r3]
 8003736:	f7ff f989 	bl	8002a4c <ld_clust.isra.0>
 800373a:	2382      	movs	r3, #130	; 0x82
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	50f0      	str	r0, [r6, r3]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8003740:	e736      	b.n	80035b0 <follow_path+0x40>
	lfn[di] = 0;						/* LFN is created */
 8003742:	2500      	movs	r5, #0
 8003744:	801d      	strh	r5, [r3, #0]
	mem_set(dp->fn, ' ', 11);
 8003746:	2386      	movs	r3, #134	; 0x86
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	58f0      	ldr	r0, [r6, r3]
 800374c:	220b      	movs	r2, #11
 800374e:	2120      	movs	r1, #32
 8003750:	f7fe ffff 	bl	8002752 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8003754:	002b      	movs	r3, r5
 8003756:	e76f      	b.n	8003638 <follow_path+0xc8>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8003758:	9b04      	ldr	r3, [sp, #16]
 800375a:	9a02      	ldr	r2, [sp, #8]
 800375c:	4293      	cmp	r3, r2
 800375e:	d39f      	bcc.n	80036a0 <follow_path+0x130>
			if (ni == 11) {				/* Long extension */
 8003760:	9b02      	ldr	r3, [sp, #8]
 8003762:	2b0b      	cmp	r3, #11
 8003764:	d1a0      	bne.n	80036a8 <follow_path+0x138>
				cf |= NS_LOSS | NS_LFN; break;
 8003766:	2303      	movs	r3, #3
 8003768:	431c      	orrs	r4, r3
 800376a:	3308      	adds	r3, #8
 800376c:	b2e4      	uxtb	r4, r4
 800376e:	9302      	str	r3, [sp, #8]
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 8003770:	2386      	movs	r3, #134	; 0x86
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	58f3      	ldr	r3, [r6, r3]
 8003776:	781a      	ldrb	r2, [r3, #0]
 8003778:	2ae5      	cmp	r2, #229	; 0xe5
 800377a:	d101      	bne.n	8003780 <follow_path+0x210>
 800377c:	3ae0      	subs	r2, #224	; 0xe0
 800377e:	701a      	strb	r2, [r3, #0]
	if (ni == 8) b <<= 2;
 8003780:	9b02      	ldr	r3, [sp, #8]
 8003782:	2b08      	cmp	r3, #8
 8003784:	d101      	bne.n	800378a <follow_path+0x21a>
 8003786:	00ad      	lsls	r5, r5, #2
 8003788:	b2ed      	uxtb	r5, r5
 800378a:	230c      	movs	r3, #12
 800378c:	402b      	ands	r3, r5
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 800378e:	2b0c      	cmp	r3, #12
 8003790:	d002      	beq.n	8003798 <follow_path+0x228>
 8003792:	43ea      	mvns	r2, r5
 8003794:	0792      	lsls	r2, r2, #30
 8003796:	d102      	bne.n	800379e <follow_path+0x22e>
		cf |= NS_LFN;
 8003798:	2202      	movs	r2, #2
 800379a:	4314      	orrs	r4, r2
 800379c:	b2e4      	uxtb	r4, r4
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800379e:	07a2      	lsls	r2, r4, #30
 80037a0:	d40b      	bmi.n	80037ba <follow_path+0x24a>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80037a2:	2203      	movs	r2, #3
 80037a4:	4015      	ands	r5, r2
 80037a6:	2d01      	cmp	r5, #1
 80037a8:	d102      	bne.n	80037b0 <follow_path+0x240>
 80037aa:	320d      	adds	r2, #13
 80037ac:	4314      	orrs	r4, r2
 80037ae:	b2e4      	uxtb	r4, r4
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80037b0:	2b04      	cmp	r3, #4
 80037b2:	d102      	bne.n	80037ba <follow_path+0x24a>
 80037b4:	3304      	adds	r3, #4
 80037b6:	431c      	orrs	r4, r3
 80037b8:	b2e4      	uxtb	r4, r4
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80037ba:	2586      	movs	r5, #134	; 0x86
 80037bc:	00ad      	lsls	r5, r5, #2
 80037be:	5973      	ldr	r3, [r6, r5]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80037c0:	2100      	movs	r1, #0
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80037c2:	72dc      	strb	r4, [r3, #11]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80037c4:	0030      	movs	r0, r6
 80037c6:	f7ff fc37 	bl	8003038 <dir_sdi>
	if (res != FR_OK) return res;
 80037ca:	2800      	cmp	r0, #0
 80037cc:	d102      	bne.n	80037d4 <follow_path+0x264>
 80037ce:	0030      	movs	r0, r6
 80037d0:	f7ff fe24 	bl	800341c <dir_find.part.6>
			ns = dp->fn[NSFLAG];
 80037d4:	5973      	ldr	r3, [r6, r5]
 80037d6:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80037d8:	2800      	cmp	r0, #0
 80037da:	d09f      	beq.n	800371c <follow_path+0x1ac>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80037dc:	2804      	cmp	r0, #4
 80037de:	d000      	beq.n	80037e2 <follow_path+0x272>
 80037e0:	e6e1      	b.n	80035a6 <follow_path+0x36>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80037e2:	4203      	tst	r3, r0
 80037e4:	d000      	beq.n	80037e8 <follow_path+0x278>
 80037e6:	e6de      	b.n	80035a6 <follow_path+0x36>
 80037e8:	2005      	movs	r0, #5
	return res;
 80037ea:	e6dc      	b.n	80035a6 <follow_path+0x36>
				if (IsUpper(w)) {		/* ASCII large capital */
 80037ec:	0003      	movs	r3, r0
 80037ee:	3b41      	subs	r3, #65	; 0x41
 80037f0:	2b19      	cmp	r3, #25
 80037f2:	d990      	bls.n	8003716 <follow_path+0x1a6>
					if (IsLower(w)) {	/* ASCII small capital */
 80037f4:	0003      	movs	r3, r0
 80037f6:	3b61      	subs	r3, #97	; 0x61
 80037f8:	2b19      	cmp	r3, #25
 80037fa:	d884      	bhi.n	8003706 <follow_path+0x196>
						b |= 1; w -= 0x20;
 80037fc:	2301      	movs	r3, #1
 80037fe:	3820      	subs	r0, #32
 8003800:	431d      	orrs	r5, r3
 8003802:	b280      	uxth	r0, r0
 8003804:	e77f      	b.n	8003706 <follow_path+0x196>
 8003806:	46c0      	nop			; (mov r8, r8)
 8003808:	08005e85 	.word	0x08005e85
 800380c:	08005df8 	.word	0x08005df8
 8003810:	08005e8e 	.word	0x08005e8e

08003814 <dir_register>:
	fn = dp->fn; lfn = dp->lfn;
 8003814:	2386      	movs	r3, #134	; 0x86
{
 8003816:	b5f0      	push	{r4, r5, r6, r7, lr}
	fn = dp->fn; lfn = dp->lfn;
 8003818:	2488      	movs	r4, #136	; 0x88
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	58c6      	ldr	r6, [r0, r3]
{
 800381e:	b089      	sub	sp, #36	; 0x24
	fn = dp->fn; lfn = dp->lfn;
 8003820:	00a4      	lsls	r4, r4, #2
 8003822:	5903      	ldr	r3, [r0, r4]
	mem_cpy(sn, fn, 12);
 8003824:	ad05      	add	r5, sp, #20
{
 8003826:	0007      	movs	r7, r0
	mem_cpy(sn, fn, 12);
 8003828:	220c      	movs	r2, #12
 800382a:	0028      	movs	r0, r5
 800382c:	0031      	movs	r1, r6
	fn = dp->fn; lfn = dp->lfn;
 800382e:	9300      	str	r3, [sp, #0]
	mem_cpy(sn, fn, 12);
 8003830:	f7fe ff86 	bl	8002740 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8003834:	7aeb      	ldrb	r3, [r5, #11]
 8003836:	2501      	movs	r5, #1
 8003838:	422b      	tst	r3, r5
 800383a:	d100      	bne.n	800383e <dir_register+0x2a>
 800383c:	e077      	b.n	800392e <dir_register+0x11a>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 800383e:	2300      	movs	r3, #0
 8003840:	72f3      	strb	r3, [r6, #11]
 8003842:	513b      	str	r3, [r7, r4]
	mem_cpy(dst, src, 11);
 8003844:	220b      	movs	r2, #11
 8003846:	a905      	add	r1, sp, #20
 8003848:	0030      	movs	r0, r6
 800384a:	f7fe ff79 	bl	8002740 <mem_cpy>
	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 800384e:	002b      	movs	r3, r5
 8003850:	2d05      	cmp	r5, #5
 8003852:	d847      	bhi.n	80038e4 <dir_register+0xd0>
		c = (seq % 16) + '0';
 8003854:	210f      	movs	r1, #15
		while (*lfn) {	/* Create a CRC */
 8003856:	2207      	movs	r2, #7
		c = (seq % 16) + '0';
 8003858:	468c      	mov	ip, r1
		ns[i--] = c;
 800385a:	a903      	add	r1, sp, #12
		c = (seq % 16) + '0';
 800385c:	4664      	mov	r4, ip
 800385e:	401c      	ands	r4, r3
 8003860:	0020      	movs	r0, r4
 8003862:	3030      	adds	r0, #48	; 0x30
		if (c > '9') c += 7;
 8003864:	2839      	cmp	r0, #57	; 0x39
 8003866:	d900      	bls.n	800386a <dir_register+0x56>
 8003868:	3007      	adds	r0, #7
		ns[i--] = c;
 800386a:	3a01      	subs	r2, #1
 800386c:	188c      	adds	r4, r1, r2
 800386e:	7060      	strb	r0, [r4, #1]
		seq /= 16;
 8003870:	091b      	lsrs	r3, r3, #4
	} while (seq);
 8003872:	d1f3      	bne.n	800385c <dir_register+0x48>
	ns[i] = '~';
 8003874:	207e      	movs	r0, #126	; 0x7e
 8003876:	5488      	strb	r0, [r1, r2]
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8003878:	429a      	cmp	r2, r3
 800387a:	d037      	beq.n	80038ec <dir_register+0xd8>
 800387c:	5cf0      	ldrb	r0, [r6, r3]
 800387e:	2820      	cmp	r0, #32
 8003880:	d132      	bne.n	80038e8 <dir_register+0xd4>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8003882:	2420      	movs	r4, #32
 8003884:	0020      	movs	r0, r4
 8003886:	2a07      	cmp	r2, #7
 8003888:	d801      	bhi.n	800388e <dir_register+0x7a>
 800388a:	5c88      	ldrb	r0, [r1, r2]
 800388c:	3201      	adds	r2, #1
 800388e:	54f0      	strb	r0, [r6, r3]
 8003890:	3301      	adds	r3, #1
	} while (j < 8);
 8003892:	2b07      	cmp	r3, #7
 8003894:	d9f6      	bls.n	8003884 <dir_register+0x70>
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8003896:	2100      	movs	r1, #0
 8003898:	0038      	movs	r0, r7
 800389a:	f7ff fbcd 	bl	8003038 <dir_sdi>
 800389e:	1e04      	subs	r4, r0, #0
	if (res != FR_OK) return res;
 80038a0:	d13c      	bne.n	800391c <dir_register+0x108>
 80038a2:	0038      	movs	r0, r7
 80038a4:	f7ff fdba 	bl	800341c <dir_find.part.6>
 80038a8:	1e04      	subs	r4, r0, #0
			if (res != FR_OK) break;
 80038aa:	d137      	bne.n	800391c <dir_register+0x108>
		for (n = 1; n < 100; n++) {
 80038ac:	3501      	adds	r5, #1
 80038ae:	2d64      	cmp	r5, #100	; 0x64
 80038b0:	d1c8      	bne.n	8003844 <dir_register+0x30>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80038b2:	2407      	movs	r4, #7
}
 80038b4:	0020      	movs	r0, r4
 80038b6:	b009      	add	sp, #36	; 0x24
 80038b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
			wc = *lfn++;
 80038ba:	2010      	movs	r0, #16
 80038bc:	3102      	adds	r1, #2
				sr = (sr << 1) + (wc & 1);
 80038be:	2401      	movs	r4, #1
 80038c0:	4014      	ands	r4, r2
 80038c2:	46a4      	mov	ip, r4
				if (sr & 0x10000) sr ^= 0x11021;
 80038c4:	2480      	movs	r4, #128	; 0x80
				sr = (sr << 1) + (wc & 1);
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	4463      	add	r3, ip
				if (sr & 0x10000) sr ^= 0x11021;
 80038ca:	0264      	lsls	r4, r4, #9
				wc >>= 1;
 80038cc:	0852      	lsrs	r2, r2, #1
				if (sr & 0x10000) sr ^= 0x11021;
 80038ce:	4223      	tst	r3, r4
 80038d0:	d001      	beq.n	80038d6 <dir_register+0xc2>
 80038d2:	4c6d      	ldr	r4, [pc, #436]	; (8003a88 <dir_register+0x274>)
 80038d4:	4063      	eors	r3, r4
 80038d6:	3801      	subs	r0, #1
			for (i = 0; i < 16; i++) {
 80038d8:	2800      	cmp	r0, #0
 80038da:	d1f0      	bne.n	80038be <dir_register+0xaa>
		while (*lfn) {	/* Create a CRC */
 80038dc:	880a      	ldrh	r2, [r1, #0]
 80038de:	2a00      	cmp	r2, #0
 80038e0:	d1eb      	bne.n	80038ba <dir_register+0xa6>
 80038e2:	e7b7      	b.n	8003854 <dir_register+0x40>
	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 80038e4:	9900      	ldr	r1, [sp, #0]
 80038e6:	e7f9      	b.n	80038dc <dir_register+0xc8>
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80038e8:	3301      	adds	r3, #1
 80038ea:	e7c5      	b.n	8003878 <dir_register+0x64>
 80038ec:	0013      	movs	r3, r2
 80038ee:	e7c8      	b.n	8003882 <dir_register+0x6e>
		for (n = 0; lfn[n]; n++) ;
 80038f0:	3001      	adds	r0, #1
 80038f2:	9a00      	ldr	r2, [sp, #0]
 80038f4:	0043      	lsls	r3, r0, #1
 80038f6:	5ad3      	ldrh	r3, [r2, r3]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d1f9      	bne.n	80038f0 <dir_register+0xdc>
		nent = (n + 25) / 13;
 80038fc:	3019      	adds	r0, #25
 80038fe:	210d      	movs	r1, #13
 8003900:	f7fc fc1e 	bl	8000140 <__udivsi3>
 8003904:	0005      	movs	r5, r0
 8003906:	e018      	b.n	800393a <dir_register+0x126>
				n = 0;					/* Not a blank entry. Restart to search */
 8003908:	0006      	movs	r6, r0
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800390a:	2101      	movs	r1, #1
 800390c:	0038      	movs	r0, r7
 800390e:	f7ff fce1 	bl	80032d4 <dir_next>
 8003912:	1e04      	subs	r4, r0, #0
		} while (res == FR_OK);
 8003914:	d018      	beq.n	8003948 <dir_register+0x134>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8003916:	2c04      	cmp	r4, #4
 8003918:	d0cb      	beq.n	80038b2 <dir_register+0x9e>
 800391a:	e7cb      	b.n	80038b4 <dir_register+0xa0>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800391c:	2c04      	cmp	r4, #4
 800391e:	d1c9      	bne.n	80038b4 <dir_register+0xa0>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 8003920:	ab05      	add	r3, sp, #20
 8003922:	7adb      	ldrb	r3, [r3, #11]
 8003924:	9a00      	ldr	r2, [sp, #0]
 8003926:	72f3      	strb	r3, [r6, #11]
 8003928:	2388      	movs	r3, #136	; 0x88
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	50fa      	str	r2, [r7, r3]
	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 800392e:	ab05      	add	r3, sp, #20
 8003930:	7adb      	ldrb	r3, [r3, #11]
		nent = 1;
 8003932:	2501      	movs	r5, #1
 8003934:	2000      	movs	r0, #0
	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8003936:	079b      	lsls	r3, r3, #30
 8003938:	d4db      	bmi.n	80038f2 <dir_register+0xde>
	res = dir_sdi(dp, 0);
 800393a:	2100      	movs	r1, #0
 800393c:	0038      	movs	r0, r7
 800393e:	f7ff fb7b 	bl	8003038 <dir_sdi>
 8003942:	1e04      	subs	r4, r0, #0
	if (res == FR_OK) {
 8003944:	d1e7      	bne.n	8003916 <dir_register+0x102>
 8003946:	0006      	movs	r6, r0
			res = move_window(dp->fs, dp->sect);
 8003948:	2384      	movs	r3, #132	; 0x84
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	58f9      	ldr	r1, [r7, r3]
 800394e:	3b10      	subs	r3, #16
 8003950:	58f8      	ldr	r0, [r7, r3]
 8003952:	f7ff f933 	bl	8002bbc <move_window>
 8003956:	1e04      	subs	r4, r0, #0
			if (res != FR_OK) break;
 8003958:	d1dd      	bne.n	8003916 <dir_register+0x102>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800395a:	2385      	movs	r3, #133	; 0x85
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	58fb      	ldr	r3, [r7, r3]
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	2be5      	cmp	r3, #229	; 0xe5
 8003964:	d001      	beq.n	800396a <dir_register+0x156>
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1ce      	bne.n	8003908 <dir_register+0xf4>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800396a:	3601      	adds	r6, #1
 800396c:	42b5      	cmp	r5, r6
 800396e:	d1cc      	bne.n	800390a <dir_register+0xf6>
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8003970:	3d01      	subs	r5, #1
 8003972:	2d00      	cmp	r5, #0
 8003974:	d061      	beq.n	8003a3a <dir_register+0x226>
		res = dir_sdi(dp, dp->index - nent);
 8003976:	4b45      	ldr	r3, [pc, #276]	; (8003a8c <dir_register+0x278>)
 8003978:	0038      	movs	r0, r7
 800397a:	5af9      	ldrh	r1, [r7, r3]
 800397c:	1b49      	subs	r1, r1, r5
 800397e:	f7ff fb5b 	bl	8003038 <dir_sdi>
 8003982:	1e04      	subs	r4, r0, #0
		if (res == FR_OK) {
 8003984:	d000      	beq.n	8003988 <dir_register+0x174>
 8003986:	e795      	b.n	80038b4 <dir_register+0xa0>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 8003988:	2386      	movs	r3, #134	; 0x86
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	58f8      	ldr	r0, [r7, r3]
 800398e:	f7fe ffa5 	bl	80028dc <sum_sfn>
 8003992:	9001      	str	r0, [sp, #4]
				res = move_window(dp->fs, dp->sect);
 8003994:	2384      	movs	r3, #132	; 0x84
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	58f9      	ldr	r1, [r7, r3]
 800399a:	3b10      	subs	r3, #16
 800399c:	58f8      	ldr	r0, [r7, r3]
 800399e:	f7ff f90d 	bl	8002bbc <move_window>
 80039a2:	1e04      	subs	r4, r0, #0
				if (res != FR_OK) break;
 80039a4:	d000      	beq.n	80039a8 <dir_register+0x194>
 80039a6:	e785      	b.n	80038b4 <dir_register+0xa0>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 80039a8:	2388      	movs	r3, #136	; 0x88
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	58fb      	ldr	r3, [r7, r3]
 80039ae:	b2ea      	uxtb	r2, r5
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	2385      	movs	r3, #133	; 0x85
 80039b4:	4694      	mov	ip, r2
	dir[LDIR_Chksum] = sum;			/* Set check sum */
 80039b6:	466a      	mov	r2, sp
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	58fb      	ldr	r3, [r7, r3]
	dir[LDIR_Chksum] = sum;			/* Set check sum */
 80039bc:	7912      	ldrb	r2, [r2, #4]
	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 80039be:	210d      	movs	r1, #13
	dir[LDIR_Chksum] = sum;			/* Set check sum */
 80039c0:	735a      	strb	r2, [r3, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80039c2:	220f      	movs	r2, #15
 80039c4:	72da      	strb	r2, [r3, #11]
	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 80039c6:	b2ea      	uxtb	r2, r5
 80039c8:	3a01      	subs	r2, #1
 80039ca:	434a      	muls	r2, r1
	s = wc = 0;
 80039cc:	0001      	movs	r1, r0
	dir[LDIR_Type] = 0;
 80039ce:	7318      	strb	r0, [r3, #12]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 80039d0:	7698      	strb	r0, [r3, #26]
 80039d2:	76d8      	strb	r0, [r3, #27]
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 80039d4:	4c2e      	ldr	r4, [pc, #184]	; (8003a90 <dir_register+0x27c>)
 80039d6:	42a0      	cmp	r0, r4
 80039d8:	d003      	beq.n	80039e2 <dir_register+0x1ce>
 80039da:	9c00      	ldr	r4, [sp, #0]
 80039dc:	0050      	lsls	r0, r2, #1
 80039de:	5b00      	ldrh	r0, [r0, r4]
 80039e0:	3201      	adds	r2, #1
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 80039e2:	4c2c      	ldr	r4, [pc, #176]	; (8003a94 <dir_register+0x280>)
 80039e4:	5d0c      	ldrb	r4, [r1, r4]
 80039e6:	5518      	strb	r0, [r3, r4]
 80039e8:	191c      	adds	r4, r3, r4
 80039ea:	0026      	movs	r6, r4
 80039ec:	0a04      	lsrs	r4, r0, #8
 80039ee:	7074      	strb	r4, [r6, #1]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 80039f0:	2800      	cmp	r0, #0
 80039f2:	d100      	bne.n	80039f6 <dir_register+0x1e2>
 80039f4:	4826      	ldr	r0, [pc, #152]	; (8003a90 <dir_register+0x27c>)
	} while (++s < 13);
 80039f6:	3101      	adds	r1, #1
 80039f8:	290d      	cmp	r1, #13
 80039fa:	d1eb      	bne.n	80039d4 <dir_register+0x1c0>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 80039fc:	4924      	ldr	r1, [pc, #144]	; (8003a90 <dir_register+0x27c>)
 80039fe:	4288      	cmp	r0, r1
 8003a00:	d004      	beq.n	8003a0c <dir_register+0x1f8>
 8003a02:	9900      	ldr	r1, [sp, #0]
 8003a04:	0052      	lsls	r2, r2, #1
 8003a06:	5a52      	ldrh	r2, [r2, r1]
 8003a08:	2a00      	cmp	r2, #0
 8003a0a:	d103      	bne.n	8003a14 <dir_register+0x200>
 8003a0c:	4661      	mov	r1, ip
 8003a0e:	2240      	movs	r2, #64	; 0x40
 8003a10:	4311      	orrs	r1, r2
 8003a12:	468c      	mov	ip, r1
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8003a14:	4662      	mov	r2, ip
				dp->fs->wflag = 1;
 8003a16:	2180      	movs	r1, #128	; 0x80
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8003a18:	701a      	strb	r2, [r3, #0]
				dp->fs->wflag = 1;
 8003a1a:	2381      	movs	r3, #129	; 0x81
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	0089      	lsls	r1, r1, #2
 8003a20:	5879      	ldr	r1, [r7, r1]
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	54ca      	strb	r2, [r1, r3]
				res = dir_next(dp, 0);	/* Next entry */
 8003a26:	0038      	movs	r0, r7
 8003a28:	2100      	movs	r1, #0
 8003a2a:	f7ff fc53 	bl	80032d4 <dir_next>
 8003a2e:	1e04      	subs	r4, r0, #0
			} while (res == FR_OK && --nent);
 8003a30:	d000      	beq.n	8003a34 <dir_register+0x220>
 8003a32:	e73f      	b.n	80038b4 <dir_register+0xa0>
 8003a34:	3d01      	subs	r5, #1
 8003a36:	2d00      	cmp	r5, #0
 8003a38:	d1ac      	bne.n	8003994 <dir_register+0x180>
		res = move_window(dp->fs, dp->sect);
 8003a3a:	2680      	movs	r6, #128	; 0x80
 8003a3c:	2384      	movs	r3, #132	; 0x84
 8003a3e:	00b6      	lsls	r6, r6, #2
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	58f9      	ldr	r1, [r7, r3]
 8003a44:	59b8      	ldr	r0, [r7, r6]
 8003a46:	f7ff f8b9 	bl	8002bbc <move_window>
 8003a4a:	1e04      	subs	r4, r0, #0
		if (res == FR_OK) {
 8003a4c:	d000      	beq.n	8003a50 <dir_register+0x23c>
 8003a4e:	e731      	b.n	80038b4 <dir_register+0xa0>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8003a50:	2585      	movs	r5, #133	; 0x85
 8003a52:	00ad      	lsls	r5, r5, #2
 8003a54:	2220      	movs	r2, #32
 8003a56:	0021      	movs	r1, r4
 8003a58:	5978      	ldr	r0, [r7, r5]
 8003a5a:	f7fe fe7a 	bl	8002752 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8003a5e:	2386      	movs	r3, #134	; 0x86
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	58f9      	ldr	r1, [r7, r3]
 8003a64:	220b      	movs	r2, #11
 8003a66:	5978      	ldr	r0, [r7, r5]
 8003a68:	f7fe fe6a 	bl	8002740 <mem_cpy>
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8003a6c:	2386      	movs	r3, #134	; 0x86
 8003a6e:	2118      	movs	r1, #24
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	58fb      	ldr	r3, [r7, r3]
 8003a74:	597a      	ldr	r2, [r7, r5]
 8003a76:	7adb      	ldrb	r3, [r3, #11]
 8003a78:	400b      	ands	r3, r1
 8003a7a:	7313      	strb	r3, [r2, #12]
			dp->fs->wflag = 1;
 8003a7c:	2381      	movs	r3, #129	; 0x81
 8003a7e:	59ba      	ldr	r2, [r7, r6]
 8003a80:	3917      	subs	r1, #23
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	54d1      	strb	r1, [r2, r3]
 8003a86:	e715      	b.n	80038b4 <dir_register+0xa0>
 8003a88:	00011021 	.word	0x00011021
 8003a8c:	00000206 	.word	0x00000206
 8003a90:	0000ffff 	.word	0x0000ffff
 8003a94:	08005e78 	.word	0x08005e78

08003a98 <remove_chain>:
{
 8003a98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a9a:	0004      	movs	r4, r0
 8003a9c:	000d      	movs	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003a9e:	2901      	cmp	r1, #1
 8003aa0:	d801      	bhi.n	8003aa6 <remove_chain+0xe>
		res = FR_INT_ERR;
 8003aa2:	2002      	movs	r0, #2
}
 8003aa4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003aa6:	2385      	movs	r3, #133	; 0x85
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	58c2      	ldr	r2, [r0, r3]
 8003aac:	4291      	cmp	r1, r2
 8003aae:	d2f8      	bcs.n	8003aa2 <remove_chain+0xa>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8003ab0:	2784      	movs	r7, #132	; 0x84
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8003ab2:	9300      	str	r3, [sp, #0]
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8003ab4:	00bf      	lsls	r7, r7, #2
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8003ab6:	9b00      	ldr	r3, [sp, #0]
 8003ab8:	58e3      	ldr	r3, [r4, r3]
 8003aba:	9301      	str	r3, [sp, #4]
 8003abc:	429d      	cmp	r5, r3
 8003abe:	d205      	bcs.n	8003acc <remove_chain+0x34>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8003ac0:	0029      	movs	r1, r5
 8003ac2:	0020      	movs	r0, r4
 8003ac4:	f7ff fa4a 	bl	8002f5c <get_fat>
 8003ac8:	1e06      	subs	r6, r0, #0
			if (nxt == 0) break;				/* Empty cluster? */
 8003aca:	d101      	bne.n	8003ad0 <remove_chain+0x38>
		res = FR_INT_ERR;
 8003acc:	2000      	movs	r0, #0
 8003ace:	e7e9      	b.n	8003aa4 <remove_chain+0xc>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8003ad0:	2801      	cmp	r0, #1
 8003ad2:	d0e6      	beq.n	8003aa2 <remove_chain+0xa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8003ad4:	1c43      	adds	r3, r0, #1
 8003ad6:	d012      	beq.n	8003afe <remove_chain+0x66>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8003ad8:	2200      	movs	r2, #0
 8003ada:	0029      	movs	r1, r5
 8003adc:	0020      	movs	r0, r4
 8003ade:	f7ff fb0d 	bl	80030fc <put_fat>
			if (res != FR_OK) break;
 8003ae2:	2800      	cmp	r0, #0
 8003ae4:	d1de      	bne.n	8003aa4 <remove_chain+0xc>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8003ae6:	59e3      	ldr	r3, [r4, r7]
 8003ae8:	1c5a      	adds	r2, r3, #1
 8003aea:	d006      	beq.n	8003afa <remove_chain+0x62>
				fs->free_clust++;
 8003aec:	3301      	adds	r3, #1
 8003aee:	51e3      	str	r3, [r4, r7]
				fs->fsi_flag |= 1;
 8003af0:	2301      	movs	r3, #1
 8003af2:	4a04      	ldr	r2, [pc, #16]	; (8003b04 <remove_chain+0x6c>)
 8003af4:	5ca1      	ldrb	r1, [r4, r2]
 8003af6:	430b      	orrs	r3, r1
 8003af8:	54a3      	strb	r3, [r4, r2]
{
 8003afa:	0035      	movs	r5, r6
 8003afc:	e7db      	b.n	8003ab6 <remove_chain+0x1e>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8003afe:	2001      	movs	r0, #1
 8003b00:	e7d0      	b.n	8003aa4 <remove_chain+0xc>
 8003b02:	46c0      	nop			; (mov r8, r8)
 8003b04:	00000205 	.word	0x00000205

08003b08 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8003b08:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003b0a:	9001      	str	r0, [sp, #4]
	int vol;
	FRESULT res;
	const TCHAR *rp = path;


	vol = get_ldnumber(&rp);
 8003b0c:	a803      	add	r0, sp, #12
{
 8003b0e:	0014      	movs	r4, r2
 8003b10:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 8003b12:	9103      	str	r1, [sp, #12]
	vol = get_ldnumber(&rp);
 8003b14:	f7fe fef0 	bl	80028f8 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8003b18:	220b      	movs	r2, #11
 8003b1a:	2800      	cmp	r0, #0
 8003b1c:	db24      	blt.n	8003b68 <f_mount+0x60>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8003b1e:	4d14      	ldr	r5, [pc, #80]	; (8003b70 <f_mount+0x68>)
 8003b20:	0080      	lsls	r0, r0, #2
 8003b22:	5943      	ldr	r3, [r0, r5]

	if (cfs) {
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00d      	beq.n	8003b44 <f_mount+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8003b28:	4a12      	ldr	r2, [pc, #72]	; (8003b74 <f_mount+0x6c>)
 8003b2a:	6811      	ldr	r1, [r2, #0]
 8003b2c:	428b      	cmp	r3, r1
 8003b2e:	d101      	bne.n	8003b34 <f_mount+0x2c>
 8003b30:	2100      	movs	r1, #0
 8003b32:	6011      	str	r1, [r2, #0]
 8003b34:	68d6      	ldr	r6, [r2, #12]
 8003b36:	2100      	movs	r1, #0
 8003b38:	42b3      	cmp	r3, r6
 8003b3a:	d100      	bne.n	8003b3e <f_mount+0x36>
 8003b3c:	60d1      	str	r1, [r2, #12]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8003b3e:	2280      	movs	r2, #128	; 0x80
 8003b40:	0092      	lsls	r2, r2, #2
 8003b42:	5499      	strb	r1, [r3, r2]
	}

	if (fs) {
 8003b44:	9b01      	ldr	r3, [sp, #4]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 8003b4a:	2280      	movs	r2, #128	; 0x80
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	0092      	lsls	r2, r2, #2
 8003b50:	5499      	strb	r1, [r3, r2]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8003b52:	502b      	str	r3, [r5, r0]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8003b54:	1e1a      	subs	r2, r3, #0
 8003b56:	d007      	beq.n	8003b68 <f_mount+0x60>
 8003b58:	2200      	movs	r2, #0
 8003b5a:	2c01      	cmp	r4, #1
 8003b5c:	d104      	bne.n	8003b68 <f_mount+0x60>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8003b5e:	4669      	mov	r1, sp
 8003b60:	a801      	add	r0, sp, #4
 8003b62:	f7ff f885 	bl	8002c70 <find_volume>
 8003b66:	0002      	movs	r2, r0
	LEAVE_FF(fs, res);
}
 8003b68:	0010      	movs	r0, r2
 8003b6a:	b004      	add	sp, #16
 8003b6c:	bd70      	pop	{r4, r5, r6, pc}
 8003b6e:	46c0      	nop			; (mov r8, r8)
 8003b70:	200000a4 	.word	0x200000a4
 8003b74:	200000a8 	.word	0x200000a8

08003b78 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8003b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b7a:	4c88      	ldr	r4, [pc, #544]	; (8003d9c <f_open+0x224>)
 8003b7c:	0005      	movs	r5, r0
 8003b7e:	44a5      	add	sp, r4
 8003b80:	9103      	str	r1, [sp, #12]
 8003b82:	0017      	movs	r7, r2
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8003b84:	2609      	movs	r6, #9
 8003b86:	2800      	cmp	r0, #0
 8003b88:	d100      	bne.n	8003b8c <f_open+0x14>
 8003b8a:	e0cd      	b.n	8003d28 <f_open+0x1b0>
	fp->fs = 0;			/* Clear file object */
 8003b8c:	2380      	movs	r3, #128	; 0x80
 8003b8e:	2200      	movs	r2, #0
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	50c2      	str	r2, [r0, r3]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8003b94:	321e      	adds	r2, #30
 8003b96:	403a      	ands	r2, r7
 8003b98:	a903      	add	r1, sp, #12
 8003b9a:	a888      	add	r0, sp, #544	; 0x220
 8003b9c:	f7ff f868 	bl	8002c70 <find_volume>
 8003ba0:	1e06      	subs	r6, r0, #0
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8003ba2:	d000      	beq.n	8003ba6 <f_open+0x2e>
 8003ba4:	e0c0      	b.n	8003d28 <f_open+0x1b0>
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8003ba6:	231f      	movs	r3, #31
 8003ba8:	403b      	ands	r3, r7
		INIT_BUF(dj);
 8003baa:	2018      	movs	r0, #24
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8003bac:	9301      	str	r3, [sp, #4]
		INIT_BUF(dj);
 8003bae:	2386      	movs	r3, #134	; 0x86
 8003bb0:	a902      	add	r1, sp, #8
 8003bb2:	1809      	adds	r1, r1, r0
 8003bb4:	aa05      	add	r2, sp, #20
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	50ca      	str	r2, [r1, r3]
 8003bba:	4a79      	ldr	r2, [pc, #484]	; (8003da0 <f_open+0x228>)
 8003bbc:	a902      	add	r1, sp, #8
 8003bbe:	3308      	adds	r3, #8
 8003bc0:	1809      	adds	r1, r1, r0
 8003bc2:	50ca      	str	r2, [r1, r3]
		res = follow_path(&dj, path);	/* Follow the file path */
 8003bc4:	a808      	add	r0, sp, #32
 8003bc6:	9903      	ldr	r1, [sp, #12]
 8003bc8:	f7ff fcd2 	bl	8003570 <follow_path>
		dir = dj.dir;
 8003bcc:	2385      	movs	r3, #133	; 0x85
 8003bce:	2118      	movs	r1, #24
 8003bd0:	aa02      	add	r2, sp, #8
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	1852      	adds	r2, r2, r1
 8003bd6:	58d4      	ldr	r4, [r2, r3]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8003bd8:	2800      	cmp	r0, #0
 8003bda:	d10a      	bne.n	8003bf2 <f_open+0x7a>
			if (!dir)	/* Default directory itself */
				res = FR_INVALID_NAME;
 8003bdc:	3006      	adds	r0, #6
			if (!dir)	/* Default directory itself */
 8003bde:	2c00      	cmp	r4, #0
 8003be0:	d007      	beq.n	8003bf2 <f_open+0x7a>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003be2:	2301      	movs	r3, #1
 8003be4:	9901      	ldr	r1, [sp, #4]
 8003be6:	a808      	add	r0, sp, #32
 8003be8:	4399      	bics	r1, r3
 8003bea:	1e4b      	subs	r3, r1, #1
 8003bec:	4199      	sbcs	r1, r3
 8003bee:	f7fe fdb7 	bl	8002760 <chk_lock>
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8003bf2:	231c      	movs	r3, #28
 8003bf4:	421f      	tst	r7, r3
 8003bf6:	d06a      	beq.n	8003cce <f_open+0x156>
			if (res != FR_OK) {					/* No file, create new */
 8003bf8:	2800      	cmp	r0, #0
 8003bfa:	d060      	beq.n	8003cbe <f_open+0x146>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8003bfc:	2804      	cmp	r0, #4
 8003bfe:	d15c      	bne.n	8003cba <f_open+0x142>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8003c00:	4b68      	ldr	r3, [pc, #416]	; (8003da4 <f_open+0x22c>)
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	2a00      	cmp	r2, #0
 8003c06:	d003      	beq.n	8003c10 <f_open+0x98>
 8003c08:	68db      	ldr	r3, [r3, #12]
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003c0a:	300e      	adds	r0, #14
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d154      	bne.n	8003cba <f_open+0x142>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003c10:	a808      	add	r0, sp, #32
 8003c12:	f7ff fdff 	bl	8003814 <dir_register>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8003c16:	2800      	cmp	r0, #0
 8003c18:	d14f      	bne.n	8003cba <f_open+0x142>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8003c1a:	2308      	movs	r3, #8
 8003c1c:	9a01      	ldr	r2, [sp, #4]
				dir = dj.dir;					/* New entry */
 8003c1e:	2118      	movs	r1, #24
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8003c20:	431a      	orrs	r2, r3
				dir = dj.dir;					/* New entry */
 8003c22:	2385      	movs	r3, #133	; 0x85
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8003c24:	9201      	str	r2, [sp, #4]
				dir = dj.dir;					/* New entry */
 8003c26:	aa02      	add	r2, sp, #8
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	1852      	adds	r2, r2, r1
 8003c2c:	58d4      	ldr	r4, [r2, r3]
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8003c2e:	9b01      	ldr	r3, [sp, #4]
 8003c30:	071b      	lsls	r3, r3, #28
 8003c32:	d555      	bpl.n	8003ce0 <f_open+0x168>
				dw = GET_FATTIME();				/* Created time */
 8003c34:	f000 fc22 	bl	800447c <get_fattime>
				ST_DWORD(dir + DIR_CrtTime, dw);
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8003c38:	2700      	movs	r7, #0
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8003c3a:	2118      	movs	r1, #24
 8003c3c:	2280      	movs	r2, #128	; 0x80
				ST_DWORD(dir + DIR_CrtTime, dw);
 8003c3e:	0a03      	lsrs	r3, r0, #8
 8003c40:	73e3      	strb	r3, [r4, #15]
 8003c42:	0c03      	lsrs	r3, r0, #16
 8003c44:	73a0      	strb	r0, [r4, #14]
 8003c46:	7423      	strb	r3, [r4, #16]
 8003c48:	0e00      	lsrs	r0, r0, #24
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8003c4a:	ab02      	add	r3, sp, #8
 8003c4c:	0092      	lsls	r2, r2, #2
				ST_DWORD(dir + DIR_CrtTime, dw);
 8003c4e:	7460      	strb	r0, [r4, #17]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8003c50:	72e7      	strb	r7, [r4, #11]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8003c52:	7727      	strb	r7, [r4, #28]
 8003c54:	7767      	strb	r7, [r4, #29]
 8003c56:	77a7      	strb	r7, [r4, #30]
 8003c58:	77e7      	strb	r7, [r4, #31]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8003c5a:	185b      	adds	r3, r3, r1
 8003c5c:	589b      	ldr	r3, [r3, r2]
 8003c5e:	0021      	movs	r1, r4
 8003c60:	5c98      	ldrb	r0, [r3, r2]
 8003c62:	9302      	str	r3, [sp, #8]
 8003c64:	f7fe fef2 	bl	8002a4c <ld_clust.isra.0>
				st_clust(dir, 0);				/* cluster = 0 */
				dj.fs->wflag = 1;
 8003c68:	2280      	movs	r2, #128	; 0x80
 8003c6a:	2118      	movs	r1, #24
 8003c6c:	ab02      	add	r3, sp, #8
	ST_WORD(dir + DIR_FstClusLO, cl);
 8003c6e:	76a7      	strb	r7, [r4, #26]
 8003c70:	76e7      	strb	r7, [r4, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8003c72:	7527      	strb	r7, [r4, #20]
 8003c74:	7567      	strb	r7, [r4, #21]
				dj.fs->wflag = 1;
 8003c76:	0092      	lsls	r2, r2, #2
 8003c78:	185b      	adds	r3, r3, r1
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8003c7a:	9002      	str	r0, [sp, #8]
				dj.fs->wflag = 1;
 8003c7c:	5898      	ldr	r0, [r3, r2]
 8003c7e:	2381      	movs	r3, #129	; 0x81
 8003c80:	2201      	movs	r2, #1
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	54c2      	strb	r2, [r0, r3]
				if (cl) {						/* Remove the cluster chain if exist */
 8003c86:	9b02      	ldr	r3, [sp, #8]
 8003c88:	42bb      	cmp	r3, r7
 8003c8a:	d029      	beq.n	8003ce0 <f_open+0x168>
					dw = dj.fs->winsect;
 8003c8c:	238b      	movs	r3, #139	; 0x8b
					res = remove_chain(dj.fs, cl);
 8003c8e:	9902      	ldr	r1, [sp, #8]
					dw = dj.fs->winsect;
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	58c7      	ldr	r7, [r0, r3]
					res = remove_chain(dj.fs, cl);
 8003c94:	f7ff ff00 	bl	8003a98 <remove_chain>
					if (res == FR_OK) {
 8003c98:	2800      	cmp	r0, #0
 8003c9a:	d10e      	bne.n	8003cba <f_open+0x142>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8003c9c:	2118      	movs	r1, #24
 8003c9e:	2280      	movs	r2, #128	; 0x80
 8003ca0:	ab02      	add	r3, sp, #8
 8003ca2:	185b      	adds	r3, r3, r1
 8003ca4:	0092      	lsls	r2, r2, #2
 8003ca6:	5898      	ldr	r0, [r3, r2]
 8003ca8:	9b02      	ldr	r3, [sp, #8]
 8003caa:	320c      	adds	r2, #12
 8003cac:	3b01      	subs	r3, #1
 8003cae:	5083      	str	r3, [r0, r2]
						res = move_window(dj.fs, dw);
 8003cb0:	0039      	movs	r1, r7
 8003cb2:	f7fe ff83 	bl	8002bbc <move_window>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
						res = FR_DENIED;
				}
			}
		}
		if (res == FR_OK) {
 8003cb6:	2800      	cmp	r0, #0
 8003cb8:	d012      	beq.n	8003ce0 <f_open+0x168>
					res = FR_DENIED;
 8003cba:	0006      	movs	r6, r0
 8003cbc:	e034      	b.n	8003d28 <f_open+0x1b0>
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8003cbe:	2311      	movs	r3, #17
 8003cc0:	7ae2      	ldrb	r2, [r4, #11]
 8003cc2:	421a      	tst	r2, r3
 8003cc4:	d137      	bne.n	8003d36 <f_open+0x1be>
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8003cc6:	077b      	lsls	r3, r7, #29
 8003cc8:	d5b1      	bpl.n	8003c2e <f_open+0xb6>
						res = FR_EXIST;
 8003cca:	2608      	movs	r6, #8
 8003ccc:	e02c      	b.n	8003d28 <f_open+0x1b0>
			if (res == FR_OK) {					/* Follow succeeded */
 8003cce:	2800      	cmp	r0, #0
 8003cd0:	d1f3      	bne.n	8003cba <f_open+0x142>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8003cd2:	7ae3      	ldrb	r3, [r4, #11]
 8003cd4:	06da      	lsls	r2, r3, #27
 8003cd6:	d42c      	bmi.n	8003d32 <f_open+0x1ba>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8003cd8:	07ba      	lsls	r2, r7, #30
 8003cda:	d501      	bpl.n	8003ce0 <f_open+0x168>
 8003cdc:	07db      	lsls	r3, r3, #31
 8003cde:	d42a      	bmi.n	8003d36 <f_open+0x1be>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8003ce0:	9b01      	ldr	r3, [sp, #4]
 8003ce2:	071b      	lsls	r3, r3, #28
 8003ce4:	d503      	bpl.n	8003cee <f_open+0x176>
				mode |= FA__WRITTEN;
 8003ce6:	2320      	movs	r3, #32
 8003ce8:	9a01      	ldr	r2, [sp, #4]
 8003cea:	431a      	orrs	r2, r3
 8003cec:	9201      	str	r2, [sp, #4]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8003cee:	2218      	movs	r2, #24
 8003cf0:	2780      	movs	r7, #128	; 0x80
 8003cf2:	ab02      	add	r3, sp, #8
 8003cf4:	189b      	adds	r3, r3, r2
 8003cf6:	00bf      	lsls	r7, r7, #2
 8003cf8:	59db      	ldr	r3, [r3, r7]
			fp->dir_ptr = dir;
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003cfa:	9901      	ldr	r1, [sp, #4]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8003cfc:	9302      	str	r3, [sp, #8]
 8003cfe:	238b      	movs	r3, #139	; 0x8b
 8003d00:	9a02      	ldr	r2, [sp, #8]
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	58d2      	ldr	r2, [r2, r3]
 8003d06:	3b10      	subs	r3, #16
 8003d08:	50ea      	str	r2, [r5, r3]
			fp->dir_ptr = dir;
 8003d0a:	3304      	adds	r3, #4
 8003d0c:	50ec      	str	r4, [r5, r3]
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003d0e:	2301      	movs	r3, #1
 8003d10:	4399      	bics	r1, r3
 8003d12:	1e4b      	subs	r3, r1, #1
 8003d14:	4199      	sbcs	r1, r3
 8003d16:	a808      	add	r0, sp, #32
 8003d18:	f7fe fd58 	bl	80027cc <inc_lock>
 8003d1c:	238a      	movs	r3, #138	; 0x8a
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	50e8      	str	r0, [r5, r3]
			if (!fp->lockid) res = FR_INT_ERR;
 8003d22:	2800      	cmp	r0, #0
 8003d24:	d109      	bne.n	8003d3a <f_open+0x1c2>
 8003d26:	2602      	movs	r6, #2
			fp->id = fp->fs->id;
		}
	}

	LEAVE_FF(dj.fs, res);
}
 8003d28:	0030      	movs	r0, r6
 8003d2a:	2393      	movs	r3, #147	; 0x93
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	449d      	add	sp, r3
 8003d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
					res = FR_NO_FILE;
 8003d32:	2604      	movs	r6, #4
 8003d34:	e7f8      	b.n	8003d28 <f_open+0x1b0>
					res = FR_DENIED;
 8003d36:	2607      	movs	r6, #7
 8003d38:	e7f6      	b.n	8003d28 <f_open+0x1b0>
			fp->flag = mode;					/* File access mode */
 8003d3a:	466a      	mov	r2, sp
 8003d3c:	4b1a      	ldr	r3, [pc, #104]	; (8003da8 <f_open+0x230>)
 8003d3e:	7912      	ldrb	r2, [r2, #4]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8003d40:	0021      	movs	r1, r4
			fp->flag = mode;					/* File access mode */
 8003d42:	54ea      	strb	r2, [r5, r3]
			fp->err = 0;						/* Clear error flag */
 8003d44:	2200      	movs	r2, #0
 8003d46:	4b19      	ldr	r3, [pc, #100]	; (8003dac <f_open+0x234>)
 8003d48:	54ea      	strb	r2, [r5, r3]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8003d4a:	2218      	movs	r2, #24
 8003d4c:	ab02      	add	r3, sp, #8
 8003d4e:	189b      	adds	r3, r3, r2
 8003d50:	59db      	ldr	r3, [r3, r7]
 8003d52:	5dd8      	ldrb	r0, [r3, r7]
 8003d54:	9301      	str	r3, [sp, #4]
 8003d56:	f7fe fe79 	bl	8002a4c <ld_clust.isra.0>
 8003d5a:	2384      	movs	r3, #132	; 0x84
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	50e8      	str	r0, [r5, r3]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8003d60:	7f62      	ldrb	r2, [r4, #29]
 8003d62:	7f23      	ldrb	r3, [r4, #28]
 8003d64:	0212      	lsls	r2, r2, #8
 8003d66:	431a      	orrs	r2, r3
 8003d68:	7fa3      	ldrb	r3, [r4, #30]
 8003d6a:	041b      	lsls	r3, r3, #16
 8003d6c:	431a      	orrs	r2, r3
 8003d6e:	7fe3      	ldrb	r3, [r4, #31]
 8003d70:	061b      	lsls	r3, r3, #24
 8003d72:	4313      	orrs	r3, r2
 8003d74:	2283      	movs	r2, #131	; 0x83
 8003d76:	0092      	lsls	r2, r2, #2
 8003d78:	50ab      	str	r3, [r5, r2]
			fp->fptr = 0;						/* File pointer */
 8003d7a:	2382      	movs	r3, #130	; 0x82
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	50ea      	str	r2, [r5, r3]
			fp->dsect = 0;
 8003d82:	3310      	adds	r3, #16
 8003d84:	50ea      	str	r2, [r5, r3]
			fp->cltbl = 0;						/* Normal seek mode */
 8003d86:	330c      	adds	r3, #12
 8003d88:	50ea      	str	r2, [r5, r3]
			fp->fs = dj.fs;	 					/* Validate file object */
 8003d8a:	9b01      	ldr	r3, [sp, #4]
			fp->id = fp->fs->id;
 8003d8c:	4a06      	ldr	r2, [pc, #24]	; (8003da8 <f_open+0x230>)
			fp->fs = dj.fs;	 					/* Validate file object */
 8003d8e:	51eb      	str	r3, [r5, r7]
			fp->id = fp->fs->id;
 8003d90:	5a9a      	ldrh	r2, [r3, r2]
 8003d92:	2381      	movs	r3, #129	; 0x81
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	52ea      	strh	r2, [r5, r3]
 8003d98:	e7c6      	b.n	8003d28 <f_open+0x1b0>
 8003d9a:	46c0      	nop			; (mov r8, r8)
 8003d9c:	fffffdb4 	.word	0xfffffdb4
 8003da0:	200000c2 	.word	0x200000c2
 8003da4:	200000a8 	.word	0x200000a8
 8003da8:	00000206 	.word	0x00000206
 8003dac:	00000207 	.word	0x00000207

08003db0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8003db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003db2:	b089      	sub	sp, #36	; 0x24
 8003db4:	9306      	str	r3, [sp, #24]
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8003db6:	2300      	movs	r3, #0
{
 8003db8:	9200      	str	r2, [sp, #0]
	*bw = 0;	/* Clear write byte counter */
 8003dba:	9a06      	ldr	r2, [sp, #24]
{
 8003dbc:	0004      	movs	r4, r0
	*bw = 0;	/* Clear write byte counter */
 8003dbe:	6013      	str	r3, [r2, #0]
{
 8003dc0:	000d      	movs	r5, r1

	res = validate(fp);						/* Check validity */
 8003dc2:	f7fe fdaf 	bl	8002924 <validate>
 8003dc6:	9001      	str	r0, [sp, #4]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8003dc8:	2800      	cmp	r0, #0
 8003dca:	d121      	bne.n	8003e10 <f_write+0x60>
	if (fp->err)							/* Check error */
 8003dcc:	4a7b      	ldr	r2, [pc, #492]	; (8003fbc <f_write+0x20c>)
 8003dce:	5ca3      	ldrb	r3, [r4, r2]
 8003dd0:	9207      	str	r2, [sp, #28]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d149      	bne.n	8003e6a <f_write+0xba>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8003dd6:	4f7a      	ldr	r7, [pc, #488]	; (8003fc0 <f_write+0x210>)
 8003dd8:	5de2      	ldrb	r2, [r4, r7]
 8003dda:	0793      	lsls	r3, r2, #30
 8003ddc:	d400      	bmi.n	8003de0 <f_write+0x30>
 8003dde:	e0ea      	b.n	8003fb6 <f_write+0x206>
		LEAVE_FF(fp->fs, FR_DENIED);
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8003de0:	2382      	movs	r3, #130	; 0x82
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	58e2      	ldr	r2, [r4, r3]
 8003de6:	9900      	ldr	r1, [sp, #0]
 8003de8:	1889      	adds	r1, r1, r2
 8003dea:	428a      	cmp	r2, r1
 8003dec:	d804      	bhi.n	8003df8 <f_write+0x48>
 8003dee:	9502      	str	r5, [sp, #8]

	for ( ;  btw;							/* Repeat until all data written */
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8003df0:	9303      	str	r3, [sp, #12]
	for ( ;  btw;							/* Repeat until all data written */
 8003df2:	9b00      	ldr	r3, [sp, #0]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10e      	bne.n	8003e16 <f_write+0x66>
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8003df8:	2382      	movs	r3, #130	; 0x82
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	58e2      	ldr	r2, [r4, r3]
 8003dfe:	3304      	adds	r3, #4
 8003e00:	58e1      	ldr	r1, [r4, r3]
 8003e02:	428a      	cmp	r2, r1
 8003e04:	d900      	bls.n	8003e08 <f_write+0x58>
 8003e06:	e0d4      	b.n	8003fb2 <f_write+0x202>
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8003e08:	2320      	movs	r3, #32
 8003e0a:	5de2      	ldrb	r2, [r4, r7]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	55e3      	strb	r3, [r4, r7]

	LEAVE_FF(fp->fs, FR_OK);
}
 8003e10:	9801      	ldr	r0, [sp, #4]
 8003e12:	b009      	add	sp, #36	; 0x24
 8003e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8003e16:	9b03      	ldr	r3, [sp, #12]
 8003e18:	58e1      	ldr	r1, [r4, r3]
 8003e1a:	05cb      	lsls	r3, r1, #23
 8003e1c:	d000      	beq.n	8003e20 <f_write+0x70>
 8003e1e:	e0b2      	b.n	8003f86 <f_write+0x1d6>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8003e20:	2380      	movs	r3, #128	; 0x80
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	58e0      	ldr	r0, [r4, r3]
 8003e26:	4b67      	ldr	r3, [pc, #412]	; (8003fc4 <f_write+0x214>)
 8003e28:	5cc2      	ldrb	r2, [r0, r3]
 8003e2a:	0a4b      	lsrs	r3, r1, #9
 8003e2c:	3a01      	subs	r2, #1
 8003e2e:	4013      	ands	r3, r2
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	9304      	str	r3, [sp, #16]
			if (!csect) {					/* On the cluster boundary? */
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d12a      	bne.n	8003e8e <f_write+0xde>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8003e38:	2900      	cmp	r1, #0
 8003e3a:	d107      	bne.n	8003e4c <f_write+0x9c>
					clst = fp->sclust;		/* Follow from the origin */
 8003e3c:	2384      	movs	r3, #132	; 0x84
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	58e1      	ldr	r1, [r4, r3]
					if (clst == 0)			/* When no cluster is allocated, */
 8003e42:	2900      	cmp	r1, #0
 8003e44:	d10c      	bne.n	8003e60 <f_write+0xb0>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003e46:	f7ff f9e3 	bl	8003210 <create_chain>
 8003e4a:	e007      	b.n	8003e5c <f_write+0xac>
					if (fp->cltbl)
 8003e4c:	2389      	movs	r3, #137	; 0x89
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	58e3      	ldr	r3, [r4, r3]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00b      	beq.n	8003e6e <f_write+0xbe>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003e56:	0020      	movs	r0, r4
 8003e58:	f7fe fd24 	bl	80028a4 <clmt_clust>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003e5c:	1e01      	subs	r1, r0, #0
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8003e5e:	d0cb      	beq.n	8003df8 <f_write+0x48>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8003e60:	2901      	cmp	r1, #1
 8003e62:	d108      	bne.n	8003e76 <f_write+0xc6>
 8003e64:	2302      	movs	r3, #2
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003e66:	9a07      	ldr	r2, [sp, #28]
 8003e68:	54a3      	strb	r3, [r4, r2]
		LEAVE_FF(fp->fs, FR_DENIED);
 8003e6a:	9301      	str	r3, [sp, #4]
 8003e6c:	e7d0      	b.n	8003e10 <f_write+0x60>
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003e6e:	2385      	movs	r3, #133	; 0x85
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	58e1      	ldr	r1, [r4, r3]
 8003e74:	e7e7      	b.n	8003e46 <f_write+0x96>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003e76:	1c4b      	adds	r3, r1, #1
 8003e78:	d101      	bne.n	8003e7e <f_write+0xce>
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e7f3      	b.n	8003e66 <f_write+0xb6>
				fp->clust = clst;			/* Update current cluster */
 8003e7e:	2385      	movs	r3, #133	; 0x85
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	50e1      	str	r1, [r4, r3]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8003e84:	3b04      	subs	r3, #4
 8003e86:	58e2      	ldr	r2, [r4, r3]
 8003e88:	2a00      	cmp	r2, #0
 8003e8a:	d100      	bne.n	8003e8e <f_write+0xde>
 8003e8c:	50e1      	str	r1, [r4, r3]
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8003e8e:	2540      	movs	r5, #64	; 0x40
 8003e90:	5de3      	ldrb	r3, [r4, r7]
 8003e92:	422b      	tst	r3, r5
 8003e94:	d012      	beq.n	8003ebc <f_write+0x10c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003e96:	2380      	movs	r3, #128	; 0x80
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	58e3      	ldr	r3, [r4, r3]
 8003e9c:	0021      	movs	r1, r4
 8003e9e:	9305      	str	r3, [sp, #20]
 8003ea0:	9a05      	ldr	r2, [sp, #20]
 8003ea2:	4b49      	ldr	r3, [pc, #292]	; (8003fc8 <f_write+0x218>)
 8003ea4:	5cd0      	ldrb	r0, [r2, r3]
 8003ea6:	2286      	movs	r2, #134	; 0x86
 8003ea8:	0092      	lsls	r2, r2, #2
 8003eaa:	2301      	movs	r3, #1
 8003eac:	58a2      	ldr	r2, [r4, r2]
 8003eae:	f7fe fc2b 	bl	8002708 <disk_write>
 8003eb2:	2800      	cmp	r0, #0
 8003eb4:	d1e1      	bne.n	8003e7a <f_write+0xca>
				fp->flag &= ~FA__DIRTY;
 8003eb6:	5de3      	ldrb	r3, [r4, r7]
 8003eb8:	43ab      	bics	r3, r5
 8003eba:	55e3      	strb	r3, [r4, r7]
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8003ebc:	2380      	movs	r3, #128	; 0x80
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	58e3      	ldr	r3, [r4, r3]
 8003ec2:	9305      	str	r3, [sp, #20]
 8003ec4:	2385      	movs	r3, #133	; 0x85
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	58e1      	ldr	r1, [r4, r3]
 8003eca:	9805      	ldr	r0, [sp, #20]
 8003ecc:	f7ff f834 	bl	8002f38 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8003ed0:	2800      	cmp	r0, #0
 8003ed2:	d0c7      	beq.n	8003e64 <f_write+0xb4>
			sect += csect;
 8003ed4:	9b04      	ldr	r3, [sp, #16]
 8003ed6:	18c6      	adds	r6, r0, r3
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8003ed8:	9b00      	ldr	r3, [sp, #0]
 8003eda:	0a5d      	lsrs	r5, r3, #9
			if (cc) {						/* Write maximum contiguous sectors directly */
 8003edc:	d037      	beq.n	8003f4e <f_write+0x19e>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8003ede:	4a39      	ldr	r2, [pc, #228]	; (8003fc4 <f_write+0x214>)
 8003ee0:	9b05      	ldr	r3, [sp, #20]
 8003ee2:	5c9b      	ldrb	r3, [r3, r2]
 8003ee4:	9a04      	ldr	r2, [sp, #16]
 8003ee6:	1952      	adds	r2, r2, r5
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d901      	bls.n	8003ef0 <f_write+0x140>
					cc = fp->fs->csize - csect;
 8003eec:	9a04      	ldr	r2, [sp, #16]
 8003eee:	1a9d      	subs	r5, r3, r2
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8003ef0:	4b35      	ldr	r3, [pc, #212]	; (8003fc8 <f_write+0x218>)
 8003ef2:	9a05      	ldr	r2, [sp, #20]
 8003ef4:	9902      	ldr	r1, [sp, #8]
 8003ef6:	5cd0      	ldrb	r0, [r2, r3]
 8003ef8:	002b      	movs	r3, r5
 8003efa:	0032      	movs	r2, r6
 8003efc:	f7fe fc04 	bl	8002708 <disk_write>
 8003f00:	2800      	cmp	r0, #0
 8003f02:	d1ba      	bne.n	8003e7a <f_write+0xca>
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8003f04:	2386      	movs	r3, #134	; 0x86
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	58e0      	ldr	r0, [r4, r3]
 8003f0a:	1b86      	subs	r6, r0, r6
 8003f0c:	42b5      	cmp	r5, r6
 8003f0e:	d90b      	bls.n	8003f28 <f_write+0x178>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8003f10:	2280      	movs	r2, #128	; 0x80
 8003f12:	9b02      	ldr	r3, [sp, #8]
 8003f14:	0276      	lsls	r6, r6, #9
 8003f16:	1999      	adds	r1, r3, r6
 8003f18:	0092      	lsls	r2, r2, #2
 8003f1a:	0020      	movs	r0, r4
 8003f1c:	f7fe fc10 	bl	8002740 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8003f20:	2240      	movs	r2, #64	; 0x40
 8003f22:	5de3      	ldrb	r3, [r4, r7]
 8003f24:	4393      	bics	r3, r2
 8003f26:	55e3      	strb	r3, [r4, r7]
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8003f28:	026d      	lsls	r5, r5, #9
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8003f2a:	9b02      	ldr	r3, [sp, #8]
 8003f2c:	9a03      	ldr	r2, [sp, #12]
 8003f2e:	195b      	adds	r3, r3, r5
 8003f30:	9302      	str	r3, [sp, #8]
 8003f32:	9b03      	ldr	r3, [sp, #12]
 8003f34:	58e3      	ldr	r3, [r4, r3]
 8003f36:	195b      	adds	r3, r3, r5
 8003f38:	50a3      	str	r3, [r4, r2]
 8003f3a:	9b06      	ldr	r3, [sp, #24]
 8003f3c:	9a06      	ldr	r2, [sp, #24]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	9304      	str	r3, [sp, #16]
 8003f42:	195b      	adds	r3, r3, r5
 8003f44:	6013      	str	r3, [r2, #0]
 8003f46:	9b00      	ldr	r3, [sp, #0]
 8003f48:	1b5b      	subs	r3, r3, r5
 8003f4a:	9300      	str	r3, [sp, #0]
 8003f4c:	e751      	b.n	8003df2 <f_write+0x42>
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8003f4e:	2386      	movs	r3, #134	; 0x86
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	58e3      	ldr	r3, [r4, r3]
 8003f54:	429e      	cmp	r6, r3
 8003f56:	d013      	beq.n	8003f80 <f_write+0x1d0>
				if (fp->fptr < fp->fsize &&
 8003f58:	9b03      	ldr	r3, [sp, #12]
 8003f5a:	58e3      	ldr	r3, [r4, r3]
 8003f5c:	9304      	str	r3, [sp, #16]
 8003f5e:	2383      	movs	r3, #131	; 0x83
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	58e3      	ldr	r3, [r4, r3]
 8003f64:	9a04      	ldr	r2, [sp, #16]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d20a      	bcs.n	8003f80 <f_write+0x1d0>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8003f6a:	4b17      	ldr	r3, [pc, #92]	; (8003fc8 <f_write+0x218>)
 8003f6c:	9a05      	ldr	r2, [sp, #20]
 8003f6e:	0021      	movs	r1, r4
 8003f70:	5cd0      	ldrb	r0, [r2, r3]
 8003f72:	2301      	movs	r3, #1
 8003f74:	0032      	movs	r2, r6
 8003f76:	f7fe fbb9 	bl	80026ec <disk_read>
				if (fp->fptr < fp->fsize &&
 8003f7a:	2800      	cmp	r0, #0
 8003f7c:	d000      	beq.n	8003f80 <f_write+0x1d0>
 8003f7e:	e77c      	b.n	8003e7a <f_write+0xca>
			fp->dsect = sect;
 8003f80:	2386      	movs	r3, #134	; 0x86
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	50e6      	str	r6, [r4, r3]
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8003f86:	9b03      	ldr	r3, [sp, #12]
 8003f88:	9d00      	ldr	r5, [sp, #0]
 8003f8a:	58e3      	ldr	r3, [r4, r3]
 8003f8c:	05d8      	lsls	r0, r3, #23
 8003f8e:	9304      	str	r3, [sp, #16]
 8003f90:	2380      	movs	r3, #128	; 0x80
 8003f92:	0dc0      	lsrs	r0, r0, #23
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	1a1b      	subs	r3, r3, r0
 8003f98:	429d      	cmp	r5, r3
 8003f9a:	d900      	bls.n	8003f9e <f_write+0x1ee>
 8003f9c:	001d      	movs	r5, r3
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8003f9e:	002a      	movs	r2, r5
 8003fa0:	1820      	adds	r0, r4, r0
 8003fa2:	9902      	ldr	r1, [sp, #8]
 8003fa4:	f7fe fbcc 	bl	8002740 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8003fa8:	2340      	movs	r3, #64	; 0x40
 8003faa:	5de2      	ldrb	r2, [r4, r7]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	55e3      	strb	r3, [r4, r7]
 8003fb0:	e7bb      	b.n	8003f2a <f_write+0x17a>
	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8003fb2:	50e2      	str	r2, [r4, r3]
 8003fb4:	e728      	b.n	8003e08 <f_write+0x58>
		LEAVE_FF(fp->fs, FR_DENIED);
 8003fb6:	2307      	movs	r3, #7
 8003fb8:	e757      	b.n	8003e6a <f_write+0xba>
 8003fba:	46c0      	nop			; (mov r8, r8)
 8003fbc:	00000207 	.word	0x00000207
 8003fc0:	00000206 	.word	0x00000206
 8003fc4:	00000202 	.word	0x00000202
 8003fc8:	00000201 	.word	0x00000201

08003fcc <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 8003fcc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003fce:	0004      	movs	r4, r0
 8003fd0:	000e      	movs	r6, r1
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 8003fd2:	290a      	cmp	r1, #10
 8003fd4:	d102      	bne.n	8003fdc <putc_bfd+0x10>
		putc_bfd(pb, '\r');
 8003fd6:	210d      	movs	r1, #13
 8003fd8:	f7ff fff8 	bl	8003fcc <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 8003fdc:	6863      	ldr	r3, [r4, #4]
	if (i < 0) return;
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	db14      	blt.n	800400c <putc_bfd+0x40>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8003fe2:	1c5d      	adds	r5, r3, #1
 8003fe4:	18e3      	adds	r3, r4, r3
 8003fe6:	731e      	strb	r6, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8003fe8:	2d3c      	cmp	r5, #60	; 0x3c
 8003fea:	dd0b      	ble.n	8004004 <putc_bfd+0x38>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8003fec:	0021      	movs	r1, r4
 8003fee:	ab01      	add	r3, sp, #4
 8003ff0:	002a      	movs	r2, r5
 8003ff2:	310c      	adds	r1, #12
 8003ff4:	6820      	ldr	r0, [r4, #0]
 8003ff6:	f7ff fedb 	bl	8003db0 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8003ffa:	9b01      	ldr	r3, [sp, #4]
 8003ffc:	1b5d      	subs	r5, r3, r5
 8003ffe:	1e6b      	subs	r3, r5, #1
 8004000:	419d      	sbcs	r5, r3
 8004002:	426d      	negs	r5, r5
	}
	pb->idx = i;
	pb->nchr++;
 8004004:	68a3      	ldr	r3, [r4, #8]
	pb->idx = i;
 8004006:	6065      	str	r5, [r4, #4]
	pb->nchr++;
 8004008:	3301      	adds	r3, #1
 800400a:	60a3      	str	r3, [r4, #8]
}
 800400c:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
	...

08004010 <f_sync>:
{
 8004010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004012:	0004      	movs	r4, r0
	res = validate(fp);					/* Check validity of the object */
 8004014:	f7fe fc86 	bl	8002924 <validate>
 8004018:	1e06      	subs	r6, r0, #0
	if (res == FR_OK) {
 800401a:	d157      	bne.n	80040cc <f_sync+0xbc>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800401c:	4f2c      	ldr	r7, [pc, #176]	; (80040d0 <f_sync+0xc0>)
 800401e:	5de3      	ldrb	r3, [r4, r7]
 8004020:	069a      	lsls	r2, r3, #26
 8004022:	d553      	bpl.n	80040cc <f_sync+0xbc>
			if (fp->flag & FA__DIRTY) {
 8004024:	2540      	movs	r5, #64	; 0x40
 8004026:	422b      	tst	r3, r5
 8004028:	d011      	beq.n	800404e <f_sync+0x3e>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800402a:	2380      	movs	r3, #128	; 0x80
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	58e2      	ldr	r2, [r4, r3]
 8004030:	4b28      	ldr	r3, [pc, #160]	; (80040d4 <f_sync+0xc4>)
 8004032:	0021      	movs	r1, r4
 8004034:	5cd0      	ldrb	r0, [r2, r3]
 8004036:	2286      	movs	r2, #134	; 0x86
 8004038:	0092      	lsls	r2, r2, #2
 800403a:	2301      	movs	r3, #1
 800403c:	58a2      	ldr	r2, [r4, r2]
 800403e:	f7fe fb63 	bl	8002708 <disk_write>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8004042:	3601      	adds	r6, #1
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8004044:	2800      	cmp	r0, #0
 8004046:	d141      	bne.n	80040cc <f_sync+0xbc>
				fp->flag &= ~FA__DIRTY;
 8004048:	5de3      	ldrb	r3, [r4, r7]
 800404a:	43ab      	bics	r3, r5
 800404c:	55e3      	strb	r3, [r4, r7]
			res = move_window(fp->fs, fp->dir_sect);
 800404e:	2387      	movs	r3, #135	; 0x87
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	58e1      	ldr	r1, [r4, r3]
 8004054:	3b1c      	subs	r3, #28
 8004056:	58e0      	ldr	r0, [r4, r3]
 8004058:	f7fe fdb0 	bl	8002bbc <move_window>
 800405c:	1e06      	subs	r6, r0, #0
			if (res == FR_OK) {
 800405e:	d135      	bne.n	80040cc <f_sync+0xbc>
				dir = fp->dir_ptr;
 8004060:	2388      	movs	r3, #136	; 0x88
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8004062:	2220      	movs	r2, #32
				dir = fp->dir_ptr;
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	58e5      	ldr	r5, [r4, r3]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8004068:	7aeb      	ldrb	r3, [r5, #11]
 800406a:	4313      	orrs	r3, r2
 800406c:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800406e:	2383      	movs	r3, #131	; 0x83
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	5ce2      	ldrb	r2, [r4, r3]
 8004074:	772a      	strb	r2, [r5, #28]
 8004076:	58e2      	ldr	r2, [r4, r3]
 8004078:	0a12      	lsrs	r2, r2, #8
 800407a:	776a      	strb	r2, [r5, #29]
 800407c:	58e2      	ldr	r2, [r4, r3]
 800407e:	0c12      	lsrs	r2, r2, #16
 8004080:	77aa      	strb	r2, [r5, #30]
 8004082:	58e3      	ldr	r3, [r4, r3]
 8004084:	0e1b      	lsrs	r3, r3, #24
 8004086:	77eb      	strb	r3, [r5, #31]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8004088:	2384      	movs	r3, #132	; 0x84
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	58e3      	ldr	r3, [r4, r3]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800408e:	0a1a      	lsrs	r2, r3, #8
 8004090:	76ab      	strb	r3, [r5, #26]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8004092:	0c1b      	lsrs	r3, r3, #16
 8004094:	752b      	strb	r3, [r5, #20]
 8004096:	0a1b      	lsrs	r3, r3, #8
	ST_WORD(dir + DIR_FstClusLO, cl);
 8004098:	76ea      	strb	r2, [r5, #27]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800409a:	756b      	strb	r3, [r5, #21]
				tm = GET_FATTIME();							/* Update updated time */
 800409c:	f000 f9ee 	bl	800447c <get_fattime>
				fp->flag &= ~FA__WRITTEN;
 80040a0:	2220      	movs	r2, #32
				ST_DWORD(dir + DIR_WrtTime, tm);
 80040a2:	0a03      	lsrs	r3, r0, #8
 80040a4:	75a8      	strb	r0, [r5, #22]
 80040a6:	75eb      	strb	r3, [r5, #23]
 80040a8:	0c03      	lsrs	r3, r0, #16
 80040aa:	0e00      	lsrs	r0, r0, #24
				ST_WORD(dir + DIR_LstAccDate, 0);
 80040ac:	74ae      	strb	r6, [r5, #18]
 80040ae:	74ee      	strb	r6, [r5, #19]
				ST_DWORD(dir + DIR_WrtTime, tm);
 80040b0:	762b      	strb	r3, [r5, #24]
 80040b2:	7668      	strb	r0, [r5, #25]
				fp->flag &= ~FA__WRITTEN;
 80040b4:	5de3      	ldrb	r3, [r4, r7]
 80040b6:	4393      	bics	r3, r2
 80040b8:	55e3      	strb	r3, [r4, r7]
				fp->fs->wflag = 1;
 80040ba:	2380      	movs	r3, #128	; 0x80
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	58e0      	ldr	r0, [r4, r3]
 80040c0:	3a1f      	subs	r2, #31
 80040c2:	3304      	adds	r3, #4
 80040c4:	54c2      	strb	r2, [r0, r3]
				res = sync_fs(fp->fs);
 80040c6:	f7fe fd0d 	bl	8002ae4 <sync_fs>
 80040ca:	0006      	movs	r6, r0
}
 80040cc:	0030      	movs	r0, r6
 80040ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040d0:	00000206 	.word	0x00000206
 80040d4:	00000201 	.word	0x00000201

080040d8 <f_close>:
{
 80040d8:	b510      	push	{r4, lr}
 80040da:	0004      	movs	r4, r0
	res = f_sync(fp);					/* Flush cached data */
 80040dc:	f7ff ff98 	bl	8004010 <f_sync>
	if (res == FR_OK)
 80040e0:	2800      	cmp	r0, #0
 80040e2:	d10e      	bne.n	8004102 <f_close+0x2a>
		res = validate(fp);				/* Lock volume */
 80040e4:	0020      	movs	r0, r4
 80040e6:	f7fe fc1d 	bl	8002924 <validate>
		if (res == FR_OK) {
 80040ea:	2800      	cmp	r0, #0
 80040ec:	d109      	bne.n	8004102 <f_close+0x2a>
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 80040ee:	238a      	movs	r3, #138	; 0x8a
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	58e0      	ldr	r0, [r4, r3]
 80040f4:	f7fe fbba 	bl	800286c <dec_lock>
			if (res == FR_OK)
 80040f8:	2800      	cmp	r0, #0
 80040fa:	d102      	bne.n	8004102 <f_close+0x2a>
				fp->fs = 0;				/* Invalidate file object */
 80040fc:	2380      	movs	r3, #128	; 0x80
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	50e0      	str	r0, [r4, r3]
}
 8004102:	bd10      	pop	{r4, pc}

08004104 <f_stat>:
{
 8004104:	b530      	push	{r4, r5, lr}
 8004106:	4c19      	ldr	r4, [pc, #100]	; (800416c <f_stat+0x68>)
 8004108:	000d      	movs	r5, r1
 800410a:	44a5      	add	sp, r4
 800410c:	9001      	str	r0, [sp, #4]
	res = find_volume(&dj.fs, &path, 0);
 800410e:	2200      	movs	r2, #0
 8004110:	a901      	add	r1, sp, #4
 8004112:	a886      	add	r0, sp, #536	; 0x218
 8004114:	f7fe fdac 	bl	8002c70 <find_volume>
 8004118:	1e04      	subs	r4, r0, #0
	if (res == FR_OK) {
 800411a:	d11f      	bne.n	800415c <f_stat+0x58>
		INIT_BUF(dj);
 800411c:	2018      	movs	r0, #24
 800411e:	2386      	movs	r3, #134	; 0x86
 8004120:	4669      	mov	r1, sp
 8004122:	aa03      	add	r2, sp, #12
 8004124:	1809      	adds	r1, r1, r0
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	50ca      	str	r2, [r1, r3]
 800412a:	4669      	mov	r1, sp
 800412c:	4a10      	ldr	r2, [pc, #64]	; (8004170 <f_stat+0x6c>)
 800412e:	1809      	adds	r1, r1, r0
 8004130:	3308      	adds	r3, #8
 8004132:	50ca      	str	r2, [r1, r3]
		res = follow_path(&dj, path);	/* Follow the file path */
 8004134:	a806      	add	r0, sp, #24
 8004136:	9901      	ldr	r1, [sp, #4]
 8004138:	f7ff fa1a 	bl	8003570 <follow_path>
 800413c:	1e04      	subs	r4, r0, #0
		if (res == FR_OK) {				/* Follow completed */
 800413e:	d10d      	bne.n	800415c <f_stat+0x58>
			if (dj.dir) {		/* Found an object */
 8004140:	2385      	movs	r3, #133	; 0x85
 8004142:	466a      	mov	r2, sp
 8004144:	2118      	movs	r1, #24
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	1852      	adds	r2, r2, r1
 800414a:	58d3      	ldr	r3, [r2, r3]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00a      	beq.n	8004166 <f_stat+0x62>
				if (fno) get_fileinfo(&dj, fno);
 8004150:	2d00      	cmp	r5, #0
 8004152:	d003      	beq.n	800415c <f_stat+0x58>
 8004154:	0029      	movs	r1, r5
 8004156:	0010      	movs	r0, r2
 8004158:	f7fe fc04 	bl	8002964 <get_fileinfo>
}
 800415c:	0020      	movs	r0, r4
 800415e:	2391      	movs	r3, #145	; 0x91
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	449d      	add	sp, r3
 8004164:	bd30      	pop	{r4, r5, pc}
				res = FR_INVALID_NAME;
 8004166:	2406      	movs	r4, #6
 8004168:	e7f8      	b.n	800415c <f_stat+0x58>
 800416a:	46c0      	nop			; (mov r8, r8)
 800416c:	fffffdbc 	.word	0xfffffdbc
 8004170:	200000c2 	.word	0x200000c2

08004174 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 8004174:	b40e      	push	{r1, r2, r3}
	TCHAR c, d, s[16], *p;
	putbuff pb;


	pb.fp = fp;				/* Initialize output buffer */
	pb.nchr = pb.idx = 0;
 8004176:	2200      	movs	r2, #0
{
 8004178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800417a:	b0a0      	sub	sp, #128	; 0x80
 800417c:	ab25      	add	r3, sp, #148	; 0x94
 800417e:	cb80      	ldmia	r3!, {r7}
	pb.fp = fp;				/* Initialize output buffer */
 8004180:	900d      	str	r0, [sp, #52]	; 0x34
	pb.nchr = pb.idx = 0;
 8004182:	920e      	str	r2, [sp, #56]	; 0x38
 8004184:	920f      	str	r2, [sp, #60]	; 0x3c

	va_start(arp, fmt);
 8004186:	9307      	str	r3, [sp, #28]

	for (;;) {
		c = *fmt++;
 8004188:	7839      	ldrb	r1, [r7, #0]
		if (c == 0) break;			/* End of string */
 800418a:	2900      	cmp	r1, #0
 800418c:	d100      	bne.n	8004190 <f_printf+0x1c>
 800418e:	e0f7      	b.n	8004380 <f_printf+0x20c>
		if (c != '%') {				/* Non escape character */
 8004190:	2925      	cmp	r1, #37	; 0x25
 8004192:	d004      	beq.n	800419e <f_printf+0x2a>
		c = *fmt++;
 8004194:	3701      	adds	r7, #1
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
		case 'X' :					/* Hexdecimal */
			r = 16; break;
		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 8004196:	a80d      	add	r0, sp, #52	; 0x34
 8004198:	f7ff ff18 	bl	8003fcc <putc_bfd>
 800419c:	e7f4      	b.n	8004188 <f_printf+0x14>
		c = *fmt++;
 800419e:	7879      	ldrb	r1, [r7, #1]
		if (c == '0') {				/* Flag: '0' padding */
 80041a0:	2930      	cmp	r1, #48	; 0x30
 80041a2:	d135      	bne.n	8004210 <f_printf+0x9c>
			f = 1; c = *fmt++;
 80041a4:	2601      	movs	r6, #1
 80041a6:	78b9      	ldrb	r1, [r7, #2]
 80041a8:	1cfb      	adds	r3, r7, #3
 80041aa:	2200      	movs	r2, #0
 80041ac:	9201      	str	r2, [sp, #4]
		while (IsDigit(c)) {		/* Precision */
 80041ae:	000a      	movs	r2, r1
 80041b0:	3a30      	subs	r2, #48	; 0x30
 80041b2:	001f      	movs	r7, r3
 80041b4:	2a09      	cmp	r2, #9
 80041b6:	d934      	bls.n	8004222 <f_printf+0xae>
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 80041b8:	000b      	movs	r3, r1
 80041ba:	2220      	movs	r2, #32
 80041bc:	4393      	bics	r3, r2
 80041be:	2b4c      	cmp	r3, #76	; 0x4c
 80041c0:	d103      	bne.n	80041ca <f_printf+0x56>
			f |= 4; c = *fmt++;
 80041c2:	3b48      	subs	r3, #72	; 0x48
 80041c4:	7839      	ldrb	r1, [r7, #0]
 80041c6:	431e      	orrs	r6, r3
 80041c8:	3701      	adds	r7, #1
		if (!c) break;
 80041ca:	2900      	cmp	r1, #0
 80041cc:	d100      	bne.n	80041d0 <f_printf+0x5c>
 80041ce:	e0d7      	b.n	8004380 <f_printf+0x20c>
		if (IsLower(d)) d -= 0x20;
 80041d0:	000a      	movs	r2, r1
 80041d2:	3a61      	subs	r2, #97	; 0x61
 80041d4:	000b      	movs	r3, r1
 80041d6:	2a19      	cmp	r2, #25
 80041d8:	d801      	bhi.n	80041de <f_printf+0x6a>
 80041da:	3b20      	subs	r3, #32
 80041dc:	b2db      	uxtb	r3, r3
		switch (d) {				/* Type is... */
 80041de:	2b4f      	cmp	r3, #79	; 0x4f
 80041e0:	d04c      	beq.n	800427c <f_printf+0x108>
 80041e2:	d827      	bhi.n	8004234 <f_printf+0xc0>
 80041e4:	2b43      	cmp	r3, #67	; 0x43
 80041e6:	d056      	beq.n	8004296 <f_printf+0x122>
 80041e8:	2b44      	cmp	r3, #68	; 0x44
 80041ea:	d05c      	beq.n	80042a6 <f_printf+0x132>
			r = 2; break;
 80041ec:	2202      	movs	r2, #2
 80041ee:	9202      	str	r2, [sp, #8]
		switch (d) {				/* Type is... */
 80041f0:	2b42      	cmp	r3, #66	; 0x42
 80041f2:	d1d0      	bne.n	8004196 <f_printf+0x22>
 80041f4:	9a07      	ldr	r2, [sp, #28]
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 80041f6:	0770      	lsls	r0, r6, #29
 80041f8:	d557      	bpl.n	80042aa <f_printf+0x136>
 80041fa:	1d10      	adds	r0, r2, #4
 80041fc:	9007      	str	r0, [sp, #28]
 80041fe:	6814      	ldr	r4, [r2, #0]
		if (d == 'D' && (v & 0x80000000)) {
 8004200:	2b44      	cmp	r3, #68	; 0x44
 8004202:	d15b      	bne.n	80042bc <f_printf+0x148>
 8004204:	2c00      	cmp	r4, #0
 8004206:	da59      	bge.n	80042bc <f_printf+0x148>
			v = 0 - v;
			f |= 8;
 8004208:	2308      	movs	r3, #8
			v = 0 - v;
 800420a:	4264      	negs	r4, r4
			f |= 8;
 800420c:	431e      	orrs	r6, r3
 800420e:	e055      	b.n	80042bc <f_printf+0x148>
			if (c == '-') {			/* Flag: left justified */
 8004210:	292d      	cmp	r1, #45	; 0x2d
 8004212:	d002      	beq.n	800421a <f_printf+0xa6>
		c = *fmt++;
 8004214:	1cbb      	adds	r3, r7, #2
		w = f = 0;
 8004216:	2600      	movs	r6, #0
 8004218:	e7c7      	b.n	80041aa <f_printf+0x36>
				f = 2; c = *fmt++;
 800421a:	1cfb      	adds	r3, r7, #3
 800421c:	78b9      	ldrb	r1, [r7, #2]
 800421e:	2602      	movs	r6, #2
 8004220:	e7c3      	b.n	80041aa <f_printf+0x36>
			w = w * 10 + c - '0';
 8004222:	200a      	movs	r0, #10
 8004224:	9a01      	ldr	r2, [sp, #4]
 8004226:	4342      	muls	r2, r0
 8004228:	1851      	adds	r1, r2, r1
 800422a:	3930      	subs	r1, #48	; 0x30
 800422c:	9101      	str	r1, [sp, #4]
			c = *fmt++;
 800422e:	7819      	ldrb	r1, [r3, #0]
 8004230:	3301      	adds	r3, #1
 8004232:	e7bc      	b.n	80041ae <f_printf+0x3a>
		switch (d) {				/* Type is... */
 8004234:	2b55      	cmp	r3, #85	; 0x55
 8004236:	d036      	beq.n	80042a6 <f_printf+0x132>
 8004238:	2b58      	cmp	r3, #88	; 0x58
 800423a:	d032      	beq.n	80042a2 <f_printf+0x12e>
 800423c:	2b53      	cmp	r3, #83	; 0x53
 800423e:	d1aa      	bne.n	8004196 <f_printf+0x22>
			p = va_arg(arp, TCHAR*);
 8004240:	9b07      	ldr	r3, [sp, #28]
 8004242:	681d      	ldr	r5, [r3, #0]
 8004244:	1d1a      	adds	r2, r3, #4
			for (j = 0; p[j]; j++) ;
 8004246:	002b      	movs	r3, r5
			p = va_arg(arp, TCHAR*);
 8004248:	9207      	str	r2, [sp, #28]
 800424a:	1b5c      	subs	r4, r3, r5
 800424c:	3301      	adds	r3, #1
			for (j = 0; p[j]; j++) ;
 800424e:	1e5a      	subs	r2, r3, #1
 8004250:	7812      	ldrb	r2, [r2, #0]
 8004252:	2a00      	cmp	r2, #0
 8004254:	d1f9      	bne.n	800424a <f_printf+0xd6>
			if (!(f & 2)) {
 8004256:	07b3      	lsls	r3, r6, #30
 8004258:	d404      	bmi.n	8004264 <f_printf+0xf0>
				while (j++ < w) putc_bfd(&pb, ' ');
 800425a:	9a01      	ldr	r2, [sp, #4]
 800425c:	0023      	movs	r3, r4
 800425e:	3401      	adds	r4, #1
 8004260:	4293      	cmp	r3, r2
 8004262:	d30e      	bcc.n	8004282 <f_printf+0x10e>
			while (*p) putc_bfd(&pb, *p++);
 8004264:	7829      	ldrb	r1, [r5, #0]
 8004266:	2900      	cmp	r1, #0
 8004268:	d110      	bne.n	800428c <f_printf+0x118>
			while (j++ < w) putc_bfd(&pb, ' ');
 800426a:	9b01      	ldr	r3, [sp, #4]
 800426c:	42a3      	cmp	r3, r4
 800426e:	d98b      	bls.n	8004188 <f_printf+0x14>
 8004270:	2120      	movs	r1, #32
 8004272:	a80d      	add	r0, sp, #52	; 0x34
 8004274:	f7ff feaa 	bl	8003fcc <putc_bfd>
 8004278:	3401      	adds	r4, #1
 800427a:	e7f6      	b.n	800426a <f_printf+0xf6>
			r = 8; break;
 800427c:	2208      	movs	r2, #8
			r = 10; break;
 800427e:	9202      	str	r2, [sp, #8]
 8004280:	e7b8      	b.n	80041f4 <f_printf+0x80>
				while (j++ < w) putc_bfd(&pb, ' ');
 8004282:	2120      	movs	r1, #32
 8004284:	a80d      	add	r0, sp, #52	; 0x34
 8004286:	f7ff fea1 	bl	8003fcc <putc_bfd>
 800428a:	e7e6      	b.n	800425a <f_printf+0xe6>
			while (*p) putc_bfd(&pb, *p++);
 800428c:	a80d      	add	r0, sp, #52	; 0x34
 800428e:	3501      	adds	r5, #1
 8004290:	f7ff fe9c 	bl	8003fcc <putc_bfd>
 8004294:	e7e6      	b.n	8004264 <f_printf+0xf0>
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 8004296:	9b07      	ldr	r3, [sp, #28]
 8004298:	6819      	ldr	r1, [r3, #0]
 800429a:	1d1a      	adds	r2, r3, #4
 800429c:	9207      	str	r2, [sp, #28]
 800429e:	b2c9      	uxtb	r1, r1
 80042a0:	e779      	b.n	8004196 <f_printf+0x22>
			r = 16; break;
 80042a2:	2210      	movs	r2, #16
 80042a4:	e7eb      	b.n	800427e <f_printf+0x10a>
			r = 10; break;
 80042a6:	220a      	movs	r2, #10
 80042a8:	e7e9      	b.n	800427e <f_printf+0x10a>
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 80042aa:	2b44      	cmp	r3, #68	; 0x44
 80042ac:	d103      	bne.n	80042b6 <f_printf+0x142>
 80042ae:	1d13      	adds	r3, r2, #4
 80042b0:	9307      	str	r3, [sp, #28]
 80042b2:	6814      	ldr	r4, [r2, #0]
 80042b4:	e7a6      	b.n	8004204 <f_printf+0x90>
 80042b6:	1d13      	adds	r3, r2, #4
 80042b8:	6814      	ldr	r4, [r2, #0]
 80042ba:	9307      	str	r3, [sp, #28]
 80042bc:	2307      	movs	r3, #7
 80042be:	2978      	cmp	r1, #120	; 0x78
 80042c0:	d100      	bne.n	80042c4 <f_printf+0x150>
 80042c2:	2327      	movs	r3, #39	; 0x27
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	9305      	str	r3, [sp, #20]
		}
		i = 0;
 80042c8:	2300      	movs	r3, #0
 80042ca:	9303      	str	r3, [sp, #12]
		do {
			d = (TCHAR)(v % r); v /= r;
 80042cc:	0020      	movs	r0, r4
 80042ce:	9902      	ldr	r1, [sp, #8]
 80042d0:	f7fb ffbc 	bl	800024c <__aeabi_uidivmod>
 80042d4:	0020      	movs	r0, r4
 80042d6:	b2cb      	uxtb	r3, r1
 80042d8:	000d      	movs	r5, r1
 80042da:	9902      	ldr	r1, [sp, #8]
 80042dc:	9304      	str	r3, [sp, #16]
 80042de:	f7fb ff2f 	bl	8000140 <__udivsi3>
 80042e2:	0004      	movs	r4, r0
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80042e4:	2d09      	cmp	r5, #9
 80042e6:	d905      	bls.n	80042f4 <f_printf+0x180>
 80042e8:	9a05      	ldr	r2, [sp, #20]
 80042ea:	9b04      	ldr	r3, [sp, #16]
 80042ec:	4694      	mov	ip, r2
 80042ee:	4463      	add	r3, ip
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	9304      	str	r3, [sp, #16]
			s[i++] = d + '0';
 80042f4:	200c      	movs	r0, #12
 80042f6:	9b03      	ldr	r3, [sp, #12]
 80042f8:	aa06      	add	r2, sp, #24
 80042fa:	1c5d      	adds	r5, r3, #1
 80042fc:	9b04      	ldr	r3, [sp, #16]
 80042fe:	9903      	ldr	r1, [sp, #12]
 8004300:	3330      	adds	r3, #48	; 0x30
 8004302:	1812      	adds	r2, r2, r0
 8004304:	5453      	strb	r3, [r2, r1]
		} while (v && i < sizeof s / sizeof s[0]);
 8004306:	2c00      	cmp	r4, #0
 8004308:	d003      	beq.n	8004312 <f_printf+0x19e>
 800430a:	2d10      	cmp	r5, #16
 800430c:	d130      	bne.n	8004370 <f_printf+0x1fc>
 800430e:	230f      	movs	r3, #15
 8004310:	9303      	str	r3, [sp, #12]
		if (f & 8) s[i++] = '-';
 8004312:	0733      	lsls	r3, r6, #28
 8004314:	d506      	bpl.n	8004324 <f_printf+0x1b0>
 8004316:	210c      	movs	r1, #12
 8004318:	232d      	movs	r3, #45	; 0x2d
 800431a:	aa06      	add	r2, sp, #24
 800431c:	1852      	adds	r2, r2, r1
 800431e:	5553      	strb	r3, [r2, r5]
 8004320:	9d03      	ldr	r5, [sp, #12]
 8004322:	3502      	adds	r5, #2
		j = i; d = (f & 1) ? '0' : ' ';
 8004324:	2330      	movs	r3, #48	; 0x30
 8004326:	9302      	str	r3, [sp, #8]
 8004328:	07f3      	lsls	r3, r6, #31
 800432a:	d401      	bmi.n	8004330 <f_printf+0x1bc>
 800432c:	2320      	movs	r3, #32
 800432e:	9302      	str	r3, [sp, #8]
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 8004330:	2302      	movs	r3, #2
		j = i; d = (f & 1) ? '0' : ' ';
 8004332:	002c      	movs	r4, r5
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 8004334:	401e      	ands	r6, r3
 8004336:	9603      	str	r6, [sp, #12]
 8004338:	9b03      	ldr	r3, [sp, #12]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d104      	bne.n	8004348 <f_printf+0x1d4>
 800433e:	9b01      	ldr	r3, [sp, #4]
 8004340:	1c66      	adds	r6, r4, #1
 8004342:	429c      	cmp	r4, r3
 8004344:	d316      	bcc.n	8004374 <f_printf+0x200>
 8004346:	0034      	movs	r4, r6
		do putc_bfd(&pb, s[--i]); while (i);
 8004348:	220c      	movs	r2, #12
 800434a:	ab06      	add	r3, sp, #24
 800434c:	3d01      	subs	r5, #1
 800434e:	189b      	adds	r3, r3, r2
 8004350:	5d59      	ldrb	r1, [r3, r5]
 8004352:	a80d      	add	r0, sp, #52	; 0x34
 8004354:	f7ff fe3a 	bl	8003fcc <putc_bfd>
 8004358:	2d00      	cmp	r5, #0
 800435a:	d1f5      	bne.n	8004348 <f_printf+0x1d4>
		while (j++ < w) putc_bfd(&pb, d);
 800435c:	9b01      	ldr	r3, [sp, #4]
 800435e:	42a3      	cmp	r3, r4
 8004360:	d800      	bhi.n	8004364 <f_printf+0x1f0>
 8004362:	e711      	b.n	8004188 <f_printf+0x14>
 8004364:	9902      	ldr	r1, [sp, #8]
 8004366:	a80d      	add	r0, sp, #52	; 0x34
 8004368:	f7ff fe30 	bl	8003fcc <putc_bfd>
 800436c:	3401      	adds	r4, #1
 800436e:	e7f5      	b.n	800435c <f_printf+0x1e8>
 8004370:	9503      	str	r5, [sp, #12]
 8004372:	e7ab      	b.n	80042cc <f_printf+0x158>
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 8004374:	9902      	ldr	r1, [sp, #8]
 8004376:	a80d      	add	r0, sp, #52	; 0x34
 8004378:	f7ff fe28 	bl	8003fcc <putc_bfd>
 800437c:	0034      	movs	r4, r6
 800437e:	e7db      	b.n	8004338 <f_printf+0x1c4>
	}

	va_end(arp);

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 8004380:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004382:	2a00      	cmp	r2, #0
 8004384:	da06      	bge.n	8004394 <f_printf+0x220>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
		&& (UINT)pb.idx == nw) return pb.nchr;
	return EOF;
 8004386:	2001      	movs	r0, #1
 8004388:	4240      	negs	r0, r0
}
 800438a:	b020      	add	sp, #128	; 0x80
 800438c:	bcf0      	pop	{r4, r5, r6, r7}
 800438e:	bc08      	pop	{r3}
 8004390:	b003      	add	sp, #12
 8004392:	4718      	bx	r3
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 8004394:	ab08      	add	r3, sp, #32
 8004396:	a910      	add	r1, sp, #64	; 0x40
 8004398:	980d      	ldr	r0, [sp, #52]	; 0x34
 800439a:	f7ff fd09 	bl	8003db0 <f_write>
 800439e:	2800      	cmp	r0, #0
 80043a0:	d1f1      	bne.n	8004386 <f_printf+0x212>
		&& (UINT)pb.idx == nw) return pb.nchr;
 80043a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043a4:	9a08      	ldr	r2, [sp, #32]
 80043a6:	9301      	str	r3, [sp, #4]
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d1ec      	bne.n	8004386 <f_printf+0x212>
 80043ac:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80043ae:	e7ec      	b.n	800438a <f_printf+0x216>

080043b0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80043b0:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
 80043b2:	2401      	movs	r4, #1
  uint8_t DiskNum = 0;
  
  if(disk.nbr <= _VOLUMES)
 80043b4:	4b0e      	ldr	r3, [pc, #56]	; (80043f0 <FATFS_LinkDriverEx+0x40>)
 80043b6:	7a5d      	ldrb	r5, [r3, #9]
 80043b8:	42a5      	cmp	r5, r4
 80043ba:	d816      	bhi.n	80043ea <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 80043bc:	2400      	movs	r4, #0
 80043be:	7a5d      	ldrb	r5, [r3, #9]
 80043c0:	b2ed      	uxtb	r5, r5
 80043c2:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;  
 80043c4:	7a5d      	ldrb	r5, [r3, #9]
 80043c6:	00ad      	lsls	r5, r5, #2
 80043c8:	195d      	adds	r5, r3, r5
 80043ca:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;  
 80043cc:	7a58      	ldrb	r0, [r3, #9]
 80043ce:	1818      	adds	r0, r3, r0
 80043d0:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 80043d2:	7a5a      	ldrb	r2, [r3, #9]
 80043d4:	b2d2      	uxtb	r2, r2
 80043d6:	1c50      	adds	r0, r2, #1
 80043d8:	b2c0      	uxtb	r0, r0
 80043da:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 80043dc:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 80043de:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 80043e0:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 80043e2:	3b0b      	subs	r3, #11
    path[0] = DiskNum + '0';
 80043e4:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 80043e6:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 80043e8:	70cc      	strb	r4, [r1, #3]
    ret = 0;
  }
  
  return ret;
}
 80043ea:	0020      	movs	r0, r4
 80043ec:	bd30      	pop	{r4, r5, pc}
 80043ee:	46c0      	nop			; (mov r8, r8)
 80043f0:	200002c4 	.word	0x200002c4

080043f4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80043f4:	b510      	push	{r4, lr}
  return FATFS_LinkDriverEx(drv, path, 0);
 80043f6:	2200      	movs	r2, #0
 80043f8:	f7ff ffda 	bl	80043b0 <FATFS_LinkDriverEx>
}
 80043fc:	bd10      	pop	{r4, pc}
	...

08004400 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 8004400:	b510      	push	{r4, lr}
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8004402:	287f      	cmp	r0, #127	; 0x7f
 8004404:	d907      	bls.n	8004416 <ff_convert+0x16>
		c = chr;

	} else {
		if (dir) {		/* OEMCP to Unicode */
 8004406:	2900      	cmp	r1, #0
 8004408:	d006      	beq.n	8004418 <ff_convert+0x18>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800440a:	28ff      	cmp	r0, #255	; 0xff
 800440c:	d811      	bhi.n	8004432 <ff_convert+0x32>
 800440e:	3880      	subs	r0, #128	; 0x80
 8004410:	4b09      	ldr	r3, [pc, #36]	; (8004438 <ff_convert+0x38>)
 8004412:	0040      	lsls	r0, r0, #1
 8004414:	5ac0      	ldrh	r0, [r0, r3]
			c = (c + 0x80) & 0xFF;
		}
	}

	return c;
}
 8004416:	bd10      	pop	{r4, pc}
				if (chr == Tbl[c]) break;
 8004418:	4a07      	ldr	r2, [pc, #28]	; (8004438 <ff_convert+0x38>)
 800441a:	004c      	lsls	r4, r1, #1
 800441c:	5aa4      	ldrh	r4, [r4, r2]
 800441e:	b28b      	uxth	r3, r1
 8004420:	4284      	cmp	r4, r0
 8004422:	d003      	beq.n	800442c <ff_convert+0x2c>
 8004424:	3101      	adds	r1, #1
			for (c = 0; c < 0x80; c++) {
 8004426:	2980      	cmp	r1, #128	; 0x80
 8004428:	d1f7      	bne.n	800441a <ff_convert+0x1a>
 800442a:	000b      	movs	r3, r1
			c = (c + 0x80) & 0xFF;
 800442c:	3380      	adds	r3, #128	; 0x80
 800442e:	b2d8      	uxtb	r0, r3
 8004430:	e7f1      	b.n	8004416 <ff_convert+0x16>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8004432:	2000      	movs	r0, #0
 8004434:	e7ef      	b.n	8004416 <ff_convert+0x16>
 8004436:	46c0      	nop			; (mov r8, r8)
 8004438:	08005e96 	.word	0x08005e96

0800443c <ff_wtoupper>:
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 800443c:	2300      	movs	r3, #0
{
 800443e:	b510      	push	{r4, lr}
	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 8004440:	4c05      	ldr	r4, [pc, #20]	; (8004458 <ff_wtoupper+0x1c>)
 8004442:	005a      	lsls	r2, r3, #1
 8004444:	5b11      	ldrh	r1, [r2, r4]
 8004446:	2900      	cmp	r1, #0
 8004448:	d003      	beq.n	8004452 <ff_wtoupper+0x16>
 800444a:	4281      	cmp	r1, r0
 800444c:	d102      	bne.n	8004454 <ff_wtoupper+0x18>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 800444e:	4b03      	ldr	r3, [pc, #12]	; (800445c <ff_wtoupper+0x20>)
 8004450:	5ad0      	ldrh	r0, [r2, r3]
}
 8004452:	bd10      	pop	{r4, pc}
	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 8004454:	3301      	adds	r3, #1
 8004456:	e7f4      	b.n	8004442 <ff_wtoupper+0x6>
 8004458:	08005f96 	.word	0x08005f96
 800445c:	08006176 	.word	0x08006176

08004460 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004460:	b510      	push	{r4, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004462:	4903      	ldr	r1, [pc, #12]	; (8004470 <MX_FATFS_Init+0x10>)
 8004464:	4803      	ldr	r0, [pc, #12]	; (8004474 <MX_FATFS_Init+0x14>)
 8004466:	f7ff ffc5 	bl	80043f4 <FATFS_LinkDriver>
 800446a:	4b03      	ldr	r3, [pc, #12]	; (8004478 <MX_FATFS_Init+0x18>)
 800446c:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800446e:	bd10      	pop	{r4, pc}
 8004470:	20000304 	.word	0x20000304
 8004474:	2000000c 	.word	0x2000000c
 8004478:	20000308 	.word	0x20000308

0800447c <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 800447c:	2000      	movs	r0, #0
 800447e:	4770      	bx	lr

08004480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004480:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004482:	2510      	movs	r5, #16
{
 8004484:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004486:	2230      	movs	r2, #48	; 0x30
 8004488:	2100      	movs	r1, #0
 800448a:	a80a      	add	r0, sp, #40	; 0x28
 800448c:	f001 f875 	bl	800557a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004490:	002a      	movs	r2, r5
 8004492:	2100      	movs	r1, #0
 8004494:	a801      	add	r0, sp, #4
 8004496:	f001 f870 	bl	800557a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800449a:	2214      	movs	r2, #20
 800449c:	2100      	movs	r1, #0
 800449e:	a805      	add	r0, sp, #20
 80044a0:	f001 f86b 	bl	800557a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80044a4:	2312      	movs	r3, #18
 80044a6:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80044a8:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80044aa:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80044ac:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80044ae:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80044b0:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80044b2:	3d0e      	subs	r5, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80044b4:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80044b6:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80044b8:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80044ba:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80044bc:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80044be:	f7fc fd17 	bl	8000ef0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80044c2:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80044c4:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80044c6:	2500      	movs	r5, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80044c8:	0021      	movs	r1, r4
 80044ca:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80044cc:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80044ce:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80044d0:	9504      	str	r5, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80044d2:	f7fc ff41 	bl	8001358 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044d6:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80044d8:	9405      	str	r4, [sp, #20]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80044da:	9507      	str	r5, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044dc:	f7fc ffd0 	bl	8001480 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80044e0:	b017      	add	sp, #92	; 0x5c
 80044e2:	bd30      	pop	{r4, r5, pc}

080044e4 <send_uart>:
/* USER CODE BEGIN 4 */

/*********************User Defined Functions********************/

/* to send the data to the uart */
void send_uart(char *string) {
 80044e4:	b510      	push	{r4, lr}
 80044e6:	0004      	movs	r4, r0
	uint8_t len = strlen(string);
 80044e8:	f7fb fe0e 	bl	8000108 <strlen>
	HAL_UART_Transmit(&huart1, (uint8_t *) string, len, 2000); // transmit in blocking mode
 80044ec:	23fa      	movs	r3, #250	; 0xfa
 80044ee:	b2c2      	uxtb	r2, r0
 80044f0:	00db      	lsls	r3, r3, #3
 80044f2:	0021      	movs	r1, r4
 80044f4:	4801      	ldr	r0, [pc, #4]	; (80044fc <send_uart+0x18>)
 80044f6:	f7fe f809 	bl	800250c <HAL_UART_Transmit>
}
 80044fa:	bd10      	pop	{r4, pc}
 80044fc:	200009a4 	.word	0x200009a4

08004500 <mount_sd>:
//	for (int i = 0; i < 1024; i++) {
//		str[i] = '\0';
//	}
//}

void mount_sd() {
 8004500:	b510      	push	{r4, lr}
	/* Mount SD Card */
	fresult = f_mount(&fs, "", 1);
 8004502:	2201      	movs	r2, #1
 8004504:	4906      	ldr	r1, [pc, #24]	; (8004520 <mount_sd+0x20>)
 8004506:	4807      	ldr	r0, [pc, #28]	; (8004524 <mount_sd+0x24>)
 8004508:	f7ff fafe 	bl	8003b08 <f_mount>
 800450c:	4b06      	ldr	r3, [pc, #24]	; (8004528 <mount_sd+0x28>)
 800450e:	7018      	strb	r0, [r3, #0]
	if (fresult != FR_OK)
 8004510:	2800      	cmp	r0, #0
 8004512:	d003      	beq.n	800451c <mount_sd+0x1c>
		send_uart("error in mounting SD CARD...\n");
 8004514:	4805      	ldr	r0, [pc, #20]	; (800452c <mount_sd+0x2c>)
	else
		send_uart("SD CARD mounted successfully...\n");
 8004516:	f7ff ffe5 	bl	80044e4 <send_uart>
}
 800451a:	bd10      	pop	{r4, pc}
		send_uart("SD CARD mounted successfully...\n");
 800451c:	4804      	ldr	r0, [pc, #16]	; (8004530 <mount_sd+0x30>)
 800451e:	e7fa      	b.n	8004516 <mount_sd+0x16>
 8004520:	0800642b 	.word	0x0800642b
 8004524:	2000076c 	.word	0x2000076c
 8004528:	20000ae4 	.word	0x20000ae4
 800452c:	0800642c 	.word	0x0800642c
 8004530:	0800644a 	.word	0x0800644a

08004534 <create_file>:
	free_space = (uint32_t) (fre_clust * pfs->csize * 0.5);
	sprintf(str, "SD CARD Free Space: \t%d\n", free_space);
	send_uart(str);
}

void create_file() {
 8004534:	b570      	push	{r4, r5, r6, lr}
	/*************** Create File For Data Storage ********************/

	int fileNumber = 0;

	//check if filename exist
	sprintf(name, "F%d.bin", fileNumber);
 8004536:	4e20      	ldr	r6, [pc, #128]	; (80045b8 <create_file+0x84>)
 8004538:	4c20      	ldr	r4, [pc, #128]	; (80045bc <create_file+0x88>)
 800453a:	2200      	movs	r2, #0
 800453c:	0031      	movs	r1, r6
 800453e:	0020      	movs	r0, r4
 8004540:	f001 f824 	bl	800558c <siprintf>
	int fileNumber = 0;
 8004544:	2500      	movs	r5, #0
	while (f_stat(name, NULL) == FR_OK) {
 8004546:	2100      	movs	r1, #0
 8004548:	0020      	movs	r0, r4
 800454a:	f7ff fddb 	bl	8004104 <f_stat>
 800454e:	2800      	cmp	r0, #0
 8004550:	d02b      	beq.n	80045aa <create_file+0x76>
		fileNumber++;
		sprintf(name, "F%d.bin", fileNumber);
	}

	/* once filename is new create file */
	fresult = f_open(&fil, name, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8004552:	4e1b      	ldr	r6, [pc, #108]	; (80045c0 <create_file+0x8c>)
 8004554:	2213      	movs	r2, #19
 8004556:	0021      	movs	r1, r4
 8004558:	0030      	movs	r0, r6
 800455a:	f7ff fb0d 	bl	8003b78 <f_open>
 800455e:	4d19      	ldr	r5, [pc, #100]	; (80045c4 <create_file+0x90>)
 8004560:	1e02      	subs	r2, r0, #0
 8004562:	7028      	strb	r0, [r5, #0]

	if (fresult != FR_OK) {
 8004564:	d003      	beq.n	800456e <create_file+0x3a>
		sprintf(str, "f_open err: %d\n", fresult);
 8004566:	4918      	ldr	r1, [pc, #96]	; (80045c8 <create_file+0x94>)
 8004568:	4818      	ldr	r0, [pc, #96]	; (80045cc <create_file+0x98>)
 800456a:	f001 f80f 	bl	800558c <siprintf>
	}

	/* Writing text */
	fresult = f_printf(&fil,
 800456e:	4918      	ldr	r1, [pc, #96]	; (80045d0 <create_file+0x9c>)
 8004570:	0030      	movs	r0, r6
 8004572:	f7ff fdff 	bl	8004174 <f_printf>
 8004576:	b2c3      	uxtb	r3, r0
 8004578:	702b      	strb	r3, [r5, #0]
			"ADC0 ADC1 ADC2 ADC3 ADC4 ADC5 ADC6 ADC7 ADC8 ADC9\n");

	if (fresult != FR_OK) {
 800457a:	2b00      	cmp	r3, #0
 800457c:	d004      	beq.n	8004588 <create_file+0x54>
		sprintf(str, "f_printf err: %d\n", fresult);
 800457e:	b2c2      	uxtb	r2, r0
 8004580:	4914      	ldr	r1, [pc, #80]	; (80045d4 <create_file+0xa0>)
 8004582:	4812      	ldr	r0, [pc, #72]	; (80045cc <create_file+0x98>)
 8004584:	f001 f802 	bl	800558c <siprintf>
	}

	/* Close file */
	fresult = f_close(&fil);
 8004588:	0030      	movs	r0, r6
 800458a:	f7ff fda5 	bl	80040d8 <f_close>
 800458e:	1e02      	subs	r2, r0, #0
 8004590:	7028      	strb	r0, [r5, #0]

	if (fresult != FR_OK) {
 8004592:	d003      	beq.n	800459c <create_file+0x68>
		sprintf(str, "f_close err: %d\n", fresult);
 8004594:	4910      	ldr	r1, [pc, #64]	; (80045d8 <create_file+0xa4>)
 8004596:	480d      	ldr	r0, [pc, #52]	; (80045cc <create_file+0x98>)
 8004598:	f000 fff8 	bl	800558c <siprintf>
	}

	send_uart(name); //ex: File1.bin created and is ready for data to be written
 800459c:	0020      	movs	r0, r4
 800459e:	f7ff ffa1 	bl	80044e4 <send_uart>

	send_uart(" created and header was written \n");
 80045a2:	480e      	ldr	r0, [pc, #56]	; (80045dc <create_file+0xa8>)
 80045a4:	f7ff ff9e 	bl	80044e4 <send_uart>
}
 80045a8:	bd70      	pop	{r4, r5, r6, pc}
		fileNumber++;
 80045aa:	3501      	adds	r5, #1
		sprintf(name, "F%d.bin", fileNumber);
 80045ac:	002a      	movs	r2, r5
 80045ae:	0031      	movs	r1, r6
 80045b0:	0020      	movs	r0, r4
 80045b2:	f000 ffeb 	bl	800558c <siprintf>
 80045b6:	e7c6      	b.n	8004546 <create_file+0x12>
 80045b8:	08006356 	.word	0x08006356
 80045bc:	20000c08 	.word	0x20000c08
 80045c0:	20000c14 	.word	0x20000c14
 80045c4:	20000ae4 	.word	0x20000ae4
 80045c8:	0800635e 	.word	0x0800635e
 80045cc:	20000b62 	.word	0x20000b62
 80045d0:	0800636e 	.word	0x0800636e
 80045d4:	08006401 	.word	0x08006401
 80045d8:	080063a1 	.word	0x080063a1
 80045dc:	080063b2 	.word	0x080063b2

080045e0 <unmount_sd>:

void unmount_sd() {
 80045e0:	b510      	push	{r4, lr}
	/* Unmount SDCARD */
	fresult = f_mount(NULL, "", 1);
 80045e2:	2201      	movs	r2, #1
 80045e4:	490f      	ldr	r1, [pc, #60]	; (8004624 <unmount_sd+0x44>)
 80045e6:	2000      	movs	r0, #0
 80045e8:	f7ff fa8e 	bl	8003b08 <f_mount>
 80045ec:	4b0e      	ldr	r3, [pc, #56]	; (8004628 <unmount_sd+0x48>)
 80045ee:	7018      	strb	r0, [r3, #0]
	if (fresult == FR_OK)
 80045f0:	2800      	cmp	r0, #0
 80045f2:	d102      	bne.n	80045fa <unmount_sd+0x1a>
		send_uart("SD CARD UNMOUNTED successfully...\n");
 80045f4:	480d      	ldr	r0, [pc, #52]	; (800462c <unmount_sd+0x4c>)
 80045f6:	f7ff ff75 	bl	80044e4 <send_uart>

	sprintf(str, "line count: %d\n", line_count);
 80045fa:	4c0d      	ldr	r4, [pc, #52]	; (8004630 <unmount_sd+0x50>)
 80045fc:	4b0d      	ldr	r3, [pc, #52]	; (8004634 <unmount_sd+0x54>)
 80045fe:	490e      	ldr	r1, [pc, #56]	; (8004638 <unmount_sd+0x58>)
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	0020      	movs	r0, r4
 8004604:	f000 ffc2 	bl	800558c <siprintf>

	send_uart(str);
 8004608:	0020      	movs	r0, r4
 800460a:	f7ff ff6b 	bl	80044e4 <send_uart>

	sprintf(str, "conversion ct: %d\n", numConversions);
 800460e:	4b0b      	ldr	r3, [pc, #44]	; (800463c <unmount_sd+0x5c>)
 8004610:	490b      	ldr	r1, [pc, #44]	; (8004640 <unmount_sd+0x60>)
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	0020      	movs	r0, r4
 8004616:	f000 ffb9 	bl	800558c <siprintf>

	send_uart(str);
 800461a:	0020      	movs	r0, r4
 800461c:	f7ff ff62 	bl	80044e4 <send_uart>
}
 8004620:	bd10      	pop	{r4, pc}
 8004622:	46c0      	nop			; (mov r8, r8)
 8004624:	0800642b 	.word	0x0800642b
 8004628:	20000ae4 	.word	0x20000ae4
 800462c:	0800646b 	.word	0x0800646b
 8004630:	20000b62 	.word	0x20000b62
 8004634:	200002e0 	.word	0x200002e0
 8004638:	0800648e 	.word	0x0800648e
 800463c:	200002e8 	.word	0x200002e8
 8004640:	0800649e 	.word	0x0800649e

08004644 <blink>:

/*Wrapper to blink LEDs*/
void blink(int num_blinks, GPIO_TypeDef* port, uint16_t pin) {
 8004644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004646:	000d      	movs	r5, r1
 8004648:	0016      	movs	r6, r2
	//blink led <num_blink> times to show that data collection is initialized
	for (int i = 0; i < num_blinks * 2; i++) {
 800464a:	2700      	movs	r7, #0
 800464c:	0044      	lsls	r4, r0, #1
 800464e:	42a7      	cmp	r7, r4
 8004650:	db00      	blt.n	8004654 <blink+0x10>
		HAL_GPIO_TogglePin(port, pin);
		HAL_Delay(100); //1000ms delay
	}
}
 8004652:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_GPIO_TogglePin(port, pin);
 8004654:	0031      	movs	r1, r6
 8004656:	0028      	movs	r0, r5
 8004658:	f7fc fc42 	bl	8000ee0 <HAL_GPIO_TogglePin>
		HAL_Delay(100); //1000ms delay
 800465c:	2064      	movs	r0, #100	; 0x64
 800465e:	f7fb ff2b 	bl	80004b8 <HAL_Delay>
	for (int i = 0; i < num_blinks * 2; i++) {
 8004662:	3701      	adds	r7, #1
 8004664:	e7f3      	b.n	800464e <blink+0xa>
	...

08004668 <main>:
{
 8004668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800466a:	b09d      	sub	sp, #116	; 0x74
  HAL_Init();
 800466c:	f7fb ff02 	bl	8000474 <HAL_Init>
  SystemClock_Config();
 8004670:	f7ff ff06 	bl	8004480 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004674:	2214      	movs	r2, #20
 8004676:	2100      	movs	r1, #0
 8004678:	a814      	add	r0, sp, #80	; 0x50
 800467a:	f000 ff7e 	bl	800557a <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800467e:	2180      	movs	r1, #128	; 0x80
 8004680:	4dd1      	ldr	r5, [pc, #836]	; (80049c8 <main+0x360>)
 8004682:	0309      	lsls	r1, r1, #12
 8004684:	696a      	ldr	r2, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, SEL_A_Pin|SEL_B_Pin|SEL_C_Pin|LD4_BLUE_LED_Pin
 8004686:	4cd1      	ldr	r4, [pc, #836]	; (80049cc <main+0x364>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004688:	430a      	orrs	r2, r1
 800468a:	616a      	str	r2, [r5, #20]
 800468c:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, SEL_A_Pin|SEL_B_Pin|SEL_C_Pin|LD4_BLUE_LED_Pin
 800468e:	48d0      	ldr	r0, [pc, #832]	; (80049d0 <main+0x368>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004690:	400b      	ands	r3, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004692:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004694:	9304      	str	r3, [sp, #16]
 8004696:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004698:	696a      	ldr	r2, [r5, #20]
 800469a:	0289      	lsls	r1, r1, #10
 800469c:	430a      	orrs	r2, r1
 800469e:	616a      	str	r2, [r5, #20]
 80046a0:	696b      	ldr	r3, [r5, #20]
 80046a2:	400b      	ands	r3, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046a4:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80046a6:	9305      	str	r3, [sp, #20]
 80046a8:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046aa:	696a      	ldr	r2, [r5, #20]
 80046ac:	02c9      	lsls	r1, r1, #11
 80046ae:	430a      	orrs	r2, r1
 80046b0:	616a      	str	r2, [r5, #20]
 80046b2:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, SEL_A_Pin|SEL_B_Pin|SEL_C_Pin|LD4_BLUE_LED_Pin
 80046b4:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046b6:	400b      	ands	r3, r1
 80046b8:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, SEL_A_Pin|SEL_B_Pin|SEL_C_Pin|LD4_BLUE_LED_Pin
 80046ba:	0021      	movs	r1, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046bc:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, SEL_A_Pin|SEL_B_Pin|SEL_C_Pin|LD4_BLUE_LED_Pin
 80046be:	f7fc fc09 	bl	8000ed4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80046c2:	2200      	movs	r2, #0
 80046c4:	2140      	movs	r1, #64	; 0x40
 80046c6:	48c3      	ldr	r0, [pc, #780]	; (80049d4 <main+0x36c>)
 80046c8:	f7fc fc04 	bl	8000ed4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046cc:	2301      	movs	r3, #1
  GPIO_InitStruct.Pin = SEL_A_Pin|SEL_B_Pin|SEL_C_Pin|LD4_BLUE_LED_Pin
 80046ce:	9414      	str	r4, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d0:	2400      	movs	r4, #0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046d2:	a914      	add	r1, sp, #80	; 0x50
 80046d4:	48be      	ldr	r0, [pc, #760]	; (80049d0 <main+0x368>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046d6:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d8:	9416      	str	r4, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046da:	9417      	str	r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046dc:	f7fc fb46 	bl	8000d6c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80046e0:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046e2:	a914      	add	r1, sp, #80	; 0x50
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80046e4:	9314      	str	r3, [sp, #80]	; 0x50
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046e6:	48bb      	ldr	r0, [pc, #748]	; (80049d4 <main+0x36c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046e8:	3b3f      	subs	r3, #63	; 0x3f
 80046ea:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ec:	9416      	str	r4, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046ee:	9417      	str	r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046f0:	f7fc fb3c 	bl	8000d6c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80046f4:	2201      	movs	r2, #1
 80046f6:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80046f8:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80046fa:	4313      	orrs	r3, r2
 80046fc:	616b      	str	r3, [r5, #20]
 80046fe:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004700:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004702:	4013      	ands	r3, r2
 8004704:	9303      	str	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004706:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004708:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800470a:	f7fc f9e1 	bl	8000ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800470e:	2009      	movs	r0, #9
 8004710:	f7fc fa0e 	bl	8000b30 <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 8004714:	48b0      	ldr	r0, [pc, #704]	; (80049d8 <main+0x370>)
 8004716:	4bb1      	ldr	r3, [pc, #708]	; (80049dc <main+0x374>)
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004718:	2508      	movs	r5, #8
  hspi1.Instance = SPI1;
 800471a:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800471c:	2382      	movs	r3, #130	; 0x82
 800471e:	005b      	lsls	r3, r3, #1
 8004720:	6043      	str	r3, [r0, #4]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004722:	23e0      	movs	r3, #224	; 0xe0
 8004724:	00db      	lsls	r3, r3, #3
 8004726:	60c3      	str	r3, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004728:	2380      	movs	r3, #128	; 0x80
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	6183      	str	r3, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800472e:	3bf1      	subs	r3, #241	; 0xf1
 8004730:	3bff      	subs	r3, #255	; 0xff
 8004732:	61c3      	str	r3, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 8004734:	3b09      	subs	r3, #9
 8004736:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004738:	6345      	str	r5, [r0, #52]	; 0x34
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800473a:	6084      	str	r4, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800473c:	6104      	str	r4, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800473e:	6144      	str	r4, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004740:	6204      	str	r4, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004742:	6244      	str	r4, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004744:	6284      	str	r4, [r0, #40]	; 0x28
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004746:	6304      	str	r4, [r0, #48]	; 0x30
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004748:	f7fc ffa8 	bl	800169c <HAL_SPI_Init>
  huart1.Instance = USART1;
 800474c:	4fa4      	ldr	r7, [pc, #656]	; (80049e0 <main+0x378>)
 800474e:	4ba5      	ldr	r3, [pc, #660]	; (80049e4 <main+0x37c>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004750:	0038      	movs	r0, r7
  huart1.Instance = USART1;
 8004752:	603b      	str	r3, [r7, #0]
  huart1.Init.BaudRate = 115200;
 8004754:	23e1      	movs	r3, #225	; 0xe1
 8004756:	025b      	lsls	r3, r3, #9
 8004758:	607b      	str	r3, [r7, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800475a:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800475c:	60bc      	str	r4, [r7, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800475e:	617b      	str	r3, [r7, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004760:	60fc      	str	r4, [r7, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004762:	613c      	str	r4, [r7, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004764:	61bc      	str	r4, [r7, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004766:	61fc      	str	r4, [r7, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004768:	623c      	str	r4, [r7, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800476a:	627c      	str	r4, [r7, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800476c:	f7fd ff68 	bl	8002640 <HAL_UART_Init>
  MX_FATFS_Init();
 8004770:	f7ff fe76 	bl	8004460 <MX_FATFS_Init>
  ADC_ChannelConfTypeDef sConfig = {0};
 8004774:	0021      	movs	r1, r4
 8004776:	220c      	movs	r2, #12
 8004778:	a814      	add	r0, sp, #80	; 0x50
 800477a:	f000 fefe 	bl	800557a <memset>
  hadc.Instance = ADC1;
 800477e:	4e9a      	ldr	r6, [pc, #616]	; (80049e8 <main+0x380>)
 8004780:	4b9a      	ldr	r3, [pc, #616]	; (80049ec <main+0x384>)
  hadc.Init.DMAContinuousRequests = ENABLE;
 8004782:	2201      	movs	r2, #1
  hadc.Instance = ADC1;
 8004784:	6033      	str	r3, [r6, #0]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8004786:	2301      	movs	r3, #1
 8004788:	6133      	str	r3, [r6, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800478a:	3303      	adds	r3, #3
 800478c:	6173      	str	r3, [r6, #20]
  hadc.Init.ContinuousConvMode = ENABLE;
 800478e:	3b03      	subs	r3, #3
 8004790:	76b3      	strb	r3, [r6, #26]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8004792:	2380      	movs	r3, #128	; 0x80
 8004794:	00db      	lsls	r3, r3, #3
 8004796:	6233      	str	r3, [r6, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8004798:	1d73      	adds	r3, r6, #5
 800479a:	77da      	strb	r2, [r3, #31]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800479c:	2301      	movs	r3, #1
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800479e:	0030      	movs	r0, r6
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80047a0:	62b3      	str	r3, [r6, #40]	; 0x28
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80047a2:	6074      	str	r4, [r6, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80047a4:	60b4      	str	r4, [r6, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80047a6:	60f4      	str	r4, [r6, #12]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80047a8:	7634      	strb	r4, [r6, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80047aa:	7674      	strb	r4, [r6, #25]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80047ac:	76f4      	strb	r4, [r6, #27]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 80047ae:	61f4      	str	r4, [r6, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80047b0:	f7fb ff44 	bl	800063c <HAL_ADC_Init>
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80047b4:	2380      	movs	r3, #128	; 0x80
 80047b6:	015b      	lsls	r3, r3, #5
 80047b8:	9315      	str	r3, [sp, #84]	; 0x54
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80047ba:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80047bc:	a914      	add	r1, sp, #80	; 0x50
 80047be:	0030      	movs	r0, r6
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80047c0:	9316      	str	r3, [sp, #88]	; 0x58
  sConfig.Channel = ADC_CHANNEL_0;
 80047c2:	9414      	str	r4, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80047c4:	f7fc f8b0 	bl	8000928 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_1;
 80047c8:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80047ca:	a914      	add	r1, sp, #80	; 0x50
 80047cc:	0030      	movs	r0, r6
  sConfig.Channel = ADC_CHANNEL_1;
 80047ce:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80047d0:	f7fc f8aa 	bl	8000928 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_2;
 80047d4:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80047d6:	a914      	add	r1, sp, #80	; 0x50
 80047d8:	0030      	movs	r0, r6
  sConfig.Channel = ADC_CHANNEL_2;
 80047da:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80047dc:	f7fc f8a4 	bl	8000928 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_3;
 80047e0:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80047e2:	a914      	add	r1, sp, #80	; 0x50
 80047e4:	0030      	movs	r0, r6
  sConfig.Channel = ADC_CHANNEL_3;
 80047e6:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80047e8:	f7fc f89e 	bl	8000928 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_4;
 80047ec:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80047ee:	a914      	add	r1, sp, #80	; 0x50
 80047f0:	0030      	movs	r0, r6
  sConfig.Channel = ADC_CHANNEL_4;
 80047f2:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80047f4:	f7fc f898 	bl	8000928 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_5;
 80047f8:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80047fa:	a914      	add	r1, sp, #80	; 0x50
 80047fc:	0030      	movs	r0, r6
  sConfig.Channel = ADC_CHANNEL_5;
 80047fe:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004800:	f7fc f892 	bl	8000928 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_6;
 8004804:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004806:	a914      	add	r1, sp, #80	; 0x50
 8004808:	0030      	movs	r0, r6
  sConfig.Channel = ADC_CHANNEL_6;
 800480a:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800480c:	f7fc f88c 	bl	8000928 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_7;
 8004810:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004812:	a914      	add	r1, sp, #80	; 0x50
 8004814:	0030      	movs	r0, r6
  sConfig.Channel = ADC_CHANNEL_7;
 8004816:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004818:	f7fc f886 	bl	8000928 <HAL_ADC_ConfigChannel>
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800481c:	a914      	add	r1, sp, #80	; 0x50
 800481e:	0030      	movs	r0, r6
  sConfig.Channel = ADC_CHANNEL_8;
 8004820:	9514      	str	r5, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004822:	f7fc f881 	bl	8000928 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_9;
 8004826:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004828:	a914      	add	r1, sp, #80	; 0x50
 800482a:	0030      	movs	r0, r6
  sConfig.Channel = ADC_CHANNEL_9;
 800482c:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800482e:	f7fc f87b 	bl	8000928 <HAL_ADC_ConfigChannel>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004832:	2210      	movs	r2, #16
 8004834:	0021      	movs	r1, r4
 8004836:	a809      	add	r0, sp, #36	; 0x24
 8004838:	f000 fe9f 	bl	800557a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800483c:	002a      	movs	r2, r5
 800483e:	0021      	movs	r1, r4
 8004840:	a807      	add	r0, sp, #28
 8004842:	f000 fe9a 	bl	800557a <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004846:	221c      	movs	r2, #28
 8004848:	0021      	movs	r1, r4
 800484a:	a80d      	add	r0, sp, #52	; 0x34
 800484c:	f000 fe95 	bl	800557a <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004850:	2220      	movs	r2, #32
 8004852:	0021      	movs	r1, r4
 8004854:	a814      	add	r0, sp, #80	; 0x50
 8004856:	f000 fe90 	bl	800557a <memset>
  htim1.Instance = TIM1;
 800485a:	4d65      	ldr	r5, [pc, #404]	; (80049f0 <main+0x388>)
 800485c:	4b65      	ldr	r3, [pc, #404]	; (80049f4 <main+0x38c>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800485e:	0028      	movs	r0, r5
  htim1.Instance = TIM1;
 8004860:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 4000-1;
 8004862:	4b65      	ldr	r3, [pc, #404]	; (80049f8 <main+0x390>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004864:	60ac      	str	r4, [r5, #8]
  htim1.Init.Prescaler = 4000-1;
 8004866:	606b      	str	r3, [r5, #4]
  htim1.Init.Period = 2-1;
 8004868:	2301      	movs	r3, #1
 800486a:	60eb      	str	r3, [r5, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800486c:	337f      	adds	r3, #127	; 0x7f
 800486e:	61ab      	str	r3, [r5, #24]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004870:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8004872:	616c      	str	r4, [r5, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004874:	f7fd f9c4 	bl	8001c00 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004878:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800487a:	a909      	add	r1, sp, #36	; 0x24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800487c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800487e:	0028      	movs	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004880:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004882:	f7fd fa6d 	bl	8001d60 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8004886:	0028      	movs	r0, r5
 8004888:	f7fd f9d5 	bl	8001c36 <HAL_TIM_OC_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800488c:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800488e:	a907      	add	r1, sp, #28
 8004890:	0028      	movs	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004892:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004894:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004896:	f7fd faf9 	bl	8001e8c <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800489a:	220c      	movs	r2, #12
 800489c:	a90d      	add	r1, sp, #52	; 0x34
 800489e:	0028      	movs	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80048a0:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.Pulse = 0;
 80048a2:	940e      	str	r4, [sp, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80048a4:	940f      	str	r4, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80048a6:	9411      	str	r4, [sp, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80048a8:	9412      	str	r4, [sp, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80048aa:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80048ac:	f7fd fa1e 	bl	8001cec <HAL_TIM_OC_ConfigChannel>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80048b0:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80048b2:	a914      	add	r1, sp, #80	; 0x50
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80048b4:	019b      	lsls	r3, r3, #6
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80048b6:	0028      	movs	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80048b8:	9319      	str	r3, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80048ba:	9414      	str	r4, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80048bc:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80048be:	9416      	str	r4, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.DeadTime = 0;
 80048c0:	9417      	str	r4, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80048c2:	9418      	str	r4, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80048c4:	941b      	str	r4, [sp, #108]	; 0x6c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80048c6:	f7fd fb15 	bl	8001ef4 <HAL_TIMEx_ConfigBreakDeadTime>
	HAL_UART_Receive_IT(&huart1, (uint8_t *) &RxData, UART_BUF_SIZE);
 80048ca:	2201      	movs	r2, #1
 80048cc:	494b      	ldr	r1, [pc, #300]	; (80049fc <main+0x394>)
 80048ce:	0038      	movs	r0, r7
 80048d0:	f7fd fb54 	bl	8001f7c <HAL_UART_Receive_IT>
	send_uart("Begin 10 Chan ADC to Micro SD\n");
 80048d4:	484a      	ldr	r0, [pc, #296]	; (8004a00 <main+0x398>)
 80048d6:	f7ff fe05 	bl	80044e4 <send_uart>
	HAL_ADCEx_Calibration_Start(&hadc);
 80048da:	0030      	movs	r0, r6
 80048dc:	f7fc f8a4 	bl	8000a28 <HAL_ADCEx_Calibration_Start>
	HAL_TIM_Base_Start_IT(&htim1);
 80048e0:	0028      	movs	r0, r5
 80048e2:	f7fd f92d 	bl	8001b40 <HAL_TIM_Base_Start_IT>
				adc_flag = 1;
 80048e6:	2301      	movs	r3, #1
 80048e8:	9301      	str	r3, [sp, #4]
		switch (cur_state) {
 80048ea:	4d46      	ldr	r5, [pc, #280]	; (8004a04 <main+0x39c>)
 80048ec:	782b      	ldrb	r3, [r5, #0]
 80048ee:	2b07      	cmp	r3, #7
 80048f0:	d8fd      	bhi.n	80048ee <main+0x286>
 80048f2:	0018      	movs	r0, r3
 80048f4:	f7fb fc10 	bl	8000118 <__gnu_thumb1_case_sqi>
 80048f8:	1dfb0b04 	.word	0x1dfb0b04
 80048fc:	500f201a 	.word	0x500f201a
			blink(1, LD4_BLUE_LED_GPIO_Port, LD4_BLUE_LED_Pin);
 8004900:	2280      	movs	r2, #128	; 0x80
 8004902:	0052      	lsls	r2, r2, #1
			blink(1, LD3_GREEN_LED_GPIO_Port, LD3_GREEN_LED_Pin);
 8004904:	4932      	ldr	r1, [pc, #200]	; (80049d0 <main+0x368>)
 8004906:	9801      	ldr	r0, [sp, #4]
 8004908:	f7ff fe9c 	bl	8004644 <blink>
			break;
 800490c:	e7ed      	b.n	80048ea <main+0x282>
			send_uart("s\nd\nv\nf\n");
 800490e:	483e      	ldr	r0, [pc, #248]	; (8004a08 <main+0x3a0>)
					send_uart(str);
 8004910:	f7ff fde8 	bl	80044e4 <send_uart>
 8004914:	e7e9      	b.n	80048ea <main+0x282>
			mount_sd();
 8004916:	f7ff fdf3 	bl	8004500 <mount_sd>
			create_file();
 800491a:	f7ff fe0b 	bl	8004534 <create_file>
			fresult = f_open(&fil, name, FA_OPEN_ALWAYS | FA_WRITE); // Open the file with write access
 800491e:	2212      	movs	r2, #18
 8004920:	493a      	ldr	r1, [pc, #232]	; (8004a0c <main+0x3a4>)
 8004922:	483b      	ldr	r0, [pc, #236]	; (8004a10 <main+0x3a8>)
 8004924:	f7ff f928 	bl	8003b78 <f_open>
 8004928:	4b3a      	ldr	r3, [pc, #232]	; (8004a14 <main+0x3ac>)
 800492a:	7018      	strb	r0, [r3, #0]
			cur_state = LOADED;
 800492c:	2303      	movs	r3, #3
			cur_state = IDLE;
 800492e:	702b      	strb	r3, [r5, #0]
			break;
 8004930:	e7db      	b.n	80048ea <main+0x282>
			blink(1, LD3_GREEN_LED_GPIO_Port, LD3_GREEN_LED_Pin);
 8004932:	2280      	movs	r2, #128	; 0x80
 8004934:	0092      	lsls	r2, r2, #2
 8004936:	e7e5      	b.n	8004904 <main+0x29c>
			if (adc_flag == 0) {
 8004938:	4d37      	ldr	r5, [pc, #220]	; (8004a18 <main+0x3b0>)
 800493a:	682c      	ldr	r4, [r5, #0]
 800493c:	2c00      	cmp	r4, #0
 800493e:	d109      	bne.n	8004954 <main+0x2ec>
				HAL_ADC_Start_DMA(&hadc, (uint32_t*) &adc_buf,
 8004940:	220a      	movs	r2, #10
 8004942:	4936      	ldr	r1, [pc, #216]	; (8004a1c <main+0x3b4>)
 8004944:	0030      	movs	r0, r6
 8004946:	f7fb ff21 	bl	800078c <HAL_ADC_Start_DMA>
				line_count = 0;
 800494a:	4b35      	ldr	r3, [pc, #212]	; (8004a20 <main+0x3b8>)
 800494c:	601c      	str	r4, [r3, #0]
				adc_flag = 1;
 800494e:	9b01      	ldr	r3, [sp, #4]
 8004950:	602b      	str	r3, [r5, #0]
 8004952:	e7ca      	b.n	80048ea <main+0x282>
			} else if (adc_buf_ready) {
 8004954:	4a33      	ldr	r2, [pc, #204]	; (8004a24 <main+0x3bc>)
 8004956:	6813      	ldr	r3, [r2, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d0c6      	beq.n	80048ea <main+0x282>
				adc_buf_ready = 0;
 800495c:	2300      	movs	r3, #0
				fresult = f_write(&fil, adc_print_buf, ADC_PRINT_BUF_SIZE,
 800495e:	4932      	ldr	r1, [pc, #200]	; (8004a28 <main+0x3c0>)
				adc_buf_ready = 0;
 8004960:	6013      	str	r3, [r2, #0]
				int temp = 0;
 8004962:	9314      	str	r3, [sp, #80]	; 0x50
				fresult = f_write(&fil, adc_print_buf, ADC_PRINT_BUF_SIZE,
 8004964:	223c      	movs	r2, #60	; 0x3c
 8004966:	ab14      	add	r3, sp, #80	; 0x50
 8004968:	4829      	ldr	r0, [pc, #164]	; (8004a10 <main+0x3a8>)
 800496a:	f7ff fa21 	bl	8003db0 <f_write>
 800496e:	4b29      	ldr	r3, [pc, #164]	; (8004a14 <main+0x3ac>)
 8004970:	0005      	movs	r5, r0
 8004972:	7018      	strb	r0, [r3, #0]
				line_count += temp / (ADC_PRINT_BUF_SIZE);
 8004974:	213c      	movs	r1, #60	; 0x3c
 8004976:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004978:	f7fb fc6c 	bl	8000254 <__divsi3>
 800497c:	4c28      	ldr	r4, [pc, #160]	; (8004a20 <main+0x3b8>)
 800497e:	6827      	ldr	r7, [r4, #0]
 8004980:	19c7      	adds	r7, r0, r7
 8004982:	6027      	str	r7, [r4, #0]
				if (fresult != FR_OK) {
 8004984:	2d00      	cmp	r5, #0
 8004986:	d0b0      	beq.n	80048ea <main+0x282>
					sprintf(str, "main f_printf err: %d\n", fresult);
 8004988:	4c28      	ldr	r4, [pc, #160]	; (8004a2c <main+0x3c4>)
 800498a:	002a      	movs	r2, r5
 800498c:	4928      	ldr	r1, [pc, #160]	; (8004a30 <main+0x3c8>)
 800498e:	0020      	movs	r0, r4
 8004990:	f000 fdfc 	bl	800558c <siprintf>
					send_uart(str);
 8004994:	0020      	movs	r0, r4
 8004996:	e7bb      	b.n	8004910 <main+0x2a8>
			HAL_ADC_Stop_DMA(&hadc);
 8004998:	0030      	movs	r0, r6
 800499a:	f7fb ff41 	bl	8000820 <HAL_ADC_Stop_DMA>
			adc_flag = 0;
 800499e:	2200      	movs	r2, #0
 80049a0:	4b1d      	ldr	r3, [pc, #116]	; (8004a18 <main+0x3b0>)
			fresult = f_close(&fil);
 80049a2:	481b      	ldr	r0, [pc, #108]	; (8004a10 <main+0x3a8>)
			adc_flag = 0;
 80049a4:	601a      	str	r2, [r3, #0]
			fresult = f_close(&fil);
 80049a6:	f7ff fb97 	bl	80040d8 <f_close>
 80049aa:	4b1a      	ldr	r3, [pc, #104]	; (8004a14 <main+0x3ac>)
 80049ac:	1e02      	subs	r2, r0, #0
 80049ae:	7018      	strb	r0, [r3, #0]
			if (fresult != FR_OK) {
 80049b0:	d003      	beq.n	80049ba <main+0x352>
				sprintf(str, "main f_printf err: %d\n", fresult);
 80049b2:	491f      	ldr	r1, [pc, #124]	; (8004a30 <main+0x3c8>)
 80049b4:	481d      	ldr	r0, [pc, #116]	; (8004a2c <main+0x3c4>)
 80049b6:	f000 fde9 	bl	800558c <siprintf>
			send_uart("Data Collection Halted\n\n");
 80049ba:	481e      	ldr	r0, [pc, #120]	; (8004a34 <main+0x3cc>)
 80049bc:	f7ff fd92 	bl	80044e4 <send_uart>
			unmount_sd();
 80049c0:	f7ff fe0e 	bl	80045e0 <unmount_sd>
			cur_state = IDLE;
 80049c4:	2300      	movs	r3, #0
 80049c6:	e7b2      	b.n	800492e <main+0x2c6>
 80049c8:	40021000 	.word	0x40021000
 80049cc:	00000307 	.word	0x00000307
 80049d0:	48000800 	.word	0x48000800
 80049d4:	48000400 	.word	0x48000400
 80049d8:	20000ae8 	.word	0x20000ae8
 80049dc:	40013000 	.word	0x40013000
 80049e0:	200009a4 	.word	0x200009a4
 80049e4:	40013800 	.word	0x40013800
 80049e8:	20000bc8 	.word	0x20000bc8
 80049ec:	40012400 	.word	0x40012400
 80049f0:	20000a9c 	.word	0x20000a9c
 80049f4:	40012c00 	.word	0x40012c00
 80049f8:	00000f9f 	.word	0x00000f9f
 80049fc:	20000b4c 	.word	0x20000b4c
 8004a00:	080063d4 	.word	0x080063d4
 8004a04:	200002dc 	.word	0x200002dc
 8004a08:	080063f3 	.word	0x080063f3
 8004a0c:	20000c08 	.word	0x20000c08
 8004a10:	20000c14 	.word	0x20000c14
 8004a14:	20000ae4 	.word	0x20000ae4
 8004a18:	200002d4 	.word	0x200002d4
 8004a1c:	20000b4e 	.word	0x20000b4e
 8004a20:	200002e0 	.word	0x200002e0
 8004a24:	200002d0 	.word	0x200002d0
 8004a28:	20000a24 	.word	0x20000a24
 8004a2c:	20000b62 	.word	0x20000b62
 8004a30:	080063fc 	.word	0x080063fc
 8004a34:	08006413 	.word	0x08006413

08004a38 <HAL_ADC_ConvCpltCallback>:
	/* Toggle LED1 */
	bp++;
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
	numConversions++;
 8004a38:	4a38      	ldr	r2, [pc, #224]	; (8004b1c <HAL_ADC_ConvCpltCallback+0xe4>)
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8004a3a:	b570      	push	{r4, r5, r6, lr}
	numConversions++;
 8004a3c:	6813      	ldr	r3, [r2, #0]
	switch (muxState) {
 8004a3e:	4c38      	ldr	r4, [pc, #224]	; (8004b20 <HAL_ADC_ConvCpltCallback+0xe8>)
	numConversions++;
 8004a40:	3301      	adds	r3, #1
 8004a42:	6013      	str	r3, [r2, #0]
	switch (muxState) {
 8004a44:	6820      	ldr	r0, [r4, #0]
 8004a46:	2807      	cmp	r0, #7
 8004a48:	d811      	bhi.n	8004a6e <HAL_ADC_ConvCpltCallback+0x36>
 8004a4a:	f7fb fb6f 	bl	800012c <__gnu_thumb1_case_uqi>
 8004a4e:	1004      	.short	0x1004
 8004a50:	103a2e22 	.word	0x103a2e22
 8004a54:	5246      	.short	0x5246
	case 0:
		HAL_GPIO_WritePin(SEL_A_GPIO_Port, SEL_A_Pin, GPIO_PIN_RESET);
 8004a56:	2200      	movs	r2, #0
 8004a58:	2101      	movs	r1, #1
 8004a5a:	4832      	ldr	r0, [pc, #200]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004a5c:	f7fc fa3a 	bl	8000ed4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL_B_GPIO_Port, SEL_B_Pin, GPIO_PIN_RESET);
 8004a60:	2200      	movs	r2, #0
 8004a62:	2102      	movs	r1, #2
 8004a64:	482f      	ldr	r0, [pc, #188]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004a66:	f7fc fa35 	bl	8000ed4 <HAL_GPIO_WritePin>
		muxState = 2;
 8004a6a:	2302      	movs	r3, #2
		muxState = 7;
		break;
	case 7: //currently implemented as synonym for case 3
		HAL_GPIO_WritePin(SEL_A_GPIO_Port, SEL_A_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(SEL_B_GPIO_Port, SEL_B_Pin, GPIO_PIN_SET);
		muxState = 0;
 8004a6c:	6023      	str	r3, [r4, #0]
		break;
	}

	int i;
	for (i = adc_print_buf_ofset; i < adc_print_buf_ofset + ADC_NUM_CHANNELS;
 8004a6e:	4b2e      	ldr	r3, [pc, #184]	; (8004b28 <HAL_ADC_ConvCpltCallback+0xf0>)
			i++) {
		adc_print_buf[i] = adc_buf[i - adc_print_buf_ofset]; // store the values in adc[]
 8004a70:	482e      	ldr	r0, [pc, #184]	; (8004b2c <HAL_ADC_ConvCpltCallback+0xf4>)
	for (i = adc_print_buf_ofset; i < adc_print_buf_ofset + ADC_NUM_CHANNELS;
 8004a72:	681a      	ldr	r2, [r3, #0]
		adc_print_buf[i] = adc_buf[i - adc_print_buf_ofset]; // store the values in adc[]
 8004a74:	4c2e      	ldr	r4, [pc, #184]	; (8004b30 <HAL_ADC_ConvCpltCallback+0xf8>)
	for (i = adc_print_buf_ofset; i < adc_print_buf_ofset + ADC_NUM_CHANNELS;
 8004a76:	6819      	ldr	r1, [r3, #0]
 8004a78:	3109      	adds	r1, #9
 8004a7a:	428a      	cmp	r2, r1
 8004a7c:	dd45      	ble.n	8004b0a <HAL_ADC_ConvCpltCallback+0xd2>
	}
	adc_print_buf_ofset = i;
 8004a7e:	601a      	str	r2, [r3, #0]

	if (adc_print_buf_ofset > ADC_PRINT_BUF_SIZE) {
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	2a3c      	cmp	r2, #60	; 0x3c
 8004a84:	dd04      	ble.n	8004a90 <HAL_ADC_ConvCpltCallback+0x58>
		adc_print_buf_ofset = 0;
 8004a86:	2200      	movs	r2, #0
 8004a88:	601a      	str	r2, [r3, #0]
		adc_buf_ready = 1;
 8004a8a:	4b2a      	ldr	r3, [pc, #168]	; (8004b34 <HAL_ADC_ConvCpltCallback+0xfc>)
 8004a8c:	3201      	adds	r2, #1
 8004a8e:	601a      	str	r2, [r3, #0]
	}
}
 8004a90:	bd70      	pop	{r4, r5, r6, pc}
		HAL_GPIO_WritePin(SEL_A_GPIO_Port, SEL_A_Pin, GPIO_PIN_SET);
 8004a92:	2201      	movs	r2, #1
 8004a94:	4823      	ldr	r0, [pc, #140]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004a96:	0011      	movs	r1, r2
 8004a98:	f7fc fa1c 	bl	8000ed4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL_B_GPIO_Port, SEL_B_Pin, GPIO_PIN_RESET);
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	2102      	movs	r1, #2
 8004aa0:	4820      	ldr	r0, [pc, #128]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004aa2:	f7fc fa17 	bl	8000ed4 <HAL_GPIO_WritePin>
		muxState = 3;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e7e0      	b.n	8004a6c <HAL_ADC_ConvCpltCallback+0x34>
		HAL_GPIO_WritePin(SEL_A_GPIO_Port, SEL_A_Pin, GPIO_PIN_SET);
 8004aaa:	2201      	movs	r2, #1
 8004aac:	481d      	ldr	r0, [pc, #116]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004aae:	0011      	movs	r1, r2
 8004ab0:	f7fc fa10 	bl	8000ed4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL_B_GPIO_Port, SEL_B_Pin, GPIO_PIN_SET);
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	2102      	movs	r1, #2
 8004ab8:	481a      	ldr	r0, [pc, #104]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004aba:	f7fc fa0b 	bl	8000ed4 <HAL_GPIO_WritePin>
		muxState = 4;
 8004abe:	2304      	movs	r3, #4
 8004ac0:	e7d4      	b.n	8004a6c <HAL_ADC_ConvCpltCallback+0x34>
		HAL_GPIO_WritePin(SEL_A_GPIO_Port, SEL_A_Pin, GPIO_PIN_RESET);
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	2101      	movs	r1, #1
 8004ac6:	4817      	ldr	r0, [pc, #92]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004ac8:	f7fc fa04 	bl	8000ed4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL_B_GPIO_Port, SEL_B_Pin, GPIO_PIN_RESET);
 8004acc:	2200      	movs	r2, #0
 8004ace:	2102      	movs	r1, #2
 8004ad0:	4814      	ldr	r0, [pc, #80]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004ad2:	f7fc f9ff 	bl	8000ed4 <HAL_GPIO_WritePin>
		muxState = 6;
 8004ad6:	2306      	movs	r3, #6
 8004ad8:	e7c8      	b.n	8004a6c <HAL_ADC_ConvCpltCallback+0x34>
		HAL_GPIO_WritePin(SEL_A_GPIO_Port, SEL_A_Pin, GPIO_PIN_SET);
 8004ada:	2201      	movs	r2, #1
 8004adc:	4811      	ldr	r0, [pc, #68]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004ade:	0011      	movs	r1, r2
 8004ae0:	f7fc f9f8 	bl	8000ed4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL_B_GPIO_Port, SEL_B_Pin, GPIO_PIN_RESET);
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	2102      	movs	r1, #2
 8004ae8:	480e      	ldr	r0, [pc, #56]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004aea:	f7fc f9f3 	bl	8000ed4 <HAL_GPIO_WritePin>
		muxState = 7;
 8004aee:	2307      	movs	r3, #7
 8004af0:	e7bc      	b.n	8004a6c <HAL_ADC_ConvCpltCallback+0x34>
		HAL_GPIO_WritePin(SEL_A_GPIO_Port, SEL_A_Pin, GPIO_PIN_SET);
 8004af2:	2201      	movs	r2, #1
 8004af4:	480b      	ldr	r0, [pc, #44]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004af6:	0011      	movs	r1, r2
 8004af8:	f7fc f9ec 	bl	8000ed4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEL_B_GPIO_Port, SEL_B_Pin, GPIO_PIN_SET);
 8004afc:	2201      	movs	r2, #1
 8004afe:	2102      	movs	r1, #2
 8004b00:	4808      	ldr	r0, [pc, #32]	; (8004b24 <HAL_ADC_ConvCpltCallback+0xec>)
 8004b02:	f7fc f9e7 	bl	8000ed4 <HAL_GPIO_WritePin>
		muxState = 0;
 8004b06:	2300      	movs	r3, #0
 8004b08:	e7b0      	b.n	8004a6c <HAL_ADC_ConvCpltCallback+0x34>
		adc_print_buf[i] = adc_buf[i - adc_print_buf_ofset]; // store the values in adc[]
 8004b0a:	6819      	ldr	r1, [r3, #0]
 8004b0c:	0055      	lsls	r5, r2, #1
 8004b0e:	1a51      	subs	r1, r2, r1
 8004b10:	0049      	lsls	r1, r1, #1
 8004b12:	5a09      	ldrh	r1, [r1, r0]
			i++) {
 8004b14:	3201      	adds	r2, #1
		adc_print_buf[i] = adc_buf[i - adc_print_buf_ofset]; // store the values in adc[]
 8004b16:	b289      	uxth	r1, r1
 8004b18:	5329      	strh	r1, [r5, r4]
 8004b1a:	e7ac      	b.n	8004a76 <HAL_ADC_ConvCpltCallback+0x3e>
 8004b1c:	200002e8 	.word	0x200002e8
 8004b20:	200002e4 	.word	0x200002e4
 8004b24:	48000800 	.word	0x48000800
 8004b28:	200002d8 	.word	0x200002d8
 8004b2c:	20000b4e 	.word	0x20000b4e
 8004b30:	20000a24 	.word	0x20000a24
 8004b34:	200002d0 	.word	0x200002d0

08004b38 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *handle) {
	//echoback command for debugging
	HAL_UART_Transmit(&huart1, (uint8_t *) &RxData, UART_BUF_SIZE, 1000); // transmit in blocking mode
 8004b38:	23fa      	movs	r3, #250	; 0xfa
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *handle) {
 8004b3a:	b537      	push	{r0, r1, r2, r4, r5, lr}
	HAL_UART_Transmit(&huart1, (uint8_t *) &RxData, UART_BUF_SIZE, 1000); // transmit in blocking mode
 8004b3c:	4c1d      	ldr	r4, [pc, #116]	; (8004bb4 <HAL_UART_RxCpltCallback+0x7c>)
 8004b3e:	4d1e      	ldr	r5, [pc, #120]	; (8004bb8 <HAL_UART_RxCpltCallback+0x80>)
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	2201      	movs	r2, #1
 8004b44:	0021      	movs	r1, r4
 8004b46:	0028      	movs	r0, r5
 8004b48:	f7fd fce0 	bl	800250c <HAL_UART_Transmit>
	send_uart("\n");
 8004b4c:	481b      	ldr	r0, [pc, #108]	; (8004bbc <HAL_UART_RxCpltCallback+0x84>)
 8004b4e:	f7ff fcc9 	bl	80044e4 <send_uart>
	HAL_UART_Receive_IT(&huart1, (uint8_t *) &RxData, UART_BUF_SIZE); //restart listening for interrupt
 8004b52:	2201      	movs	r2, #1
 8004b54:	0021      	movs	r1, r4
 8004b56:	0028      	movs	r0, r5
 8004b58:	f7fd fa10 	bl	8001f7c <HAL_UART_Receive_IT>

	int valid_cmd = 0;

	switch (cur_state) {
 8004b5c:	4b18      	ldr	r3, [pc, #96]	; (8004bc0 <HAL_UART_RxCpltCallback+0x88>)
 8004b5e:	781a      	ldrb	r2, [r3, #0]
 8004b60:	2a03      	cmp	r2, #3
 8004b62:	d00e      	beq.n	8004b82 <HAL_UART_RxCpltCallback+0x4a>
 8004b64:	2a05      	cmp	r2, #5
 8004b66:	d015      	beq.n	8004b94 <HAL_UART_RxCpltCallback+0x5c>
 8004b68:	2a00      	cmp	r2, #0
 8004b6a:	d118      	bne.n	8004b9e <HAL_UART_RxCpltCallback+0x66>
	case IDLE:
		if (RxData[0] == CMD_CREATE_DEFAULT) {
 8004b6c:	7822      	ldrb	r2, [r4, #0]
 8004b6e:	2a64      	cmp	r2, #100	; 0x64
 8004b70:	d102      	bne.n	8004b78 <HAL_UART_RxCpltCallback+0x40>
			valid_cmd = 1;
			cur_state = CREATING_FILE;
 8004b72:	3a5e      	subs	r2, #94	; 0x5e
		}
		break;
	case RUNNING:
		if (RxData[0] == CMD_HALT) {
			valid_cmd = 1;
			cur_state = CLOSING_FILE;
 8004b74:	701a      	strb	r2, [r3, #0]
	{
		char c_buff = ACK_INVALID;
		HAL_UART_Transmit(&huart1, &c_buff, 1, 1000); // transmit in blocking mode

	}
	}
 8004b76:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
		} else if (RxData[1] == CMD_HELP) {
 8004b78:	7862      	ldrb	r2, [r4, #1]
 8004b7a:	2a68      	cmp	r2, #104	; 0x68
 8004b7c:	d10f      	bne.n	8004b9e <HAL_UART_RxCpltCallback+0x66>
			cur_state = HELPING;
 8004b7e:	3a67      	subs	r2, #103	; 0x67
 8004b80:	e7f8      	b.n	8004b74 <HAL_UART_RxCpltCallback+0x3c>
		if (RxData[0] == CMD_START) {
 8004b82:	7822      	ldrb	r2, [r4, #0]
 8004b84:	2a73      	cmp	r2, #115	; 0x73
 8004b86:	d101      	bne.n	8004b8c <HAL_UART_RxCpltCallback+0x54>
			cur_state = RUNNING;
 8004b88:	3a6e      	subs	r2, #110	; 0x6e
 8004b8a:	e7f3      	b.n	8004b74 <HAL_UART_RxCpltCallback+0x3c>
		} else if (RxData[0] == CMD_VIEW) {
 8004b8c:	2a76      	cmp	r2, #118	; 0x76
 8004b8e:	d106      	bne.n	8004b9e <HAL_UART_RxCpltCallback+0x66>
			cur_state = VIEWING;
 8004b90:	3a72      	subs	r2, #114	; 0x72
 8004b92:	e7ef      	b.n	8004b74 <HAL_UART_RxCpltCallback+0x3c>
		if (RxData[0] == CMD_HALT) {
 8004b94:	7822      	ldrb	r2, [r4, #0]
 8004b96:	2a66      	cmp	r2, #102	; 0x66
 8004b98:	d101      	bne.n	8004b9e <HAL_UART_RxCpltCallback+0x66>
			cur_state = CLOSING_FILE;
 8004b9a:	3a5f      	subs	r2, #95	; 0x5f
 8004b9c:	e7ea      	b.n	8004b74 <HAL_UART_RxCpltCallback+0x3c>
		char c_buff = ACK_INVALID;
 8004b9e:	466b      	mov	r3, sp
 8004ba0:	1dd9      	adds	r1, r3, #7
 8004ba2:	2365      	movs	r3, #101	; 0x65
 8004ba4:	700b      	strb	r3, [r1, #0]
		HAL_UART_Transmit(&huart1, &c_buff, 1, 1000); // transmit in blocking mode
 8004ba6:	23fa      	movs	r3, #250	; 0xfa
 8004ba8:	2201      	movs	r2, #1
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	0028      	movs	r0, r5
 8004bae:	f7fd fcad 	bl	800250c <HAL_UART_Transmit>
 8004bb2:	e7e0      	b.n	8004b76 <HAL_UART_RxCpltCallback+0x3e>
 8004bb4:	20000b4c 	.word	0x20000b4c
 8004bb8:	200009a4 	.word	0x200009a4
 8004bbc:	0800642a 	.word	0x0800642a
 8004bc0:	200002dc 	.word	0x200002dc

08004bc4 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004bc4:	4770      	bx	lr
	...

08004bc8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bc8:	2001      	movs	r0, #1
 8004bca:	4b0a      	ldr	r3, [pc, #40]	; (8004bf4 <HAL_MspInit+0x2c>)
{
 8004bcc:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bce:	6999      	ldr	r1, [r3, #24]
 8004bd0:	4301      	orrs	r1, r0
 8004bd2:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004bd4:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bd6:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004bd8:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bda:	4002      	ands	r2, r0
 8004bdc:	9200      	str	r2, [sp, #0]
 8004bde:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004be0:	69da      	ldr	r2, [r3, #28]
 8004be2:	430a      	orrs	r2, r1
 8004be4:	61da      	str	r2, [r3, #28]
 8004be6:	69db      	ldr	r3, [r3, #28]
 8004be8:	400b      	ands	r3, r1
 8004bea:	9301      	str	r3, [sp, #4]
 8004bec:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004bee:	b002      	add	sp, #8
 8004bf0:	4770      	bx	lr
 8004bf2:	46c0      	nop			; (mov r8, r8)
 8004bf4:	40021000 	.word	0x40021000

08004bf8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004bf8:	b570      	push	{r4, r5, r6, lr}
 8004bfa:	0006      	movs	r6, r0
 8004bfc:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bfe:	2214      	movs	r2, #20
 8004c00:	2100      	movs	r1, #0
 8004c02:	a803      	add	r0, sp, #12
 8004c04:	f000 fcb9 	bl	800557a <memset>
  if(hadc->Instance==ADC1)
 8004c08:	4b25      	ldr	r3, [pc, #148]	; (8004ca0 <HAL_ADC_MspInit+0xa8>)
 8004c0a:	6832      	ldr	r2, [r6, #0]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d144      	bne.n	8004c9a <HAL_ADC_MspInit+0xa2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004c10:	2080      	movs	r0, #128	; 0x80
 8004c12:	4b24      	ldr	r3, [pc, #144]	; (8004ca4 <HAL_ADC_MspInit+0xac>)
 8004c14:	0080      	lsls	r0, r0, #2
 8004c16:	6999      	ldr	r1, [r3, #24]
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c18:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004c1a:	4301      	orrs	r1, r0
 8004c1c:	6199      	str	r1, [r3, #24]
 8004c1e:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c20:	2500      	movs	r5, #0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004c22:	4002      	ands	r2, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c24:	2080      	movs	r0, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004c26:	9200      	str	r2, [sp, #0]
 8004c28:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c2a:	6959      	ldr	r1, [r3, #20]
 8004c2c:	0280      	lsls	r0, r0, #10
 8004c2e:	4301      	orrs	r1, r0
 8004c30:	6159      	str	r1, [r3, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c32:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c34:	695a      	ldr	r2, [r3, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c36:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c38:	4002      	ands	r2, r0
 8004c3a:	9201      	str	r2, [sp, #4]
 8004c3c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c3e:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c40:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c42:	430a      	orrs	r2, r1
 8004c44:	615a      	str	r2, [r3, #20]
 8004c46:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c48:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c4a:	400b      	ands	r3, r1
 8004c4c:	9302      	str	r3, [sp, #8]
 8004c4e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004c50:	23ff      	movs	r3, #255	; 0xff
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c52:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004c54:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c56:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c58:	f7fc f888 	bl	8000d6c <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c5c:	4812      	ldr	r0, [pc, #72]	; (8004ca8 <HAL_ADC_MspInit+0xb0>)
 8004c5e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004c60:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c62:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c64:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c66:	f7fc f881 	bl	8000d6c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8004c6a:	4c10      	ldr	r4, [pc, #64]	; (8004cac <HAL_ADC_MspInit+0xb4>)
 8004c6c:	4b10      	ldr	r3, [pc, #64]	; (8004cb0 <HAL_ADC_MspInit+0xb8>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc.Init.Mode = DMA_CIRCULAR;
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8004c6e:	0020      	movs	r0, r4
    hdma_adc.Instance = DMA1_Channel1;
 8004c70:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8004c72:	2380      	movs	r3, #128	; 0x80
 8004c74:	60e3      	str	r3, [r4, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004c76:	18db      	adds	r3, r3, r3
 8004c78:	6123      	str	r3, [r4, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004c7a:	2380      	movs	r3, #128	; 0x80
 8004c7c:	00db      	lsls	r3, r3, #3
 8004c7e:	6163      	str	r3, [r4, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8004c80:	2320      	movs	r3, #32
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c82:	6065      	str	r5, [r4, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c84:	60a5      	str	r5, [r4, #8]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8004c86:	61a3      	str	r3, [r4, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8004c88:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8004c8a:	f7fb ff77 	bl	8000b7c <HAL_DMA_Init>
 8004c8e:	42a8      	cmp	r0, r5
 8004c90:	d001      	beq.n	8004c96 <HAL_ADC_MspInit+0x9e>
    {
      Error_Handler();
 8004c92:	f7ff ff97 	bl	8004bc4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8004c96:	6334      	str	r4, [r6, #48]	; 0x30
 8004c98:	6266      	str	r6, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004c9a:	b008      	add	sp, #32
 8004c9c:	bd70      	pop	{r4, r5, r6, pc}
 8004c9e:	46c0      	nop			; (mov r8, r8)
 8004ca0:	40012400 	.word	0x40012400
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	48000400 	.word	0x48000400
 8004cac:	20000b84 	.word	0x20000b84
 8004cb0:	40020008 	.word	0x40020008

08004cb4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004cb4:	b510      	push	{r4, lr}
 8004cb6:	0004      	movs	r4, r0
 8004cb8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cba:	2214      	movs	r2, #20
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	a803      	add	r0, sp, #12
 8004cc0:	f000 fc5b 	bl	800557a <memset>
  if(hspi->Instance==SPI1)
 8004cc4:	4b11      	ldr	r3, [pc, #68]	; (8004d0c <HAL_SPI_MspInit+0x58>)
 8004cc6:	6822      	ldr	r2, [r4, #0]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d11c      	bne.n	8004d06 <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004ccc:	2080      	movs	r0, #128	; 0x80
 8004cce:	4b10      	ldr	r3, [pc, #64]	; (8004d10 <HAL_SPI_MspInit+0x5c>)
 8004cd0:	0140      	lsls	r0, r0, #5
 8004cd2:	6999      	ldr	r1, [r3, #24]
 8004cd4:	4301      	orrs	r1, r0
 8004cd6:	6199      	str	r1, [r3, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cd8:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004cda:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cdc:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004cde:	4002      	ands	r2, r0
 8004ce0:	9201      	str	r2, [sp, #4]
 8004ce2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ce4:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ce6:	480b      	ldr	r0, [pc, #44]	; (8004d14 <HAL_SPI_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	615a      	str	r2, [r3, #20]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	400b      	ands	r3, r1
 8004cf0:	9302      	str	r3, [sp, #8]
 8004cf2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004cf4:	2338      	movs	r3, #56	; 0x38
 8004cf6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cf8:	3b36      	subs	r3, #54	; 0x36
 8004cfa:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cfc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cfe:	3301      	adds	r3, #1
 8004d00:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d02:	f7fc f833 	bl	8000d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004d06:	b008      	add	sp, #32
 8004d08:	bd10      	pop	{r4, pc}
 8004d0a:	46c0      	nop			; (mov r8, r8)
 8004d0c:	40013000 	.word	0x40013000
 8004d10:	40021000 	.word	0x40021000
 8004d14:	48000400 	.word	0x48000400

08004d18 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8004d18:	4b08      	ldr	r3, [pc, #32]	; (8004d3c <HAL_TIM_Base_MspInit+0x24>)
 8004d1a:	6802      	ldr	r2, [r0, #0]
{
 8004d1c:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d109      	bne.n	8004d36 <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004d22:	2080      	movs	r0, #128	; 0x80
 8004d24:	4a06      	ldr	r2, [pc, #24]	; (8004d40 <HAL_TIM_Base_MspInit+0x28>)
 8004d26:	0100      	lsls	r0, r0, #4
 8004d28:	6991      	ldr	r1, [r2, #24]
 8004d2a:	4301      	orrs	r1, r0
 8004d2c:	6191      	str	r1, [r2, #24]
 8004d2e:	6993      	ldr	r3, [r2, #24]
 8004d30:	4003      	ands	r3, r0
 8004d32:	9301      	str	r3, [sp, #4]
 8004d34:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004d36:	b002      	add	sp, #8
 8004d38:	4770      	bx	lr
 8004d3a:	46c0      	nop			; (mov r8, r8)
 8004d3c:	40012c00 	.word	0x40012c00
 8004d40:	40021000 	.word	0x40021000

08004d44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d44:	b510      	push	{r4, lr}
 8004d46:	0004      	movs	r4, r0
 8004d48:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d4a:	2214      	movs	r2, #20
 8004d4c:	2100      	movs	r1, #0
 8004d4e:	a803      	add	r0, sp, #12
 8004d50:	f000 fc13 	bl	800557a <memset>
  if(huart->Instance==USART1)
 8004d54:	4b17      	ldr	r3, [pc, #92]	; (8004db4 <HAL_UART_MspInit+0x70>)
 8004d56:	6822      	ldr	r2, [r4, #0]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d128      	bne.n	8004dae <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d5c:	2080      	movs	r0, #128	; 0x80
 8004d5e:	4b16      	ldr	r3, [pc, #88]	; (8004db8 <HAL_UART_MspInit+0x74>)
 8004d60:	01c0      	lsls	r0, r0, #7
 8004d62:	6999      	ldr	r1, [r3, #24]
 8004d64:	4301      	orrs	r1, r0
 8004d66:	6199      	str	r1, [r3, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d68:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d6a:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d6c:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d6e:	4002      	ands	r2, r0
 8004d70:	9201      	str	r2, [sp, #4]
 8004d72:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d74:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d76:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	615a      	str	r2, [r3, #20]
 8004d7c:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d7e:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d80:	400b      	ands	r3, r1
 8004d82:	9302      	str	r3, [sp, #8]
 8004d84:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004d86:	23c0      	movs	r3, #192	; 0xc0
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d90:	3301      	adds	r3, #1
 8004d92:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d94:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8004d96:	3b02      	subs	r3, #2
 8004d98:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d9a:	f7fb ffe7 	bl	8000d6c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004d9e:	2200      	movs	r2, #0
 8004da0:	201b      	movs	r0, #27
 8004da2:	0011      	movs	r1, r2
 8004da4:	f7fb fe94 	bl	8000ad0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004da8:	201b      	movs	r0, #27
 8004daa:	f7fb fec1 	bl	8000b30 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004dae:	b008      	add	sp, #32
 8004db0:	bd10      	pop	{r4, pc}
 8004db2:	46c0      	nop			; (mov r8, r8)
 8004db4:	40013800 	.word	0x40013800
 8004db8:	40021000 	.word	0x40021000

08004dbc <SDTimer_Handler>:
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
  if(Timer1 > 0)
 8004dbc:	4a08      	ldr	r2, [pc, #32]	; (8004de0 <SDTimer_Handler+0x24>)
 8004dbe:	7813      	ldrb	r3, [r2, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d003      	beq.n	8004dcc <SDTimer_Handler+0x10>
    Timer1--;
 8004dc4:	7813      	ldrb	r3, [r2, #0]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	7013      	strb	r3, [r2, #0]

  if(Timer2 > 0)
 8004dcc:	4a05      	ldr	r2, [pc, #20]	; (8004de4 <SDTimer_Handler+0x28>)
 8004dce:	7813      	ldrb	r3, [r2, #0]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d003      	beq.n	8004ddc <SDTimer_Handler+0x20>
    Timer2--;
 8004dd4:	7813      	ldrb	r3, [r2, #0]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	7013      	strb	r3, [r2, #0]
}
 8004ddc:	4770      	bx	lr
 8004dde:	46c0      	nop			; (mov r8, r8)
 8004de0:	20000e41 	.word	0x20000e41
 8004de4:	20000e40 	.word	0x20000e40

08004de8 <NMI_Handler>:
 8004de8:	4770      	bx	lr

08004dea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004dea:	e7fe      	b.n	8004dea <HardFault_Handler>

08004dec <SVC_Handler>:
 8004dec:	4770      	bx	lr

08004dee <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004dee:	4770      	bx	lr

08004df0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004df0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

	FatFsCnt++;
 8004df2:	4a07      	ldr	r2, [pc, #28]	; (8004e10 <SysTick_Handler+0x20>)
 8004df4:	7813      	ldrb	r3, [r2, #0]
 8004df6:	3301      	adds	r3, #1
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	7013      	strb	r3, [r2, #0]
    if(FatFsCnt >= 10)
 8004dfc:	7813      	ldrb	r3, [r2, #0]
 8004dfe:	2b09      	cmp	r3, #9
 8004e00:	d903      	bls.n	8004e0a <SysTick_Handler+0x1a>
    {
	  FatFsCnt = 0;
 8004e02:	2300      	movs	r3, #0
 8004e04:	7013      	strb	r3, [r2, #0]
	  SDTimer_Handler();
 8004e06:	f7ff ffd9 	bl	8004dbc <SDTimer_Handler>
    }


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e0a:	f7fb fb43 	bl	8000494 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e0e:	bd10      	pop	{r4, pc}
 8004e10:	200002ec 	.word	0x200002ec

08004e14 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004e14:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8004e16:	4802      	ldr	r0, [pc, #8]	; (8004e20 <DMA1_Channel1_IRQHandler+0xc>)
 8004e18:	f7fb ff5e 	bl	8000cd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004e1c:	bd10      	pop	{r4, pc}
 8004e1e:	46c0      	nop			; (mov r8, r8)
 8004e20:	20000b84 	.word	0x20000b84

08004e24 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004e24:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004e26:	4802      	ldr	r0, [pc, #8]	; (8004e30 <USART1_IRQHandler+0xc>)
 8004e28:	f7fd f964 	bl	80020f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004e2c:	bd10      	pop	{r4, pc}
 8004e2e:	46c0      	nop			; (mov r8, r8)
 8004e30:	200009a4 	.word	0x200009a4

08004e34 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004e34:	4b0a      	ldr	r3, [pc, #40]	; (8004e60 <_sbrk+0x2c>)
{
 8004e36:	b510      	push	{r4, lr}
	if (heap_end == 0)
 8004e38:	6819      	ldr	r1, [r3, #0]
{
 8004e3a:	0002      	movs	r2, r0
	if (heap_end == 0)
 8004e3c:	2900      	cmp	r1, #0
 8004e3e:	d101      	bne.n	8004e44 <_sbrk+0x10>
		heap_end = &end;
 8004e40:	4908      	ldr	r1, [pc, #32]	; (8004e64 <_sbrk+0x30>)
 8004e42:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8004e44:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8004e46:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8004e48:	1882      	adds	r2, r0, r2
 8004e4a:	428a      	cmp	r2, r1
 8004e4c:	d906      	bls.n	8004e5c <_sbrk+0x28>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8004e4e:	f000 fb61 	bl	8005514 <__errno>
 8004e52:	230c      	movs	r3, #12
 8004e54:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004e56:	2001      	movs	r0, #1
 8004e58:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8004e5a:	bd10      	pop	{r4, pc}
	heap_end += incr;
 8004e5c:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8004e5e:	e7fc      	b.n	8004e5a <_sbrk+0x26>
 8004e60:	200002f0 	.word	0x200002f0
 8004e64:	20000e50 	.word	0x20000e50

08004e68 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004e68:	4770      	bx	lr

08004e6a <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004e6a:	b510      	push	{r4, lr}
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8004e6c:	f000 f90c 	bl	8005088 <USER_SPI_initialize>
  /* USER CODE END INIT */
}
 8004e70:	bd10      	pop	{r4, pc}

08004e72 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004e72:	b510      	push	{r4, lr}
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8004e74:	f000 f99c 	bl	80051b0 <USER_SPI_status>
  /* USER CODE END STATUS */
}
 8004e78:	bd10      	pop	{r4, pc}

08004e7a <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004e7a:	b510      	push	{r4, lr}
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8004e7c:	f000 f9a2 	bl	80051c4 <USER_SPI_read>
  /* USER CODE END READ */
}
 8004e80:	bd10      	pop	{r4, pc}

08004e82 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004e82:	b510      	push	{r4, lr}
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8004e84:	f000 f9e2 	bl	800524c <USER_SPI_write>
  /* USER CODE END WRITE */
}
 8004e88:	bd10      	pop	{r4, pc}

08004e8a <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004e8a:	b510      	push	{r4, lr}
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8004e8c:	f000 fa30 	bl	80052f0 <USER_SPI_ioctl>
  /* USER CODE END IOCTL */
}
 8004e90:	bd10      	pop	{r4, pc}
	...

08004e94 <xchg_spi>:
/* SPI controls (Platform dependent)                                     */
/*-----------------------------------------------------------------------*/

/* Exchange a byte */
static BYTE xchg_spi(BYTE dat /* Data to send */
) {
 8004e94:	b510      	push	{r4, lr}
 8004e96:	210f      	movs	r1, #15
	BYTE rxDat;
	HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004e98:	2417      	movs	r4, #23
 8004e9a:	2332      	movs	r3, #50	; 0x32
) {
 8004e9c:	b086      	sub	sp, #24
 8004e9e:	4469      	add	r1, sp
	HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004ea0:	446c      	add	r4, sp
) {
 8004ea2:	7008      	strb	r0, [r1, #0]
	HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004ea4:	0022      	movs	r2, r4
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	4803      	ldr	r0, [pc, #12]	; (8004eb8 <xchg_spi+0x24>)
 8004eaa:	3b31      	subs	r3, #49	; 0x31
 8004eac:	f7fc fc54 	bl	8001758 <HAL_SPI_TransmitReceive>
	return rxDat;
 8004eb0:	7820      	ldrb	r0, [r4, #0]
}
 8004eb2:	b006      	add	sp, #24
 8004eb4:	bd10      	pop	{r4, pc}
 8004eb6:	46c0      	nop			; (mov r8, r8)
 8004eb8:	20000ae8 	.word	0x20000ae8

08004ebc <wait_ready>:
/*-----------------------------------------------------------------------*/

static
int wait_ready( /* 1:Ready, 0:Timeout */
UINT wt /* Timeout [ms] */
) {
 8004ebc:	b570      	push	{r4, r5, r6, lr}
 8004ebe:	0005      	movs	r5, r0
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004ec0:	f7fb faf4 	bl	80004ac <HAL_GetTick>
 8004ec4:	0006      	movs	r6, r0
	waitSpiTimerTickDelay = (uint32_t) wt;
	do {
		d = xchg_spi(0xFF);
 8004ec6:	20ff      	movs	r0, #255	; 0xff
 8004ec8:	f7ff ffe4 	bl	8004e94 <xchg_spi>
 8004ecc:	0004      	movs	r4, r0
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF
			&& ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay)); /* Wait for card goes ready or timeout */
 8004ece:	28ff      	cmp	r0, #255	; 0xff
 8004ed0:	d004      	beq.n	8004edc <wait_ready+0x20>
 8004ed2:	f7fb faeb 	bl	80004ac <HAL_GetTick>
 8004ed6:	1b80      	subs	r0, r0, r6
 8004ed8:	4285      	cmp	r5, r0
 8004eda:	d8f4      	bhi.n	8004ec6 <wait_ready+0xa>

	return (d == 0xFF) ? 1 : 0;
 8004edc:	3cff      	subs	r4, #255	; 0xff
 8004ede:	4260      	negs	r0, r4
 8004ee0:	4160      	adcs	r0, r4
}
 8004ee2:	bd70      	pop	{r4, r5, r6, pc}

08004ee4 <despiselect>:
/*-----------------------------------------------------------------------*/
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect(void) {
 8004ee4:	b510      	push	{r4, lr}
	CS_HIGH()
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	2140      	movs	r1, #64	; 0x40
 8004eea:	4803      	ldr	r0, [pc, #12]	; (8004ef8 <despiselect+0x14>)
 8004eec:	f7fb fff2 	bl	8000ed4 <HAL_GPIO_WritePin>
	; /* Set CS# high */
	xchg_spi(0xFF); /* Dummy clock (force DO hi-z for multiple slave SPI) */
 8004ef0:	20ff      	movs	r0, #255	; 0xff
 8004ef2:	f7ff ffcf 	bl	8004e94 <xchg_spi>

}
 8004ef6:	bd10      	pop	{r4, pc}
 8004ef8:	48000400 	.word	0x48000400

08004efc <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect(void) /* 1:OK, 0:Timeout */
{
 8004efc:	b510      	push	{r4, lr}
	CS_LOW()
 8004efe:	2200      	movs	r2, #0
 8004f00:	2140      	movs	r1, #64	; 0x40
 8004f02:	4809      	ldr	r0, [pc, #36]	; (8004f28 <spiselect+0x2c>)
 8004f04:	f7fb ffe6 	bl	8000ed4 <HAL_GPIO_WritePin>
	; /* Set CS# low */
	xchg_spi(0xFF); /* Dummy clock (force DO enabled) */
 8004f08:	20ff      	movs	r0, #255	; 0xff
 8004f0a:	f7ff ffc3 	bl	8004e94 <xchg_spi>
	if (wait_ready(500))
 8004f0e:	20fa      	movs	r0, #250	; 0xfa
 8004f10:	0040      	lsls	r0, r0, #1
 8004f12:	f7ff ffd3 	bl	8004ebc <wait_ready>
 8004f16:	1e04      	subs	r4, r0, #0
 8004f18:	d103      	bne.n	8004f22 <spiselect+0x26>
		return 1; /* Wait for card ready */

	despiselect();
 8004f1a:	f7ff ffe3 	bl	8004ee4 <despiselect>
	return 0; /* Timeout */
}
 8004f1e:	0020      	movs	r0, r4
 8004f20:	bd10      	pop	{r4, pc}
		return 1; /* Wait for card ready */
 8004f22:	2401      	movs	r4, #1
 8004f24:	e7fb      	b.n	8004f1e <spiselect+0x22>
 8004f26:	46c0      	nop			; (mov r8, r8)
 8004f28:	48000400 	.word	0x48000400

08004f2c <send_cmd>:
BYTE cmd, /* Command index */
DWORD arg /* Argument */
) {
	BYTE n, res;

	if (cmd & 0x80) { /* Send a CMD55 prior to ACMD<n> */
 8004f2c:	b243      	sxtb	r3, r0
) {
 8004f2e:	b570      	push	{r4, r5, r6, lr}
 8004f30:	0004      	movs	r4, r0
 8004f32:	000d      	movs	r5, r1
	if (cmd & 0x80) { /* Send a CMD55 prior to ACMD<n> */
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	da07      	bge.n	8004f48 <send_cmd+0x1c>
		cmd &= 0x7F;
		res = send_cmd(CMD55, 0);
 8004f38:	2100      	movs	r1, #0
 8004f3a:	2037      	movs	r0, #55	; 0x37
 8004f3c:	f7ff fff6 	bl	8004f2c <send_cmd>
		if (res > 1)
 8004f40:	2801      	cmp	r0, #1
 8004f42:	d836      	bhi.n	8004fb2 <send_cmd+0x86>
		cmd &= 0x7F;
 8004f44:	237f      	movs	r3, #127	; 0x7f
 8004f46:	401c      	ands	r4, r3
			return res;
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8004f48:	2c0c      	cmp	r4, #12
 8004f4a:	d12a      	bne.n	8004fa2 <send_cmd+0x76>
		if (!spiselect())
			return 0xFF;
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd); /* Start + command index */
 8004f4c:	2040      	movs	r0, #64	; 0x40
 8004f4e:	4320      	orrs	r0, r4
 8004f50:	f7ff ffa0 	bl	8004e94 <xchg_spi>
	xchg_spi((BYTE) (arg >> 24)); /* Argument[31..24] */
 8004f54:	0e28      	lsrs	r0, r5, #24
 8004f56:	f7ff ff9d 	bl	8004e94 <xchg_spi>
	xchg_spi((BYTE) (arg >> 16)); /* Argument[23..16] */
 8004f5a:	0c28      	lsrs	r0, r5, #16
 8004f5c:	b2c0      	uxtb	r0, r0
 8004f5e:	f7ff ff99 	bl	8004e94 <xchg_spi>
	xchg_spi((BYTE) (arg >> 8)); /* Argument[15..8] */
 8004f62:	0a28      	lsrs	r0, r5, #8
 8004f64:	b2c0      	uxtb	r0, r0
 8004f66:	f7ff ff95 	bl	8004e94 <xchg_spi>
	xchg_spi((BYTE) arg); /* Argument[7..0] */
 8004f6a:	b2e8      	uxtb	r0, r5
 8004f6c:	f7ff ff92 	bl	8004e94 <xchg_spi>
	n = 0x01; /* Dummy CRC + Stop */
	if (cmd == CMD0)
		n = 0x95; /* Valid CRC for CMD0(0) */
 8004f70:	2095      	movs	r0, #149	; 0x95
	if (cmd == CMD0)
 8004f72:	2c00      	cmp	r4, #0
 8004f74:	d003      	beq.n	8004f7e <send_cmd+0x52>
	n = 0x01; /* Dummy CRC + Stop */
 8004f76:	2001      	movs	r0, #1
	if (cmd == CMD8)
 8004f78:	2c08      	cmp	r4, #8
 8004f7a:	d100      	bne.n	8004f7e <send_cmd+0x52>
		n = 0x87; /* Valid CRC for CMD8(0x1AA) */
 8004f7c:	3086      	adds	r0, #134	; 0x86
	xchg_spi(n);
 8004f7e:	f7ff ff89 	bl	8004e94 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12)
 8004f82:	2c0c      	cmp	r4, #12
 8004f84:	d102      	bne.n	8004f8c <send_cmd+0x60>
		xchg_spi(0xFF); /* Diacard following one byte when CMD12 */
 8004f86:	20ff      	movs	r0, #255	; 0xff
 8004f88:	f7ff ff84 	bl	8004e94 <xchg_spi>
	n = 0x01; /* Dummy CRC + Stop */
 8004f8c:	240a      	movs	r4, #10
	n = 10; /* Wait for response (10 bytes max) */
	do {
		res = xchg_spi(0xFF);
 8004f8e:	20ff      	movs	r0, #255	; 0xff
 8004f90:	f7ff ff80 	bl	8004e94 <xchg_spi>
	} while ((res & 0x80) && --n);
 8004f94:	0603      	lsls	r3, r0, #24
 8004f96:	d50c      	bpl.n	8004fb2 <send_cmd+0x86>
 8004f98:	3c01      	subs	r4, #1
 8004f9a:	b2e4      	uxtb	r4, r4
 8004f9c:	2c00      	cmp	r4, #0
 8004f9e:	d1f6      	bne.n	8004f8e <send_cmd+0x62>
 8004fa0:	e007      	b.n	8004fb2 <send_cmd+0x86>
		despiselect();
 8004fa2:	f7ff ff9f 	bl	8004ee4 <despiselect>
		if (!spiselect())
 8004fa6:	f7ff ffa9 	bl	8004efc <spiselect>
 8004faa:	0003      	movs	r3, r0
			return 0xFF;
 8004fac:	20ff      	movs	r0, #255	; 0xff
		if (!spiselect())
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1cc      	bne.n	8004f4c <send_cmd+0x20>

	return res; /* Return received response */
}
 8004fb2:	bd70      	pop	{r4, r5, r6, pc}

08004fb4 <xmit_datablock>:
{
 8004fb4:	b570      	push	{r4, r5, r6, lr}
 8004fb6:	0004      	movs	r4, r0
	if (!wait_ready(500)) return 0; /* Wait for card ready */
 8004fb8:	20fa      	movs	r0, #250	; 0xfa
 8004fba:	0040      	lsls	r0, r0, #1
{
 8004fbc:	000d      	movs	r5, r1
	if (!wait_ready(500)) return 0; /* Wait for card ready */
 8004fbe:	f7ff ff7d 	bl	8004ebc <wait_ready>
 8004fc2:	2800      	cmp	r0, #0
 8004fc4:	d01c      	beq.n	8005000 <xmit_datablock+0x4c>
	xchg_spi(token); /* Send token */
 8004fc6:	0028      	movs	r0, r5
 8004fc8:	f7ff ff64 	bl	8004e94 <xchg_spi>
	return 1;
 8004fcc:	2001      	movs	r0, #1
	if (token != 0xFD) { /* Send data if token is other than StopTran */
 8004fce:	2dfd      	cmp	r5, #253	; 0xfd
 8004fd0:	d016      	beq.n	8005000 <xmit_datablock+0x4c>
 8004fd2:	2380      	movs	r3, #128	; 0x80
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	18e5      	adds	r5, r4, r3
		xchg_spi(*(buff+i));
 8004fd8:	7820      	ldrb	r0, [r4, #0]
 8004fda:	3401      	adds	r4, #1
 8004fdc:	f7ff ff5a 	bl	8004e94 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8004fe0:	42ac      	cmp	r4, r5
 8004fe2:	d1f9      	bne.n	8004fd8 <xmit_datablock+0x24>
		xchg_spi(0xFF); xchg_spi(0xFF); /* Dummy CRC */
 8004fe4:	20ff      	movs	r0, #255	; 0xff
 8004fe6:	f7ff ff55 	bl	8004e94 <xchg_spi>
 8004fea:	20ff      	movs	r0, #255	; 0xff
 8004fec:	f7ff ff52 	bl	8004e94 <xchg_spi>
		resp = xchg_spi(0xFF); /* Receive data resp */
 8004ff0:	20ff      	movs	r0, #255	; 0xff
 8004ff2:	f7ff ff4f 	bl	8004e94 <xchg_spi>
		if ((resp & 0x1F) != 0x05) return 0; /* Function fails if the data packet was not accepted */
 8004ff6:	231f      	movs	r3, #31
 8004ff8:	4018      	ands	r0, r3
 8004ffa:	3805      	subs	r0, #5
	if (!wait_ready(500)) return 0; /* Wait for card ready */
 8004ffc:	4243      	negs	r3, r0
 8004ffe:	4158      	adcs	r0, r3
}
 8005000:	bd70      	pop	{r4, r5, r6, pc}
	...

08005004 <SPI_Timer_On>:
void SPI_Timer_On(uint32_t waitTicks) {
 8005004:	b510      	push	{r4, lr}
 8005006:	0004      	movs	r4, r0
	spiTimerTickStart = HAL_GetTick();
 8005008:	f7fb fa50 	bl	80004ac <HAL_GetTick>
 800500c:	4b02      	ldr	r3, [pc, #8]	; (8005018 <SPI_Timer_On+0x14>)
 800500e:	6018      	str	r0, [r3, #0]
	spiTimerTickDelay = waitTicks;
 8005010:	4b02      	ldr	r3, [pc, #8]	; (800501c <SPI_Timer_On+0x18>)
 8005012:	601c      	str	r4, [r3, #0]
}
 8005014:	bd10      	pop	{r4, pc}
 8005016:	46c0      	nop			; (mov r8, r8)
 8005018:	20000e44 	.word	0x20000e44
 800501c:	20000e48 	.word	0x20000e48

08005020 <SPI_Timer_Status>:
uint8_t SPI_Timer_Status() {
 8005020:	b510      	push	{r4, lr}
	return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8005022:	f7fb fa43 	bl	80004ac <HAL_GetTick>
 8005026:	4b04      	ldr	r3, [pc, #16]	; (8005038 <SPI_Timer_Status+0x18>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	1ac0      	subs	r0, r0, r3
 800502c:	4b03      	ldr	r3, [pc, #12]	; (800503c <SPI_Timer_Status+0x1c>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4298      	cmp	r0, r3
 8005032:	4180      	sbcs	r0, r0
 8005034:	4240      	negs	r0, r0
}
 8005036:	bd10      	pop	{r4, pc}
 8005038:	20000e44 	.word	0x20000e44
 800503c:	20000e48 	.word	0x20000e48

08005040 <rcvr_datablock>:
) {
 8005040:	b570      	push	{r4, r5, r6, lr}
 8005042:	0004      	movs	r4, r0
	SPI_Timer_On(200);
 8005044:	20c8      	movs	r0, #200	; 0xc8
) {
 8005046:	000d      	movs	r5, r1
	SPI_Timer_On(200);
 8005048:	f7ff ffdc 	bl	8005004 <SPI_Timer_On>
		token = xchg_spi(0xFF);
 800504c:	20ff      	movs	r0, #255	; 0xff
 800504e:	f7ff ff21 	bl	8004e94 <xchg_spi>
	} while ((token == 0xFF) && SPI_Timer_Status());
 8005052:	28ff      	cmp	r0, #255	; 0xff
 8005054:	d105      	bne.n	8005062 <rcvr_datablock+0x22>
 8005056:	f7ff ffe3 	bl	8005020 <SPI_Timer_Status>
 800505a:	2800      	cmp	r0, #0
 800505c:	d1f6      	bne.n	800504c <rcvr_datablock+0xc>
		return 0; /* Function fails if invalid DataStart token or timeout */
 800505e:	2000      	movs	r0, #0
}
 8005060:	bd70      	pop	{r4, r5, r6, pc}
 8005062:	1965      	adds	r5, r4, r5
	if (token != 0xFE)
 8005064:	28fe      	cmp	r0, #254	; 0xfe
 8005066:	d1fa      	bne.n	800505e <rcvr_datablock+0x1e>
		*(buff + i) = xchg_spi(0xFF);
 8005068:	20ff      	movs	r0, #255	; 0xff
	for (UINT i = 0; i < btr; i++) {
 800506a:	42a5      	cmp	r5, r4
 800506c:	d106      	bne.n	800507c <rcvr_datablock+0x3c>
	xchg_spi(0xFF);
 800506e:	f7ff ff11 	bl	8004e94 <xchg_spi>
	xchg_spi(0xFF); /* Discard CRC */
 8005072:	20ff      	movs	r0, #255	; 0xff
 8005074:	f7ff ff0e 	bl	8004e94 <xchg_spi>
 8005078:	2001      	movs	r0, #1
 800507a:	e7f1      	b.n	8005060 <rcvr_datablock+0x20>
		*(buff + i) = xchg_spi(0xFF);
 800507c:	f7ff ff0a 	bl	8004e94 <xchg_spi>
 8005080:	7020      	strb	r0, [r4, #0]
 8005082:	3401      	adds	r4, #1
 8005084:	e7f0      	b.n	8005068 <rcvr_datablock+0x28>
	...

08005088 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/
/* Initialize disk drive                                                 */
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize(BYTE drv /* Physical drive number (0) */
) {
 8005088:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0)
		return STA_NOINIT; /* Supports only drive 0 */
 800508a:	2301      	movs	r3, #1
	if (drv != 0)
 800508c:	2800      	cmp	r0, #0
 800508e:	d105      	bne.n	800509c <USER_SPI_initialize+0x14>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK)
 8005090:	4d44      	ldr	r5, [pc, #272]	; (80051a4 <USER_SPI_initialize+0x11c>)
 8005092:	782b      	ldrb	r3, [r5, #0]
 8005094:	079b      	lsls	r3, r3, #30
 8005096:	d503      	bpl.n	80050a0 <USER_SPI_initialize+0x18>
		Stat &= ~STA_NOINIT; /* Clear STA_NOINIT flag */
	} else { /* Failed */
		Stat = STA_NOINIT;
	}

	return Stat;
 8005098:	782b      	ldrb	r3, [r5, #0]
 800509a:	b2db      	uxtb	r3, r3
}
 800509c:	0018      	movs	r0, r3
 800509e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	FCLK_SLOW()
 80050a0:	2280      	movs	r2, #128	; 0x80
 80050a2:	240a      	movs	r4, #10
 80050a4:	4f40      	ldr	r7, [pc, #256]	; (80051a8 <USER_SPI_initialize+0x120>)
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	621a      	str	r2, [r3, #32]
 80050aa:	3c01      	subs	r4, #1
		xchg_spi(0xFF); /* Send 80 dummy clocks */
 80050ac:	20ff      	movs	r0, #255	; 0xff
 80050ae:	b2e4      	uxtb	r4, r4
 80050b0:	f7ff fef0 	bl	8004e94 <xchg_spi>
	for (n = 10; n; n--)
 80050b4:	2c00      	cmp	r4, #0
 80050b6:	d1f8      	bne.n	80050aa <USER_SPI_initialize+0x22>
	if (send_cmd(CMD0, 0) == 1) { /* Put the card SPI/Idle state */
 80050b8:	0021      	movs	r1, r4
 80050ba:	0020      	movs	r0, r4
 80050bc:	f7ff ff36 	bl	8004f2c <send_cmd>
 80050c0:	0006      	movs	r6, r0
 80050c2:	2801      	cmp	r0, #1
 80050c4:	d164      	bne.n	8005190 <USER_SPI_initialize+0x108>
		SPI_Timer_On(1000); /* Initialization timeout = 1 sec */
 80050c6:	20fa      	movs	r0, #250	; 0xfa
 80050c8:	0080      	lsls	r0, r0, #2
 80050ca:	f7ff ff9b 	bl	8005004 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) { /* SDv2? */
 80050ce:	21d5      	movs	r1, #213	; 0xd5
 80050d0:	2008      	movs	r0, #8
 80050d2:	0049      	lsls	r1, r1, #1
 80050d4:	f7ff ff2a 	bl	8004f2c <send_cmd>
 80050d8:	2801      	cmp	r0, #1
 80050da:	d141      	bne.n	8005160 <USER_SPI_initialize+0xd8>
 80050dc:	0026      	movs	r6, r4
				ocr[n] = xchg_spi(0xFF); /* Get 32 bit return value of R7 resp */
 80050de:	20ff      	movs	r0, #255	; 0xff
 80050e0:	f7ff fed8 	bl	8004e94 <xchg_spi>
 80050e4:	ac01      	add	r4, sp, #4
 80050e6:	5530      	strb	r0, [r6, r4]
 80050e8:	3601      	adds	r6, #1
			for (n = 0; n < 4; n++)
 80050ea:	2e04      	cmp	r6, #4
 80050ec:	d1f7      	bne.n	80050de <USER_SPI_initialize+0x56>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) { /* Is the card supports vcc of 2.7-3.6V? */
 80050ee:	78a3      	ldrb	r3, [r4, #2]
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d14d      	bne.n	8005190 <USER_SPI_initialize+0x108>
 80050f4:	78e3      	ldrb	r3, [r4, #3]
 80050f6:	2baa      	cmp	r3, #170	; 0xaa
 80050f8:	d14a      	bne.n	8005190 <USER_SPI_initialize+0x108>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30))
 80050fa:	2680      	movs	r6, #128	; 0x80
 80050fc:	05f6      	lsls	r6, r6, #23
 80050fe:	f7ff ff8f 	bl	8005020 <SPI_Timer_Status>
 8005102:	2800      	cmp	r0, #0
 8005104:	d125      	bne.n	8005152 <USER_SPI_initialize+0xca>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) { /* Check CCS bit in the OCR */
 8005106:	f7ff ff8b 	bl	8005020 <SPI_Timer_Status>
 800510a:	2800      	cmp	r0, #0
 800510c:	d040      	beq.n	8005190 <USER_SPI_initialize+0x108>
 800510e:	2100      	movs	r1, #0
 8005110:	203a      	movs	r0, #58	; 0x3a
 8005112:	f7ff ff0b 	bl	8004f2c <send_cmd>
 8005116:	2800      	cmp	r0, #0
 8005118:	d13a      	bne.n	8005190 <USER_SPI_initialize+0x108>
 800511a:	0006      	movs	r6, r0
						ocr[n] = xchg_spi(0xFF);
 800511c:	20ff      	movs	r0, #255	; 0xff
 800511e:	f7ff feb9 	bl	8004e94 <xchg_spi>
 8005122:	55a0      	strb	r0, [r4, r6]
 8005124:	3601      	adds	r6, #1
					for (n = 0; n < 4; n++)
 8005126:	2e04      	cmp	r6, #4
 8005128:	d1f8      	bne.n	800511c <USER_SPI_initialize+0x94>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2; /* Card id SDv2 */
 800512a:	7823      	ldrb	r3, [r4, #0]
 800512c:	240c      	movs	r4, #12
 800512e:	065b      	lsls	r3, r3, #25
 8005130:	d400      	bmi.n	8005134 <USER_SPI_initialize+0xac>
 8005132:	0034      	movs	r4, r6
	CardType = ty; /* Card type */
 8005134:	4b1d      	ldr	r3, [pc, #116]	; (80051ac <USER_SPI_initialize+0x124>)
 8005136:	701c      	strb	r4, [r3, #0]
	despiselect();
 8005138:	f7ff fed4 	bl	8004ee4 <despiselect>
		Stat = STA_NOINIT;
 800513c:	2301      	movs	r3, #1
	if (ty) { /* OK */
 800513e:	2c00      	cmp	r4, #0
 8005140:	d005      	beq.n	800514e <USER_SPI_initialize+0xc6>
		FCLK_FAST()
 8005142:	2208      	movs	r2, #8
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	621a      	str	r2, [r3, #32]
		Stat &= ~STA_NOINIT; /* Clear STA_NOINIT flag */
 8005148:	782b      	ldrb	r3, [r5, #0]
 800514a:	3a07      	subs	r2, #7
 800514c:	4393      	bics	r3, r2
		Stat = STA_NOINIT;
 800514e:	702b      	strb	r3, [r5, #0]
 8005150:	e7a2      	b.n	8005098 <USER_SPI_initialize+0x10>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30))
 8005152:	0031      	movs	r1, r6
 8005154:	20a9      	movs	r0, #169	; 0xa9
 8005156:	f7ff fee9 	bl	8004f2c <send_cmd>
 800515a:	2800      	cmp	r0, #0
 800515c:	d1cf      	bne.n	80050fe <USER_SPI_initialize+0x76>
 800515e:	e7d2      	b.n	8005106 <USER_SPI_initialize+0x7e>
			if (send_cmd(ACMD41, 0) <= 1) { /* SDv1 or MMC? */
 8005160:	0021      	movs	r1, r4
 8005162:	20a9      	movs	r0, #169	; 0xa9
 8005164:	f7ff fee2 	bl	8004f2c <send_cmd>
				ty = CT_MMC;
 8005168:	0034      	movs	r4, r6
			if (send_cmd(ACMD41, 0) <= 1) { /* SDv1 or MMC? */
 800516a:	2801      	cmp	r0, #1
 800516c:	d801      	bhi.n	8005172 <USER_SPI_initialize+0xea>
				ty = CT_SD1;
 800516e:	2402      	movs	r4, #2
				cmd = ACMD41; /* SDv1 (ACMD41(0)) */
 8005170:	26a9      	movs	r6, #169	; 0xa9
			while (SPI_Timer_Status() && send_cmd(cmd, 0))
 8005172:	f7ff ff55 	bl	8005020 <SPI_Timer_Status>
 8005176:	2800      	cmp	r0, #0
 8005178:	d10c      	bne.n	8005194 <USER_SPI_initialize+0x10c>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0) /* Set block length: 512 */
 800517a:	f7ff ff51 	bl	8005020 <SPI_Timer_Status>
 800517e:	2800      	cmp	r0, #0
 8005180:	d006      	beq.n	8005190 <USER_SPI_initialize+0x108>
 8005182:	2180      	movs	r1, #128	; 0x80
 8005184:	2010      	movs	r0, #16
 8005186:	0089      	lsls	r1, r1, #2
 8005188:	f7ff fed0 	bl	8004f2c <send_cmd>
 800518c:	2800      	cmp	r0, #0
 800518e:	d0d1      	beq.n	8005134 <USER_SPI_initialize+0xac>
				ty = 0;
 8005190:	2400      	movs	r4, #0
 8005192:	e7cf      	b.n	8005134 <USER_SPI_initialize+0xac>
			while (SPI_Timer_Status() && send_cmd(cmd, 0))
 8005194:	2100      	movs	r1, #0
 8005196:	0030      	movs	r0, r6
 8005198:	f7ff fec8 	bl	8004f2c <send_cmd>
 800519c:	2800      	cmp	r0, #0
 800519e:	d1e8      	bne.n	8005172 <USER_SPI_initialize+0xea>
 80051a0:	e7eb      	b.n	800517a <USER_SPI_initialize+0xf2>
 80051a2:	46c0      	nop			; (mov r8, r8)
 80051a4:	20000020 	.word	0x20000020
 80051a8:	20000ae8 	.word	0x20000ae8
 80051ac:	200002f4 	.word	0x200002f4

080051b0 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status(BYTE drv /* Physical drive number (0) */
) {
	if (drv)
		return STA_NOINIT; /* Supports only drive 0 */
 80051b0:	2301      	movs	r3, #1
	if (drv)
 80051b2:	2800      	cmp	r0, #0
 80051b4:	d102      	bne.n	80051bc <USER_SPI_status+0xc>

	return Stat; /* Return disk status */
 80051b6:	4b02      	ldr	r3, [pc, #8]	; (80051c0 <USER_SPI_status+0x10>)
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	b2db      	uxtb	r3, r3
}
 80051bc:	0018      	movs	r0, r3
 80051be:	4770      	bx	lr
 80051c0:	20000020 	.word	0x20000020

080051c4 <USER_SPI_read>:

inline DRESULT USER_SPI_read(BYTE drv, /* Physical drive number (0) */
BYTE *buff, /* Pointer to the data buffer to store read data */
DWORD sector, /* Start sector number (LBA) */
UINT count /* Number of sectors to read (1..128) */
) {
 80051c4:	b570      	push	{r4, r5, r6, lr}
 80051c6:	0006      	movs	r6, r0
 80051c8:	000d      	movs	r5, r1
 80051ca:	001c      	movs	r4, r3
 80051cc:	0011      	movs	r1, r2
	if (drv || !count)
		return RES_PARERR; /* Check parameter */
 80051ce:	2004      	movs	r0, #4
	if (drv || !count)
 80051d0:	2e00      	cmp	r6, #0
 80051d2:	d11e      	bne.n	8005212 <USER_SPI_read+0x4e>
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d01c      	beq.n	8005212 <USER_SPI_read+0x4e>
	if (Stat & STA_NOINIT)
 80051d8:	4b1a      	ldr	r3, [pc, #104]	; (8005244 <USER_SPI_read+0x80>)
		return RES_NOTRDY; /* Check if drive is ready */
 80051da:	3801      	subs	r0, #1
	if (Stat & STA_NOINIT)
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	07db      	lsls	r3, r3, #31
 80051e0:	d417      	bmi.n	8005212 <USER_SPI_read+0x4e>

	if (!(CardType & CT_BLOCK))
 80051e2:	4b19      	ldr	r3, [pc, #100]	; (8005248 <USER_SPI_read+0x84>)
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	071b      	lsls	r3, r3, #28
 80051e8:	d400      	bmi.n	80051ec <USER_SPI_read+0x28>
		sector *= 512; /* LBA ot BA conversion (byte addressing cards) */
 80051ea:	0251      	lsls	r1, r2, #9

	if (count == 1) { /* Single sector read */
 80051ec:	2c01      	cmp	r4, #1
 80051ee:	d111      	bne.n	8005214 <USER_SPI_read+0x50>
		if ((send_cmd(CMD17, sector) == 0) /* READ_SINGLE_BLOCK */
 80051f0:	2011      	movs	r0, #17
 80051f2:	f7ff fe9b 	bl	8004f2c <send_cmd>
 80051f6:	2800      	cmp	r0, #0
 80051f8:	d106      	bne.n	8005208 <USER_SPI_read+0x44>
		&& rcvr_datablock(buff, 512)) {
 80051fa:	2180      	movs	r1, #128	; 0x80
 80051fc:	0028      	movs	r0, r5
 80051fe:	0089      	lsls	r1, r1, #2
 8005200:	f7ff ff1e 	bl	8005040 <rcvr_datablock>
 8005204:	4244      	negs	r4, r0
 8005206:	4144      	adcs	r4, r0
			send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
		}
	}
	despiselect();

	return count ? RES_ERROR : RES_OK; /* Return result */
 8005208:	1e60      	subs	r0, r4, #1
 800520a:	4184      	sbcs	r4, r0
	despiselect();
 800520c:	f7ff fe6a 	bl	8004ee4 <despiselect>
	return count ? RES_ERROR : RES_OK; /* Return result */
 8005210:	b2e0      	uxtb	r0, r4
}
 8005212:	bd70      	pop	{r4, r5, r6, pc}
		if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 8005214:	2012      	movs	r0, #18
 8005216:	f7ff fe89 	bl	8004f2c <send_cmd>
 800521a:	2800      	cmp	r0, #0
 800521c:	d1f4      	bne.n	8005208 <USER_SPI_read+0x44>
				if (!rcvr_datablock(buff, 512))
 800521e:	2680      	movs	r6, #128	; 0x80
 8005220:	00b6      	lsls	r6, r6, #2
 8005222:	0031      	movs	r1, r6
 8005224:	0028      	movs	r0, r5
 8005226:	f7ff ff0b 	bl	8005040 <rcvr_datablock>
 800522a:	2800      	cmp	r0, #0
 800522c:	d005      	beq.n	800523a <USER_SPI_read+0x76>
				buff += 512;
 800522e:	2380      	movs	r3, #128	; 0x80
			} while (--count);
 8005230:	3c01      	subs	r4, #1
				buff += 512;
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	18ed      	adds	r5, r5, r3
			} while (--count);
 8005236:	2c00      	cmp	r4, #0
 8005238:	d1f3      	bne.n	8005222 <USER_SPI_read+0x5e>
			send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
 800523a:	2100      	movs	r1, #0
 800523c:	200c      	movs	r0, #12
 800523e:	f7ff fe75 	bl	8004f2c <send_cmd>
 8005242:	e7e1      	b.n	8005208 <USER_SPI_read+0x44>
 8005244:	20000020 	.word	0x20000020
 8005248:	200002f4 	.word	0x200002f4

0800524c <USER_SPI_write>:
		BYTE drv, /* Physical drive number (0) */
		const BYTE *buff, /* Ponter to the data to write */
		DWORD sector, /* Start sector number (LBA) */
		UINT count /* Number of sectors to write (1..128) */
)
{
 800524c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800524e:	0007      	movs	r7, r0
 8005250:	000d      	movs	r5, r1
 8005252:	0016      	movs	r6, r2
 8005254:	001c      	movs	r4, r3
	if (drv || !count) return RES_PARERR; /* Check parameter */
 8005256:	2004      	movs	r0, #4
 8005258:	2f00      	cmp	r7, #0
 800525a:	d122      	bne.n	80052a2 <USER_SPI_write+0x56>
 800525c:	2b00      	cmp	r3, #0
 800525e:	d020      	beq.n	80052a2 <USER_SPI_write+0x56>
	if (Stat & STA_NOINIT) return RES_NOTRDY; /* Check drive status */
 8005260:	4b21      	ldr	r3, [pc, #132]	; (80052e8 <USER_SPI_write+0x9c>)
 8005262:	3801      	subs	r0, #1
 8005264:	781a      	ldrb	r2, [r3, #0]
 8005266:	07d2      	lsls	r2, r2, #31
 8005268:	d41b      	bmi.n	80052a2 <USER_SPI_write+0x56>
	if (Stat & STA_PROTECT) return RES_WRPRT; /* Check write protect */
 800526a:	781b      	ldrb	r3, [r3, #0]
 800526c:	3801      	subs	r0, #1
 800526e:	075b      	lsls	r3, r3, #29
 8005270:	d417      	bmi.n	80052a2 <USER_SPI_write+0x56>

	if (!(CardType & CT_BLOCK)) sector *= 512; /* LBA ==> BA conversion (byte addressing cards) */
 8005272:	4b1e      	ldr	r3, [pc, #120]	; (80052ec <USER_SPI_write+0xa0>)
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	071a      	lsls	r2, r3, #28
 8005278:	d400      	bmi.n	800527c <USER_SPI_write+0x30>
 800527a:	0276      	lsls	r6, r6, #9

	if (count == 1) { /* Single sector write */
 800527c:	2c01      	cmp	r4, #1
 800527e:	d111      	bne.n	80052a4 <USER_SPI_write+0x58>
		if ((send_cmd(CMD24, sector) == 0) /* WRITE_BLOCK */
 8005280:	0031      	movs	r1, r6
 8005282:	2018      	movs	r0, #24
 8005284:	f7ff fe52 	bl	8004f2c <send_cmd>
 8005288:	2800      	cmp	r0, #0
 800528a:	d12a      	bne.n	80052e2 <USER_SPI_write+0x96>
				&& xmit_datablock(buff, 0xFE)) {
 800528c:	21fe      	movs	r1, #254	; 0xfe
 800528e:	0028      	movs	r0, r5
 8005290:	f7ff fe90 	bl	8004fb4 <xmit_datablock>
 8005294:	4244      	negs	r4, r0
 8005296:	4144      	adcs	r4, r0
			if (!xmit_datablock(0, 0xFD)) count = 1; /* STOP_TRAN token */
		}
	}
	despiselect();

	return count ? RES_ERROR : RES_OK; /* Return result */
 8005298:	1e60      	subs	r0, r4, #1
 800529a:	4184      	sbcs	r4, r0
	despiselect();
 800529c:	f7ff fe22 	bl	8004ee4 <despiselect>
	return count ? RES_ERROR : RES_OK; /* Return result */
 80052a0:	b2e0      	uxtb	r0, r4
}
 80052a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (CardType & CT_SDC) send_cmd(ACMD23, count); /* Predefine number of sectors */
 80052a4:	2206      	movs	r2, #6
 80052a6:	4213      	tst	r3, r2
 80052a8:	d003      	beq.n	80052b2 <USER_SPI_write+0x66>
 80052aa:	0021      	movs	r1, r4
 80052ac:	2097      	movs	r0, #151	; 0x97
 80052ae:	f7ff fe3d 	bl	8004f2c <send_cmd>
		if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 80052b2:	0031      	movs	r1, r6
 80052b4:	2019      	movs	r0, #25
 80052b6:	f7ff fe39 	bl	8004f2c <send_cmd>
 80052ba:	2800      	cmp	r0, #0
 80052bc:	d1ec      	bne.n	8005298 <USER_SPI_write+0x4c>
				if (!xmit_datablock(buff, 0xFC)) break;
 80052be:	21fc      	movs	r1, #252	; 0xfc
 80052c0:	0028      	movs	r0, r5
 80052c2:	f7ff fe77 	bl	8004fb4 <xmit_datablock>
 80052c6:	2800      	cmp	r0, #0
 80052c8:	d005      	beq.n	80052d6 <USER_SPI_write+0x8a>
				buff += 512;
 80052ca:	2380      	movs	r3, #128	; 0x80
			}while (--count);
 80052cc:	3c01      	subs	r4, #1
				buff += 512;
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	18ed      	adds	r5, r5, r3
			}while (--count);
 80052d2:	2c00      	cmp	r4, #0
 80052d4:	d1f3      	bne.n	80052be <USER_SPI_write+0x72>
			if (!xmit_datablock(0, 0xFD)) count = 1; /* STOP_TRAN token */
 80052d6:	21fd      	movs	r1, #253	; 0xfd
 80052d8:	2000      	movs	r0, #0
 80052da:	f7ff fe6b 	bl	8004fb4 <xmit_datablock>
 80052de:	2800      	cmp	r0, #0
 80052e0:	d1da      	bne.n	8005298 <USER_SPI_write+0x4c>
 80052e2:	2401      	movs	r4, #1
 80052e4:	e7d8      	b.n	8005298 <USER_SPI_write+0x4c>
 80052e6:	46c0      	nop			; (mov r8, r8)
 80052e8:	20000020 	.word	0x20000020
 80052ec:	200002f4 	.word	0x200002f4

080052f0 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
		BYTE drv, /* Physical drive number (0) */
		BYTE cmd, /* Control command code */
		void *buff /* Pointer to the conrtol data */
)
{
 80052f0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80052f2:	0015      	movs	r5, r2
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;

	if (drv) return RES_PARERR; /* Check parameter */
 80052f4:	2404      	movs	r4, #4
 80052f6:	2800      	cmp	r0, #0
 80052f8:	d11c      	bne.n	8005334 <USER_SPI_ioctl+0x44>
	if (Stat & STA_NOINIT) return RES_NOTRDY; /* Check if drive is ready */
 80052fa:	4b6e      	ldr	r3, [pc, #440]	; (80054b4 <USER_SPI_ioctl+0x1c4>)
 80052fc:	3c01      	subs	r4, #1
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	07db      	lsls	r3, r3, #31
 8005302:	d417      	bmi.n	8005334 <USER_SPI_ioctl+0x44>

	res = RES_ERROR;

	switch (cmd) {
 8005304:	2904      	cmp	r1, #4
 8005306:	d900      	bls.n	800530a <USER_SPI_ioctl+0x1a>
 8005308:	e0d2      	b.n	80054b0 <USER_SPI_ioctl+0x1c0>
 800530a:	0008      	movs	r0, r1
 800530c:	f7fa ff0e 	bl	800012c <__gnu_thumb1_case_uqi>
 8005310:	4cd00903 	.word	0x4cd00903
 8005314:	9b          	.byte	0x9b
 8005315:	00          	.byte	0x00
		case CTRL_SYNC : /* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8005316:	f7ff fdf1 	bl	8004efc <spiselect>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; /* Check if sector erase can be applied to the card */
		dp = buff; st = dp[0]; ed = dp[1]; /* Load sector block */
		if (!(CardType & CT_BLOCK)) {
			st *= 512; ed *= 512;
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) { /* Erase sector block */
 800531a:	4244      	negs	r4, r0
 800531c:	4144      	adcs	r4, r0
		if (spiselect()) res = RES_OK;
 800531e:	b2e4      	uxtb	r4, r4
 8005320:	e006      	b.n	8005330 <USER_SPI_ioctl+0x40>
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8005322:	2100      	movs	r1, #0
 8005324:	2009      	movs	r0, #9
 8005326:	f7ff fe01 	bl	8004f2c <send_cmd>
 800532a:	1e04      	subs	r4, r0, #0
 800532c:	d005      	beq.n	800533a <USER_SPI_ioctl+0x4a>
	res = RES_ERROR;
 800532e:	2401      	movs	r4, #1

		default:
		res = RES_PARERR;
	}

	despiselect();
 8005330:	f7ff fdd8 	bl	8004ee4 <despiselect>

	return res;
}
 8005334:	0020      	movs	r0, r4
 8005336:	b004      	add	sp, #16
 8005338:	bd70      	pop	{r4, r5, r6, pc}
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800533a:	2110      	movs	r1, #16
 800533c:	4668      	mov	r0, sp
 800533e:	f7ff fe7f 	bl	8005040 <rcvr_datablock>
 8005342:	2800      	cmp	r0, #0
 8005344:	d0f3      	beq.n	800532e <USER_SPI_ioctl+0x3e>
			if ((csd[0] >> 6) == 1) { /* SDC ver 2.00 */
 8005346:	466b      	mov	r3, sp
 8005348:	4669      	mov	r1, sp
 800534a:	7818      	ldrb	r0, [r3, #0]
 800534c:	79da      	ldrb	r2, [r3, #7]
 800534e:	0980      	lsrs	r0, r0, #6
 8005350:	7a1b      	ldrb	r3, [r3, #8]
 8005352:	7a49      	ldrb	r1, [r1, #9]
 8005354:	2801      	cmp	r0, #1
 8005356:	d10a      	bne.n	800536e <USER_SPI_ioctl+0x7e>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8005358:	20fc      	movs	r0, #252	; 0xfc
 800535a:	0412      	lsls	r2, r2, #16
 800535c:	0380      	lsls	r0, r0, #14
 800535e:	4002      	ands	r2, r0
 8005360:	021b      	lsls	r3, r3, #8
 8005362:	3201      	adds	r2, #1
 8005364:	1859      	adds	r1, r3, r1
 8005366:	1852      	adds	r2, r2, r1
				*(DWORD*)buff = csize << 10;
 8005368:	0292      	lsls	r2, r2, #10
 800536a:	602a      	str	r2, [r5, #0]
 800536c:	e7e0      	b.n	8005330 <USER_SPI_ioctl+0x40>
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800536e:	099b      	lsrs	r3, r3, #6
 8005370:	0092      	lsls	r2, r2, #2
 8005372:	189a      	adds	r2, r3, r2
 8005374:	466b      	mov	r3, sp
 8005376:	20c0      	movs	r0, #192	; 0xc0
 8005378:	799b      	ldrb	r3, [r3, #6]
 800537a:	0100      	lsls	r0, r0, #4
 800537c:	029b      	lsls	r3, r3, #10
 800537e:	4003      	ands	r3, r0
 8005380:	18d3      	adds	r3, r2, r3
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8005382:	466a      	mov	r2, sp
 8005384:	200f      	movs	r0, #15
 8005386:	7952      	ldrb	r2, [r2, #5]
 8005388:	0049      	lsls	r1, r1, #1
 800538a:	4002      	ands	r2, r0
 800538c:	4668      	mov	r0, sp
 800538e:	7a80      	ldrb	r0, [r0, #10]
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8005390:	3301      	adds	r3, #1
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8005392:	09c0      	lsrs	r0, r0, #7
 8005394:	1812      	adds	r2, r2, r0
 8005396:	2006      	movs	r0, #6
 8005398:	3202      	adds	r2, #2
 800539a:	4001      	ands	r1, r0
 800539c:	1852      	adds	r2, r2, r1
				*(DWORD*)buff = csize << (n - 9);
 800539e:	b2d2      	uxtb	r2, r2
 80053a0:	3a09      	subs	r2, #9
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80053a2:	4093      	lsls	r3, r2
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80053a4:	602b      	str	r3, [r5, #0]
 80053a6:	e7c3      	b.n	8005330 <USER_SPI_ioctl+0x40>
		if (CardType & CT_SD2) { /* SDC ver 2.00 */
 80053a8:	2304      	movs	r3, #4
 80053aa:	4c43      	ldr	r4, [pc, #268]	; (80054b8 <USER_SPI_ioctl+0x1c8>)
 80053ac:	7821      	ldrb	r1, [r4, #0]
 80053ae:	4019      	ands	r1, r3
 80053b0:	d01b      	beq.n	80053ea <USER_SPI_ioctl+0xfa>
			if (send_cmd(ACMD13, 0) == 0) { /* Read SD status */
 80053b2:	2100      	movs	r1, #0
 80053b4:	208d      	movs	r0, #141	; 0x8d
 80053b6:	f7ff fdb9 	bl	8004f2c <send_cmd>
 80053ba:	2800      	cmp	r0, #0
 80053bc:	d1b7      	bne.n	800532e <USER_SPI_ioctl+0x3e>
				xchg_spi(0xFF);
 80053be:	30ff      	adds	r0, #255	; 0xff
 80053c0:	f7ff fd68 	bl	8004e94 <xchg_spi>
				if (rcvr_datablock(csd, 16)) { /* Read partial block */
 80053c4:	2110      	movs	r1, #16
 80053c6:	4668      	mov	r0, sp
 80053c8:	f7ff fe3a 	bl	8005040 <rcvr_datablock>
 80053cc:	2800      	cmp	r0, #0
 80053ce:	d0ae      	beq.n	800532e <USER_SPI_ioctl+0x3e>
 80053d0:	2430      	movs	r4, #48	; 0x30
 80053d2:	3c01      	subs	r4, #1
					for (n = 64 - 16; n; n--) xchg_spi(0xFF); /* Purge trailing data */
 80053d4:	20ff      	movs	r0, #255	; 0xff
 80053d6:	b2e4      	uxtb	r4, r4
 80053d8:	f7ff fd5c 	bl	8004e94 <xchg_spi>
 80053dc:	2c00      	cmp	r4, #0
 80053de:	d1f8      	bne.n	80053d2 <USER_SPI_ioctl+0xe2>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80053e0:	466b      	mov	r3, sp
 80053e2:	7a9a      	ldrb	r2, [r3, #10]
 80053e4:	2310      	movs	r3, #16
 80053e6:	0912      	lsrs	r2, r2, #4
 80053e8:	e7db      	b.n	80053a2 <USER_SPI_ioctl+0xb2>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) { /* Read CSD */
 80053ea:	2009      	movs	r0, #9
 80053ec:	f7ff fd9e 	bl	8004f2c <send_cmd>
 80053f0:	1e06      	subs	r6, r0, #0
 80053f2:	d19c      	bne.n	800532e <USER_SPI_ioctl+0x3e>
 80053f4:	2110      	movs	r1, #16
 80053f6:	4668      	mov	r0, sp
 80053f8:	f7ff fe22 	bl	8005040 <rcvr_datablock>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	d100      	bne.n	8005402 <USER_SPI_ioctl+0x112>
 8005400:	e795      	b.n	800532e <USER_SPI_ioctl+0x3e>
				if (CardType & CT_SD1) { /* SDC ver 1.XX */
 8005402:	2002      	movs	r0, #2
 8005404:	466b      	mov	r3, sp
 8005406:	466a      	mov	r2, sp
 8005408:	7824      	ldrb	r4, [r4, #0]
 800540a:	7a9b      	ldrb	r3, [r3, #10]
 800540c:	4004      	ands	r4, r0
 800540e:	7ad1      	ldrb	r1, [r2, #11]
 8005410:	2c00      	cmp	r4, #0
 8005412:	d00d      	beq.n	8005430 <USER_SPI_ioctl+0x140>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8005414:	227e      	movs	r2, #126	; 0x7e
 8005416:	005b      	lsls	r3, r3, #1
 8005418:	4013      	ands	r3, r2
 800541a:	466a      	mov	r2, sp
 800541c:	7b52      	ldrb	r2, [r2, #13]
 800541e:	09c9      	lsrs	r1, r1, #7
 8005420:	185b      	adds	r3, r3, r1
 8005422:	0992      	lsrs	r2, r2, #6
 8005424:	3301      	adds	r3, #1
 8005426:	3a01      	subs	r2, #1
 8005428:	4093      	lsls	r3, r2
				res = RES_OK;
 800542a:	0034      	movs	r4, r6
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800542c:	602b      	str	r3, [r5, #0]
 800542e:	e77f      	b.n	8005330 <USER_SPI_ioctl+0x40>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8005430:	2018      	movs	r0, #24
 8005432:	00ca      	lsls	r2, r1, #3
 8005434:	4002      	ands	r2, r0
 8005436:	0949      	lsrs	r1, r1, #5
 8005438:	065b      	lsls	r3, r3, #25
 800543a:	1852      	adds	r2, r2, r1
 800543c:	0edb      	lsrs	r3, r3, #27
 800543e:	3201      	adds	r2, #1
 8005440:	3301      	adds	r3, #1
 8005442:	4353      	muls	r3, r2
 8005444:	e7ae      	b.n	80053a4 <USER_SPI_ioctl+0xb4>
		if (!(CardType & CT_SDC)) break; /* Check if the card is SDC */
 8005446:	2306      	movs	r3, #6
 8005448:	4c1b      	ldr	r4, [pc, #108]	; (80054b8 <USER_SPI_ioctl+0x1c8>)
 800544a:	7822      	ldrb	r2, [r4, #0]
 800544c:	421a      	tst	r2, r3
 800544e:	d100      	bne.n	8005452 <USER_SPI_ioctl+0x162>
 8005450:	e76d      	b.n	800532e <USER_SPI_ioctl+0x3e>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break; /* Get CSD */
 8005452:	466a      	mov	r2, sp
 8005454:	210b      	movs	r1, #11
 8005456:	2000      	movs	r0, #0
 8005458:	f7ff ff4a 	bl	80052f0 <USER_SPI_ioctl>
 800545c:	2800      	cmp	r0, #0
 800545e:	d000      	beq.n	8005462 <USER_SPI_ioctl+0x172>
 8005460:	e765      	b.n	800532e <USER_SPI_ioctl+0x3e>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; /* Check if sector erase can be applied to the card */
 8005462:	466b      	mov	r3, sp
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	099b      	lsrs	r3, r3, #6
 8005468:	d104      	bne.n	8005474 <USER_SPI_ioctl+0x184>
 800546a:	466b      	mov	r3, sp
 800546c:	7a9b      	ldrb	r3, [r3, #10]
 800546e:	065b      	lsls	r3, r3, #25
 8005470:	d400      	bmi.n	8005474 <USER_SPI_ioctl+0x184>
 8005472:	e75c      	b.n	800532e <USER_SPI_ioctl+0x3e>
		if (!(CardType & CT_BLOCK)) {
 8005474:	7823      	ldrb	r3, [r4, #0]
		dp = buff; st = dp[0]; ed = dp[1]; /* Load sector block */
 8005476:	6829      	ldr	r1, [r5, #0]
 8005478:	686d      	ldr	r5, [r5, #4]
		if (!(CardType & CT_BLOCK)) {
 800547a:	071b      	lsls	r3, r3, #28
 800547c:	d401      	bmi.n	8005482 <USER_SPI_ioctl+0x192>
			st *= 512; ed *= 512;
 800547e:	0249      	lsls	r1, r1, #9
 8005480:	026d      	lsls	r5, r5, #9
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) { /* Erase sector block */
 8005482:	2020      	movs	r0, #32
 8005484:	f7ff fd52 	bl	8004f2c <send_cmd>
 8005488:	2800      	cmp	r0, #0
 800548a:	d000      	beq.n	800548e <USER_SPI_ioctl+0x19e>
 800548c:	e74f      	b.n	800532e <USER_SPI_ioctl+0x3e>
 800548e:	0029      	movs	r1, r5
 8005490:	3021      	adds	r0, #33	; 0x21
 8005492:	f7ff fd4b 	bl	8004f2c <send_cmd>
 8005496:	1e01      	subs	r1, r0, #0
 8005498:	d000      	beq.n	800549c <USER_SPI_ioctl+0x1ac>
 800549a:	e748      	b.n	800532e <USER_SPI_ioctl+0x3e>
 800549c:	2026      	movs	r0, #38	; 0x26
 800549e:	f7ff fd45 	bl	8004f2c <send_cmd>
 80054a2:	2800      	cmp	r0, #0
 80054a4:	d000      	beq.n	80054a8 <USER_SPI_ioctl+0x1b8>
 80054a6:	e742      	b.n	800532e <USER_SPI_ioctl+0x3e>
 80054a8:	4804      	ldr	r0, [pc, #16]	; (80054bc <USER_SPI_ioctl+0x1cc>)
 80054aa:	f7ff fd07 	bl	8004ebc <wait_ready>
 80054ae:	e734      	b.n	800531a <USER_SPI_ioctl+0x2a>
		res = RES_PARERR;
 80054b0:	2404      	movs	r4, #4
 80054b2:	e73d      	b.n	8005330 <USER_SPI_ioctl+0x40>
 80054b4:	20000020 	.word	0x20000020
 80054b8:	200002f4 	.word	0x200002f4
 80054bc:	00007530 	.word	0x00007530

080054c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80054c0:	480d      	ldr	r0, [pc, #52]	; (80054f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80054c2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80054c4:	480d      	ldr	r0, [pc, #52]	; (80054fc <LoopForever+0x6>)
  ldr r1, =_edata
 80054c6:	490e      	ldr	r1, [pc, #56]	; (8005500 <LoopForever+0xa>)
  ldr r2, =_sidata
 80054c8:	4a0e      	ldr	r2, [pc, #56]	; (8005504 <LoopForever+0xe>)
  movs r3, #0
 80054ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80054cc:	e002      	b.n	80054d4 <LoopCopyDataInit>

080054ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80054ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80054d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80054d2:	3304      	adds	r3, #4

080054d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80054d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80054d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80054d8:	d3f9      	bcc.n	80054ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80054da:	4a0b      	ldr	r2, [pc, #44]	; (8005508 <LoopForever+0x12>)
  ldr r4, =_ebss
 80054dc:	4c0b      	ldr	r4, [pc, #44]	; (800550c <LoopForever+0x16>)
  movs r3, #0
 80054de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80054e0:	e001      	b.n	80054e6 <LoopFillZerobss>

080054e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80054e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80054e4:	3204      	adds	r2, #4

080054e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80054e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80054e8:	d3fb      	bcc.n	80054e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80054ea:	f7ff fcbd 	bl	8004e68 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80054ee:	f000 f817 	bl	8005520 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80054f2:	f7ff f8b9 	bl	8004668 <main>

080054f6 <LoopForever>:

LoopForever:
    b LoopForever
 80054f6:	e7fe      	b.n	80054f6 <LoopForever>
  ldr   r0, =_estack
 80054f8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80054fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005500:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8005504:	08006504 	.word	0x08006504
  ldr r2, =_sbss
 8005508:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800550c:	20000e50 	.word	0x20000e50

08005510 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005510:	e7fe      	b.n	8005510 <ADC1_COMP_IRQHandler>
	...

08005514 <__errno>:
 8005514:	4b01      	ldr	r3, [pc, #4]	; (800551c <__errno+0x8>)
 8005516:	6818      	ldr	r0, [r3, #0]
 8005518:	4770      	bx	lr
 800551a:	46c0      	nop			; (mov r8, r8)
 800551c:	20000024 	.word	0x20000024

08005520 <__libc_init_array>:
 8005520:	b570      	push	{r4, r5, r6, lr}
 8005522:	2600      	movs	r6, #0
 8005524:	4d0c      	ldr	r5, [pc, #48]	; (8005558 <__libc_init_array+0x38>)
 8005526:	4c0d      	ldr	r4, [pc, #52]	; (800555c <__libc_init_array+0x3c>)
 8005528:	1b64      	subs	r4, r4, r5
 800552a:	10a4      	asrs	r4, r4, #2
 800552c:	42a6      	cmp	r6, r4
 800552e:	d109      	bne.n	8005544 <__libc_init_array+0x24>
 8005530:	2600      	movs	r6, #0
 8005532:	f000 fc43 	bl	8005dbc <_init>
 8005536:	4d0a      	ldr	r5, [pc, #40]	; (8005560 <__libc_init_array+0x40>)
 8005538:	4c0a      	ldr	r4, [pc, #40]	; (8005564 <__libc_init_array+0x44>)
 800553a:	1b64      	subs	r4, r4, r5
 800553c:	10a4      	asrs	r4, r4, #2
 800553e:	42a6      	cmp	r6, r4
 8005540:	d105      	bne.n	800554e <__libc_init_array+0x2e>
 8005542:	bd70      	pop	{r4, r5, r6, pc}
 8005544:	00b3      	lsls	r3, r6, #2
 8005546:	58eb      	ldr	r3, [r5, r3]
 8005548:	4798      	blx	r3
 800554a:	3601      	adds	r6, #1
 800554c:	e7ee      	b.n	800552c <__libc_init_array+0xc>
 800554e:	00b3      	lsls	r3, r6, #2
 8005550:	58eb      	ldr	r3, [r5, r3]
 8005552:	4798      	blx	r3
 8005554:	3601      	adds	r6, #1
 8005556:	e7f2      	b.n	800553e <__libc_init_array+0x1e>
 8005558:	080064fc 	.word	0x080064fc
 800555c:	080064fc 	.word	0x080064fc
 8005560:	080064fc 	.word	0x080064fc
 8005564:	08006500 	.word	0x08006500

08005568 <memcpy>:
 8005568:	2300      	movs	r3, #0
 800556a:	b510      	push	{r4, lr}
 800556c:	429a      	cmp	r2, r3
 800556e:	d100      	bne.n	8005572 <memcpy+0xa>
 8005570:	bd10      	pop	{r4, pc}
 8005572:	5ccc      	ldrb	r4, [r1, r3]
 8005574:	54c4      	strb	r4, [r0, r3]
 8005576:	3301      	adds	r3, #1
 8005578:	e7f8      	b.n	800556c <memcpy+0x4>

0800557a <memset>:
 800557a:	0003      	movs	r3, r0
 800557c:	1882      	adds	r2, r0, r2
 800557e:	4293      	cmp	r3, r2
 8005580:	d100      	bne.n	8005584 <memset+0xa>
 8005582:	4770      	bx	lr
 8005584:	7019      	strb	r1, [r3, #0]
 8005586:	3301      	adds	r3, #1
 8005588:	e7f9      	b.n	800557e <memset+0x4>
	...

0800558c <siprintf>:
 800558c:	b40e      	push	{r1, r2, r3}
 800558e:	b510      	push	{r4, lr}
 8005590:	b09d      	sub	sp, #116	; 0x74
 8005592:	a902      	add	r1, sp, #8
 8005594:	9002      	str	r0, [sp, #8]
 8005596:	6108      	str	r0, [r1, #16]
 8005598:	480b      	ldr	r0, [pc, #44]	; (80055c8 <siprintf+0x3c>)
 800559a:	2482      	movs	r4, #130	; 0x82
 800559c:	6088      	str	r0, [r1, #8]
 800559e:	6148      	str	r0, [r1, #20]
 80055a0:	2001      	movs	r0, #1
 80055a2:	4240      	negs	r0, r0
 80055a4:	ab1f      	add	r3, sp, #124	; 0x7c
 80055a6:	81c8      	strh	r0, [r1, #14]
 80055a8:	4808      	ldr	r0, [pc, #32]	; (80055cc <siprintf+0x40>)
 80055aa:	cb04      	ldmia	r3!, {r2}
 80055ac:	00a4      	lsls	r4, r4, #2
 80055ae:	6800      	ldr	r0, [r0, #0]
 80055b0:	9301      	str	r3, [sp, #4]
 80055b2:	818c      	strh	r4, [r1, #12]
 80055b4:	f000 f86e 	bl	8005694 <_svfiprintf_r>
 80055b8:	2300      	movs	r3, #0
 80055ba:	9a02      	ldr	r2, [sp, #8]
 80055bc:	7013      	strb	r3, [r2, #0]
 80055be:	b01d      	add	sp, #116	; 0x74
 80055c0:	bc10      	pop	{r4}
 80055c2:	bc08      	pop	{r3}
 80055c4:	b003      	add	sp, #12
 80055c6:	4718      	bx	r3
 80055c8:	7fffffff 	.word	0x7fffffff
 80055cc:	20000024 	.word	0x20000024

080055d0 <__ssputs_r>:
 80055d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055d2:	688e      	ldr	r6, [r1, #8]
 80055d4:	b085      	sub	sp, #20
 80055d6:	0007      	movs	r7, r0
 80055d8:	000c      	movs	r4, r1
 80055da:	9203      	str	r2, [sp, #12]
 80055dc:	9301      	str	r3, [sp, #4]
 80055de:	429e      	cmp	r6, r3
 80055e0:	d839      	bhi.n	8005656 <__ssputs_r+0x86>
 80055e2:	2390      	movs	r3, #144	; 0x90
 80055e4:	898a      	ldrh	r2, [r1, #12]
 80055e6:	00db      	lsls	r3, r3, #3
 80055e8:	421a      	tst	r2, r3
 80055ea:	d034      	beq.n	8005656 <__ssputs_r+0x86>
 80055ec:	2503      	movs	r5, #3
 80055ee:	6909      	ldr	r1, [r1, #16]
 80055f0:	6823      	ldr	r3, [r4, #0]
 80055f2:	1a5b      	subs	r3, r3, r1
 80055f4:	9302      	str	r3, [sp, #8]
 80055f6:	6963      	ldr	r3, [r4, #20]
 80055f8:	9802      	ldr	r0, [sp, #8]
 80055fa:	435d      	muls	r5, r3
 80055fc:	0feb      	lsrs	r3, r5, #31
 80055fe:	195d      	adds	r5, r3, r5
 8005600:	9b01      	ldr	r3, [sp, #4]
 8005602:	106d      	asrs	r5, r5, #1
 8005604:	3301      	adds	r3, #1
 8005606:	181b      	adds	r3, r3, r0
 8005608:	42ab      	cmp	r3, r5
 800560a:	d900      	bls.n	800560e <__ssputs_r+0x3e>
 800560c:	001d      	movs	r5, r3
 800560e:	0553      	lsls	r3, r2, #21
 8005610:	d532      	bpl.n	8005678 <__ssputs_r+0xa8>
 8005612:	0029      	movs	r1, r5
 8005614:	0038      	movs	r0, r7
 8005616:	f000 fb31 	bl	8005c7c <_malloc_r>
 800561a:	1e06      	subs	r6, r0, #0
 800561c:	d109      	bne.n	8005632 <__ssputs_r+0x62>
 800561e:	230c      	movs	r3, #12
 8005620:	603b      	str	r3, [r7, #0]
 8005622:	2340      	movs	r3, #64	; 0x40
 8005624:	2001      	movs	r0, #1
 8005626:	89a2      	ldrh	r2, [r4, #12]
 8005628:	4240      	negs	r0, r0
 800562a:	4313      	orrs	r3, r2
 800562c:	81a3      	strh	r3, [r4, #12]
 800562e:	b005      	add	sp, #20
 8005630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005632:	9a02      	ldr	r2, [sp, #8]
 8005634:	6921      	ldr	r1, [r4, #16]
 8005636:	f7ff ff97 	bl	8005568 <memcpy>
 800563a:	89a3      	ldrh	r3, [r4, #12]
 800563c:	4a14      	ldr	r2, [pc, #80]	; (8005690 <__ssputs_r+0xc0>)
 800563e:	401a      	ands	r2, r3
 8005640:	2380      	movs	r3, #128	; 0x80
 8005642:	4313      	orrs	r3, r2
 8005644:	81a3      	strh	r3, [r4, #12]
 8005646:	9b02      	ldr	r3, [sp, #8]
 8005648:	6126      	str	r6, [r4, #16]
 800564a:	18f6      	adds	r6, r6, r3
 800564c:	6026      	str	r6, [r4, #0]
 800564e:	6165      	str	r5, [r4, #20]
 8005650:	9e01      	ldr	r6, [sp, #4]
 8005652:	1aed      	subs	r5, r5, r3
 8005654:	60a5      	str	r5, [r4, #8]
 8005656:	9b01      	ldr	r3, [sp, #4]
 8005658:	42b3      	cmp	r3, r6
 800565a:	d200      	bcs.n	800565e <__ssputs_r+0x8e>
 800565c:	001e      	movs	r6, r3
 800565e:	0032      	movs	r2, r6
 8005660:	9903      	ldr	r1, [sp, #12]
 8005662:	6820      	ldr	r0, [r4, #0]
 8005664:	f000 faad 	bl	8005bc2 <memmove>
 8005668:	68a3      	ldr	r3, [r4, #8]
 800566a:	2000      	movs	r0, #0
 800566c:	1b9b      	subs	r3, r3, r6
 800566e:	60a3      	str	r3, [r4, #8]
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	199e      	adds	r6, r3, r6
 8005674:	6026      	str	r6, [r4, #0]
 8005676:	e7da      	b.n	800562e <__ssputs_r+0x5e>
 8005678:	002a      	movs	r2, r5
 800567a:	0038      	movs	r0, r7
 800567c:	f000 fb5c 	bl	8005d38 <_realloc_r>
 8005680:	1e06      	subs	r6, r0, #0
 8005682:	d1e0      	bne.n	8005646 <__ssputs_r+0x76>
 8005684:	6921      	ldr	r1, [r4, #16]
 8005686:	0038      	movs	r0, r7
 8005688:	f000 faae 	bl	8005be8 <_free_r>
 800568c:	e7c7      	b.n	800561e <__ssputs_r+0x4e>
 800568e:	46c0      	nop			; (mov r8, r8)
 8005690:	fffffb7f 	.word	0xfffffb7f

08005694 <_svfiprintf_r>:
 8005694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005696:	b09f      	sub	sp, #124	; 0x7c
 8005698:	9002      	str	r0, [sp, #8]
 800569a:	9305      	str	r3, [sp, #20]
 800569c:	898b      	ldrh	r3, [r1, #12]
 800569e:	000f      	movs	r7, r1
 80056a0:	0016      	movs	r6, r2
 80056a2:	061b      	lsls	r3, r3, #24
 80056a4:	d511      	bpl.n	80056ca <_svfiprintf_r+0x36>
 80056a6:	690b      	ldr	r3, [r1, #16]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d10e      	bne.n	80056ca <_svfiprintf_r+0x36>
 80056ac:	2140      	movs	r1, #64	; 0x40
 80056ae:	f000 fae5 	bl	8005c7c <_malloc_r>
 80056b2:	6038      	str	r0, [r7, #0]
 80056b4:	6138      	str	r0, [r7, #16]
 80056b6:	2800      	cmp	r0, #0
 80056b8:	d105      	bne.n	80056c6 <_svfiprintf_r+0x32>
 80056ba:	230c      	movs	r3, #12
 80056bc:	9a02      	ldr	r2, [sp, #8]
 80056be:	3801      	subs	r0, #1
 80056c0:	6013      	str	r3, [r2, #0]
 80056c2:	b01f      	add	sp, #124	; 0x7c
 80056c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056c6:	2340      	movs	r3, #64	; 0x40
 80056c8:	617b      	str	r3, [r7, #20]
 80056ca:	2300      	movs	r3, #0
 80056cc:	ad06      	add	r5, sp, #24
 80056ce:	616b      	str	r3, [r5, #20]
 80056d0:	3320      	adds	r3, #32
 80056d2:	766b      	strb	r3, [r5, #25]
 80056d4:	3310      	adds	r3, #16
 80056d6:	76ab      	strb	r3, [r5, #26]
 80056d8:	0034      	movs	r4, r6
 80056da:	7823      	ldrb	r3, [r4, #0]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d147      	bne.n	8005770 <_svfiprintf_r+0xdc>
 80056e0:	1ba3      	subs	r3, r4, r6
 80056e2:	9304      	str	r3, [sp, #16]
 80056e4:	d00d      	beq.n	8005702 <_svfiprintf_r+0x6e>
 80056e6:	1ba3      	subs	r3, r4, r6
 80056e8:	0032      	movs	r2, r6
 80056ea:	0039      	movs	r1, r7
 80056ec:	9802      	ldr	r0, [sp, #8]
 80056ee:	f7ff ff6f 	bl	80055d0 <__ssputs_r>
 80056f2:	1c43      	adds	r3, r0, #1
 80056f4:	d100      	bne.n	80056f8 <_svfiprintf_r+0x64>
 80056f6:	e0b5      	b.n	8005864 <_svfiprintf_r+0x1d0>
 80056f8:	696a      	ldr	r2, [r5, #20]
 80056fa:	9b04      	ldr	r3, [sp, #16]
 80056fc:	4694      	mov	ip, r2
 80056fe:	4463      	add	r3, ip
 8005700:	616b      	str	r3, [r5, #20]
 8005702:	7823      	ldrb	r3, [r4, #0]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d100      	bne.n	800570a <_svfiprintf_r+0x76>
 8005708:	e0ac      	b.n	8005864 <_svfiprintf_r+0x1d0>
 800570a:	2201      	movs	r2, #1
 800570c:	2300      	movs	r3, #0
 800570e:	4252      	negs	r2, r2
 8005710:	606a      	str	r2, [r5, #4]
 8005712:	a902      	add	r1, sp, #8
 8005714:	3254      	adds	r2, #84	; 0x54
 8005716:	1852      	adds	r2, r2, r1
 8005718:	3401      	adds	r4, #1
 800571a:	602b      	str	r3, [r5, #0]
 800571c:	60eb      	str	r3, [r5, #12]
 800571e:	60ab      	str	r3, [r5, #8]
 8005720:	7013      	strb	r3, [r2, #0]
 8005722:	65ab      	str	r3, [r5, #88]	; 0x58
 8005724:	4e58      	ldr	r6, [pc, #352]	; (8005888 <_svfiprintf_r+0x1f4>)
 8005726:	2205      	movs	r2, #5
 8005728:	7821      	ldrb	r1, [r4, #0]
 800572a:	0030      	movs	r0, r6
 800572c:	f000 fa3e 	bl	8005bac <memchr>
 8005730:	1c62      	adds	r2, r4, #1
 8005732:	2800      	cmp	r0, #0
 8005734:	d120      	bne.n	8005778 <_svfiprintf_r+0xe4>
 8005736:	6829      	ldr	r1, [r5, #0]
 8005738:	06cb      	lsls	r3, r1, #27
 800573a:	d504      	bpl.n	8005746 <_svfiprintf_r+0xb2>
 800573c:	2353      	movs	r3, #83	; 0x53
 800573e:	ae02      	add	r6, sp, #8
 8005740:	3020      	adds	r0, #32
 8005742:	199b      	adds	r3, r3, r6
 8005744:	7018      	strb	r0, [r3, #0]
 8005746:	070b      	lsls	r3, r1, #28
 8005748:	d504      	bpl.n	8005754 <_svfiprintf_r+0xc0>
 800574a:	2353      	movs	r3, #83	; 0x53
 800574c:	202b      	movs	r0, #43	; 0x2b
 800574e:	ae02      	add	r6, sp, #8
 8005750:	199b      	adds	r3, r3, r6
 8005752:	7018      	strb	r0, [r3, #0]
 8005754:	7823      	ldrb	r3, [r4, #0]
 8005756:	2b2a      	cmp	r3, #42	; 0x2a
 8005758:	d016      	beq.n	8005788 <_svfiprintf_r+0xf4>
 800575a:	2000      	movs	r0, #0
 800575c:	210a      	movs	r1, #10
 800575e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005760:	7822      	ldrb	r2, [r4, #0]
 8005762:	3a30      	subs	r2, #48	; 0x30
 8005764:	2a09      	cmp	r2, #9
 8005766:	d955      	bls.n	8005814 <_svfiprintf_r+0x180>
 8005768:	2800      	cmp	r0, #0
 800576a:	d015      	beq.n	8005798 <_svfiprintf_r+0x104>
 800576c:	9309      	str	r3, [sp, #36]	; 0x24
 800576e:	e013      	b.n	8005798 <_svfiprintf_r+0x104>
 8005770:	2b25      	cmp	r3, #37	; 0x25
 8005772:	d0b5      	beq.n	80056e0 <_svfiprintf_r+0x4c>
 8005774:	3401      	adds	r4, #1
 8005776:	e7b0      	b.n	80056da <_svfiprintf_r+0x46>
 8005778:	2301      	movs	r3, #1
 800577a:	1b80      	subs	r0, r0, r6
 800577c:	4083      	lsls	r3, r0
 800577e:	6829      	ldr	r1, [r5, #0]
 8005780:	0014      	movs	r4, r2
 8005782:	430b      	orrs	r3, r1
 8005784:	602b      	str	r3, [r5, #0]
 8005786:	e7cd      	b.n	8005724 <_svfiprintf_r+0x90>
 8005788:	9b05      	ldr	r3, [sp, #20]
 800578a:	1d18      	adds	r0, r3, #4
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	9005      	str	r0, [sp, #20]
 8005790:	2b00      	cmp	r3, #0
 8005792:	db39      	blt.n	8005808 <_svfiprintf_r+0x174>
 8005794:	9309      	str	r3, [sp, #36]	; 0x24
 8005796:	0014      	movs	r4, r2
 8005798:	7823      	ldrb	r3, [r4, #0]
 800579a:	2b2e      	cmp	r3, #46	; 0x2e
 800579c:	d10b      	bne.n	80057b6 <_svfiprintf_r+0x122>
 800579e:	7863      	ldrb	r3, [r4, #1]
 80057a0:	1c62      	adds	r2, r4, #1
 80057a2:	2b2a      	cmp	r3, #42	; 0x2a
 80057a4:	d13e      	bne.n	8005824 <_svfiprintf_r+0x190>
 80057a6:	9b05      	ldr	r3, [sp, #20]
 80057a8:	3402      	adds	r4, #2
 80057aa:	1d1a      	adds	r2, r3, #4
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	9205      	str	r2, [sp, #20]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	db34      	blt.n	800581e <_svfiprintf_r+0x18a>
 80057b4:	9307      	str	r3, [sp, #28]
 80057b6:	4e35      	ldr	r6, [pc, #212]	; (800588c <_svfiprintf_r+0x1f8>)
 80057b8:	7821      	ldrb	r1, [r4, #0]
 80057ba:	2203      	movs	r2, #3
 80057bc:	0030      	movs	r0, r6
 80057be:	f000 f9f5 	bl	8005bac <memchr>
 80057c2:	2800      	cmp	r0, #0
 80057c4:	d006      	beq.n	80057d4 <_svfiprintf_r+0x140>
 80057c6:	2340      	movs	r3, #64	; 0x40
 80057c8:	1b80      	subs	r0, r0, r6
 80057ca:	4083      	lsls	r3, r0
 80057cc:	682a      	ldr	r2, [r5, #0]
 80057ce:	3401      	adds	r4, #1
 80057d0:	4313      	orrs	r3, r2
 80057d2:	602b      	str	r3, [r5, #0]
 80057d4:	7821      	ldrb	r1, [r4, #0]
 80057d6:	2206      	movs	r2, #6
 80057d8:	482d      	ldr	r0, [pc, #180]	; (8005890 <_svfiprintf_r+0x1fc>)
 80057da:	1c66      	adds	r6, r4, #1
 80057dc:	7629      	strb	r1, [r5, #24]
 80057de:	f000 f9e5 	bl	8005bac <memchr>
 80057e2:	2800      	cmp	r0, #0
 80057e4:	d046      	beq.n	8005874 <_svfiprintf_r+0x1e0>
 80057e6:	4b2b      	ldr	r3, [pc, #172]	; (8005894 <_svfiprintf_r+0x200>)
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d12f      	bne.n	800584c <_svfiprintf_r+0x1b8>
 80057ec:	6829      	ldr	r1, [r5, #0]
 80057ee:	9b05      	ldr	r3, [sp, #20]
 80057f0:	2207      	movs	r2, #7
 80057f2:	05c9      	lsls	r1, r1, #23
 80057f4:	d528      	bpl.n	8005848 <_svfiprintf_r+0x1b4>
 80057f6:	189b      	adds	r3, r3, r2
 80057f8:	4393      	bics	r3, r2
 80057fa:	3308      	adds	r3, #8
 80057fc:	9305      	str	r3, [sp, #20]
 80057fe:	696b      	ldr	r3, [r5, #20]
 8005800:	9a03      	ldr	r2, [sp, #12]
 8005802:	189b      	adds	r3, r3, r2
 8005804:	616b      	str	r3, [r5, #20]
 8005806:	e767      	b.n	80056d8 <_svfiprintf_r+0x44>
 8005808:	425b      	negs	r3, r3
 800580a:	60eb      	str	r3, [r5, #12]
 800580c:	2302      	movs	r3, #2
 800580e:	430b      	orrs	r3, r1
 8005810:	602b      	str	r3, [r5, #0]
 8005812:	e7c0      	b.n	8005796 <_svfiprintf_r+0x102>
 8005814:	434b      	muls	r3, r1
 8005816:	3401      	adds	r4, #1
 8005818:	189b      	adds	r3, r3, r2
 800581a:	2001      	movs	r0, #1
 800581c:	e7a0      	b.n	8005760 <_svfiprintf_r+0xcc>
 800581e:	2301      	movs	r3, #1
 8005820:	425b      	negs	r3, r3
 8005822:	e7c7      	b.n	80057b4 <_svfiprintf_r+0x120>
 8005824:	2300      	movs	r3, #0
 8005826:	0014      	movs	r4, r2
 8005828:	200a      	movs	r0, #10
 800582a:	001a      	movs	r2, r3
 800582c:	606b      	str	r3, [r5, #4]
 800582e:	7821      	ldrb	r1, [r4, #0]
 8005830:	3930      	subs	r1, #48	; 0x30
 8005832:	2909      	cmp	r1, #9
 8005834:	d903      	bls.n	800583e <_svfiprintf_r+0x1aa>
 8005836:	2b00      	cmp	r3, #0
 8005838:	d0bd      	beq.n	80057b6 <_svfiprintf_r+0x122>
 800583a:	9207      	str	r2, [sp, #28]
 800583c:	e7bb      	b.n	80057b6 <_svfiprintf_r+0x122>
 800583e:	4342      	muls	r2, r0
 8005840:	3401      	adds	r4, #1
 8005842:	1852      	adds	r2, r2, r1
 8005844:	2301      	movs	r3, #1
 8005846:	e7f2      	b.n	800582e <_svfiprintf_r+0x19a>
 8005848:	3307      	adds	r3, #7
 800584a:	e7d5      	b.n	80057f8 <_svfiprintf_r+0x164>
 800584c:	ab05      	add	r3, sp, #20
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	003a      	movs	r2, r7
 8005852:	4b11      	ldr	r3, [pc, #68]	; (8005898 <_svfiprintf_r+0x204>)
 8005854:	0029      	movs	r1, r5
 8005856:	9802      	ldr	r0, [sp, #8]
 8005858:	e000      	b.n	800585c <_svfiprintf_r+0x1c8>
 800585a:	bf00      	nop
 800585c:	9003      	str	r0, [sp, #12]
 800585e:	9b03      	ldr	r3, [sp, #12]
 8005860:	3301      	adds	r3, #1
 8005862:	d1cc      	bne.n	80057fe <_svfiprintf_r+0x16a>
 8005864:	89bb      	ldrh	r3, [r7, #12]
 8005866:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005868:	065b      	lsls	r3, r3, #25
 800586a:	d400      	bmi.n	800586e <_svfiprintf_r+0x1da>
 800586c:	e729      	b.n	80056c2 <_svfiprintf_r+0x2e>
 800586e:	2001      	movs	r0, #1
 8005870:	4240      	negs	r0, r0
 8005872:	e726      	b.n	80056c2 <_svfiprintf_r+0x2e>
 8005874:	ab05      	add	r3, sp, #20
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	003a      	movs	r2, r7
 800587a:	4b07      	ldr	r3, [pc, #28]	; (8005898 <_svfiprintf_r+0x204>)
 800587c:	0029      	movs	r1, r5
 800587e:	9802      	ldr	r0, [sp, #8]
 8005880:	f000 f87a 	bl	8005978 <_printf_i>
 8005884:	e7ea      	b.n	800585c <_svfiprintf_r+0x1c8>
 8005886:	46c0      	nop			; (mov r8, r8)
 8005888:	080064c9 	.word	0x080064c9
 800588c:	080064cf 	.word	0x080064cf
 8005890:	080064d3 	.word	0x080064d3
 8005894:	00000000 	.word	0x00000000
 8005898:	080055d1 	.word	0x080055d1

0800589c <_printf_common>:
 800589c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800589e:	0015      	movs	r5, r2
 80058a0:	9301      	str	r3, [sp, #4]
 80058a2:	688a      	ldr	r2, [r1, #8]
 80058a4:	690b      	ldr	r3, [r1, #16]
 80058a6:	9000      	str	r0, [sp, #0]
 80058a8:	000c      	movs	r4, r1
 80058aa:	4293      	cmp	r3, r2
 80058ac:	da00      	bge.n	80058b0 <_printf_common+0x14>
 80058ae:	0013      	movs	r3, r2
 80058b0:	0022      	movs	r2, r4
 80058b2:	602b      	str	r3, [r5, #0]
 80058b4:	3243      	adds	r2, #67	; 0x43
 80058b6:	7812      	ldrb	r2, [r2, #0]
 80058b8:	2a00      	cmp	r2, #0
 80058ba:	d001      	beq.n	80058c0 <_printf_common+0x24>
 80058bc:	3301      	adds	r3, #1
 80058be:	602b      	str	r3, [r5, #0]
 80058c0:	6823      	ldr	r3, [r4, #0]
 80058c2:	069b      	lsls	r3, r3, #26
 80058c4:	d502      	bpl.n	80058cc <_printf_common+0x30>
 80058c6:	682b      	ldr	r3, [r5, #0]
 80058c8:	3302      	adds	r3, #2
 80058ca:	602b      	str	r3, [r5, #0]
 80058cc:	2706      	movs	r7, #6
 80058ce:	6823      	ldr	r3, [r4, #0]
 80058d0:	401f      	ands	r7, r3
 80058d2:	d027      	beq.n	8005924 <_printf_common+0x88>
 80058d4:	0023      	movs	r3, r4
 80058d6:	3343      	adds	r3, #67	; 0x43
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	1e5a      	subs	r2, r3, #1
 80058dc:	4193      	sbcs	r3, r2
 80058de:	6822      	ldr	r2, [r4, #0]
 80058e0:	0692      	lsls	r2, r2, #26
 80058e2:	d430      	bmi.n	8005946 <_printf_common+0xaa>
 80058e4:	0022      	movs	r2, r4
 80058e6:	9901      	ldr	r1, [sp, #4]
 80058e8:	3243      	adds	r2, #67	; 0x43
 80058ea:	9800      	ldr	r0, [sp, #0]
 80058ec:	9e08      	ldr	r6, [sp, #32]
 80058ee:	47b0      	blx	r6
 80058f0:	1c43      	adds	r3, r0, #1
 80058f2:	d025      	beq.n	8005940 <_printf_common+0xa4>
 80058f4:	2306      	movs	r3, #6
 80058f6:	6820      	ldr	r0, [r4, #0]
 80058f8:	682a      	ldr	r2, [r5, #0]
 80058fa:	68e1      	ldr	r1, [r4, #12]
 80058fc:	4003      	ands	r3, r0
 80058fe:	2500      	movs	r5, #0
 8005900:	2b04      	cmp	r3, #4
 8005902:	d103      	bne.n	800590c <_printf_common+0x70>
 8005904:	1a8d      	subs	r5, r1, r2
 8005906:	43eb      	mvns	r3, r5
 8005908:	17db      	asrs	r3, r3, #31
 800590a:	401d      	ands	r5, r3
 800590c:	68a3      	ldr	r3, [r4, #8]
 800590e:	6922      	ldr	r2, [r4, #16]
 8005910:	4293      	cmp	r3, r2
 8005912:	dd01      	ble.n	8005918 <_printf_common+0x7c>
 8005914:	1a9b      	subs	r3, r3, r2
 8005916:	18ed      	adds	r5, r5, r3
 8005918:	2700      	movs	r7, #0
 800591a:	42bd      	cmp	r5, r7
 800591c:	d120      	bne.n	8005960 <_printf_common+0xc4>
 800591e:	2000      	movs	r0, #0
 8005920:	e010      	b.n	8005944 <_printf_common+0xa8>
 8005922:	3701      	adds	r7, #1
 8005924:	68e3      	ldr	r3, [r4, #12]
 8005926:	682a      	ldr	r2, [r5, #0]
 8005928:	1a9b      	subs	r3, r3, r2
 800592a:	429f      	cmp	r7, r3
 800592c:	dad2      	bge.n	80058d4 <_printf_common+0x38>
 800592e:	0022      	movs	r2, r4
 8005930:	2301      	movs	r3, #1
 8005932:	3219      	adds	r2, #25
 8005934:	9901      	ldr	r1, [sp, #4]
 8005936:	9800      	ldr	r0, [sp, #0]
 8005938:	9e08      	ldr	r6, [sp, #32]
 800593a:	47b0      	blx	r6
 800593c:	1c43      	adds	r3, r0, #1
 800593e:	d1f0      	bne.n	8005922 <_printf_common+0x86>
 8005940:	2001      	movs	r0, #1
 8005942:	4240      	negs	r0, r0
 8005944:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005946:	2030      	movs	r0, #48	; 0x30
 8005948:	18e1      	adds	r1, r4, r3
 800594a:	3143      	adds	r1, #67	; 0x43
 800594c:	7008      	strb	r0, [r1, #0]
 800594e:	0021      	movs	r1, r4
 8005950:	1c5a      	adds	r2, r3, #1
 8005952:	3145      	adds	r1, #69	; 0x45
 8005954:	7809      	ldrb	r1, [r1, #0]
 8005956:	18a2      	adds	r2, r4, r2
 8005958:	3243      	adds	r2, #67	; 0x43
 800595a:	3302      	adds	r3, #2
 800595c:	7011      	strb	r1, [r2, #0]
 800595e:	e7c1      	b.n	80058e4 <_printf_common+0x48>
 8005960:	0022      	movs	r2, r4
 8005962:	2301      	movs	r3, #1
 8005964:	321a      	adds	r2, #26
 8005966:	9901      	ldr	r1, [sp, #4]
 8005968:	9800      	ldr	r0, [sp, #0]
 800596a:	9e08      	ldr	r6, [sp, #32]
 800596c:	47b0      	blx	r6
 800596e:	1c43      	adds	r3, r0, #1
 8005970:	d0e6      	beq.n	8005940 <_printf_common+0xa4>
 8005972:	3701      	adds	r7, #1
 8005974:	e7d1      	b.n	800591a <_printf_common+0x7e>
	...

08005978 <_printf_i>:
 8005978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800597a:	b08b      	sub	sp, #44	; 0x2c
 800597c:	9206      	str	r2, [sp, #24]
 800597e:	000a      	movs	r2, r1
 8005980:	3243      	adds	r2, #67	; 0x43
 8005982:	9307      	str	r3, [sp, #28]
 8005984:	9005      	str	r0, [sp, #20]
 8005986:	9204      	str	r2, [sp, #16]
 8005988:	7e0a      	ldrb	r2, [r1, #24]
 800598a:	000c      	movs	r4, r1
 800598c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800598e:	2a6e      	cmp	r2, #110	; 0x6e
 8005990:	d100      	bne.n	8005994 <_printf_i+0x1c>
 8005992:	e08f      	b.n	8005ab4 <_printf_i+0x13c>
 8005994:	d817      	bhi.n	80059c6 <_printf_i+0x4e>
 8005996:	2a63      	cmp	r2, #99	; 0x63
 8005998:	d02c      	beq.n	80059f4 <_printf_i+0x7c>
 800599a:	d808      	bhi.n	80059ae <_printf_i+0x36>
 800599c:	2a00      	cmp	r2, #0
 800599e:	d100      	bne.n	80059a2 <_printf_i+0x2a>
 80059a0:	e099      	b.n	8005ad6 <_printf_i+0x15e>
 80059a2:	2a58      	cmp	r2, #88	; 0x58
 80059a4:	d054      	beq.n	8005a50 <_printf_i+0xd8>
 80059a6:	0026      	movs	r6, r4
 80059a8:	3642      	adds	r6, #66	; 0x42
 80059aa:	7032      	strb	r2, [r6, #0]
 80059ac:	e029      	b.n	8005a02 <_printf_i+0x8a>
 80059ae:	2a64      	cmp	r2, #100	; 0x64
 80059b0:	d001      	beq.n	80059b6 <_printf_i+0x3e>
 80059b2:	2a69      	cmp	r2, #105	; 0x69
 80059b4:	d1f7      	bne.n	80059a6 <_printf_i+0x2e>
 80059b6:	6821      	ldr	r1, [r4, #0]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	0608      	lsls	r0, r1, #24
 80059bc:	d523      	bpl.n	8005a06 <_printf_i+0x8e>
 80059be:	1d11      	adds	r1, r2, #4
 80059c0:	6019      	str	r1, [r3, #0]
 80059c2:	6815      	ldr	r5, [r2, #0]
 80059c4:	e025      	b.n	8005a12 <_printf_i+0x9a>
 80059c6:	2a73      	cmp	r2, #115	; 0x73
 80059c8:	d100      	bne.n	80059cc <_printf_i+0x54>
 80059ca:	e088      	b.n	8005ade <_printf_i+0x166>
 80059cc:	d808      	bhi.n	80059e0 <_printf_i+0x68>
 80059ce:	2a6f      	cmp	r2, #111	; 0x6f
 80059d0:	d029      	beq.n	8005a26 <_printf_i+0xae>
 80059d2:	2a70      	cmp	r2, #112	; 0x70
 80059d4:	d1e7      	bne.n	80059a6 <_printf_i+0x2e>
 80059d6:	2220      	movs	r2, #32
 80059d8:	6809      	ldr	r1, [r1, #0]
 80059da:	430a      	orrs	r2, r1
 80059dc:	6022      	str	r2, [r4, #0]
 80059de:	e003      	b.n	80059e8 <_printf_i+0x70>
 80059e0:	2a75      	cmp	r2, #117	; 0x75
 80059e2:	d020      	beq.n	8005a26 <_printf_i+0xae>
 80059e4:	2a78      	cmp	r2, #120	; 0x78
 80059e6:	d1de      	bne.n	80059a6 <_printf_i+0x2e>
 80059e8:	0022      	movs	r2, r4
 80059ea:	2178      	movs	r1, #120	; 0x78
 80059ec:	3245      	adds	r2, #69	; 0x45
 80059ee:	7011      	strb	r1, [r2, #0]
 80059f0:	4a6c      	ldr	r2, [pc, #432]	; (8005ba4 <_printf_i+0x22c>)
 80059f2:	e030      	b.n	8005a56 <_printf_i+0xde>
 80059f4:	000e      	movs	r6, r1
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	3642      	adds	r6, #66	; 0x42
 80059fa:	1d11      	adds	r1, r2, #4
 80059fc:	6019      	str	r1, [r3, #0]
 80059fe:	6813      	ldr	r3, [r2, #0]
 8005a00:	7033      	strb	r3, [r6, #0]
 8005a02:	2301      	movs	r3, #1
 8005a04:	e079      	b.n	8005afa <_printf_i+0x182>
 8005a06:	0649      	lsls	r1, r1, #25
 8005a08:	d5d9      	bpl.n	80059be <_printf_i+0x46>
 8005a0a:	1d11      	adds	r1, r2, #4
 8005a0c:	6019      	str	r1, [r3, #0]
 8005a0e:	2300      	movs	r3, #0
 8005a10:	5ed5      	ldrsh	r5, [r2, r3]
 8005a12:	2d00      	cmp	r5, #0
 8005a14:	da03      	bge.n	8005a1e <_printf_i+0xa6>
 8005a16:	232d      	movs	r3, #45	; 0x2d
 8005a18:	9a04      	ldr	r2, [sp, #16]
 8005a1a:	426d      	negs	r5, r5
 8005a1c:	7013      	strb	r3, [r2, #0]
 8005a1e:	4b62      	ldr	r3, [pc, #392]	; (8005ba8 <_printf_i+0x230>)
 8005a20:	270a      	movs	r7, #10
 8005a22:	9303      	str	r3, [sp, #12]
 8005a24:	e02f      	b.n	8005a86 <_printf_i+0x10e>
 8005a26:	6820      	ldr	r0, [r4, #0]
 8005a28:	6819      	ldr	r1, [r3, #0]
 8005a2a:	0605      	lsls	r5, r0, #24
 8005a2c:	d503      	bpl.n	8005a36 <_printf_i+0xbe>
 8005a2e:	1d08      	adds	r0, r1, #4
 8005a30:	6018      	str	r0, [r3, #0]
 8005a32:	680d      	ldr	r5, [r1, #0]
 8005a34:	e005      	b.n	8005a42 <_printf_i+0xca>
 8005a36:	0640      	lsls	r0, r0, #25
 8005a38:	d5f9      	bpl.n	8005a2e <_printf_i+0xb6>
 8005a3a:	680d      	ldr	r5, [r1, #0]
 8005a3c:	1d08      	adds	r0, r1, #4
 8005a3e:	6018      	str	r0, [r3, #0]
 8005a40:	b2ad      	uxth	r5, r5
 8005a42:	4b59      	ldr	r3, [pc, #356]	; (8005ba8 <_printf_i+0x230>)
 8005a44:	2708      	movs	r7, #8
 8005a46:	9303      	str	r3, [sp, #12]
 8005a48:	2a6f      	cmp	r2, #111	; 0x6f
 8005a4a:	d018      	beq.n	8005a7e <_printf_i+0x106>
 8005a4c:	270a      	movs	r7, #10
 8005a4e:	e016      	b.n	8005a7e <_printf_i+0x106>
 8005a50:	3145      	adds	r1, #69	; 0x45
 8005a52:	700a      	strb	r2, [r1, #0]
 8005a54:	4a54      	ldr	r2, [pc, #336]	; (8005ba8 <_printf_i+0x230>)
 8005a56:	9203      	str	r2, [sp, #12]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	6821      	ldr	r1, [r4, #0]
 8005a5c:	1d10      	adds	r0, r2, #4
 8005a5e:	6018      	str	r0, [r3, #0]
 8005a60:	6815      	ldr	r5, [r2, #0]
 8005a62:	0608      	lsls	r0, r1, #24
 8005a64:	d522      	bpl.n	8005aac <_printf_i+0x134>
 8005a66:	07cb      	lsls	r3, r1, #31
 8005a68:	d502      	bpl.n	8005a70 <_printf_i+0xf8>
 8005a6a:	2320      	movs	r3, #32
 8005a6c:	4319      	orrs	r1, r3
 8005a6e:	6021      	str	r1, [r4, #0]
 8005a70:	2710      	movs	r7, #16
 8005a72:	2d00      	cmp	r5, #0
 8005a74:	d103      	bne.n	8005a7e <_printf_i+0x106>
 8005a76:	2320      	movs	r3, #32
 8005a78:	6822      	ldr	r2, [r4, #0]
 8005a7a:	439a      	bics	r2, r3
 8005a7c:	6022      	str	r2, [r4, #0]
 8005a7e:	0023      	movs	r3, r4
 8005a80:	2200      	movs	r2, #0
 8005a82:	3343      	adds	r3, #67	; 0x43
 8005a84:	701a      	strb	r2, [r3, #0]
 8005a86:	6863      	ldr	r3, [r4, #4]
 8005a88:	60a3      	str	r3, [r4, #8]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	db5c      	blt.n	8005b48 <_printf_i+0x1d0>
 8005a8e:	2204      	movs	r2, #4
 8005a90:	6821      	ldr	r1, [r4, #0]
 8005a92:	4391      	bics	r1, r2
 8005a94:	6021      	str	r1, [r4, #0]
 8005a96:	2d00      	cmp	r5, #0
 8005a98:	d158      	bne.n	8005b4c <_printf_i+0x1d4>
 8005a9a:	9e04      	ldr	r6, [sp, #16]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d064      	beq.n	8005b6a <_printf_i+0x1f2>
 8005aa0:	0026      	movs	r6, r4
 8005aa2:	9b03      	ldr	r3, [sp, #12]
 8005aa4:	3642      	adds	r6, #66	; 0x42
 8005aa6:	781b      	ldrb	r3, [r3, #0]
 8005aa8:	7033      	strb	r3, [r6, #0]
 8005aaa:	e05e      	b.n	8005b6a <_printf_i+0x1f2>
 8005aac:	0648      	lsls	r0, r1, #25
 8005aae:	d5da      	bpl.n	8005a66 <_printf_i+0xee>
 8005ab0:	b2ad      	uxth	r5, r5
 8005ab2:	e7d8      	b.n	8005a66 <_printf_i+0xee>
 8005ab4:	6809      	ldr	r1, [r1, #0]
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	0608      	lsls	r0, r1, #24
 8005aba:	d505      	bpl.n	8005ac8 <_printf_i+0x150>
 8005abc:	1d11      	adds	r1, r2, #4
 8005abe:	6019      	str	r1, [r3, #0]
 8005ac0:	6813      	ldr	r3, [r2, #0]
 8005ac2:	6962      	ldr	r2, [r4, #20]
 8005ac4:	601a      	str	r2, [r3, #0]
 8005ac6:	e006      	b.n	8005ad6 <_printf_i+0x15e>
 8005ac8:	0649      	lsls	r1, r1, #25
 8005aca:	d5f7      	bpl.n	8005abc <_printf_i+0x144>
 8005acc:	1d11      	adds	r1, r2, #4
 8005ace:	6019      	str	r1, [r3, #0]
 8005ad0:	6813      	ldr	r3, [r2, #0]
 8005ad2:	8aa2      	ldrh	r2, [r4, #20]
 8005ad4:	801a      	strh	r2, [r3, #0]
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	9e04      	ldr	r6, [sp, #16]
 8005ada:	6123      	str	r3, [r4, #16]
 8005adc:	e054      	b.n	8005b88 <_printf_i+0x210>
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	1d11      	adds	r1, r2, #4
 8005ae2:	6019      	str	r1, [r3, #0]
 8005ae4:	6816      	ldr	r6, [r2, #0]
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	6862      	ldr	r2, [r4, #4]
 8005aea:	0030      	movs	r0, r6
 8005aec:	f000 f85e 	bl	8005bac <memchr>
 8005af0:	2800      	cmp	r0, #0
 8005af2:	d001      	beq.n	8005af8 <_printf_i+0x180>
 8005af4:	1b80      	subs	r0, r0, r6
 8005af6:	6060      	str	r0, [r4, #4]
 8005af8:	6863      	ldr	r3, [r4, #4]
 8005afa:	6123      	str	r3, [r4, #16]
 8005afc:	2300      	movs	r3, #0
 8005afe:	9a04      	ldr	r2, [sp, #16]
 8005b00:	7013      	strb	r3, [r2, #0]
 8005b02:	e041      	b.n	8005b88 <_printf_i+0x210>
 8005b04:	6923      	ldr	r3, [r4, #16]
 8005b06:	0032      	movs	r2, r6
 8005b08:	9906      	ldr	r1, [sp, #24]
 8005b0a:	9805      	ldr	r0, [sp, #20]
 8005b0c:	9d07      	ldr	r5, [sp, #28]
 8005b0e:	47a8      	blx	r5
 8005b10:	1c43      	adds	r3, r0, #1
 8005b12:	d043      	beq.n	8005b9c <_printf_i+0x224>
 8005b14:	6823      	ldr	r3, [r4, #0]
 8005b16:	2500      	movs	r5, #0
 8005b18:	079b      	lsls	r3, r3, #30
 8005b1a:	d40f      	bmi.n	8005b3c <_printf_i+0x1c4>
 8005b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b1e:	68e0      	ldr	r0, [r4, #12]
 8005b20:	4298      	cmp	r0, r3
 8005b22:	da3d      	bge.n	8005ba0 <_printf_i+0x228>
 8005b24:	0018      	movs	r0, r3
 8005b26:	e03b      	b.n	8005ba0 <_printf_i+0x228>
 8005b28:	0022      	movs	r2, r4
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	3219      	adds	r2, #25
 8005b2e:	9906      	ldr	r1, [sp, #24]
 8005b30:	9805      	ldr	r0, [sp, #20]
 8005b32:	9e07      	ldr	r6, [sp, #28]
 8005b34:	47b0      	blx	r6
 8005b36:	1c43      	adds	r3, r0, #1
 8005b38:	d030      	beq.n	8005b9c <_printf_i+0x224>
 8005b3a:	3501      	adds	r5, #1
 8005b3c:	68e3      	ldr	r3, [r4, #12]
 8005b3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b40:	1a9b      	subs	r3, r3, r2
 8005b42:	429d      	cmp	r5, r3
 8005b44:	dbf0      	blt.n	8005b28 <_printf_i+0x1b0>
 8005b46:	e7e9      	b.n	8005b1c <_printf_i+0x1a4>
 8005b48:	2d00      	cmp	r5, #0
 8005b4a:	d0a9      	beq.n	8005aa0 <_printf_i+0x128>
 8005b4c:	9e04      	ldr	r6, [sp, #16]
 8005b4e:	0028      	movs	r0, r5
 8005b50:	0039      	movs	r1, r7
 8005b52:	f7fa fb7b 	bl	800024c <__aeabi_uidivmod>
 8005b56:	9b03      	ldr	r3, [sp, #12]
 8005b58:	3e01      	subs	r6, #1
 8005b5a:	5c5b      	ldrb	r3, [r3, r1]
 8005b5c:	0028      	movs	r0, r5
 8005b5e:	7033      	strb	r3, [r6, #0]
 8005b60:	0039      	movs	r1, r7
 8005b62:	f7fa faed 	bl	8000140 <__udivsi3>
 8005b66:	1e05      	subs	r5, r0, #0
 8005b68:	d1f1      	bne.n	8005b4e <_printf_i+0x1d6>
 8005b6a:	2f08      	cmp	r7, #8
 8005b6c:	d109      	bne.n	8005b82 <_printf_i+0x20a>
 8005b6e:	6823      	ldr	r3, [r4, #0]
 8005b70:	07db      	lsls	r3, r3, #31
 8005b72:	d506      	bpl.n	8005b82 <_printf_i+0x20a>
 8005b74:	6863      	ldr	r3, [r4, #4]
 8005b76:	6922      	ldr	r2, [r4, #16]
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	dc02      	bgt.n	8005b82 <_printf_i+0x20a>
 8005b7c:	2330      	movs	r3, #48	; 0x30
 8005b7e:	3e01      	subs	r6, #1
 8005b80:	7033      	strb	r3, [r6, #0]
 8005b82:	9b04      	ldr	r3, [sp, #16]
 8005b84:	1b9b      	subs	r3, r3, r6
 8005b86:	6123      	str	r3, [r4, #16]
 8005b88:	9b07      	ldr	r3, [sp, #28]
 8005b8a:	aa09      	add	r2, sp, #36	; 0x24
 8005b8c:	9300      	str	r3, [sp, #0]
 8005b8e:	0021      	movs	r1, r4
 8005b90:	9b06      	ldr	r3, [sp, #24]
 8005b92:	9805      	ldr	r0, [sp, #20]
 8005b94:	f7ff fe82 	bl	800589c <_printf_common>
 8005b98:	1c43      	adds	r3, r0, #1
 8005b9a:	d1b3      	bne.n	8005b04 <_printf_i+0x18c>
 8005b9c:	2001      	movs	r0, #1
 8005b9e:	4240      	negs	r0, r0
 8005ba0:	b00b      	add	sp, #44	; 0x2c
 8005ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ba4:	080064eb 	.word	0x080064eb
 8005ba8:	080064da 	.word	0x080064da

08005bac <memchr>:
 8005bac:	b2c9      	uxtb	r1, r1
 8005bae:	1882      	adds	r2, r0, r2
 8005bb0:	4290      	cmp	r0, r2
 8005bb2:	d101      	bne.n	8005bb8 <memchr+0xc>
 8005bb4:	2000      	movs	r0, #0
 8005bb6:	4770      	bx	lr
 8005bb8:	7803      	ldrb	r3, [r0, #0]
 8005bba:	428b      	cmp	r3, r1
 8005bbc:	d0fb      	beq.n	8005bb6 <memchr+0xa>
 8005bbe:	3001      	adds	r0, #1
 8005bc0:	e7f6      	b.n	8005bb0 <memchr+0x4>

08005bc2 <memmove>:
 8005bc2:	b510      	push	{r4, lr}
 8005bc4:	4288      	cmp	r0, r1
 8005bc6:	d902      	bls.n	8005bce <memmove+0xc>
 8005bc8:	188b      	adds	r3, r1, r2
 8005bca:	4298      	cmp	r0, r3
 8005bcc:	d308      	bcc.n	8005be0 <memmove+0x1e>
 8005bce:	2300      	movs	r3, #0
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d007      	beq.n	8005be4 <memmove+0x22>
 8005bd4:	5ccc      	ldrb	r4, [r1, r3]
 8005bd6:	54c4      	strb	r4, [r0, r3]
 8005bd8:	3301      	adds	r3, #1
 8005bda:	e7f9      	b.n	8005bd0 <memmove+0xe>
 8005bdc:	5c8b      	ldrb	r3, [r1, r2]
 8005bde:	5483      	strb	r3, [r0, r2]
 8005be0:	3a01      	subs	r2, #1
 8005be2:	d2fb      	bcs.n	8005bdc <memmove+0x1a>
 8005be4:	bd10      	pop	{r4, pc}
	...

08005be8 <_free_r>:
 8005be8:	b570      	push	{r4, r5, r6, lr}
 8005bea:	0005      	movs	r5, r0
 8005bec:	2900      	cmp	r1, #0
 8005bee:	d010      	beq.n	8005c12 <_free_r+0x2a>
 8005bf0:	1f0c      	subs	r4, r1, #4
 8005bf2:	6823      	ldr	r3, [r4, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	da00      	bge.n	8005bfa <_free_r+0x12>
 8005bf8:	18e4      	adds	r4, r4, r3
 8005bfa:	0028      	movs	r0, r5
 8005bfc:	f000 f8d4 	bl	8005da8 <__malloc_lock>
 8005c00:	4a1d      	ldr	r2, [pc, #116]	; (8005c78 <_free_r+0x90>)
 8005c02:	6813      	ldr	r3, [r2, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d105      	bne.n	8005c14 <_free_r+0x2c>
 8005c08:	6063      	str	r3, [r4, #4]
 8005c0a:	6014      	str	r4, [r2, #0]
 8005c0c:	0028      	movs	r0, r5
 8005c0e:	f000 f8cc 	bl	8005daa <__malloc_unlock>
 8005c12:	bd70      	pop	{r4, r5, r6, pc}
 8005c14:	42a3      	cmp	r3, r4
 8005c16:	d909      	bls.n	8005c2c <_free_r+0x44>
 8005c18:	6821      	ldr	r1, [r4, #0]
 8005c1a:	1860      	adds	r0, r4, r1
 8005c1c:	4283      	cmp	r3, r0
 8005c1e:	d1f3      	bne.n	8005c08 <_free_r+0x20>
 8005c20:	6818      	ldr	r0, [r3, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	1841      	adds	r1, r0, r1
 8005c26:	6021      	str	r1, [r4, #0]
 8005c28:	e7ee      	b.n	8005c08 <_free_r+0x20>
 8005c2a:	0013      	movs	r3, r2
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	2a00      	cmp	r2, #0
 8005c30:	d001      	beq.n	8005c36 <_free_r+0x4e>
 8005c32:	42a2      	cmp	r2, r4
 8005c34:	d9f9      	bls.n	8005c2a <_free_r+0x42>
 8005c36:	6819      	ldr	r1, [r3, #0]
 8005c38:	1858      	adds	r0, r3, r1
 8005c3a:	42a0      	cmp	r0, r4
 8005c3c:	d10b      	bne.n	8005c56 <_free_r+0x6e>
 8005c3e:	6820      	ldr	r0, [r4, #0]
 8005c40:	1809      	adds	r1, r1, r0
 8005c42:	1858      	adds	r0, r3, r1
 8005c44:	6019      	str	r1, [r3, #0]
 8005c46:	4282      	cmp	r2, r0
 8005c48:	d1e0      	bne.n	8005c0c <_free_r+0x24>
 8005c4a:	6810      	ldr	r0, [r2, #0]
 8005c4c:	6852      	ldr	r2, [r2, #4]
 8005c4e:	1841      	adds	r1, r0, r1
 8005c50:	6019      	str	r1, [r3, #0]
 8005c52:	605a      	str	r2, [r3, #4]
 8005c54:	e7da      	b.n	8005c0c <_free_r+0x24>
 8005c56:	42a0      	cmp	r0, r4
 8005c58:	d902      	bls.n	8005c60 <_free_r+0x78>
 8005c5a:	230c      	movs	r3, #12
 8005c5c:	602b      	str	r3, [r5, #0]
 8005c5e:	e7d5      	b.n	8005c0c <_free_r+0x24>
 8005c60:	6821      	ldr	r1, [r4, #0]
 8005c62:	1860      	adds	r0, r4, r1
 8005c64:	4282      	cmp	r2, r0
 8005c66:	d103      	bne.n	8005c70 <_free_r+0x88>
 8005c68:	6810      	ldr	r0, [r2, #0]
 8005c6a:	6852      	ldr	r2, [r2, #4]
 8005c6c:	1841      	adds	r1, r0, r1
 8005c6e:	6021      	str	r1, [r4, #0]
 8005c70:	6062      	str	r2, [r4, #4]
 8005c72:	605c      	str	r4, [r3, #4]
 8005c74:	e7ca      	b.n	8005c0c <_free_r+0x24>
 8005c76:	46c0      	nop			; (mov r8, r8)
 8005c78:	200002f8 	.word	0x200002f8

08005c7c <_malloc_r>:
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	b570      	push	{r4, r5, r6, lr}
 8005c80:	1ccd      	adds	r5, r1, #3
 8005c82:	439d      	bics	r5, r3
 8005c84:	3508      	adds	r5, #8
 8005c86:	0006      	movs	r6, r0
 8005c88:	2d0c      	cmp	r5, #12
 8005c8a:	d21e      	bcs.n	8005cca <_malloc_r+0x4e>
 8005c8c:	250c      	movs	r5, #12
 8005c8e:	42a9      	cmp	r1, r5
 8005c90:	d81d      	bhi.n	8005cce <_malloc_r+0x52>
 8005c92:	0030      	movs	r0, r6
 8005c94:	f000 f888 	bl	8005da8 <__malloc_lock>
 8005c98:	4a25      	ldr	r2, [pc, #148]	; (8005d30 <_malloc_r+0xb4>)
 8005c9a:	6814      	ldr	r4, [r2, #0]
 8005c9c:	0021      	movs	r1, r4
 8005c9e:	2900      	cmp	r1, #0
 8005ca0:	d119      	bne.n	8005cd6 <_malloc_r+0x5a>
 8005ca2:	4c24      	ldr	r4, [pc, #144]	; (8005d34 <_malloc_r+0xb8>)
 8005ca4:	6823      	ldr	r3, [r4, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d103      	bne.n	8005cb2 <_malloc_r+0x36>
 8005caa:	0030      	movs	r0, r6
 8005cac:	f000 f86a 	bl	8005d84 <_sbrk_r>
 8005cb0:	6020      	str	r0, [r4, #0]
 8005cb2:	0029      	movs	r1, r5
 8005cb4:	0030      	movs	r0, r6
 8005cb6:	f000 f865 	bl	8005d84 <_sbrk_r>
 8005cba:	1c43      	adds	r3, r0, #1
 8005cbc:	d12c      	bne.n	8005d18 <_malloc_r+0x9c>
 8005cbe:	230c      	movs	r3, #12
 8005cc0:	0030      	movs	r0, r6
 8005cc2:	6033      	str	r3, [r6, #0]
 8005cc4:	f000 f871 	bl	8005daa <__malloc_unlock>
 8005cc8:	e003      	b.n	8005cd2 <_malloc_r+0x56>
 8005cca:	2d00      	cmp	r5, #0
 8005ccc:	dadf      	bge.n	8005c8e <_malloc_r+0x12>
 8005cce:	230c      	movs	r3, #12
 8005cd0:	6033      	str	r3, [r6, #0]
 8005cd2:	2000      	movs	r0, #0
 8005cd4:	bd70      	pop	{r4, r5, r6, pc}
 8005cd6:	680b      	ldr	r3, [r1, #0]
 8005cd8:	1b5b      	subs	r3, r3, r5
 8005cda:	d41a      	bmi.n	8005d12 <_malloc_r+0x96>
 8005cdc:	2b0b      	cmp	r3, #11
 8005cde:	d903      	bls.n	8005ce8 <_malloc_r+0x6c>
 8005ce0:	600b      	str	r3, [r1, #0]
 8005ce2:	18cc      	adds	r4, r1, r3
 8005ce4:	6025      	str	r5, [r4, #0]
 8005ce6:	e003      	b.n	8005cf0 <_malloc_r+0x74>
 8005ce8:	428c      	cmp	r4, r1
 8005cea:	d10e      	bne.n	8005d0a <_malloc_r+0x8e>
 8005cec:	6863      	ldr	r3, [r4, #4]
 8005cee:	6013      	str	r3, [r2, #0]
 8005cf0:	0030      	movs	r0, r6
 8005cf2:	f000 f85a 	bl	8005daa <__malloc_unlock>
 8005cf6:	0020      	movs	r0, r4
 8005cf8:	2207      	movs	r2, #7
 8005cfa:	300b      	adds	r0, #11
 8005cfc:	1d23      	adds	r3, r4, #4
 8005cfe:	4390      	bics	r0, r2
 8005d00:	1ac3      	subs	r3, r0, r3
 8005d02:	d0e7      	beq.n	8005cd4 <_malloc_r+0x58>
 8005d04:	425a      	negs	r2, r3
 8005d06:	50e2      	str	r2, [r4, r3]
 8005d08:	e7e4      	b.n	8005cd4 <_malloc_r+0x58>
 8005d0a:	684b      	ldr	r3, [r1, #4]
 8005d0c:	6063      	str	r3, [r4, #4]
 8005d0e:	000c      	movs	r4, r1
 8005d10:	e7ee      	b.n	8005cf0 <_malloc_r+0x74>
 8005d12:	000c      	movs	r4, r1
 8005d14:	6849      	ldr	r1, [r1, #4]
 8005d16:	e7c2      	b.n	8005c9e <_malloc_r+0x22>
 8005d18:	2303      	movs	r3, #3
 8005d1a:	1cc4      	adds	r4, r0, #3
 8005d1c:	439c      	bics	r4, r3
 8005d1e:	42a0      	cmp	r0, r4
 8005d20:	d0e0      	beq.n	8005ce4 <_malloc_r+0x68>
 8005d22:	1a21      	subs	r1, r4, r0
 8005d24:	0030      	movs	r0, r6
 8005d26:	f000 f82d 	bl	8005d84 <_sbrk_r>
 8005d2a:	1c43      	adds	r3, r0, #1
 8005d2c:	d1da      	bne.n	8005ce4 <_malloc_r+0x68>
 8005d2e:	e7c6      	b.n	8005cbe <_malloc_r+0x42>
 8005d30:	200002f8 	.word	0x200002f8
 8005d34:	200002fc 	.word	0x200002fc

08005d38 <_realloc_r>:
 8005d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d3a:	0007      	movs	r7, r0
 8005d3c:	000d      	movs	r5, r1
 8005d3e:	0016      	movs	r6, r2
 8005d40:	2900      	cmp	r1, #0
 8005d42:	d105      	bne.n	8005d50 <_realloc_r+0x18>
 8005d44:	0011      	movs	r1, r2
 8005d46:	f7ff ff99 	bl	8005c7c <_malloc_r>
 8005d4a:	0004      	movs	r4, r0
 8005d4c:	0020      	movs	r0, r4
 8005d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d50:	2a00      	cmp	r2, #0
 8005d52:	d103      	bne.n	8005d5c <_realloc_r+0x24>
 8005d54:	f7ff ff48 	bl	8005be8 <_free_r>
 8005d58:	0034      	movs	r4, r6
 8005d5a:	e7f7      	b.n	8005d4c <_realloc_r+0x14>
 8005d5c:	f000 f826 	bl	8005dac <_malloc_usable_size_r>
 8005d60:	002c      	movs	r4, r5
 8005d62:	4286      	cmp	r6, r0
 8005d64:	d9f2      	bls.n	8005d4c <_realloc_r+0x14>
 8005d66:	0031      	movs	r1, r6
 8005d68:	0038      	movs	r0, r7
 8005d6a:	f7ff ff87 	bl	8005c7c <_malloc_r>
 8005d6e:	1e04      	subs	r4, r0, #0
 8005d70:	d0ec      	beq.n	8005d4c <_realloc_r+0x14>
 8005d72:	0029      	movs	r1, r5
 8005d74:	0032      	movs	r2, r6
 8005d76:	f7ff fbf7 	bl	8005568 <memcpy>
 8005d7a:	0029      	movs	r1, r5
 8005d7c:	0038      	movs	r0, r7
 8005d7e:	f7ff ff33 	bl	8005be8 <_free_r>
 8005d82:	e7e3      	b.n	8005d4c <_realloc_r+0x14>

08005d84 <_sbrk_r>:
 8005d84:	2300      	movs	r3, #0
 8005d86:	b570      	push	{r4, r5, r6, lr}
 8005d88:	4c06      	ldr	r4, [pc, #24]	; (8005da4 <_sbrk_r+0x20>)
 8005d8a:	0005      	movs	r5, r0
 8005d8c:	0008      	movs	r0, r1
 8005d8e:	6023      	str	r3, [r4, #0]
 8005d90:	f7ff f850 	bl	8004e34 <_sbrk>
 8005d94:	1c43      	adds	r3, r0, #1
 8005d96:	d103      	bne.n	8005da0 <_sbrk_r+0x1c>
 8005d98:	6823      	ldr	r3, [r4, #0]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d000      	beq.n	8005da0 <_sbrk_r+0x1c>
 8005d9e:	602b      	str	r3, [r5, #0]
 8005da0:	bd70      	pop	{r4, r5, r6, pc}
 8005da2:	46c0      	nop			; (mov r8, r8)
 8005da4:	20000e4c 	.word	0x20000e4c

08005da8 <__malloc_lock>:
 8005da8:	4770      	bx	lr

08005daa <__malloc_unlock>:
 8005daa:	4770      	bx	lr

08005dac <_malloc_usable_size_r>:
 8005dac:	1f0b      	subs	r3, r1, #4
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	1f18      	subs	r0, r3, #4
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	da01      	bge.n	8005dba <_malloc_usable_size_r+0xe>
 8005db6:	580b      	ldr	r3, [r1, r0]
 8005db8:	18c0      	adds	r0, r0, r3
 8005dba:	4770      	bx	lr

08005dbc <_init>:
 8005dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dbe:	46c0      	nop			; (mov r8, r8)
 8005dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dc2:	bc08      	pop	{r3}
 8005dc4:	469e      	mov	lr, r3
 8005dc6:	4770      	bx	lr

08005dc8 <_fini>:
 8005dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dca:	46c0      	nop			; (mov r8, r8)
 8005dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dce:	bc08      	pop	{r3}
 8005dd0:	469e      	mov	lr, r3
 8005dd2:	4770      	bx	lr
