library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity reldig is
    port( reloj : in std_logic;
        AN : out std_logic_vector (3 downto 0);
        L : out std_logic_vector (6 downto 0));
end reldig;

architecture Behavioral of reldig is
    signal segundo : std_logic;
    signal rapido : std_logic;
    signal n : std_logic;
    signal Qs : std_logic_vector (3 downto 0);
    signal Qum : std_logic_vector (3 downto 0);
    signal Qdm : std_logic_vector (3 downto 0);
    signal e : std_logic;
    signal Qr : std_logic_vector (1 downto 0);
    signal Quh : std_logic_vector (3 downto 0);
    signal Qdh : std_logic_vector (3 downto 0);
    signal z : std_logic;
    signal u : std_logic;
    signal d : std_logic;
    signal reset :std_logic;

begin
    divisor : process (reloj)
        variable CUENTA: std_logic_vector(27 downto 0) := X"0000000";
    begin
        if rising_edge (reloj) then
            if CUENTA =X"48009E0" then
                CUENTA :=X"0000000";
            else
                CUENTA := CUENTA + 1;
            end if;
        end if;
		  
    UNIDADES: process (segundo)
        variable CUENTA: std_logic_vector(3 downto 0) :="0000";
    begin
        if rising_edge (segundo) then
            if CUENTA = "1001" then
                CUENTA := "0000";
                N <= '1';
            else
                CUENTA := CUENTA + 1;
                N <= '0';
            end if;
        end if;
        Qum <= CUENTA;
    end process;
        