m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/simulation/modelsim
vrv32i_all_opcode_decode
Z1 !s110 1558069863
!i10b 1
!s100 5KHJ`=e_N[S[O<L3Xg=3A0
IX_Sl2@U<0?Z?zYnkTUG1L0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1554973214
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_all_opcode_decode.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_all_opcode_decode.v
L0 6
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1558069863.000000
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_addr_map.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu_op.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_all_opcode_decode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_all_opcode_decode.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog
Z7 tCvgOpt 0
vrv32i_alu
R1
!i10b 1
!s100 UaOHYIc0SM9[jV^5Zj?M20
IY1U[b@Ug;D3nPo>;1<E?n3
R2
R0
w1554973195
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu_op.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu.v|
!i113 1
R5
R6
R7
vrv32i_core
R1
!i10b 1
!s100 Xh;mMf3^;>^54i^cFR4gH2
I?mkCD]K?C7:@WLJcE6:Pg3
R2
R0
w1554973167
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v
L0 6
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_platform_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_addr_map.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_bus_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v|
!i113 1
R5
R6
R7
vrv32i_csr_file
R1
!i10b 1
!s100 3kifLX5Co::Y=9IJb[WFc1
Ib8fNTlMlc[@lMT1jkzU^Y1
R2
R0
w1554973155
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_file.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_file.v
L0 6
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_platform_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_addr_map.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_file.v|
!i113 1
R5
R6
R7
vrv32i_ctrl
R1
!i10b 1
!s100 02=m95aDffgzk@IaLDl3I3
IGU^1[cJadJQVG`?^bnSLf2
R2
R0
w1554973150
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v
L0 7
R3
r1
!s85 0
31
Z8 !s108 1558069862.000000
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_md_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_addr_map.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu_op.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v|
!i113 1
R5
R6
R7
vrv32i_data_mem
Z9 !s110 1558069862
!i10b 1
!s100 TE7LH6]S8Q[LXAYclEN^o0
I`VC7?j`h]IdCQ`7;Z?<[K0
R2
R0
w1553668949
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v
Z10 L0 39
R3
r1
!s85 0
31
R8
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v|
!i113 1
R5
Z11 !s92 -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog
R7
vrv32i_imm_gen
R1
!i10b 1
!s100 _YSE7oT4F:m0KOSZfdCT12
I9g99e=QmB7lFAzVl1gMf<1
R2
R0
w1554973142
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_imm_gen.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_imm_gen.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_imm_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_imm_gen.v|
!i113 1
R5
R6
R7
vrv32i_instr_mem
R9
!i10b 1
!s100 LEF4T2V@@TTEA6klTU^;[0
I:Z<?jV:@ECnJk1WEJ:=ZV1
R2
R0
w1553002745
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v
R10
R3
r1
!s85 0
31
R8
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v|
!i113 1
R5
R11
R7
vrv32i_mul_div
R1
!i10b 1
!s100 j3EIm0R2LgZ;M>>4HRNXR2
IR;:l^840ceBa2Q3=J_^K21
R2
R0
w1554973138
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div.v
L0 5
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_md_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div.v|
!i113 1
R5
R6
R7
vrv32i_mul_div_ctrl
R1
!i10b 1
!s100 9dflR3CW93Yf`iC3ckF@e0
IHCb<77Gi<F[K0h[0B03oN0
R2
R0
w1554973132
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div_ctrl.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div_ctrl.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_md_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div_ctrl.v|
!i113 1
R5
R6
R7
vrv32i_opcode_decode
R1
!i10b 1
!s100 WIIKL:JW?CdSoTWFB7>WP3
IU3kM^S;M1]Z4Mf=6@L?og0
R2
R0
w1554973129
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcode_decode.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcode_decode.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu_op.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcode_decode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcode_decode.v|
!i113 1
R5
R6
R7
vrv32i_PC_mux
R1
!i10b 1
!s100 flO2nG5M@K[Gjc1WFffQ81
IG9^JfdgbLz;MN_MEjR>NL1
R2
R0
w1554973125
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_PC_mux.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_PC_mux.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_PC_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_PC_mux.v|
!i113 1
R5
R6
R7
nrv32i_@p@c_mux
vrv32i_pipeline
R1
!i10b 1
!s100 ^h=>hG77LQTESFjd<fMUb2
IR>V26jLc^aO4;eR?f8iWC3
R2
R0
w1554973117
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_store_data.vh
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_load_data.vh
L0 8
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_load_data.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_store_data.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_platform_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_md_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_addr_map.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu_op.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v|
!i113 1
R5
R6
R7
vrv32i_regfile
R1
!i10b 1
!s100 2Ebb_maTV2o;Vc[TBcjWQ0
IK^9;MmIS=f>7070VVJQR02
R2
R0
w1554973644
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_regfile.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_regfile.v
L0 7
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_regfile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_regfile.v|
!i113 1
R5
R6
R7
vrv32i_src_a_mux
R1
!i10b 1
!s100 dTG4:ngh^klf=fA_6[MdC2
InIUP@X2Kbzl`3Lel4jS_30
R2
R0
w1554973201
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_a_mux.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_a_mux.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_a_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_a_mux.v|
!i113 1
R5
R6
R7
vrv32i_src_b_mux
R1
!i10b 1
!s100 PM17BIFo1iJzmnC0328f02
I9cLTToIjmazUh22a?dBUf3
R2
R0
w1554973205
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_b_mux.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_b_mux.v
L0 4
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcodes.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_b_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_b_mux.v|
!i113 1
R5
R6
R7
vtb_rv32i_core
R1
!i10b 1
!s100 D?UVXDN>GSm`e8L5HJZ7j1
IhSfIj4W41hH>1^;F8kOd@0
R2
R0
w1554973209
8E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/tb_rv32i_core.v
FE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/tb_rv32i_core.v
L0 8
R3
r1
!s85 0
31
R4
!s107 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_platform_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_addr_map.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_bus_constants.vh|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/tb_rv32i_core.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog|E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/tb_rv32i_core.v|
!i113 1
R5
R6
R7
