{
    "arxiv_id": "1612.08163",
    "title": "Application-aware Retiming of Accelerators: A High-level Data-driven Approach",
    "authors": [
        {
            "name": "A Lava",
            "citations_all": null,
            "citations_recent": null,
            "h_index_all": null,
            "h_index_recent": null,
            "i10_index_all": null,
            "i10_index_recent": null
        },
        {
            "name": "MJ Mamaghani",
            "citations_all": null,
            "citations_recent": null,
            "h_index_all": null,
            "h_index_recent": null,
            "i10_index_all": null,
            "i10_index_recent": null
        },
        {
            "name": "S Mohammadi",
            "citations_all": 1693,
            "citations_recent": 708,
            "h_index_all": 23,
            "h_index_recent": 13,
            "i10_index_all": 51,
            "i10_index_recent": 19
        },
        {
            "name": "S Furber",
            "citations_all": 19714,
            "citations_recent": 8170,
            "h_index_all": 67,
            "h_index_recent": 42,
            "i10_index_all": 212,
            "i10_index_recent": 107
        }
    ],
    "abstract": "Flexibility at hardware level is the main driving force behind adaptive systems whose aim is to realise microarhitecture deconfiguration 'online'. This feature allows the software/hardware stack to tolerate drastic changes of the workload in data centres. With emerge of FPGA reconfigurablity this technology is becoming a mainstream computing paradigm. Adaptivity is usually accompanied by the high-level tools to facilitate multi-dimensional space exploration. An essential aspect in this space is memory orchestration where on-chip and off-chip memory distribution significantly influences the architecture in coping with the critical spatial and timing constraints, e.g. Place and Route. This paper proposes a memory smart technique for a particular class of adaptive systems: Elastic Circuits which enjoy slack elasticity at fine level of granularity. We explore retiming of a set of popular benchmarks via investigating the memory distribution within and among accelerators. The area, performance and power patterns are adopted by our high-level synthesis framework, with respect to the behaviour of the input descriptions, to improve the quality of the synthesised elastic circuits.",
    "published_date": "2016-12-24T00:00:00",
    "last_revised_date": "2016-12-24T00:00:00",
    "num_revisions": 0,
    "pdf_url": "https://arxiv.org/pdf/1612.08163.pdf",
    "primary_category": "Hardware Architecture (cs.AR)",
    "categories": [
        "Hardware Architecture (cs.AR)",
        "Distributed, Parallel, and Cluster Computing (cs.DC)",
        "Performance (cs.PF)"
    ],
    "keywords": null,
    "num_pages": 7,
    "github_stars": null,
    "upvote": 0,
    "citing_models": 0,
    "citing_datasets": 0,
    "citing_spaces": 0,
    "citing_collections": 0,
    "citations_by_year": {},
    "citationCount": 0,
    "venue": {
        "name": "arXiv.org",
        "type": null,
        "ranking": null
    },
    "citations": [],
    "referenceCount": 11,
    "references": [
        {
            "arxiv_id": null,
            "referenceCount": 54,
            "citationCount": 14,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 32,
            "citationCount": 8,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 13,
            "citationCount": 9,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 51,
            "citationCount": 89,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 115,
            "citationCount": 613,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 123,
            "citationCount": 114,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 113,
            "citationCount": 600,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 3,
            "citationCount": 22,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": null,
            "citationCount": null,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 62,
            "citationCount": 4,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": null,
            "citationCount": null,
            "influentialCitationCount": null
        }
    ],
    "influentialCitationCount": 0,
    "embedding": null
}