--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml spi_master.twx spi_master.ncd -o spi_master.twr
spi_master.pcf

Design file:              spi_master.ncd
Physical constraint file: spi_master.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clk_div<0>  |    2.745(R)|    0.328(R)|clock_BUFGP       |   0.000|
clk_div<1>  |    5.927(R)|    0.313(R)|clock_BUFGP       |   0.000|
clk_div<2>  |    5.104(R)|    1.135(R)|clock_BUFGP       |   0.000|
clk_div<3>  |    4.308(R)|    0.720(R)|clock_BUFGP       |   0.000|
clk_div<4>  |    4.568(R)|    1.256(R)|clock_BUFGP       |   0.000|
clk_div<5>  |    4.836(R)|    1.449(R)|clock_BUFGP       |   0.000|
clk_div<6>  |    4.225(R)|    1.283(R)|clock_BUFGP       |   0.000|
clk_div<7>  |    4.836(R)|    1.126(R)|clock_BUFGP       |   0.000|
clk_div<8>  |    5.057(R)|    1.285(R)|clock_BUFGP       |   0.000|
clk_div<9>  |    4.860(R)|    1.079(R)|clock_BUFGP       |   0.000|
clk_div<10> |    4.862(R)|    1.279(R)|clock_BUFGP       |   0.000|
clk_div<11> |    3.921(R)|    1.114(R)|clock_BUFGP       |   0.000|
clk_div<12> |    3.970(R)|    1.257(R)|clock_BUFGP       |   0.000|
clk_div<13> |    3.924(R)|    1.220(R)|clock_BUFGP       |   0.000|
clk_div<14> |    4.307(R)|    1.071(R)|clock_BUFGP       |   0.000|
clk_div<15> |    4.029(R)|    0.540(R)|clock_BUFGP       |   0.000|
clk_div<16> |    4.004(R)|    0.765(R)|clock_BUFGP       |   0.000|
clk_div<17> |    4.322(R)|    0.268(R)|clock_BUFGP       |   0.000|
clk_div<18> |    4.463(R)|   -0.220(R)|clock_BUFGP       |   0.000|
clk_div<19> |    4.743(R)|    0.039(R)|clock_BUFGP       |   0.000|
clk_div<20> |    4.677(R)|    0.687(R)|clock_BUFGP       |   0.000|
clk_div<21> |    4.859(R)|   -0.361(R)|clock_BUFGP       |   0.000|
clk_div<22> |    4.932(R)|    0.165(R)|clock_BUFGP       |   0.000|
clk_div<23> |    5.032(R)|    0.001(R)|clock_BUFGP       |   0.000|
clk_div<24> |    4.878(R)|    0.030(R)|clock_BUFGP       |   0.000|
clk_div<25> |    4.618(R)|    0.310(R)|clock_BUFGP       |   0.000|
clk_div<26> |    5.238(R)|   -0.496(R)|clock_BUFGP       |   0.000|
clk_div<27> |    5.741(R)|   -0.044(R)|clock_BUFGP       |   0.000|
clk_div<28> |    5.439(R)|   -0.217(R)|clock_BUFGP       |   0.000|
clk_div<29> |    5.448(R)|   -0.250(R)|clock_BUFGP       |   0.000|
clk_div<30> |    5.713(R)|   -0.196(R)|clock_BUFGP       |   0.000|
clk_div<31> |    5.564(R)|   -0.051(R)|clock_BUFGP       |   0.000|
cont        |    5.849(R)|   -1.440(R)|clock_BUFGP       |   0.000|
cpha        |    1.413(R)|    0.925(R)|clock_BUFGP       |   0.000|
cpol        |    0.726(R)|    0.638(R)|clock_BUFGP       |   0.000|
enable      |    3.370(R)|    0.650(R)|clock_BUFGP       |   0.000|
miso        |    1.049(R)|    0.379(R)|clock_BUFGP       |   0.000|
reset_n     |    4.517(R)|   -0.992(R)|clock_BUFGP       |   0.000|
tx_data<0>  |    0.721(R)|    0.644(R)|clock_BUFGP       |   0.000|
tx_data<1>  |    0.633(R)|    0.715(R)|clock_BUFGP       |   0.000|
tx_data<2>  |    0.463(R)|    0.849(R)|clock_BUFGP       |   0.000|
tx_data<3>  |    0.175(R)|    1.079(R)|clock_BUFGP       |   0.000|
tx_data<4>  |    0.893(R)|    0.509(R)|clock_BUFGP       |   0.000|
tx_data<5>  |    0.606(R)|    0.738(R)|clock_BUFGP       |   0.000|
tx_data<6>  |    0.695(R)|    0.667(R)|clock_BUFGP       |   0.000|
tx_data<7>  |    0.704(R)|    0.660(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
busy        |    8.605(R)|clock_BUFGP       |   0.000|
mosi        |    7.442(R)|clock_BUFGP       |   0.000|
rx_data<0>  |    8.872(R)|clock_BUFGP       |   0.000|
rx_data<1>  |    8.456(R)|clock_BUFGP       |   0.000|
rx_data<2>  |    8.292(R)|clock_BUFGP       |   0.000|
rx_data<3>  |    8.436(R)|clock_BUFGP       |   0.000|
rx_data<4>  |    8.660(R)|clock_BUFGP       |   0.000|
rx_data<5>  |    8.597(R)|clock_BUFGP       |   0.000|
rx_data<6>  |    8.167(R)|clock_BUFGP       |   0.000|
rx_data<7>  |    8.397(R)|clock_BUFGP       |   0.000|
sclk        |    7.795(R)|clock_BUFGP       |   0.000|
ss_n<0>     |    8.660(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.726|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 15 16:29:20 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



