\hypertarget{group___u_a_r_t___hardware___flow___control}{}\section{U\+A\+RT Hardware Flow Control}
\label{group___u_a_r_t___hardware___flow___control}\index{U\+A\+R\+T Hardware Flow Control@{U\+A\+R\+T Hardware Flow Control}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_a_r_t___hardware___flow___control_gae0569001c06b7760cd38c481f84116cf}{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+N\+O\+NE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___hardware___flow___control_ga6d5dad09c6abf30f252084ba0f8c0b7d}{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+TS}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE})
\item 
\#define \hyperlink{group___u_a_r_t___hardware___flow___control_ga352f517245986e3b86bc75f8472c51ea}{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+TS}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE})
\item 
\#define \hyperlink{group___u_a_r_t___hardware___flow___control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73}{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+C\+TS}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}))
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___hardware___flow___control_ga352f517245986e3b86bc75f8472c51ea}\label{group___u_a_r_t___hardware___flow___control_ga352f517245986e3b86bc75f8472c51ea}} 
\index{U\+A\+R\+T Hardware Flow Control@{U\+A\+R\+T Hardware Flow Control}!U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+TS}}
\index{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+TS}!U\+A\+R\+T Hardware Flow Control@{U\+A\+R\+T Hardware Flow Control}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+TS}{UART\_HWCONTROL\_CTS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+TS~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE})}

Clear To Send \mbox{\Hypertarget{group___u_a_r_t___hardware___flow___control_gae0569001c06b7760cd38c481f84116cf}\label{group___u_a_r_t___hardware___flow___control_gae0569001c06b7760cd38c481f84116cf}} 
\index{U\+A\+R\+T Hardware Flow Control@{U\+A\+R\+T Hardware Flow Control}!U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+N\+O\+NE@{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+N\+O\+NE}}
\index{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+N\+O\+NE@{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+N\+O\+NE}!U\+A\+R\+T Hardware Flow Control@{U\+A\+R\+T Hardware Flow Control}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+N\+O\+NE}{UART\_HWCONTROL\_NONE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+N\+O\+NE~(0x00000000\+U)}

No hardware control \mbox{\Hypertarget{group___u_a_r_t___hardware___flow___control_ga6d5dad09c6abf30f252084ba0f8c0b7d}\label{group___u_a_r_t___hardware___flow___control_ga6d5dad09c6abf30f252084ba0f8c0b7d}} 
\index{U\+A\+R\+T Hardware Flow Control@{U\+A\+R\+T Hardware Flow Control}!U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+TS@{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+TS}}
\index{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+TS@{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+TS}!U\+A\+R\+T Hardware Flow Control@{U\+A\+R\+T Hardware Flow Control}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+TS}{UART\_HWCONTROL\_RTS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+TS~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE})}

Request To Send \mbox{\Hypertarget{group___u_a_r_t___hardware___flow___control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73}\label{group___u_a_r_t___hardware___flow___control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73}} 
\index{U\+A\+R\+T Hardware Flow Control@{U\+A\+R\+T Hardware Flow Control}!U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+C\+TS}}
\index{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+C\+TS}!U\+A\+R\+T Hardware Flow Control@{U\+A\+R\+T Hardware Flow Control}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+C\+TS}{UART\_HWCONTROL\_RTS\_CTS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+C\+TS~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}))}

Request and Clear To Send 