// SPDX-License-Identifier: Apache-2.0
/*
 * dts file for Xilinx KV260 smartcam
 *
 * (C) Copyright 2020 - 2021, Xilinx, Inc.
 * Copyright (C) 2023 - 2024, Advanced Micro Devices, Inc.
 *
 */

/dts-v1/;
/plugin/;

&fpga_full {
	#address-cells = <2>;
	#size-cells = <2>;
	firmware-name = "kv260-smartcam.bit.bin";
	resets = <&zynqmp_reset 116>, <&zynqmp_reset 117>, <&zynqmp_reset 118>, <&zynqmp_reset 119>;
};

&amba {
	afi0: afi0 {
		compatible = "xlnx,afi-fpga";
		config-afi = <0 0>, <1 0>, <2 0>, <3 0>, <4 0>, <5 0>, <6 0>, <7 0>, <8 0>, <9 0>, <10 0>, <11 0>, <12 0>, <13 0>, <14 0x0>, <15 0x000>;
	};

	/* fpga clocks */
	pl0_ref_200M: pl0_ref_200M { /* clk_out1 - clk_wiz_0 */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 71>;
		clock-div = <6>;
		clock-mult = <12>;
	};

	pl0_ref_100M: pl0_ref_100M { /* clk_out2 - clk_wiz_0 */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 71>;
		clock-div = <12>;
		clock-mult = <12>;
	};

	pl0_ref_300M: pl0_ref_300M { /* clk_out3 - clk_wiz_0 */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 71>;
		clock-div = <4>;
		clock-mult = <12>;
	};

	pl0_ref_50M: pl0_ref_50M { /* clk_out4 - clk_wiz_0 */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 71>;
		clock-div = <24>;
		clock-mult = <12>;
	};

	pl1_ref_audio_clk: pl1_ref_audio_clk { /* clk_out1 - clk_wiz_audio */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 72>;
		clock-div = <434>;
		clock-mult = <80>;
	};

	/* ar1335 isp mipi rx pipeline */
	ap1302_vdd: fixedregulator@0 {
		compatible = "regulator-fixed";
		regulator-name = "ap1302_vdd";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		enable-active-high;
	};

	ap1302_vaa: fixedregulator@1 {
		compatible = "regulator-fixed";
		regulator-name = "ap1302_vaa";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	ap1302_vddio: fixedregulator@2 {
		compatible = "regulator-fixed";
		regulator-name = "ap1302_vddio";
		regulator-min-microvolt = <1200000>;
		regulator-max-microvolt = <1200000>;
	};

	axi_iic: i2c@80030000 {
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "s_axi_aclk";
		clocks = <&pl0_ref_100M>;
		compatible = "xlnx,axi-iic-2.0", "xlnx,xps-iic-2.00.a";
		interrupt-names = "iic2intc_irpt";
		interrupt-parent = <&gic>;
		interrupts = <0 107 4>;
		reg = <0x0 0x80030000 0x0 0x10000>;

		i2c_mux: i2c-mux@74 {
			compatible = "nxp,pca9546";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x74>;
			i2c@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0>;
				ap1302: isp@3c {
					compatible = "onnn,ap1302";
					reg = <0x3c>;
					#address-cells = <1>;
					#size-cells = <0>;
					reset-gpios = <&gpio 79 1>;
					clocks = <&si5332_2>; /* u17 - 48MHZ clock - modelled in board dts */
					sensors {
						#address-cells = <1>;
						#size-cells = <0>;
						onnn,model = "onnn,ar1335";
						sensor@0 {
							reg = <0>;
							vdd-supply = <&ap1302_vdd>;
							vaa-supply = <&ap1302_vaa>;
							vddio-supply = <&ap1302_vddio>;
						};
					};
					ports {
						#address-cells = <1>;
						#size-cells = <0>;
						port@0 {
							reg = <2>;
							isp_out: endpoint {
								remote-endpoint = <&isp_csiss_in>;
								data-lanes = <1 2 3 4>;
							};
						};
					};
				};
			};
		};
	};

	isp_csiss: csiss@80000000 {
		compatible = "xlnx,mipi-csi2-rx-subsystem-5.0";
		reg = <0x0 0x80000000 0x0 0x10000>;
		clock-names = "lite_aclk", "dphy_clk_200M", "video_aclk";
		clocks = <&pl0_ref_100M>, <&pl0_ref_200M>, <&pl0_ref_300M>;
		interrupt-parent = <&gic>;
		interrupts = <0 104 4>;
		xlnx,csi-pxl-format = <0x18>;
		xlnx,axis-tdata-width = <32>;
		xlnx,max-lanes = <4>;
		xlnx,en-active-lanes;
		xlnx,ppc = <2>;
		xlnx,vfb;

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@1 {
				reg = <0x1>;

				isp_csiss_out: endpoint {
					remote-endpoint = <&isp_vcap_csi_in>;
				};
			};
			port@0 {
				reg = <0x0>;

				isp_csiss_in: endpoint {
					data-lanes = <1 2 3 4>;
					remote-endpoint = <&isp_out>;
				};
			};
		};
	};

	isp_fb_wr_csi: fb_wr@b0010000 {
		compatible = "xlnx,axi-frmbuf-wr-v2.1";
		reg = <0x0 0xb0010000 0x0 0x10000>;
		#dma-cells = <1>;
		interrupt-parent = <&gic>;
		interrupts = <0 105 4>;
		xlnx,vid-formats = "nv12";
		reset-gpios = <&gpio 78 1>;
		xlnx,dma-addr-width = <32>;
		xlnx,pixels-per-clock = <2>;
		xlnx,max-width = <3840>;
		xlnx,max-height = <2160>;
		clocks = <&pl0_ref_300M>;
		clock-names = "ap_clk";
	};

	isp_vcap_csi {
		compatible = "xlnx,video";
		dmas = <&isp_fb_wr_csi 0>;
		dma-names = "port0";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				direction = "input";

				isp_vcap_csi_in: endpoint {
					remote-endpoint = <&isp_csiss_out>;
				};
			};
		};
	};

	/* i2s rx/tx audio pipeline */
/*	i2s_audio_formatter: audio_formatter@80040000 {
		clock-names = "s_axi_lite_aclk", "m_axis_mm2s_aclk", "aud_mclk", "s_axis_s2mm_aclk";
		clocks = <&pl0_ref_100M>, <&pl1_ref_audio_clk>, <&pl1_ref_audio_clk>, <&pl0_ref_100M>;
		compatible = "xlnx,audio-formatter-1.0", "xlnx,audio-formatter-1.0";
		interrupt-names = "irq_mm2s", "irq_s2mm";
		interrupt-parent = <&gic>;
		interrupts = <0 111 4 0 110 4>;
		reg = <0x0 0x80040000 0x0 0x10000>;
		xlnx,include-mm2s = <0x1>;
		xlnx,include-s2mm = <0x1>;
		xlnx,max-num-channels-mm2s = <0x2>;
		xlnx,max-num-channels-s2mm = <0x2>;
		xlnx,mm2s-addr-width = <0x40>;
		xlnx,mm2s-async-clock = <0x1>;
		xlnx,mm2s-dataformat = <0x3>;
		xlnx,packing-mode-mm2s = <0x0>;
		xlnx,packing-mode-s2mm = <0x0>;
		xlnx,rx = <&audio_rx>;
		xlnx,s2mm-addr-width = <0x40>;
		xlnx,s2mm-async-clock = <0x1>;
		xlnx,s2mm-dataformat = <0x1>;
		xlnx,tx = <&audio_tx>;
	};

	audio_rx: i2s_receiver@80060000 {
		clock-names = "s_axi_ctrl_aclk", "aud_mclk", "m_axis_aud_aclk";
		clocks = <&pl0_ref_100M>, <&pl1_ref_audio_clk>, <&pl0_ref_100M>;
		compatible = "xlnx,i2s-receiver-1.0", "xlnx,i2s-receiver-1.0";
		interrupt-names = "irq";
		interrupt-parent = <&gic>;
		interrupts = <0 108 4>;
		reg = <0x0 0x80060000 0x0 0x10000>;
		xlnx,depth = <0x80>;
		xlnx,dwidth = <0x18>;
		xlnx,num-channels = <0x1>;
		xlnx,snd-pcm = <&i2s_audio_formatter>;
	};

	audio_tx: i2s_transmitter@80070000 {
		clock-names = "s_axi_ctrl_aclk", "aud_mclk", "s_axis_aud_aclk";
		clocks = <&pl0_ref_100M>, <&pl1_ref_audio_clk>, <&pl0_ref_100M>;
		compatible = "xlnx,i2s-transmitter-1.0", "xlnx,i2s-transmitter-1.0";
		interrupt-names = "irq";
		interrupt-parent = <&gic>;
		interrupts = <0 109 4>;
		reg = <0x0 0x80070000 0x0 0x10000>;
		xlnx,depth = <0x80>;
		xlnx,dwidth = <0x18>;
		xlnx,num-channels = <0x1>;
		xlnx,snd-pcm = <&i2s_audio_formatter>;
	}; */

	/* vcu encode/decode */
	vcu: vcu@80100000 {
		#address-cells = <2>;
		#clock-cells = <1>;
		#size-cells = <2>;
		clock-names = "pll_ref", "aclk", "vcu_core_enc", "vcu_mcu_enc", "vcu_core_dec", "vcu_mcu_dec";
		clocks = <&pl0_ref_50M>, <&pl0_ref_100M>, <&vcu 0>, <&vcu 1>, <&vcu 2>, <&vcu 3>;
		compatible = "xlnx,vcu-1.2", "xlnx,vcu";
		interrupt-names = "vcu_host_interrupt";
		interrupt-parent = <&gic>;
		interrupts = <0 106 4>;
		ranges;
		reg = <0x0 0x80140000 0x0 0x1000>, <0x0 0x80141000 0x0 0x1000>;
		reg-names = "vcu_slcr", "logicore";
		reset-gpios = <&gpio 80 0>;

		al5e: al5e@80100000 {
			compatible = "al,al5e-1.2", "al,al5e";
			interrupt-parent = <&gic>;
			interrupts = <0 106 4>;
			reg = <0x0 0x80100000 0x0 0x10000>;
		};

		al5d: al5d@80120000 {
			compatible = "al,al5d-1.2", "al,al5d";
			interrupt-parent = <&gic>;
			interrupts = <0 106 4>;
			reg = <0x0 0x80120000 0x0 0x10000>;
		};
	};

	/* zocl */
	zocl: zyxclmm_drm {
		compatible = "xlnx,zocl";
		status = "okay";
		interrupt-parent = <&gic>;
		interrupts = <0 89  4>, <0 90  4>, <0 91  4>, <0 92  4>,
			     <0 93  4>, <0 94  4>, <0 95  4>, <0 96  4>;
	};
};
