##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
		4.3::Critical Path Report for cydff_9/q
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.3::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.4::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:F)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. PPS(0)_PAD:F)
		5.9::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.10::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
		5.11::Critical Path Report for (cydff_9/q:R vs. CyBUS_CLK:R)
		5.12::Critical Path Report for (cydff_9/q:R vs. cydff_9/q:R)
		5.13::Critical Path Report for (PPS(0)_PAD:F vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyBUS_CLK                     | Frequency: 37.43 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 72.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                   | Target: 72.00 MHz   | 
Clock: CyXTAL                        | N/A                   | Target: 24.00 MHz   | 
Clock: PPS(0)_PAD                    | N/A                   | Target: 100.00 MHz  | 
Clock: UART_IntClock                 | Frequency: 46.93 MHz  | Target: 0.08 MHz    | 
Clock: \Boundary32bit:CounterHW\/tc  | N/A                   | Target: 36.00 MHz   | 
Clock: cydff_9/q                     | Frequency: 30.79 MHz  | Target: 18.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                  Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                     CyBUS_CLK                     13888.9          -12827      6944.44          -2085       13888.9          -3702       6944.44          -2725       
CyBUS_CLK                     PPS(0)_PAD                    N/A              N/A         555.556          11167       N/A              N/A         N/A              N/A         
CyBUS_CLK                     UART_IntClock                 13888.9          -3908       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     \Boundary32bit:CounterHW\/tc  13888.9          11310       13888.9          10738       N/A              N/A         N/A              N/A         
PPS(0)_PAD                    CyBUS_CLK                     N/A              N/A         N/A              N/A         N/A              N/A         555.556          -34624      
UART_IntClock                 UART_IntClock                 1.30278e+007     13006472    N/A              N/A         N/A              N/A         N/A              N/A         
\Boundary32bit:CounterHW\/tc  CyBUS_CLK                     N/A              N/A         6944.44          -20685      N/A              N/A         N/A              N/A         
cydff_9/q                     CyBUS_CLK                     13888.9          -52697      N/A              N/A         N/A              N/A         N/A              N/A         
cydff_9/q                     cydff_9/q                     55555.6          23077       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name              Clock to Out  Clock Name:Phase                
---------------------  ------------  ------------------------------  
ClockEnc(0)_PAD        28875         CyBUS_CLK:R                     
ClockEncDelay(0)_PAD   33581         CyBUS_CLK:R                     
Clock_tiktak(0)_PAD    34450         cydff_9/q:R                     
Clock_tiktak(0)_PAD    34450         cydff_9/q:F                     
Clock_tiktak_1(0)_PAD  31923         \Boundary32bit:CounterHW\/tc:R  
Clock_tiktak_1(0)_PAD  31923         \Boundary32bit:CounterHW\/tc:F  
Clock_tiktak_2(0)_PAD  25617         CyBUS_CLK:R                     
Clock_tiktak_3(0)_PAD  25997         CyBUS_CLK:R                     
Clock_tiktak_4(0)_PAD  25817         CyBUS_CLK:R                     
Compare(0)_PAD         23647         CyBUS_CLK:R                     
DOut_CH1_N(0)_PAD      32574         CyBUS_CLK:R                     
DOut_CH1_P(0)_PAD      35235         CyBUS_CLK:R                     
DOut_CH2_N(0)_PAD      36645         CyBUS_CLK:R                     
DOut_CH2_P(0)_PAD      35687         CyBUS_CLK:R                     
DOut_CH3_N(0)_PAD      36343         CyBUS_CLK:R                     
DOut_CH3_P(0)_PAD      37208         CyBUS_CLK:R                     
DOut_CH4_N(0)_PAD      35200         CyBUS_CLK:R                     
DOut_CH4_P(0)_PAD      35376         CyBUS_CLK:R                     
EN1(0)_PAD             22957         CyBUS_CLK:R                     
LED(0)_PAD             25066         CyBUS_CLK:R                     
LOAD(0)_PAD            34053         CyBUS_CLK:R                     
LOAD_1(0)_PAD          25633         CyBUS_CLK:R                     
Out_TikTak(0)_PAD      60821         cydff_9/q:R                     
Out_TikTak(0)_PAD      30285         CyBUS_CLK:R                     
Out_TikTak_1(0)_PAD    69486         cydff_9/q:R                     
Out_TikTak_3(0)_PAD    46018         cydff_9/q:R                     
Sh_out(0)_PAD          28335         CyBUS_CLK:R                     
TC(0)_PAD              24723         CyBUS_CLK:R                     
TC_word(0)_PAD         25870         \Boundary32bit:CounterHW\/tc:R  
TC_word(0)_PAD         25870         \Boundary32bit:CounterHW\/tc:F  
Tx_1(0)_PAD            28944         UART_IntClock:R                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.43 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:count_stored_i\/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -12827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22486
-------------------------------------   ----- 
End-of-path arrival time (ps)           22486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell108        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:count_stored_i\/q             macrocell108     1250   1250  -12827  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell30      2297   3547  -12827  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell30      3350   6897  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3858  10756  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15886  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15886  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  19186  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  19186  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  22486  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  22486  -12827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock              datapathcell20      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 46.93 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13006472p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021588

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15116
-------------------------------------   ----- 
End-of-path arrival time (ps)           15116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell59      1250   1250  13006472  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell8       6843   8093  13006472  RISE       1
\UART:BUART:counter_load_not\/q                macrocell8       3350  11443  13006472  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   3673  15116  13006472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for cydff_9/q
***************************************
Clock: cydff_9/q
Frequency: 30.79 MHz | Target: 18.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_7/main_0
Capture Clock  : HI_7/clock_0
Path slack     : 23077p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       23575
-------------------------------------   ----- 
End-of-path arrival time (ps)           45444
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_7/main_0                          macrocell97   4346  45444  23077  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:count_stored_i\/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -12827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22486
-------------------------------------   ----- 
End-of-path arrival time (ps)           22486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell108        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:count_stored_i\/q             macrocell108     1250   1250  -12827  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell30      2297   3547  -12827  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell30      3350   6897  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3858  10756  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  15886  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  15886  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  19186  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  19186  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  22486  -12827  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  22486  -12827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock              datapathcell20      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10925/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -2085p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10925/q                                macrocell82      1250   1250  -2085  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell16   4309   5559  -2085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1


5.3::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:load_reg\/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -3702p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           18525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell84         0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:load_reg\/q                     macrocell84      1250   8194  -3702  RISE       1
\Period:bSR:status_0\/main_1                macrocell24      2287  10482  -3702  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  13832  -3702  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell13   4693  18525  -3702  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1


5.4::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : -2725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           13104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2725  RISE       1
Net_686/main_2                            macrocell80      3749  13104  -2725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : -3908p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14287
-------------------------------------   ----- 
End-of-path arrival time (ps)           14287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -3908  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell12   4010   5030  -3908  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell12   3350   8380  -3908  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell74   5907  14287  -3908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:R)
******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_860/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 11310p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     7909
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary32bit:CounterHW\/tc:R#2)   13889
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        18288

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_860/q        macrocell54   1250   1250  11310  RISE       1
cydff_10/main_0  macrocell44   5727   6977  11310  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      6909   7909  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:F)
******************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_9/main_0
Capture Clock  : cydff_9/clock_0
Path slack     : 10738p

Capture Clock Arrival Time                                            13889
+ Clock path delay                                                     8140
+ Cycle adjust (CyBUS_CLK:R#3 vs. \Boundary32bit:CounterHW\/tc:F#2)       0
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        18519

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell80   1250   1250  10738  RISE       1
cydff_9/main_0  macrocell55   6531   7781  10738  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. PPS(0)_PAD:F)
************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : cydff_14/ar_0
Capture Clock  : cydff_14/clock_0
Path slack     : 11167p

Capture Clock Arrival Time                             5000
+ Clock path delay                                    14950
+ Cycle adjust (CyBUS_CLK:R#15 vs. PPS(0)_PAD:F#20)   -4444
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        15505

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell10       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  11167  RISE       1
cydff_14/ar_0                              macrocell85     2289   4339  11167  RISE       1

Capture Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    7427  19950  FALL       1


5.9::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13006472p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021588

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15116
-------------------------------------   ----- 
End-of-path arrival time (ps)           15116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell59      1250   1250  13006472  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell8       6843   8093  13006472  RISE       1
\UART:BUART:counter_load_not\/q                macrocell8       3350  11443  13006472  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   3673  15116  13006472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1


5.10::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
*******************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -20685p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       7909
+ Data path delay                       13711
-------------------------------------   ----- 
End-of-path arrival time (ps)           21619
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      6909   7909  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell44      1250   9159  -20685  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      4417  13576  -20685  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  16926  -20685  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell13   4693  21619  -20685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1


5.11::Critical Path Report for (cydff_9/q:R vs. CyBUS_CLK:R)
************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -52697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       40487
-------------------------------------   ----- 
End-of-path arrival time (ps)           62356
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_8/q                                              macrocell96      1250  23119  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7                 macrocell33      7604  30724  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q                      macrocell33      3350  34074  -52697  RISE       1
Net_12170/main_5                                    macrocell26      3674  37748  -52697  RISE       1
Net_12170/q                                         macrocell26      3350  41098  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell30      2320  43418  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell30      3350  46768  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3858  50626  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  55756  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  55756  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  59056  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  59056  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  62356  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  62356  -52697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock              datapathcell20      0      0  RISE       1


5.12::Critical Path Report for (cydff_9/q:R vs. cydff_9/q:R)
************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_7/main_0
Capture Clock  : HI_7/clock_0
Path slack     : 23077p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       23575
-------------------------------------   ----- 
End-of-path arrival time (ps)           45444
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_7/main_0                          macrocell97   4346  45444  23077  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1


5.13::Critical Path Report for (PPS(0)_PAD:F vs. CyBUS_CLK:R)
*************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -34624p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3130
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2426

Launch Clock Arrival Time                    5000
+ Clock path delay                      14950
+ Data path delay                       17100
-------------------------------------   ----- 
End-of-path arrival time (ps)           37050
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    7427  19950  FALL       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_14/q                                        macrocell85      1250  21200  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/main_0           macrocell27      7592  28791  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/q                macrocell27      3350  32141  -34624  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell20   4908  37050  -34624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock              datapathcell20      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -52697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       40487
-------------------------------------   ----- 
End-of-path arrival time (ps)           62356
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_8/q                                              macrocell96      1250  23119  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7                 macrocell33      7604  30724  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q                      macrocell33      3350  34074  -52697  RISE       1
Net_12170/main_5                                    macrocell26      3674  37748  -52697  RISE       1
Net_12170/q                                         macrocell26      3350  41098  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell30      2320  43418  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell30      3350  46768  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3858  50626  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  55756  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  55756  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  59056  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  59056  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  62356  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  62356  -52697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock              datapathcell20      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -49397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       37187
-------------------------------------   ----- 
End-of-path arrival time (ps)           59056
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_8/q                                              macrocell96      1250  23119  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7                 macrocell33      7604  30724  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q                      macrocell33      3350  34074  -52697  RISE       1
Net_12170/main_5                                    macrocell26      3674  37748  -52697  RISE       1
Net_12170/q                                         macrocell26      3350  41098  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell30      2320  43418  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell30      3350  46768  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3858  50626  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  55756  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  55756  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  59056  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  59056  -49397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/clock              datapathcell19      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -46097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       33887
-------------------------------------   ----- 
End-of-path arrival time (ps)           55756
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_8/q                                              macrocell96      1250  23119  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7                 macrocell33      7604  30724  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q                      macrocell33      3350  34074  -52697  RISE       1
Net_12170/main_5                                    macrocell26      3674  37748  -52697  RISE       1
Net_12170/q                                         macrocell26      3350  41098  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell30      2320  43418  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell30      3350  46768  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3858  50626  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  55756  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  55756  -46097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/clock              datapathcell18      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -44590p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       30419
-------------------------------------   ----- 
End-of-path arrival time (ps)           52288
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_8/q                                              macrocell96      1250  23119  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7                 macrocell33      7604  30724  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q                      macrocell33      3350  34074  -52697  RISE       1
Net_12170/main_5                                    macrocell26      3674  37748  -52697  RISE       1
Net_12170/q                                         macrocell26      3350  41098  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell30      2320  43418  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell30      3350  46768  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell20   5521  52288  -44590  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock              datapathcell20      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -44586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       30415
-------------------------------------   ----- 
End-of-path arrival time (ps)           52285
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_8/q                                              macrocell96      1250  23119  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7                 macrocell33      7604  30724  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q                      macrocell33      3350  34074  -52697  RISE       1
Net_12170/main_5                                    macrocell26      3674  37748  -52697  RISE       1
Net_12170/q                                         macrocell26      3350  41098  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell30      2320  43418  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell30      3350  46768  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell19   5517  52285  -44586  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/clock              datapathcell19      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -43497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       29326
-------------------------------------   ----- 
End-of-path arrival time (ps)           51196
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_8/q                                              macrocell96      1250  23119  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7                 macrocell33      7604  30724  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q                      macrocell33      3350  34074  -52697  RISE       1
Net_12170/main_5                                    macrocell26      3674  37748  -52697  RISE       1
Net_12170/q                                         macrocell26      3350  41098  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell30      2320  43418  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell30      3350  46768  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell18   4428  51196  -43497  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/clock              datapathcell18      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -42927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       28757
-------------------------------------   ----- 
End-of-path arrival time (ps)           50626
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_8/q                                              macrocell96      1250  23119  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7                 macrocell33      7604  30724  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q                      macrocell33      3350  34074  -52697  RISE       1
Net_12170/main_5                                    macrocell26      3674  37748  -52697  RISE       1
Net_12170/q                                         macrocell26      3350  41098  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell30      2320  43418  -52697  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell30      3350  46768  -52697  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   3858  50626  -42927  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -34624p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3130
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2426

Launch Clock Arrival Time                    5000
+ Clock path delay                      14950
+ Data path delay                       17100
-------------------------------------   ----- 
End-of-path arrival time (ps)           37050
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    7427  19950  FALL       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_14/q                                        macrocell85      1250  21200  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/main_0           macrocell27      7592  28791  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/q                macrocell27      3350  32141  -34624  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell20   4908  37050  -34624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock              datapathcell20      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -34089p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3130
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2426

Launch Clock Arrival Time                    5000
+ Clock path delay                      14950
+ Data path delay                       16565
-------------------------------------   ----- 
End-of-path arrival time (ps)           36515
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    7427  19950  FALL       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_14/q                                        macrocell85      1250  21200  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/main_0           macrocell27      7592  28791  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/q                macrocell27      3350  32141  -34624  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell19   4374  36515  -34089  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/clock              datapathcell19      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -33705p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3130
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2426

Launch Clock Arrival Time                    5000
+ Clock path delay                      14950
+ Data path delay                       16181
-------------------------------------   ----- 
End-of-path arrival time (ps)           36131
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    7427  19950  FALL       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_14/q                                        macrocell85      1250  21200  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/main_0           macrocell27      7592  28791  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/q                macrocell27      3350  32141  -34624  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell17   3989  36131  -33705  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -33171p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3130
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2426

Launch Clock Arrival Time                    5000
+ Clock path delay                      14950
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           35596
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    7427  19950  FALL       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_14/q                                        macrocell85      1250  21200  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/main_0           macrocell27      7592  28791  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/q                macrocell27      3350  32141  -34624  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell18   3455  35596  -33171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/clock              datapathcell18      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -32074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)   5556
- Setup time                                        -500
-------------------------------------------------   ---- 
End-of-path required time (ps)                      5056

Launch Clock Arrival Time                    5000
+ Clock path delay                      14950
+ Data path delay                       17180
-------------------------------------   ----- 
End-of-path arrival time (ps)           37130
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    7427  19950  FALL       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
cydff_14/q                                      macrocell85    1250  21200  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/main_0         macrocell27    7592  28791  -34624  RISE       1
\Counter_1:CounterUDB:hwCapture\/q              macrocell27    3350  32141  -34624  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_4  statusicell7   4988  37130  -32074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell7        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : Net_10457/clk_en
Capture Clock  : Net_10457/clock_0
Path slack     : -30092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       20012
-------------------------------------   ----- 
End-of-path arrival time (ps)           41881
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name             model name   delay     AT   slack  edge  Fanout
-------------------  -----------  -----  -----  ------  ----  ------
HI_8/q               macrocell96   1250  23119  -52697  RISE       1
StartOfFrame/main_1  macrocell23  11736  34856  -30092  RISE       1
StartOfFrame/q       macrocell23   3350  38206  -30092  RISE       1
Net_10457/clk_en     macrocell79   3675  41881  -30092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_5
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : -27369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       15878
-------------------------------------   ----- 
End-of-path arrival time (ps)           37748
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_8/q                                        macrocell96    1250  23119  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7           macrocell33    7604  30724  -52697  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q                macrocell33    3350  34074  -52697  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_5  macrocell108   3674  37748  -27369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell108        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \Counter_1:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_1:CounterUDB:prevCapture\/clock_0
Path slack     : -26746p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2046

Launch Clock Arrival Time                    5000
+ Clock path delay                      14950
+ Data path delay                        8842
-------------------------------------   ----- 
End-of-path arrival time (ps)           28791
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    7427  19950  FALL       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
cydff_14/q                                 macrocell85    1250  21200  -34624  RISE       1
\Counter_1:CounterUDB:prevCapture\/main_0  macrocell105   7592  28791  -26746  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:prevCapture\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_4
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : -21855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                       14766
-------------------------------------   ----- 
End-of-path arrival time (ps)           32234
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_0/q                                        macrocell104   1250  18718  -47183  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7            macrocell32    5424  24142  -47183  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                 macrocell32    3350  27492  -47183  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_4  macrocell108   4742  32234  -21855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell108        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -20685p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       7909
+ Data path delay                       13711
-------------------------------------   ----- 
End-of-path arrival time (ps)           21619
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      6909   7909  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell44      1250   9159  -20685  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      4417  13576  -20685  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  16926  -20685  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell13   4693  21619  -20685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -20287p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       7909
+ Data path delay                       13313
-------------------------------------   ----- 
End-of-path arrival time (ps)           21222
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      6909   7909  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell44      1250   9159  -20685  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      4417  13576  -20685  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  16926  -20685  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell14   4296  21222  -20287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -18784p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       7909
+ Data path delay                       11810
-------------------------------------   ----- 
End-of-path arrival time (ps)           19719
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      6909   7909  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell44      1250   9159  -20685  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      4417  13576  -20685  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  16926  -20685  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell15   2793  19719  -18784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -18777p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       7909
+ Data path delay                       11803
-------------------------------------   ----- 
End-of-path arrival time (ps)           19712
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      6909   7909  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell44      1250   9159  -20685  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      4417  13576  -20685  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  16926  -20685  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell16   2786  19712  -18777  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \CAPT_MID:sts:sts_reg\/status_1
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -17211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                        8731
-------------------------------------   ----- 
End-of-path arrival time (ps)           30600
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_8/q                           macrocell96   1250  23119  -52697  RISE       1
\CAPT_MID:sts:sts_reg\/status_1  statuscell3   7481  30600  -17211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:StsReg\/status_0
Capture Clock  : \Period:bSR:StsReg\/clock
Path slack     : -15697p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)      0
- Setup time                                                          -500
-------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                        6444

Launch Clock Arrival Time                       0
+ Clock path delay                       7909
+ Data path delay                       14232
-------------------------------------   ----- 
End-of-path arrival time (ps)           22141
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      6909   7909  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell44    1250   9159  -20685  RISE       1
\Period:bSR:status_0\/main_0  macrocell24    4417  13576  -20685  RISE       1
\Period:bSR:status_0\/q       macrocell24    3350  16926  -20685  RISE       1
\Period:bSR:StsReg\/status_0  statusicell6   5215  22141  -15697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell6        0   6944  FALL       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_3
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : -13066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        5977
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89   8078  17468  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_16/q                                       macrocell89    1250  18718  -38395  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_3  macrocell108   4727  23445  -13066  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell108        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_18/q
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_1
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : -12758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        5669
-------------------------------------   ----- 
End-of-path arrival time (ps)           23137
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87   8078  17468  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_18/q                                       macrocell87    1250  18718  -38086  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_1  macrocell108   4419  23137  -12758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell108        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : -12056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        4967
-------------------------------------   ----- 
End-of-path arrival time (ps)           22435
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86   8078  17468  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_19/q                                       macrocell86    1250  18718  -37384  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_0  macrocell108   3717  22435  -12056  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell108        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_2
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : -12042p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        4953
-------------------------------------   ----- 
End-of-path arrival time (ps)           22421
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88   8078  17468  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_17/q                                       macrocell88    1250  18718  -37370  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_2  macrocell108   3703  22421  -12042  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell108        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_0
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -11717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        7638
-------------------------------------   ----- 
End-of-path arrival time (ps)           25106
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
HI_0/q                           macrocell104   1250  18718  -47183  RISE       1
\CAPT_LOW:sts:sts_reg\/status_0  statuscell2    6388  25106  -11717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_1
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -11397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        8311
-------------------------------------   ----- 
End-of-path arrival time (ps)           24786
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   7085  16475  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                           macrocell103   1250  17725  -44866  RISE       1
\CAPT_LOW:sts:sts_reg\/status_1  statuscell2    7061  24786  -11397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_14/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_0
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -10877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        5079
-------------------------------------   ----- 
End-of-path arrival time (ps)           24266
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_14/q                           macrocell91   1250  20437  -44717  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_0  statuscell4   3829  24266  -10877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_15/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_1
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -10874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        5076
-------------------------------------   ----- 
End-of-path arrival time (ps)           24263
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_15/q                           macrocell90   1250  20437  -44715  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_1  statuscell4   3826  24263  -10874  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_4
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -10765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        7679
-------------------------------------   ----- 
End-of-path arrival time (ps)           24154
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   7085  16475  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
HI_4/q                           macrocell100   1250  17725  -44646  RISE       1
\CAPT_LOW:sts:sts_reg\/status_4  statuscell2    6429  24154  -10765  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : \CAPT_MID:sts:sts_reg\/status_2
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -10352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4554
-------------------------------------   ----- 
End-of-path arrival time (ps)           23741
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_9/q                           macrocell83   1250  20437  -46398  RISE       1
\CAPT_MID:sts:sts_reg\/status_2  statuscell3   3304  23741  -10352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_6/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_6
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -10317p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        7231
-------------------------------------   ----- 
End-of-path arrival time (ps)           23706
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   7085  16475  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_6/q                           macrocell98   1250  17725  -44496  RISE       1
\CAPT_LOW:sts:sts_reg\/status_6  statuscell2   5981  23706  -10317  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : \CAPT_MID:sts:sts_reg\/status_5
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -10299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      15777
+ Data path delay                        7911
-------------------------------------   ----- 
End-of-path arrival time (ps)           23688
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_12/q                          macrocell93   1250  17027  -45087  RISE       1
\CAPT_MID:sts:sts_reg\/status_5  statuscell3   6661  23688  -10299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : \CAPT_MID:sts:sts_reg\/status_4
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -10212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      15777
+ Data path delay                        7824
-------------------------------------   ----- 
End-of-path arrival time (ps)           23601
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_11/q                          macrocell94   1250  17027  -45545  RISE       1
\CAPT_MID:sts:sts_reg\/status_4  statuscell3   6574  23601  -10212  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : \CAPT_MID:sts:sts_reg\/status_6
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -10205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4407
-------------------------------------   ----- 
End-of-path arrival time (ps)           23594
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_13/q                          macrocell92   1250  20437  -45550  RISE       1
\CAPT_MID:sts:sts_reg\/status_6  statuscell3   3157  23594  -10205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_2
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -10147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        6068
-------------------------------------   ----- 
End-of-path arrival time (ps)           23536
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89   8078  17468  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_16/q                           macrocell89   1250  18718  -38395  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_2  statuscell4   4818  23536  -10147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : \CAPT_MID:sts:sts_reg\/status_3
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -10146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4348
-------------------------------------   ----- 
End-of-path arrival time (ps)           23535
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_10/q                          macrocell95   1250  20437  -45345  RISE       1
\CAPT_MID:sts:sts_reg\/status_3  statuscell3   3098  23535  -10146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:load_reg\/main_0
Capture Clock  : \Period:bSR:load_reg\/clock_0
Path slack     : -10142p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         3434

Launch Clock Arrival Time                      0
+ Clock path delay                      7909
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           13576
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      6909   7909  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell44   1250   9159  -20685  RISE       1
\Period:bSR:load_reg\/main_0  macrocell84   4417  13576  -10142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell84         0   6944  FALL       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_18/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_4
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -10126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        6047
-------------------------------------   ----- 
End-of-path arrival time (ps)           23515
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87   8078  17468  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_18/q                           macrocell87   1250  18718  -38086  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_4  statuscell4   4797  23515  -10126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_7/q
Path End       : \CAPT_MID:sts:sts_reg\/status_0
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -9994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        6908
-------------------------------------   ----- 
End-of-path arrival time (ps)           23383
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_7/q                           macrocell97   1250  17725  -43394  RISE       1
\CAPT_MID:sts:sts_reg\/status_0  statuscell3   5658  23383   -9994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_2
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -8841p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        5755
-------------------------------------   ----- 
End-of-path arrival time (ps)           22230
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   7085  16475  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
HI_2/q                           macrocell102   1250  17725  -44702  RISE       1
\CAPT_LOW:sts:sts_reg\/status_2  statuscell2    4505  22230   -8841  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_5
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -8132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        4053
-------------------------------------   ----- 
End-of-path arrival time (ps)           21521
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86   8078  17468  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_19/q                           macrocell86   1250  18718  -37384  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_5  statuscell4   2803  21521   -8132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_3
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -8126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        4048
-------------------------------------   ----- 
End-of-path arrival time (ps)           21515
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88   8078  17468  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_17/q                           macrocell88   1250  18718  -37370  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_3  statuscell4   2798  21515   -8126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_3
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -7305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4219
-------------------------------------   ----- 
End-of-path arrival time (ps)           20694
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   7085  16475  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
HI_3/q                           macrocell101   1250  17725  -43874  RISE       1
\CAPT_LOW:sts:sts_reg\/status_3  statuscell2    2969  20694   -7305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_5
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -7139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4053
-------------------------------------   ----- 
End-of-path arrival time (ps)           20528
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   7085  16475  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_5/q                           macrocell99   1250  17725  -43556  RISE       1
\CAPT_LOW:sts:sts_reg\/status_5  statuscell2   2803  20528   -7139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_1/main_1
Capture Clock  : My_wire_1/clock_0
Path slack     : -5724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16103
-------------------------------------   ----- 
End-of-path arrival time (ps)           16103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell53   1250   1250  -5724  RISE       1
My_wire_1/main_1  macrocell39  14853  16103  -5724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -4948p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12827
-------------------------------------   ----- 
End-of-path arrival time (ps)           12827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell79     1250   1250  -4948  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3158   4408  -4948  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   7758  -4948  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell3   5069  12827  -4948  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -4945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12824
-------------------------------------   ----- 
End-of-path arrival time (ps)           12824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell79     1250   1250  -4948  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3158   4408  -4948  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   7758  -4948  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   5066  12824  -4945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -4507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12206
-------------------------------------   ----- 
End-of-path arrival time (ps)           12206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10511/q                                            macrocell49     1250   1250  -4507  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_1         macrocell6      5289   6539  -4507  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell6      3350   9889  -4507  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   2317  12206  -4507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -4470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17859
-------------------------------------   ----- 
End-of-path arrival time (ps)           17859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell17   1240   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell18      0   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell18   1210   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell19      0   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell19   1210   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell20      0   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell20   2270   5930  -12038  RISE       1
\Counter_1:CounterUDB:status_2\/main_0             macrocell29      5650  11580   -4470  RISE       1
\Counter_1:CounterUDB:status_2\/q                  macrocell29      3350  14930   -4470  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_2     statusicell7     2929  17859   -4470  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell7        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -3918p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11797
-------------------------------------   ----- 
End-of-path arrival time (ps)           11797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell79     1250   1250  -4948  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3158   4408  -4948  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   7758  -4948  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell2   4039  11797  -3918  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -3915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11794
-------------------------------------   ----- 
End-of-path arrival time (ps)           11794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell79     1250   1250  -4948  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3158   4408  -4948  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   7758  -4948  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell1   4037  11794  -3915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -3913p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17302
-------------------------------------   ----- 
End-of-path arrival time (ps)           17302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell17   1600   1600  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell18      0   1600  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell18   1280   2880  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell19      0   2880  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell19   1280   4160  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell20      0   4160  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell20   2270   6430  -3913  RISE       1
\Counter_1:CounterUDB:status_0\/main_0             macrocell28      2306   8736  -3913  RISE       1
\Counter_1:CounterUDB:status_0\/q                  macrocell28      3350  12086  -3913  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     5217  17302  -3913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell7        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : -3908p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14287
-------------------------------------   ----- 
End-of-path arrival time (ps)           14287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -3908  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell12   4010   5030  -3908  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell12   3350   8380  -3908  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell74   5907  14287  -3908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_markspace_pre\/main_5
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : -3908p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14287
-------------------------------------   ----- 
End-of-path arrival time (ps)           14287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                      synccell      1020   1020  -3908  RISE       1
\UART:BUART:rx_postpoll\/main_2       macrocell12   4010   5030  -3908  RISE       1
\UART:BUART:rx_postpoll\/q            macrocell12   3350   8380  -3908  RISE       1
\UART:BUART:rx_markspace_pre\/main_5  macrocell75   5907  14287  -3908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : -3383p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13762
-------------------------------------   ----- 
End-of-path arrival time (ps)           13762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                         synccell      1020   1020  -3908  RISE       1
\UART:BUART:rx_postpoll\/main_2          macrocell12   4010   5030  -3908  RISE       1
\UART:BUART:rx_postpoll\/q               macrocell12   3350   8380  -3908  RISE       1
\UART:BUART:rx_parity_error_pre\/main_5  macrocell76   5382  13762  -3383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_0/main_1
Capture Clock  : My_wire_0/clock_0
Path slack     : -3360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13739
-------------------------------------   ----- 
End-of-path arrival time (ps)           13739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell53   1250   1250  -5724  RISE       1
My_wire_0/main_1  macrocell37  12489  13739  -3360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : -3360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13739
-------------------------------------   ----- 
End-of-path arrival time (ps)           13739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell53   1250   1250  -5724  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_1  macrocell38  12489  13739  -3360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : -3339p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13717
-------------------------------------   ----- 
End-of-path arrival time (ps)           13717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020  -3908  RISE       1
\UART:BUART:rx_postpoll\/main_2    macrocell12   4010   5030  -3908  RISE       1
\UART:BUART:rx_postpoll\/q         macrocell12   3350   8380  -3908  RISE       1
\UART:BUART:rx_parity_bit\/main_5  macrocell78   5338  13717  -3339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u3\/f0_blk_stat_comb
Path End       : \CAPT_LOW:sts:sts_reg\/clk_en
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -3239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15028
-------------------------------------   ----- 
End-of-path arrival time (ps)           15028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/busclk             datapathcell20      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u3\/f0_blk_stat_comb  datapathcell20   4020   4020  -3239  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_5             statusicell7     2902   6922  -3239  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/interrupt            statusicell7     2460   9382  -3239  RISE       1
\CAPT_LOW:sts:sts_reg\/clk_en                              statuscell2      5646  15028  -3239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : -2725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           13104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2725  RISE       1
Net_686/main_2                            macrocell80      3749  13104  -2725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_12420/main_2
Capture Clock  : Net_12420/clock_0
Path slack     : -2725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           13104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2725  RISE       1
Net_12420/main_2                          macrocell81      3749  13104  -2725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -2542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell17   1240   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell18      0   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell18   1210   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell19      0   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell19   1210   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell20      0   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell20   2270   5930  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell18   4311  10241   -2542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/clock              datapathcell18      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -2507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14296
-------------------------------------   ----- 
End-of-path arrival time (ps)           14296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell53     1250   1250  -5724  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell3  13046  14296  -2507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : preouts_2/clk_en
Capture Clock  : preouts_2/clock_0
Path slack     : -2507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14296
-------------------------------------   ----- 
End-of-path arrival time (ps)           14296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell53   1250   1250  -5724  RISE       1
preouts_2/clk_en  macrocell43  13046  14296  -2507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -2441p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10419

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12860
-------------------------------------   ----- 
End-of-path arrival time (ps)           12860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                        synccell         1020   1020  -3908  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell12      4010   5030  -3908  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell12      3350   8380  -3908  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   4480  12860  -2441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -2268p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell17   1240   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell18      0   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell18   1210   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell19      0   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell19   1210   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell20      0   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell20   2270   5930  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell17   4036   9966   -2268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10925/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -2085p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10925/q                                macrocell82      1250   1250  -2085  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell16   4309   5559  -2085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : -1886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell6   2410   9354  -1886  RISE       1
Net_686/main_1                              macrocell80     2911  12265  -1886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_12420/main_1
Capture Clock  : Net_12420/clock_0
Path slack     : -1886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell6   2410   9354  -1886  RISE       1
Net_12420/main_1                            macrocell81     2911  12265  -1886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : -1868p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12247
-------------------------------------   ----- 
End-of-path arrival time (ps)           12247
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -3908  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell12   4010   5030  -3908  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell12   3350   8380  -3908  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell65   3867  12247  -1868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u3\/f0_blk_stat_comb
Path End       : \CAPT_HIGH:sts:sts_reg\/clk_en
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -1831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13620
-------------------------------------   ----- 
End-of-path arrival time (ps)           13620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/busclk             datapathcell20      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u3\/f0_blk_stat_comb  datapathcell20   4020   4020  -3239  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_5             statusicell7     2902   6922  -3239  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/interrupt            statusicell7     2460   9382  -3239  RISE       1
\CAPT_HIGH:sts:sts_reg\/clk_en                             statuscell4      4237  13620  -1831  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_10925/main_0
Capture Clock  : Net_10925/clock_0
Path slack     : -1802p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           12181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2725  RISE       1
Net_10925/main_0                          macrocell82      2826  12181  -1802  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u3\/f0_blk_stat_comb
Path End       : \CAPT_MID:sts:sts_reg\/clk_en
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -1733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13522
-------------------------------------   ----- 
End-of-path arrival time (ps)           13522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/busclk             datapathcell20      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u3\/f0_blk_stat_comb  datapathcell20   4020   4020  -3239  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_5             statusicell7     2902   6922  -3239  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/interrupt            statusicell7     2460   9382  -3239  RISE       1
\CAPT_MID:sts:sts_reg\/clk_en                              statuscell3      4139  13522  -1733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:StsReg\/status_0
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : -1397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14786
-------------------------------------   ----- 
End-of-path arrival time (ps)           14786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10457/q                             macrocell79    1250   1250  -4948  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1  macrocell1     3158   4408  -4948  RISE       1
\TransmitShiftReg:bSR:status_0\/q       macrocell1     3350   7758  -4948  RISE       1
\TransmitShiftReg:bSR:StsReg\/status_0  statusicell1   7028  14786  -1397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:overflow_reg_i\/clock_0
Path slack     : -1201p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11580
-------------------------------------   ----- 
End-of-path arrival time (ps)           11580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell17   1240   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell18      0   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell18   1210   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell19      0   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell19   1210   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell20      0   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell20   2270   5930  -12038  RISE       1
\Counter_1:CounterUDB:overflow_reg_i\/main_0       macrocell106     5650  11580   -1201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:overflow_reg_i\/clock_0               macrocell106        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_1/main_0
Capture Clock  : My_wire_1/clock_0
Path slack     : -1045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11424
-------------------------------------   ----- 
End-of-path arrival time (ps)           11424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160  -1045  RISE       1
My_wire_1/main_0                                    macrocell39     6264  11424  -1045  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8532
-------------------------------------   ---- 
End-of-path arrival time (ps)           8532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell17   1240   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell18      0   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell18   1210   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell19      0   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell19   1210   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell20      0   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell20   2270   5930  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell19   2602   8532    -833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/clock              datapathcell19      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8532
-------------------------------------   ---- 
End-of-path arrival time (ps)           8532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell17   1240   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell18      0   1240  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell18   1210   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell19      0   2450  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell19   1210   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell20      0   3660  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell20   2270   5930  -12038  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell20   2602   8532    -833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock              datapathcell20      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12420/q
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -564p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell81         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_12420/q                                  macrocell81     1250   1250   -564  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell9   2788   4038   -564  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell9       0   6944  FALL       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11983
-------------------------------------   ----- 
End-of-path arrival time (ps)           11983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell53     1250   1250  -5724  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell4  10733  11983   -194  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10275
-------------------------------------   ----- 
End-of-path arrival time (ps)           10275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160  -1045  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_0           macrocell36     5115  10275    104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell53     1250   1250  -5724  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell1   9859  11109    680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:load_reg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                             macrocell53   1250   1250  -5724  RISE       1
\TransmitShiftReg:bSR:load_reg\/clk_en  macrocell42   9859  11109    680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 1028p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6851
-------------------------------------   ---- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   1028  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell7   5641  13796   1028  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell7       0   6944  FALL       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell45         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q         macrocell45    1250   1250   1295  RISE       1
\BitCounterEnc:CounterUDB:status_2\/main_1          macrocell5     5191   6441   1295  RISE       1
\BitCounterEnc:CounterUDB:status_2\/q               macrocell5     3350   9791   1295  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2  statusicell2   2303  12094   1295  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 1403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10385
-------------------------------------   ----- 
End-of-path arrival time (ps)           10385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                                    macrocell53    1250   1250  -5724  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell2   9135  10385   1403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : 1403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10385
-------------------------------------   ----- 
End-of-path arrival time (ps)           10385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                           macrocell53    1250   1250  -5724  RISE       1
\TransmitShiftReg:bSR:StsReg\/clk_en  statusicell1   9135  10385   1403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11823
-------------------------------------   ----- 
End-of-path arrival time (ps)           11823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/z0       datapathcell17    760    760   1566  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell18      0    760   1566  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/z0       datapathcell18   1210   1970   1566  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell19      0   1970   1566  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/z0       datapathcell19   1210   3180   1566  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell20      0   3180   1566  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell20   2740   5920   1566  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     5903  11823   1566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell7        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 1576p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           13247
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   1028  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell6   5093  13247   1576  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_1:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_1:CounterUDB:prevCompare\/clock_0
Path slack     : 1643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell17   1600   1600  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell18      0   1600  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell18   1280   2880  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell19      0   2880  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell19   1280   4160  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell20      0   4160  -3913  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell20   2270   6430  -3913  RISE       1
\Counter_1:CounterUDB:prevCompare\/main_0          macrocell107     2306   8736   1643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:prevCompare\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 1690p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10099
-------------------------------------   ----- 
End-of-path arrival time (ps)           10099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell53     1250   1250  -5724  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell2   8849  10099   1690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_0/main_0
Capture Clock  : My_wire_0/clock_0
Path slack     : 1790p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160  -1045  RISE       1
My_wire_0/main_0                                    macrocell37     3429   8589   1790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 1790p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160  -1045  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_0           macrocell38     3429   8589   1790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_11
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1798p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -3908  RISE       1
\UART:BUART:rx_state_2\/main_11  macrocell68   7561   8581   1798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1840p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -3908  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell71   7519   8539   1840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1840p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -3908  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell72   7519   8539   1840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:StsReg\/interrupt
Path End       : Net_860/ar_0
Capture Clock  : Net_860/clock_0
Path slack     : 2153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           11736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell6        0   6944  FALL       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\Period:bSR:StsReg\/interrupt  statusicell6   2550   9494   2153  RISE       1
Net_860/ar_0                   macrocell54    2242  11736   2153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell54         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 2156p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell      1020   1020  -3908  RISE       1
\UART:BUART:rx_last\/main_0  macrocell77   7203   8223   2156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell5   2300   2300   2459  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2940   5240   2459  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u2\/clk_en
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 2467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9322
-------------------------------------   ---- 
End-of-path arrival time (ps)           9322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                                synccell         1020   1020   2467  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/clk_en  datapathcell19   8302   9322   2467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/clock              datapathcell19      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 2529p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2529  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell3   4140   5350   2529  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 2531p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2529  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell4   4138   5348   2531  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 2551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           7828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell53   1250   1250  -5724  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_1  macrocell36   6578   7828   2551  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:count_stored_i\/clock_0
Path slack     : 2551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           7828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                       macrocell53   1250   1250  -5724  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/main_0  macrocell48   6578   7828   2551  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/clock_0           macrocell48         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_1/main_2
Capture Clock  : My_wire_1/clock_0
Path slack     : 2640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7739
-------------------------------------   ---- 
End-of-path arrival time (ps)           7739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell43   1250   1250   2640  RISE       1
My_wire_1/main_2  macrocell39   6489   7739   2640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[2]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[2]:sample\/clock_0
Path slack     : 2640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7739
-------------------------------------   ---- 
End-of-path arrival time (ps)           7739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell43   1250   1250   2640  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/main_0  macrocell40   6489   7739   2640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_2/main_0
Capture Clock  : My_wire_2/clock_0
Path slack     : 2640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7739
-------------------------------------   ---- 
End-of-path arrival time (ps)           7739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell43   1250   1250   2640  RISE       1
My_wire_2/main_0  macrocell41   6489   7739   2640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 3034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   2300   2300   2459  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/main_0      macrocell45     5045   7345   3034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell45         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 3064p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           11760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   3064  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell15   3605  11760   3064  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 3068p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           11755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   3064  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell16   3601  11755   3068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:sample\/q
Path End       : My_wire_1/main_3
Capture Clock  : My_wire_1/clock_0
Path slack     : 3121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:sample\/q  macrocell38   1250   1250   3121  RISE       1
My_wire_1/main_3                      macrocell39   6008   7258   3121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 3429p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           11395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   1028  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell8   3240  11395   3429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell8       0   6944  FALL       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 3431p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           11392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   1028  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell9   3238  11392   3431  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell9       0   6944  FALL       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/clk_en
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 3443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                                synccell         1020   1020   2467  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clk_en  datapathcell20   7325   8345   3443  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock              datapathcell20      0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \Counter_1:CounterUDB:prevCompare\/clk_en
Capture Clock  : \Counter_1:CounterUDB:prevCompare\/clock_0
Path slack     : 3443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                          synccell       1020   1020   2467  RISE       1
\Counter_1:CounterUDB:prevCompare\/clk_en  macrocell107   7325   8345   3443  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:prevCompare\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 3543p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9846
-------------------------------------   ---- 
End-of-path arrival time (ps)           9846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q            macrocell47    1250   1250  -4706  RISE       1
\BitCounterEnc:CounterUDB:status_0\/main_1          macrocell4     2922   4172   3543  RISE       1
\BitCounterEnc:CounterUDB:status_0\/q               macrocell4     3350   7522   3543  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0  statusicell2   2324   9846   3543  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 3581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4298
-------------------------------------   ---- 
End-of-path arrival time (ps)           4298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2529  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell2   3088   4298   3581  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 3583p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4296
-------------------------------------   ---- 
End-of-path arrival time (ps)           4296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2529  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell1   3086   4296   3583  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u1\/clk_en
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 4117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7672
-------------------------------------   ---- 
End-of-path arrival time (ps)           7672
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                                synccell         1020   1020   2467  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/clk_en  datapathcell18   6652   7672   4117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/clock              datapathcell18      0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 4135p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3744
-------------------------------------   ---- 
End-of-path arrival time (ps)           10688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   3064  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell14   2534  10688   4135  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 4139p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   3064  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell13   2530  10684   4139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_8/q
Path End       : Net_10749/clk_en
Capture Clock  : Net_10749/clock_0
Path slack     : 4290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_8/q         macrocell52   1250   1250   4290  RISE       1
Net_10749/clk_en  macrocell53   6249   7499   4290  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 4294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell43   1250   1250   2640  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_2  macrocell36   4835   6085   4294  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_0/q
Path End       : My_wire_0/main_4
Capture Clock  : My_wire_0/clock_0
Path slack     : 4665p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_0/q       macrocell37   1250   1250   4665  RISE       1
My_wire_0/main_4  macrocell37   4464   5714   4665  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/clk_en
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                             synccell       1020   1020   2467  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clk_en  statusicell7   6096   7116   4673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell7        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u0\/clk_en
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 4673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                                synccell         1020   1020   2467  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clk_en  datapathcell17   6096   7116   4673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock              datapathcell17      0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \Counter_1:CounterUDB:prevCapture\/clk_en
Capture Clock  : \Counter_1:CounterUDB:prevCapture\/clock_0
Path slack     : 4673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                          synccell       1020   1020   2467  RISE       1
\Counter_1:CounterUDB:prevCapture\/clk_en  macrocell105   6096   7116   4673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:prevCapture\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_8/ap_0
Capture Clock  : cydff_8/clock_0
Path slack     : 5024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8865
-------------------------------------   ---- 
End-of-path arrival time (ps)           8865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell49   1250   1250  -4507  RISE       1
cydff_8/ap_0  macrocell52   7615   8865   5024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell52         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_8/clk_en
Capture Clock  : cydff_8/clock_0
Path slack     : 5299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell51   1250   1250   5299  RISE       1
cydff_8/clk_en  macrocell52   5240   6490   5299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell52         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : 5357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell80   1250   1250   5357  RISE       1
Net_686/main_0  macrocell80   3772   5022   5357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_12420/main_0
Capture Clock  : Net_12420/clock_0
Path slack     : 5357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell80   1250   1250   5357  RISE       1
Net_12420/main_0  macrocell81   3772   5022   5357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_1/q
Path End       : My_wire_1/main_4
Capture Clock  : My_wire_1/clock_0
Path slack     : 5398p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_1/q       macrocell39   1250   1250   5398  RISE       1
My_wire_1/main_4  macrocell39   3731   4981   5398  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FrameAllow:Sync:ctrl_reg\/control_0
Path End       : preouts_2/main_0
Capture Clock  : preouts_2/clock_0
Path slack     : 5436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FrameAllow:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\FrameAllow:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   5436  RISE       1
preouts_2/main_0                      macrocell43    2892   4942   5436  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:sample\/q
Path End       : My_wire_0/main_3
Capture Clock  : My_wire_0/clock_0
Path slack     : 5499p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:sample\/q  macrocell36   1250   1250   5499  RISE       1
My_wire_0/main_3                      macrocell37   3630   4880   5499  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 5510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290   5510  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    5588   7878   5510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \Counter_1:CounterUDB:count_stored_i\/clk_en
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : 5594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                             synccell       1020   1020   2467  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clk_en  macrocell108   5175   6195   5594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell108        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_2/q
Path End       : My_wire_2/main_2
Capture Clock  : My_wire_2/clock_0
Path slack     : 5686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_2/q       macrocell41   1250   1250   5686  RISE       1
My_wire_2/main_2  macrocell41   3442   4692   5686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_5/ap_0
Capture Clock  : cydff_5/clock_0
Path slack     : 5840p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell49   1250   1250  -4507  RISE       1
cydff_5/ap_0  macrocell50   6799   8049   5840  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell50         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_1037/ap_0
Capture Clock  : Net_1037/clock_0
Path slack     : 5840p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_10511/q    macrocell49   1250   1250  -4507  RISE       1
Net_1037/ap_0  macrocell51   6799   8049   5840  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_0/main_2
Capture Clock  : My_wire_0/clock_0
Path slack     : 5956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell43   1250   1250   2640  RISE       1
My_wire_0/main_2  macrocell37   3173   4423   5956  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 5956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell43   1250   1250   2640  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_2  macrocell38   3173   4423   5956  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_0
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 5971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10457/q                             macrocell79   1250   1250  -4948  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_0  macrocell42   3158   4408   5971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : Net_860/main_0
Capture Clock  : Net_860/clock_0
Path slack     : 6066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   6066  RISE       1
Net_860/main_0                            macrocell54    2263   4313   6066  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell54         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \Counter_1:CounterUDB:overflow_reg_i\/clk_en
Capture Clock  : \Counter_1:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 6147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                             synccell       1020   1020   2467  RISE       1
\Counter_1:CounterUDB:overflow_reg_i\/clk_en  macrocell106   4622   5642   6147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:overflow_reg_i\/clock_0               macrocell106        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_1
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 6213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q  macrocell47   1250   1250  -4706  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_1    macrocell42   2916   4166   6213  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_5/main_0
Capture Clock  : cydff_5/clock_0
Path slack     : 6320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell51   1250   1250   5299  RISE       1
cydff_5/main_0  macrocell50   2809   4059   6320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell50         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_1037/main_1
Capture Clock  : Net_1037/clock_0
Path slack     : 6325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1037/q       macrocell51   1250   1250   5299  RISE       1
Net_1037/main_1  macrocell51   2804   4054   6325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_10749/ap_0
Capture Clock  : Net_10749/clock_0
Path slack     : 6772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell49   1250   1250  -4507  RISE       1
Net_10749/ap_0  macrocell53   5867   7117   6772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_5/q
Path End       : Net_1037/main_0
Capture Clock  : Net_1037/clock_0
Path slack     : 6831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cydff_5/q        macrocell50   1250   1250   6831  RISE       1
Net_1037/main_0  macrocell51   2298   3548   6831  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:sample\/q
Path End       : My_wire_2/main_1
Capture Clock  : My_wire_2/clock_0
Path slack     : 6879p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:sample\/q  macrocell40   1250   1250   6879  RISE       1
My_wire_2/main_1                      macrocell41   2250   3500   6879  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : Net_10511/clk_en
Capture Clock  : Net_10511/clock_0
Path slack     : 6919p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q  macrocell45   1250   1250   1295  RISE       1
Net_10511/clk_en                             macrocell49   3620   4870   6919  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_1
Path End       : Net_860/clk_en
Capture Clock  : Net_860/clock_0
Path slack     : 7495p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4294
-------------------------------------   ---- 
End-of-path arrival time (ps)           4294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_1  controlcell6   2050   2050   7495  RISE       1
Net_860/clk_en                            macrocell54    2244   4294   7495  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell54         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : preouts_2/ar_0
Capture Clock  : preouts_2/clock_0
Path slack     : 7516p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell49   1250   1250  -4507  RISE       1
preouts_2/ar_0  macrocell43   5122   6372   7516  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC_1/out
Path End       : \Counter_1:CounterUDB:sCTRLReg:ctrlreg\/clk_en
Capture Clock  : \Counter_1:CounterUDB:sCTRLReg:ctrlreg\/clock
Path slack     : 7852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC_1/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
cydff_9__SYNC_1/out                             synccell        1020   1020   7852  RISE       1
\Counter_1:CounterUDB:sCTRLReg:ctrlreg\/clk_en  controlcell12   2917   3937   7852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sCTRLReg:ctrlreg\/clock               controlcell12       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : Net_10511/ap_0
Capture Clock  : Net_10511/clock_0
Path slack     : 8118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10457/q     macrocell79   1250   1250  -4948  RISE       1
Net_10511/ap_0  macrocell49   4521   5771   8118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 8188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050   8188  RISE       1
Net_10457/ar_0                           macrocell79    3651   5701   8188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell9       0   6944  FALL       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell9   2480   9424   8209  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell8      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell8       0   6944  FALL       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell16   2480   9424   8209  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell15      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell7       0   6944  FALL       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell7    520   7464  10169  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell6      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell8       0   6944  FALL       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell8    520   7464  10169  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell7      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell7       0   6944  FALL       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell14    520   7464  10169  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell13      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell15    520   7464  10169  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell14      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell1    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell2      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell2    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell3      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell3    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell4      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_9/main_0
Capture Clock  : cydff_9/clock_0
Path slack     : 10738p

Capture Clock Arrival Time                                            13889
+ Clock path delay                                                     8140
+ Cycle adjust (CyBUS_CLK:R#3 vs. \Boundary32bit:CounterHW\/tc:F#2)       0
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        18519

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell80   1250   1250  10738  RISE       1
cydff_9/main_0  macrocell55   6531   7781  10738  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : cydff_14/ar_0
Capture Clock  : cydff_14/clock_0
Path slack     : 11167p

Capture Clock Arrival Time                             5000
+ Clock path delay                                    14950
+ Cycle adjust (CyBUS_CLK:R#15 vs. PPS(0)_PAD:F#20)   -4444
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        15505

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell10       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  11167  RISE       1
cydff_14/ar_0                              macrocell85     2289   4339  11167  RISE       1

Capture Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    7427  19950  FALL       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_860/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 11310p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     7909
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary32bit:CounterHW\/tc:R#2)   13889
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        18288

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_860/q        macrocell54   1250   1250  11310  RISE       1
cydff_10/main_0  macrocell44   5727   6977  11310  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      6909   7909  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_7/main_0
Capture Clock  : HI_7/clock_0
Path slack     : 23077p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       23575
-------------------------------------   ----- 
End-of-path arrival time (ps)           45444
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_7/main_0                          macrocell97   4346  45444  23077  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_6/main_0
Capture Clock  : HI_6/clock_0
Path slack     : 23077p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       23575
-------------------------------------   ----- 
End-of-path arrival time (ps)           45444
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_6/main_0                          macrocell98   4346  45444  23077  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   7085  16475  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_5/main_0
Capture Clock  : HI_5/clock_0
Path slack     : 23077p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       23575
-------------------------------------   ----- 
End-of-path arrival time (ps)           45444
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_5/main_0                          macrocell99   4346  45444  23077  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   7085  16475  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_4/main_0
Capture Clock  : HI_4/clock_0
Path slack     : 23088p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       23563
-------------------------------------   ----- 
End-of-path arrival time (ps)           45432
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96    1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33    7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33    3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26    3674  37748  23077  RISE       1
Net_12170/q                          macrocell26    3350  41098  23077  RISE       1
HI_4/main_0                          macrocell100   4335  45432  23088  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   7085  16475  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_3/main_0
Capture Clock  : HI_3/clock_0
Path slack     : 23088p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       23563
-------------------------------------   ----- 
End-of-path arrival time (ps)           45432
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96    1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33    7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33    3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26    3674  37748  23077  RISE       1
Net_12170/q                          macrocell26    3350  41098  23077  RISE       1
HI_3/main_0                          macrocell101   4335  45432  23088  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   7085  16475  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_2/main_0
Capture Clock  : HI_2/clock_0
Path slack     : 23088p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       23563
-------------------------------------   ----- 
End-of-path arrival time (ps)           45432
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96    1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33    7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33    3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26    3674  37748  23077  RISE       1
Net_12170/q                          macrocell26    3350  41098  23077  RISE       1
HI_2/main_0                          macrocell102   4335  45432  23088  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   7085  16475  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_1/main_0
Capture Clock  : HI_1/clock_0
Path slack     : 23088p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       23563
-------------------------------------   ----- 
End-of-path arrival time (ps)           45432
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96    1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33    7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33    3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26    3674  37748  23077  RISE       1
Net_12170/q                          macrocell26    3350  41098  23077  RISE       1
HI_1/main_0                          macrocell103   4335  45432  23088  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   7085  16475  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_12/main_0
Capture Clock  : HI_12/clock_0
Path slack     : 23481p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       22472
-------------------------------------   ----- 
End-of-path arrival time (ps)           44342
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_12/main_0                         macrocell93   3244  44342  23481  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_11/main_0
Capture Clock  : HI_11/clock_0
Path slack     : 23481p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       22472
-------------------------------------   ----- 
End-of-path arrival time (ps)           44342
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_11/main_0                         macrocell94   3244  44342  23481  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_15/main_0
Capture Clock  : HI_15/clock_0
Path slack     : 23506p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       25858
-------------------------------------   ----- 
End-of-path arrival time (ps)           47727
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_15/main_0                         macrocell90   6629  47727  23506  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_14/main_0
Capture Clock  : HI_14/clock_0
Path slack     : 23506p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       25858
-------------------------------------   ----- 
End-of-path arrival time (ps)           47727
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_14/main_0                         macrocell91   6629  47727  23506  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_13/main_0
Capture Clock  : HI_13/clock_0
Path slack     : 23506p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       25858
-------------------------------------   ----- 
End-of-path arrival time (ps)           47727
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_13/main_0                         macrocell92   6629  47727  23506  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_9/main_0
Capture Clock  : HI_9/clock_0
Path slack     : 24056p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       25307
-------------------------------------   ----- 
End-of-path arrival time (ps)           47177
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_9/main_0                          macrocell83   6079  47177  24056  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_10/main_0
Capture Clock  : HI_10/clock_0
Path slack     : 24056p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       25307
-------------------------------------   ----- 
End-of-path arrival time (ps)           47177
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_10/main_0                         macrocell95   6079  47177  24056  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_8/main_0
Capture Clock  : HI_8/clock_0
Path slack     : 24369p

Capture Clock Arrival Time                             0
+ Clock path delay                                 21869
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     73915

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       27676
-------------------------------------   ----- 
End-of-path arrival time (ps)           49546
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_8/main_0                          macrocell96   8448  49546  24369  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_16/main_0
Capture Clock  : HI_16/clock_0
Path slack     : 25021p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       22623
-------------------------------------   ----- 
End-of-path arrival time (ps)           44492
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_16/main_0                         macrocell89   3395  44492  25021  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89   8078  17468  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_0/main_0
Capture Clock  : HI_0/clock_0
Path slack     : 25021p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       22623
-------------------------------------   ----- 
End-of-path arrival time (ps)           44492
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96    1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33    7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33    3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26    3674  37748  23077  RISE       1
Net_12170/q                          macrocell26    3350  41098  23077  RISE       1
HI_0/main_0                          macrocell104   3395  44492  25021  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_19/main_0
Capture Clock  : HI_19/clock_0
Path slack     : 25041p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       22603
-------------------------------------   ----- 
End-of-path arrival time (ps)           44473
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_19/main_0                         macrocell86   3375  44473  25041  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86   8078  17468  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_18/main_0
Capture Clock  : HI_18/clock_0
Path slack     : 25041p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       22603
-------------------------------------   ----- 
End-of-path arrival time (ps)           44473
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_18/main_0                         macrocell87   3375  44473  25041  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87   8078  17468  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_17/main_0
Capture Clock  : HI_17/clock_0
Path slack     : 25041p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       22603
-------------------------------------   ----- 
End-of-path arrival time (ps)           44473
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                               macrocell96   1250  23119  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_7  macrocell33   7604  30724  23077  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q       macrocell33   3350  34074  23077  RISE       1
Net_12170/main_5                     macrocell26   3674  37748  23077  RISE       1
Net_12170/q                          macrocell26   3350  41098  23077  RISE       1
HI_17/main_0                         macrocell88   3375  44473  25041  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88   8078  17468  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_19/main_5
Capture Clock  : HI_19/clock_0
Path slack     : 25299p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       22345
-------------------------------------   ----- 
End-of-path arrival time (ps)           44214
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                                  model name   delay     AT  slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                                                    macrocell96   1250  23119  23077  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_7  macrocell25  12601  35721  25299  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell25   3350  39071  25299  RISE       1
HI_19/main_5                                              macrocell86   5144  44214  25299  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86   8078  17468  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : 25299p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       22345
-------------------------------------   ----- 
End-of-path arrival time (ps)           44214
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                                  model name   delay     AT  slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                                                    macrocell96   1250  23119  23077  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_7  macrocell25  12601  35721  25299  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell25   3350  39071  25299  RISE       1
HI_18/main_4                                              macrocell87   5144  44214  25299  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87   8078  17468  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_17/main_3
Capture Clock  : HI_17/clock_0
Path slack     : 25299p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       22345
-------------------------------------   ----- 
End-of-path arrival time (ps)           44214
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                                  model name   delay     AT  slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                                                    macrocell96   1250  23119  23077  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_7  macrocell25  12601  35721  25299  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell25   3350  39071  25299  RISE       1
HI_17/main_3                                              macrocell88   5144  44214  25299  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88   8078  17468  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_16/main_2
Capture Clock  : HI_16/clock_0
Path slack     : 25855p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       21789
-------------------------------------   ----- 
End-of-path arrival time (ps)           43659
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name                                                  model name   delay     AT  slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                                                    macrocell96   1250  23119  23077  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_7  macrocell25  12601  35721  25299  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell25   3350  39071  25299  RISE       1
HI_16/main_2                                              macrocell89   4588  43659  25855  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89   8078  17468  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_12/main_5
Capture Clock  : HI_12/clock_0
Path slack     : 32124p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       13829
-------------------------------------   ----- 
End-of-path arrival time (ps)           35698
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  23119  23077  RISE       1
HI_12/main_5  macrocell93  12579  35698  32124  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_11/main_4
Capture Clock  : HI_11/clock_0
Path slack     : 32124p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                       13829
-------------------------------------   ----- 
End-of-path arrival time (ps)           35698
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  23119  23077  RISE       1
HI_11/main_4  macrocell94  12579  35698  32124  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_15/main_9
Capture Clock  : HI_15/clock_0
Path slack     : 34589p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                       19176
-------------------------------------   ----- 
End-of-path arrival time (ps)           36643
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_0/q                              macrocell104   1250  18718  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell32    5424  24142  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  27492  28590  RISE       1
HI_15/main_9                        macrocell90    9151  36643  34589  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_14/main_8
Capture Clock  : HI_14/clock_0
Path slack     : 34589p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                       19176
-------------------------------------   ----- 
End-of-path arrival time (ps)           36643
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_0/q                              macrocell104   1250  18718  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell32    5424  24142  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  27492  28590  RISE       1
HI_14/main_8                        macrocell91    9151  36643  34589  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_13/main_7
Capture Clock  : HI_13/clock_0
Path slack     : 34589p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                       19176
-------------------------------------   ----- 
End-of-path arrival time (ps)           36643
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_0/q                              macrocell104   1250  18718  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell32    5424  24142  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  27492  28590  RISE       1
HI_13/main_7                        macrocell92    9151  36643  34589  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_9/main_3
Capture Clock  : HI_9/clock_0
Path slack     : 35141p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                       18623
-------------------------------------   ----- 
End-of-path arrival time (ps)           36091
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_0/q                              macrocell104   1250  18718  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell32    5424  24142  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  27492  28590  RISE       1
HI_9/main_3                         macrocell83    8599  36091  35141  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_10/main_4
Capture Clock  : HI_10/clock_0
Path slack     : 35141p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                       18623
-------------------------------------   ----- 
End-of-path arrival time (ps)           36091
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_0/q                              macrocell104   1250  18718  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell32    5424  24142  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  27492  28590  RISE       1
HI_10/main_4                        macrocell95    8599  36091  35141  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_8/main_2
Capture Clock  : HI_8/clock_0
Path slack     : 35451p

Capture Clock Arrival Time                             0
+ Clock path delay                                 21869
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     73915

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                       20996
-------------------------------------   ----- 
End-of-path arrival time (ps)           38464
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_0/q                              macrocell104   1250  18718  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell32    5424  24142  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  27492  28590  RISE       1
HI_8/main_2                         macrocell96   10972  38464  35451  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_12/main_6
Capture Clock  : HI_12/clock_0
Path slack     : 37099p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                       13256
-------------------------------------   ----- 
End-of-path arrival time (ps)           30724
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_0/q                              macrocell104   1250  18718  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell32    5424  24142  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  27492  28590  RISE       1
HI_12/main_6                        macrocell93    3232  30724  37099  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_11/main_5
Capture Clock  : HI_11/clock_0
Path slack     : 37099p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                       13256
-------------------------------------   ----- 
End-of-path arrival time (ps)           30724
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_0/q                              macrocell104   1250  18718  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell32    5424  24142  28590  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  27492  28590  RISE       1
HI_11/main_5                        macrocell94    3232  30724  37099  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_12/main_1
Capture Clock  : HI_12/clock_0
Path slack     : 39476p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        9160
-------------------------------------   ----- 
End-of-path arrival time (ps)           28346
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  20437  29376  RISE       1
HI_12/main_1  macrocell93   7910  28346  39476  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_11/main_1
Capture Clock  : HI_11/clock_0
Path slack     : 39476p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        9160
-------------------------------------   ----- 
End-of-path arrival time (ps)           28346
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  20437  29376  RISE       1
HI_11/main_1  macrocell94   7910  28346  39476  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_9/main_2
Capture Clock  : HI_9/clock_0
Path slack     : 40490p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                        8873
-------------------------------------   ----- 
End-of-path arrival time (ps)           30743
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_8/q       macrocell96   1250  23119  23077  RISE       1
HI_9/main_2  macrocell83   7623  30743  40490  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_10/main_3
Capture Clock  : HI_10/clock_0
Path slack     : 40490p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                        8873
-------------------------------------   ----- 
End-of-path arrival time (ps)           30743
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  23119  23077  RISE       1
HI_10/main_3  macrocell95   7623  30743  40490  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_15/main_8
Capture Clock  : HI_15/clock_0
Path slack     : 40509p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                        8854
-------------------------------------   ----- 
End-of-path arrival time (ps)           30724
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  23119  23077  RISE       1
HI_15/main_8  macrocell90   7604  30724  40509  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_14/main_7
Capture Clock  : HI_14/clock_0
Path slack     : 40509p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                        8854
-------------------------------------   ----- 
End-of-path arrival time (ps)           30724
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  23119  23077  RISE       1
HI_14/main_7  macrocell91   7604  30724  40509  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_13/main_6
Capture Clock  : HI_13/clock_0
Path slack     : 40509p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                        8854
-------------------------------------   ----- 
End-of-path arrival time (ps)           30724
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  23119  23077  RISE       1
HI_13/main_6  macrocell92   7604  30724  40509  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_12/main_4
Capture Clock  : HI_12/clock_0
Path slack     : 41715p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        6921
-------------------------------------   ----- 
End-of-path arrival time (ps)           26108
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  20437  30428  RISE       1
HI_12/main_4  macrocell93   5671  26108  41715  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_11/main_3
Capture Clock  : HI_11/clock_0
Path slack     : 41715p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        6921
-------------------------------------   ----- 
End-of-path arrival time (ps)           26108
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  20437  30428  RISE       1
HI_11/main_3  macrocell94   5671  26108  41715  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_4/main_4
Capture Clock  : HI_4/clock_0
Path slack     : 43750p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        8295
-------------------------------------   ----- 
End-of-path arrival time (ps)           24770
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17725  30908  RISE       1
HI_4/main_4  macrocell100   7045  24770  43750  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   7085  16475  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_3/main_3
Capture Clock  : HI_3/clock_0
Path slack     : 43750p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        8295
-------------------------------------   ----- 
End-of-path arrival time (ps)           24770
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17725  30908  RISE       1
HI_3/main_3  macrocell101   7045  24770  43750  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   7085  16475  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_2/main_2
Capture Clock  : HI_2/clock_0
Path slack     : 43750p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        8295
-------------------------------------   ----- 
End-of-path arrival time (ps)           24770
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17725  30908  RISE       1
HI_2/main_2  macrocell102   7045  24770  43750  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   7085  16475  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_1/main_1
Capture Clock  : HI_1/clock_0
Path slack     : 43750p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        8295
-------------------------------------   ----- 
End-of-path arrival time (ps)           24770
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17725  30908  RISE       1
HI_1/main_1  macrocell103   7045  24770  43750  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   7085  16475  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_4/main_5
Capture Clock  : HI_4/clock_0
Path slack     : 43979p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        7074
-------------------------------------   ----- 
End-of-path arrival time (ps)           24542
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  18718  28590  RISE       1
HI_4/main_5  macrocell100   5824  24542  43979  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   7085  16475  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_3/main_4
Capture Clock  : HI_3/clock_0
Path slack     : 43979p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        7074
-------------------------------------   ----- 
End-of-path arrival time (ps)           24542
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  18718  28590  RISE       1
HI_3/main_4  macrocell101   5824  24542  43979  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   7085  16475  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_2/main_3
Capture Clock  : HI_2/clock_0
Path slack     : 43979p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        7074
-------------------------------------   ----- 
End-of-path arrival time (ps)           24542
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  18718  28590  RISE       1
HI_2/main_3  macrocell102   5824  24542  43979  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   7085  16475  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_1/main_2
Capture Clock  : HI_1/clock_0
Path slack     : 43979p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        7074
-------------------------------------   ----- 
End-of-path arrival time (ps)           24542
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  18718  28590  RISE       1
HI_1/main_2  macrocell103   5824  24542  43979  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   7085  16475  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_7/main_8
Capture Clock  : HI_7/clock_0
Path slack     : 44379p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        6674
-------------------------------------   ----- 
End-of-path arrival time (ps)           24142
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  18718  28590  RISE       1
HI_7/main_8  macrocell97    5424  24142  44379  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_6/main_7
Capture Clock  : HI_6/clock_0
Path slack     : 44379p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        6674
-------------------------------------   ----- 
End-of-path arrival time (ps)           24142
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  18718  28590  RISE       1
HI_6/main_7  macrocell98    5424  24142  44379  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   7085  16475  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_5/main_6
Capture Clock  : HI_5/clock_0
Path slack     : 44379p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        6674
-------------------------------------   ----- 
End-of-path arrival time (ps)           24142
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  18718  28590  RISE       1
HI_5/main_6  macrocell99    5424  24142  44379  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   7085  16475  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_4/main_1
Capture Clock  : HI_4/clock_0
Path slack     : 45891p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        6155
-------------------------------------   ----- 
End-of-path arrival time (ps)           22630
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_4/q       macrocell100   1250  17725  31128  RISE       1
HI_4/main_1  macrocell100   4905  22630  45891  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   7085  16475  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_18/q
Path End       : HI_19/main_2
Capture Clock  : HI_19/clock_0
Path slack     : 45971p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        6074
-------------------------------------   ----- 
End-of-path arrival time (ps)           23542
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87   8078  17468  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_18/q       macrocell87   1250  18718  37687  RISE       1
HI_19/main_2  macrocell86   4824  23542  45971  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86   8078  17468  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_18/q
Path End       : HI_18/main_1
Capture Clock  : HI_18/clock_0
Path slack     : 45971p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        6074
-------------------------------------   ----- 
End-of-path arrival time (ps)           23542
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87   8078  17468  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_18/q       macrocell87   1250  18718  37687  RISE       1
HI_18/main_1  macrocell87   4824  23542  45971  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87   8078  17468  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_7/main_7
Capture Clock  : HI_7/clock_0
Path slack     : 46696p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        5349
-------------------------------------   ----- 
End-of-path arrival time (ps)           21824
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17725  30908  RISE       1
HI_7/main_7  macrocell97    4099  21824  46696  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_6/main_6
Capture Clock  : HI_6/clock_0
Path slack     : 46696p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        5349
-------------------------------------   ----- 
End-of-path arrival time (ps)           21824
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17725  30908  RISE       1
HI_6/main_6  macrocell98    4099  21824  46696  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   7085  16475  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_5/main_5
Capture Clock  : HI_5/clock_0
Path slack     : 46696p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        5349
-------------------------------------   ----- 
End-of-path arrival time (ps)           21824
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17725  30908  RISE       1
HI_5/main_5  macrocell99    4099  21824  46696  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   7085  16475  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_15/main_1
Capture Clock  : HI_15/clock_0
Path slack     : 46808p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        5237
-------------------------------------   ----- 
End-of-path arrival time (ps)           24424
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  20437  29376  RISE       1
HI_15/main_1  macrocell90   3987  24424  46808  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_14/main_1
Capture Clock  : HI_14/clock_0
Path slack     : 46808p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        5237
-------------------------------------   ----- 
End-of-path arrival time (ps)           24424
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  20437  29376  RISE       1
HI_14/main_1  macrocell91   3987  24424  46808  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_13/main_1
Capture Clock  : HI_13/clock_0
Path slack     : 46808p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        5237
-------------------------------------   ----- 
End-of-path arrival time (ps)           24424
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  20437  29376  RISE       1
HI_13/main_1  macrocell92   3987  24424  46808  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_7/main_6
Capture Clock  : HI_7/clock_0
Path slack     : 46860p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        5186
-------------------------------------   ----- 
End-of-path arrival time (ps)           21661
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  17725  31072  RISE       1
HI_7/main_6  macrocell97    3936  21661  46860  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_6/main_5
Capture Clock  : HI_6/clock_0
Path slack     : 46860p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        5186
-------------------------------------   ----- 
End-of-path arrival time (ps)           21661
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  17725  31072  RISE       1
HI_6/main_5  macrocell98    3936  21661  46860  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   7085  16475  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_5/main_4
Capture Clock  : HI_5/clock_0
Path slack     : 46860p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        5186
-------------------------------------   ----- 
End-of-path arrival time (ps)           21661
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  17725  31072  RISE       1
HI_5/main_4  macrocell99    3936  21661  46860  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   7085  16475  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_7/main_4
Capture Clock  : HI_7/clock_0
Path slack     : 46916p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        5129
-------------------------------------   ----- 
End-of-path arrival time (ps)           21605
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_4/q       macrocell100   1250  17725  31128  RISE       1
HI_7/main_4  macrocell97    3879  21605  46916  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_6/main_3
Capture Clock  : HI_6/clock_0
Path slack     : 46916p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        5129
-------------------------------------   ----- 
End-of-path arrival time (ps)           21605
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_4/q       macrocell100   1250  17725  31128  RISE       1
HI_6/main_3  macrocell98    3879  21605  46916  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   7085  16475  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_5/main_2
Capture Clock  : HI_5/clock_0
Path slack     : 46916p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        5129
-------------------------------------   ----- 
End-of-path arrival time (ps)           21605
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_4/q       macrocell100   1250  17725  31128  RISE       1
HI_5/main_2  macrocell99    3879  21605  46916  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   7085  16475  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_16/main_1
Capture Clock  : HI_16/clock_0
Path slack     : 46980p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        5065
-------------------------------------   ----- 
End-of-path arrival time (ps)           22533
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89   8078  17468  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell89   1250  18718  37379  RISE       1
HI_16/main_1  macrocell89   3815  22533  46980  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89   8078  17468  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_19/main_4
Capture Clock  : HI_19/clock_0
Path slack     : 46993p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        5052
-------------------------------------   ----- 
End-of-path arrival time (ps)           22520
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89   8078  17468  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell89   1250  18718  37379  RISE       1
HI_19/main_4  macrocell86   3802  22520  46993  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86   8078  17468  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_18/main_3
Capture Clock  : HI_18/clock_0
Path slack     : 46993p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        5052
-------------------------------------   ----- 
End-of-path arrival time (ps)           22520
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89   8078  17468  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell89   1250  18718  37379  RISE       1
HI_18/main_3  macrocell87   3802  22520  46993  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87   8078  17468  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_17/main_2
Capture Clock  : HI_17/clock_0
Path slack     : 46993p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        5052
-------------------------------------   ----- 
End-of-path arrival time (ps)           22520
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89   8078  17468  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell89   1250  18718  37379  RISE       1
HI_17/main_2  macrocell88   3802  22520  46993  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88   8078  17468  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_8/main_1
Capture Clock  : HI_8/clock_0
Path slack     : 47020p

Capture Clock Arrival Time                             0
+ Clock path delay                                 21869
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     73915

Launch Clock Arrival Time                       0
+ Clock path delay                      21869
+ Data path delay                        5026
-------------------------------------   ----- 
End-of-path arrival time (ps)           26895
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_8/q       macrocell96   1250  23119  23077  RISE       1
HI_8/main_1  macrocell96   3776  26895  47020  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96  12479  21869  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_6/q
Path End       : HI_7/main_2
Capture Clock  : HI_7/clock_0
Path slack     : 47066p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4980
-------------------------------------   ----- 
End-of-path arrival time (ps)           21455
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   7085  16475  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_6/q       macrocell98   1250  17725  31277  RISE       1
HI_7/main_2  macrocell97   3730  21455  47066  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_6/q
Path End       : HI_6/main_1
Capture Clock  : HI_6/clock_0
Path slack     : 47066p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4980
-------------------------------------   ----- 
End-of-path arrival time (ps)           21455
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   7085  16475  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_6/q       macrocell98   1250  17725  31277  RISE       1
HI_6/main_1  macrocell98   3730  21455  47066  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   7085  16475  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_9/main_1
Capture Clock  : HI_9/clock_0
Path slack     : 47094p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4951
-------------------------------------   ----- 
End-of-path arrival time (ps)           24138
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_9/q       macrocell83   1250  20437  29376  RISE       1
HI_9/main_1  macrocell83   3701  24138  47094  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_10/main_1
Capture Clock  : HI_10/clock_0
Path slack     : 47094p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4951
-------------------------------------   ----- 
End-of-path arrival time (ps)           24138
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  20437  29376  RISE       1
HI_10/main_1  macrocell95   3701  24138  47094  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_4/main_3
Capture Clock  : HI_4/clock_0
Path slack     : 47289p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4756
-------------------------------------   ----- 
End-of-path arrival time (ps)           21231
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  17725  31072  RISE       1
HI_4/main_3  macrocell100   3506  21231  47289  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   7085  16475  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_3/main_2
Capture Clock  : HI_3/clock_0
Path slack     : 47289p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4756
-------------------------------------   ----- 
End-of-path arrival time (ps)           21231
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  17725  31072  RISE       1
HI_3/main_2  macrocell101   3506  21231  47289  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   7085  16475  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_2/main_1
Capture Clock  : HI_2/clock_0
Path slack     : 47289p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4756
-------------------------------------   ----- 
End-of-path arrival time (ps)           21231
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  17725  31072  RISE       1
HI_2/main_1  macrocell102   3506  21231  47289  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   7085  16475  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : HI_15/main_4
Capture Clock  : HI_15/clock_0
Path slack     : 47656p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4390
-------------------------------------   ----- 
End-of-path arrival time (ps)           23576
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_13/q       macrocell92   1250  20437  30224  RISE       1
HI_15/main_4  macrocell90   3140  23576  47656  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : HI_14/main_3
Capture Clock  : HI_14/clock_0
Path slack     : 47656p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4390
-------------------------------------   ----- 
End-of-path arrival time (ps)           23576
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_13/q       macrocell92   1250  20437  30224  RISE       1
HI_14/main_3  macrocell91   3140  23576  47656  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : HI_13/main_2
Capture Clock  : HI_13/clock_0
Path slack     : 47656p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4390
-------------------------------------   ----- 
End-of-path arrival time (ps)           23576
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_13/q       macrocell92   1250  20437  30224  RISE       1
HI_13/main_2  macrocell92   3140  23576  47656  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_15/main_6
Capture Clock  : HI_15/clock_0
Path slack     : 47660p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      15777
+ Data path delay                        7795
-------------------------------------   ----- 
End-of-path arrival time (ps)           23572
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell94   1250  17027  30228  RISE       1
HI_15/main_6  macrocell90   6545  23572  47660  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_14/main_5
Capture Clock  : HI_14/clock_0
Path slack     : 47660p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      15777
+ Data path delay                        7795
-------------------------------------   ----- 
End-of-path arrival time (ps)           23572
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell94   1250  17027  30228  RISE       1
HI_14/main_5  macrocell91   6545  23572  47660  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_13/main_4
Capture Clock  : HI_13/clock_0
Path slack     : 47660p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      15777
+ Data path delay                        7795
-------------------------------------   ----- 
End-of-path arrival time (ps)           23572
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell94   1250  17027  30228  RISE       1
HI_13/main_4  macrocell92   6545  23572  47660  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_4/main_2
Capture Clock  : HI_4/clock_0
Path slack     : 47685p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4361
-------------------------------------   ----- 
End-of-path arrival time (ps)           20836
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_3/q       macrocell101   1250  17725  31899  RISE       1
HI_4/main_2  macrocell100   3111  20836  47685  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   7085  16475  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_3/main_1
Capture Clock  : HI_3/clock_0
Path slack     : 47685p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4361
-------------------------------------   ----- 
End-of-path arrival time (ps)           20836
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_3/q       macrocell101   1250  17725  31899  RISE       1
HI_3/main_1  macrocell101   3111  20836  47685  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   7085  16475  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_7/main_5
Capture Clock  : HI_7/clock_0
Path slack     : 47687p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4358
-------------------------------------   ----- 
End-of-path arrival time (ps)           20833
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_3/q       macrocell101   1250  17725  31899  RISE       1
HI_7/main_5  macrocell97    3108  20833  47687  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_6/main_4
Capture Clock  : HI_6/clock_0
Path slack     : 47687p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4358
-------------------------------------   ----- 
End-of-path arrival time (ps)           20833
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_3/q       macrocell101   1250  17725  31899  RISE       1
HI_6/main_4  macrocell98    3108  20833  47687  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   7085  16475  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_5/main_3
Capture Clock  : HI_5/clock_0
Path slack     : 47687p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4358
-------------------------------------   ----- 
End-of-path arrival time (ps)           20833
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   7085  16475  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_3/q       macrocell101   1250  17725  31899  RISE       1
HI_5/main_3  macrocell99    3108  20833  47687  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   7085  16475  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_10/main_2
Capture Clock  : HI_10/clock_0
Path slack     : 47710p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4335
-------------------------------------   ----- 
End-of-path arrival time (ps)           23522
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  20437  30428  RISE       1
HI_10/main_2  macrocell95   3085  23522  47710  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_15/main_7
Capture Clock  : HI_15/clock_0
Path slack     : 47860p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4185
-------------------------------------   ----- 
End-of-path arrival time (ps)           23372
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  20437  30428  RISE       1
HI_15/main_7  macrocell90   2935  23372  47860  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_14/main_6
Capture Clock  : HI_14/clock_0
Path slack     : 47860p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4185
-------------------------------------   ----- 
End-of-path arrival time (ps)           23372
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  20437  30428  RISE       1
HI_14/main_6  macrocell91   2935  23372  47860  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_13/main_5
Capture Clock  : HI_13/clock_0
Path slack     : 47860p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        4185
-------------------------------------   ----- 
End-of-path arrival time (ps)           23372
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  20437  30428  RISE       1
HI_13/main_5  macrocell92   2935  23372  47860  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : HI_19/main_3
Capture Clock  : HI_19/clock_0
Path slack     : 48000p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        4046
-------------------------------------   ----- 
End-of-path arrival time (ps)           21514
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88   8078  17468  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_17/q       macrocell88   1250  18718  38404  RISE       1
HI_19/main_3  macrocell86   2796  21514  48000  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86   8078  17468  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : HI_18/main_2
Capture Clock  : HI_18/clock_0
Path slack     : 48000p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        4046
-------------------------------------   ----- 
End-of-path arrival time (ps)           21514
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88   8078  17468  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_17/q       macrocell88   1250  18718  38404  RISE       1
HI_18/main_2  macrocell87   2796  21514  48000  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87   8078  17468  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : HI_17/main_1
Capture Clock  : HI_17/clock_0
Path slack     : 48000p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        4046
-------------------------------------   ----- 
End-of-path arrival time (ps)           21514
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88   8078  17468  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_17/q       macrocell88   1250  18718  38404  RISE       1
HI_17/main_1  macrocell88   2796  21514  48000  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88   8078  17468  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_19/main_1
Capture Clock  : HI_19/clock_0
Path slack     : 48005p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        4040
-------------------------------------   ----- 
End-of-path arrival time (ps)           21508
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86   8078  17468  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_19/q       macrocell86   1250  18718  38390  RISE       1
HI_19/main_1  macrocell86   2790  21508  48005  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86   8078  17468  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_12/main_2
Capture Clock  : HI_12/clock_0
Path slack     : 48006p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      15777
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           19816
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell93   1250  17027  30687  RISE       1
HI_12/main_2  macrocell93   2789  19816  48006  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : HI_7/main_3
Capture Clock  : HI_7/clock_0
Path slack     : 48006p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           20514
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   7085  16475  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_5/q       macrocell99   1250  17725  32218  RISE       1
HI_7/main_3  macrocell97   2789  20514  48006  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : HI_6/main_2
Capture Clock  : HI_6/clock_0
Path slack     : 48006p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           20514
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   7085  16475  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_5/q       macrocell99   1250  17725  32218  RISE       1
HI_6/main_2  macrocell98   2789  20514  48006  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   7085  16475  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : HI_5/main_1
Capture Clock  : HI_5/clock_0
Path slack     : 48006p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           20514
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   7085  16475  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_5/q       macrocell99   1250  17725  32218  RISE       1
HI_5/main_1  macrocell99   2789  20514  48006  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   7085  16475  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_12/main_3
Capture Clock  : HI_12/clock_0
Path slack     : 48025p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      15777
+ Data path delay                        4021
-------------------------------------   ----- 
End-of-path arrival time (ps)           19798
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell94   1250  17027  30228  RISE       1
HI_12/main_3  macrocell93   2771  19798  48025  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_11/main_2
Capture Clock  : HI_11/clock_0
Path slack     : 48025p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15777
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67822

Launch Clock Arrival Time                       0
+ Clock path delay                      15777
+ Data path delay                        4021
-------------------------------------   ----- 
End-of-path arrival time (ps)           19798
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell94   1250  17027  30228  RISE       1
HI_11/main_2  macrocell94   2771  19798  48025  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94   6387  15777  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_15/main_5
Capture Clock  : HI_15/clock_0
Path slack     : 48119p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      15777
+ Data path delay                        7336
-------------------------------------   ----- 
End-of-path arrival time (ps)           23113
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell93   1250  17027  30687  RISE       1
HI_15/main_5  macrocell90   6086  23113  48119  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_14/main_4
Capture Clock  : HI_14/clock_0
Path slack     : 48119p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      15777
+ Data path delay                        7336
-------------------------------------   ----- 
End-of-path arrival time (ps)           23113
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell93   1250  17027  30687  RISE       1
HI_14/main_4  macrocell91   6086  23113  48119  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_13/main_3
Capture Clock  : HI_13/clock_0
Path slack     : 48119p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      15777
+ Data path delay                        7336
-------------------------------------   ----- 
End-of-path arrival time (ps)           23113
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93   6387  15777  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell93   1250  17027  30687  RISE       1
HI_13/main_3  macrocell92   6086  23113  48119  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   9797  19187  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_7/q
Path End       : HI_7/main_1
Capture Clock  : HI_7/clock_0
Path slack     : 48168p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16475
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68521

Launch Clock Arrival Time                       0
+ Clock path delay                      16475
+ Data path delay                        3877
-------------------------------------   ----- 
End-of-path arrival time (ps)           20352
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_7/q       macrocell97   1250  17725  32380  RISE       1
HI_7/main_1  macrocell97   2627  20352  48168  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   7085  16475  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_0/main_1
Capture Clock  : HI_0/clock_0
Path slack     : 48485p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17468
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69513

Launch Clock Arrival Time                       0
+ Clock path delay                      17468
+ Data path delay                        3561
-------------------------------------   ----- 
End-of-path arrival time (ps)           21029
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  18718  28590  RISE       1
HI_0/main_1  macrocell104   2311  21029  48485  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    7140  22029  FALL       1
cydff_9/q                                                         macrocell55    1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   8078  17468  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_14/q
Path End       : HI_15/main_3
Capture Clock  : HI_15/clock_0
Path slack     : 48489p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        3557
-------------------------------------   ----- 
End-of-path arrival time (ps)           22743
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_14/q       macrocell91   1250  20437  31057  RISE       1
HI_15/main_3  macrocell90   2307  22743  48489  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_14/q
Path End       : HI_14/main_2
Capture Clock  : HI_14/clock_0
Path slack     : 48489p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        3557
-------------------------------------   ----- 
End-of-path arrival time (ps)           22743
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_14/q       macrocell91   1250  20437  31057  RISE       1
HI_14/main_2  macrocell91   2307  22743  48489  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   9797  19187  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_15/q
Path End       : HI_15/main_2
Capture Clock  : HI_15/clock_0
Path slack     : 48491p

Capture Clock Arrival Time                             0
+ Clock path delay                                 19187
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     71232

Launch Clock Arrival Time                       0
+ Clock path delay                      19187
+ Data path delay                        3554
-------------------------------------   ----- 
End-of-path arrival time (ps)           22741
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_15/q       macrocell90   1250  20437  31059  RISE       1
HI_15/main_2  macrocell90   2304  22741  48491  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   7140  22029  FALL       1
cydff_9/q                                                         macrocell55   1250  23279  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   9390  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   9797  19187  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13006472p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021588

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15116
-------------------------------------   ----- 
End-of-path arrival time (ps)           15116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell59      1250   1250  13006472  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell8       6843   8093  13006472  RISE       1
\UART:BUART:counter_load_not\/q                macrocell8       3350  11443  13006472  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   3673  15116  13006472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13007059p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17209
-------------------------------------   ----- 
End-of-path arrival time (ps)           17209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  13007059  RISE       1
\UART:BUART:txn_split\/main_5          macrocell46      5142   9512  13007059  RISE       1
\UART:BUART:txn_split\/q               macrocell46      3350  12862  13007059  RISE       1
\UART:BUART:txn\/main_4                macrocell56      4347  17209  13007059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13009755p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13022418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12662
-------------------------------------   ----- 
End-of-path arrival time (ps)           12662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell65   1250   1250  13009755  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell11   5755   7005  13009755  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell11   3350  10355  13009755  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2308  12662  13009755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13011009p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16269
-------------------------------------   ----- 
End-of-path arrival time (ps)           16269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  13011009  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell13      3672   7252  13011009  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell13      3350  10602  13011009  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell5     5666  16269  13011009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13011390p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15888
-------------------------------------   ----- 
End-of-path arrival time (ps)           15888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  13011390  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell9       6092   9672  13011390  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell9       3350  13022  13011390  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell4     2865  15888  13011390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13011644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12623
-------------------------------------   ----- 
End-of-path arrival time (ps)           12623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell67   1250   1250  13011644  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell65  11373  12623  13011644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13012210p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12058
-------------------------------------   ----- 
End-of-path arrival time (ps)           12058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell67   1250   1250  13011644  RISE       1
\UART:BUART:rx_load_fifo\/main_5  macrocell66  10808  12058  13012210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13012210p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12058
-------------------------------------   ----- 
End-of-path arrival time (ps)           12058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell67   1250   1250  13011644  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell68  10808  12058  13012210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13012210p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12058
-------------------------------------   ----- 
End-of-path arrival time (ps)           12058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell67   1250   1250  13011644  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell70  10808  12058  13012210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13013429p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8339
-------------------------------------   ---- 
End-of-path arrival time (ps)           8339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell65      1250   1250  13009755  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   7089   8339  13013429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13014143p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell57      1250   1250  13008281  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   6375   7625  13014143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13014553p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q                macrocell64      1250   1250  13010108  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   5965   7215  13014553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13014845p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9423
-------------------------------------   ---- 
End-of-path arrival time (ps)           9423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell67   1250   1250  13011644  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell74   8173   9423  13014845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_6
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13014845p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9423
-------------------------------------   ---- 
End-of-path arrival time (ps)           9423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q             macrocell67   1250   1250  13011644  RISE       1
\UART:BUART:rx_markspace_pre\/main_6  macrocell75   8173   9423  13014845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_2\/main_3
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13015172p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9095
-------------------------------------   ---- 
End-of-path arrival time (ps)           9095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell65   1250   1250  13009755  RISE       1
\UART:BUART:rx_status_2\/main_3  macrocell73   7845   9095  13015172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13015172p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9095
-------------------------------------   ---- 
End-of-path arrival time (ps)           9095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell65   1250   1250  13009755  RISE       1
\UART:BUART:rx_parity_error_pre\/main_3  macrocell76   7845   9095  13015172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13015398p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8870
-------------------------------------   ---- 
End-of-path arrival time (ps)           8870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q          macrocell67   1250   1250  13011644  RISE       1
\UART:BUART:rx_parity_bit\/main_6  macrocell78   7620   8870  13015398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13015449p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13009317  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell57      8629   8819  13015449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13015449p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13009317  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell59      8629   8819  13015449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13015543p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8725
-------------------------------------   ---- 
End-of-path arrival time (ps)           8725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13009317  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell60      8535   8725  13015543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_status_2\/main_1
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13015759p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8509
-------------------------------------   ---- 
End-of-path arrival time (ps)           8509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:rx_status_2\/main_1             macrocell73    7299   8509  13015759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13015759p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8509
-------------------------------------   ---- 
End-of-path arrival time (ps)           8509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:rx_parity_error_pre\/main_1     macrocell76    7299   8509  13015759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_markspace_pre\/main_1
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13015768p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:rx_markspace_pre\/main_1        macrocell75    7289   8499  13015768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13015783p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8485
-------------------------------------   ---- 
End-of-path arrival time (ps)           8485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q          macrocell65   1250   1250  13009755  RISE       1
\UART:BUART:rx_parity_bit\/main_3  macrocell78   7235   8485  13015783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13015795p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8473
-------------------------------------   ---- 
End-of-path arrival time (ps)           8473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell65   1250   1250  13009755  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell74   7223   8473  13015795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_3
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13015795p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8473
-------------------------------------   ---- 
End-of-path arrival time (ps)           8473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q             macrocell65   1250   1250  13009755  RISE       1
\UART:BUART:rx_markspace_pre\/main_3  macrocell75   7223   8473  13015795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_2\/main_4
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13015859p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8409
-------------------------------------   ---- 
End-of-path arrival time (ps)           8409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  13015859  RISE       1
\UART:BUART:rx_status_2\/main_4  macrocell73   7159   8409  13015859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13015859p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8409
-------------------------------------   ---- 
End-of-path arrival time (ps)           8409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell69   1250   1250  13015859  RISE       1
\UART:BUART:rx_parity_error_pre\/main_4  macrocell76   7159   8409  13015859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13015875p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  13015859  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell74   7143   8393  13015875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_4
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13015875p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q       macrocell69   1250   1250  13015859  RISE       1
\UART:BUART:rx_markspace_pre\/main_4  macrocell75   7143   8393  13015875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13015996p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell69      1250   1250  13015859  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   4522   5772  13015996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13016001p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell58      1250   1250  13009503  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   4517   5767  13016001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13016130p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8137
-------------------------------------   ---- 
End-of-path arrival time (ps)           8137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q         macrocell64   1250   1250  13010108  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell66   6887   8137  13016130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13016130p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8137
-------------------------------------   ---- 
End-of-path arrival time (ps)           8137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell64   1250   1250  13010108  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell68   6887   8137  13016130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13016130p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8137
-------------------------------------   ---- 
End-of-path arrival time (ps)           8137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q               macrocell64   1250   1250  13010108  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell70   6887   8137  13016130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13016165p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8103
-------------------------------------   ---- 
End-of-path arrival time (ps)           8103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell59   1250   1250  13006472  RISE       1
\UART:BUART:txn\/main_2    macrocell56   6853   8103  13016165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13016172p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_last\/q           macrocell77   1250   1250  13016172  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell68   6846   8096  13016172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_6
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13016175p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell59   1250   1250  13006472  RISE       1
\UART:BUART:tx_state_0\/main_6  macrocell58   6843   8093  13016175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13016266p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell64   1250   1250  13010108  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell65   6752   8002  13016266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13016314p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:rx_parity_bit\/main_1           macrocell78    6744   7954  13016314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13016411p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7856
-------------------------------------   ---- 
End-of-path arrival time (ps)           7856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13016411  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell66   5916   7856  13016411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13016411p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7856
-------------------------------------   ---- 
End-of-path arrival time (ps)           7856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13016411  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell68   5916   7856  13016411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13016429p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q    macrocell69   1250   1250  13015859  RISE       1
\UART:BUART:rx_parity_bit\/main_4  macrocell78   6589   7839  13016429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13016714p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell60   1250   1250  13012299  RISE       1
\UART:BUART:txn\/main_3   macrocell56   6303   7553  13016714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_8
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13016738p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  13012299  RISE       1
\UART:BUART:tx_state_0\/main_8  macrocell58   6280   7530  13016738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13016902p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell59   1250   1250  13006472  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell60   6116   7366  13016902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_2\/main_6
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13016931p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell68   1250   1250  13011980  RISE       1
\UART:BUART:rx_status_2\/main_6  macrocell73   6086   7336  13016931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13016931p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q                macrocell68   1250   1250  13011980  RISE       1
\UART:BUART:rx_parity_error_pre\/main_7  macrocell76   6086   7336  13016931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13016979p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell69   1250   1250  13015859  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell66   6038   7288  13016979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13016979p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  13015859  RISE       1
\UART:BUART:rx_state_2\/main_4   macrocell68   6038   7288  13016979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13016994p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  13015859  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell65   6024   7274  13016994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13017042p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:rx_parity_bit\/main_0           macrocell78    6016   7226  13017042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_markspace_pre\/main_0
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13017058p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7210
-------------------------------------   ---- 
End-of-path arrival time (ps)           7210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:rx_markspace_pre\/main_0        macrocell75    6000   7210  13017058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_status_2\/main_0
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13017061p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:rx_status_2\/main_0             macrocell73    5997   7207  13017061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13017061p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:rx_parity_error_pre\/main_0     macrocell76    5997   7207  13017061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13017089p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q          macrocell59   1250   1250  13006472  RISE       1
\UART:BUART:tx_parity_bit\/main_5  macrocell63   5929   7179  13017089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13017116p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13009317  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   4461   4651  13017116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13017139p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024648

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell66      1250   1250  13011989  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   6258   7508  13017139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13017209p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7059
-------------------------------------   ---- 
End-of-path arrival time (ps)           7059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell58   1250   1250  13009503  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell60   5809   7059  13017209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13017263p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell65   1250   1250  13009755  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell67   5755   7005  13017263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13017435p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  13011390  RISE       1
\UART:BUART:tx_state_0\/main_5                  macrocell58      3253   6833  13017435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_parity_bit\/main_7
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13017497p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6771
-------------------------------------   ---- 
End-of-path arrival time (ps)           6771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q          macrocell68   1250   1250  13011980  RISE       1
\UART:BUART:rx_parity_bit\/main_7  macrocell78   5521   6771  13017497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13017616p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell64   1250   1250  13010108  RISE       1
\UART:BUART:rx_state_3\/main_0  macrocell67   5402   6652  13017616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_parity_bit\/main_6
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13017805p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q           macrocell60   1250   1250  13012299  RISE       1
\UART:BUART:tx_parity_bit\/main_6  macrocell63   5213   6463  13017805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13017885p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13016411  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell65   4443   6383  13017885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13017941p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  13015859  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell67   5077   6327  13017941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13017942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6326
-------------------------------------   ---- 
End-of-path arrival time (ps)           6326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell68   1250   1250  13011980  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell74   5076   6326  13017942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_7
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13017942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6326
-------------------------------------   ---- 
End-of-path arrival time (ps)           6326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q             macrocell68   1250   1250  13011980  RISE       1
\UART:BUART:rx_markspace_pre\/main_7  macrocell75   5076   6326  13017942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13017984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell57   1250   1250  13008281  RISE       1
\UART:BUART:tx_state_0\/main_2  macrocell58   5034   6284  13017984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13017991p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:tx_state_1\/main_0              macrocell57    5067   6277  13017991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13017991p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:tx_state_2\/main_0              macrocell59    5067   6277  13017991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_mark\/main_0
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13017991p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:tx_mark\/main_0                 macrocell62    5067   6277  13017991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13018005p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:tx_state_0\/main_0              macrocell58    5053   6263  13018005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_2\/main_5
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13018051p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell67   1250   1250  13011644  RISE       1
\UART:BUART:rx_status_2\/main_5  macrocell73   4966   6216  13018051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13018051p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q                macrocell67   1250   1250  13011644  RISE       1
\UART:BUART:rx_parity_error_pre\/main_6  macrocell76   4966   6216  13018051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13018169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13018169  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell71   4159   6099  13018169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13018169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13018169  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell72   4159   6099  13018169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13018170p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13018170  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell71   4158   6098  13018170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13018170p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13018170  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell72   4158   6098  13018170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13018244p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell57   1250   1250  13008281  RISE       1
\UART:BUART:txn\/main_1    macrocell56   4774   6024  13018244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13018267p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell58   1250   1250  13009503  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell57   4751   6001  13018267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13018267p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell58   1250   1250  13009503  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell59   4751   6001  13018267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_mark\/main_4
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13018267p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q    macrocell58   1250   1250  13009503  RISE       1
\UART:BUART:tx_mark\/main_4  macrocell62   4751   6001  13018267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_7
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13018713p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  13012299  RISE       1
\UART:BUART:tx_state_1\/main_7  macrocell57   4305   5555  13018713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_7
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13018713p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  13012299  RISE       1
\UART:BUART:tx_state_2\/main_7  macrocell59   4305   5555  13018713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_mark\/main_7
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13018713p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q     macrocell60   1250   1250  13012299  RISE       1
\UART:BUART:tx_mark\/main_7  macrocell62   4305   5555  13018713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_6
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13018721p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13010136  RISE       1
\UART:BUART:tx_state_1\/main_6               macrocell57      5357   5547  13018721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_6
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13018721p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13010136  RISE       1
\UART:BUART:tx_state_2\/main_6               macrocell59      5357   5547  13018721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_mark\/main_6
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13018721p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13010136  RISE       1
\UART:BUART:tx_mark\/main_6                  macrocell62      5357   5547  13018721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_9
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13018733p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13018733  RISE       1
\UART:BUART:rx_load_fifo\/main_9       macrocell66   3595   5535  13018733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13018733p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13018733  RISE       1
\UART:BUART:rx_state_2\/main_9         macrocell68   3595   5535  13018733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13018749p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13018733  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell65   3579   5519  13018749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13018916p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018916  RISE       1
\UART:BUART:rx_load_fifo\/main_8       macrocell66   3412   5352  13018916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13018916p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018916  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell68   3412   5352  13018916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13018929p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018916  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell65   3399   5339  13018929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13019021p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13009317  RISE       1
\UART:BUART:tx_state_0\/main_4               macrocell58      5057   5247  13019021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13019040p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:rx_load_fifo\/main_0            macrocell66    4018   5228  13019040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13019040p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:rx_state_2\/main_0              macrocell68    4018   5228  13019040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13019192p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q          macrocell58   1250   1250  13009503  RISE       1
\UART:BUART:tx_parity_bit\/main_4  macrocell63   3826   5076  13019192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13019392p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:tx_state_0\/main_1              macrocell58    3666   4876  13019392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13019402p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:rx_load_fifo\/main_1            macrocell66    3656   4866  13019402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13019402p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:rx_state_2\/main_1              macrocell68    3656   4866  13019402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13019486p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:tx_state_1\/main_1              macrocell57    3572   4782  13019486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019486p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:tx_state_2\/main_1              macrocell59    3572   4782  13019486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_mark\/main_1
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13019486p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:tx_mark\/main_1                 macrocell62    3572   4782  13019486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13019488p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell68   1250   1250  13011980  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell67   3530   4780  13019488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13019493p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell57   1250   1250  13008281  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell60   3525   4775  13019493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13019551p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell59   1250   1250  13006472  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell57   3467   4717  13019551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019551p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell59   1250   1250  13006472  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell59   3467   4717  13019551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_mark\/main_5
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13019551p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q    macrocell59   1250   1250  13006472  RISE       1
\UART:BUART:tx_mark\/main_5  macrocell62   3467   4717  13019551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13019644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q          macrocell57   1250   1250  13008281  RISE       1
\UART:BUART:tx_parity_bit\/main_3  macrocell63   3374   4624  13019644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13019687p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13018170  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell69   2641   4581  13019687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13019690p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13018733  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell67   2638   4578  13019690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13019694p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13018169  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell69   2633   4573  13019694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13019791p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q                 macrocell56   1250   1250  13010459  RISE       1
\UART:BUART:tx_parity_bit\/main_2  macrocell63   3227   4477  13019791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:tx_mark\/main_8
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13019792p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13019792  RISE       1
\UART:BUART:tx_mark\/main_8       macrocell62   3226   4476  13019792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \UART:BUART:tx_mark\/main_2
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13019814p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell7   1210   1210  13019814  RISE       1
\UART:BUART:tx_mark\/main_2                 macrocell62    3244   4454  13019814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13019843p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell58   1250   1250  13009503  RISE       1
\UART:BUART:tx_state_0\/main_3  macrocell58   3175   4425  13019843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_0
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13019900p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_0       macrocell61    3158   4368  13019900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13019900p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13009397  RISE       1
\UART:BUART:tx_parity_bit\/main_0           macrocell63    3158   4368  13019900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13019945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q        macrocell64   1250   1250  13010108  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell74   3072   4322  13019945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_2
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13019945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q             macrocell64   1250   1250  13010108  RISE       1
\UART:BUART:rx_markspace_pre\/main_2  macrocell75   3072   4322  13019945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13019946p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q          macrocell64   1250   1250  13010108  RISE       1
\UART:BUART:rx_parity_bit\/main_2  macrocell78   3072   4322  13019946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13020020p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13020020  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell69   2308   4248  13020020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13020021p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018916  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell67   2307   4247  13020021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13020022p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13016411  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell67   2306   4246  13020022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_2\/main_2
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13020084p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q        macrocell64   1250   1250  13010108  RISE       1
\UART:BUART:rx_status_2\/main_2  macrocell73   2933   4183  13020084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13020084p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q                macrocell64   1250   1250  13010108  RISE       1
\UART:BUART:rx_parity_error_pre\/main_2  macrocell76   2933   4183  13020084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_bit\/q
Path End       : \UART:BUART:rx_parity_bit\/main_8
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13020223p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_bit\/q       macrocell78   1250   1250  13020223  RISE       1
\UART:BUART:rx_parity_bit\/main_8  macrocell78   2795   4045  13020223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13020229p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell65   1250   1250  13009755  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell65   2789   4039  13020229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_bit\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_9
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13020235p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_bit\/q             macrocell78   1250   1250  13020223  RISE       1
\UART:BUART:rx_parity_error_pre\/main_9  macrocell76   2783   4033  13020235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13020243p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell65   1250   1250  13009755  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell66   2775   4025  13020243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13020243p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell65   1250   1250  13009755  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell68   2775   4025  13020243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13020243p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell65   1250   1250  13009755  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell70   2775   4025  13020243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13020391p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell57   1250   1250  13008281  RISE       1
\UART:BUART:tx_state_1\/main_2  macrocell57   2627   3877  13020391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13020391p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell57   1250   1250  13008281  RISE       1
\UART:BUART:tx_state_2\/main_2  macrocell59   2627   3877  13020391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_mark\/main_3
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13020391p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q    macrocell57   1250   1250  13008281  RISE       1
\UART:BUART:tx_mark\/main_3  macrocell62   2627   3877  13020391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_0\/main_7
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13020395p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13010136  RISE       1
\UART:BUART:tx_state_0\/main_7               macrocell58      3683   3873  13020395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_mark\/q
Path End       : \UART:BUART:tx_mark\/main_9
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13020396p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_mark\/q       macrocell62   1250   1250  13011936  RISE       1
\UART:BUART:tx_mark\/main_9  macrocell62   2621   3871  13020396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13020399p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell68   1250   1250  13011980  RISE       1
\UART:BUART:rx_load_fifo\/main_6  macrocell66   2618   3868  13020399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13020399p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell68   1250   1250  13011980  RISE       1
\UART:BUART:rx_state_2\/main_6  macrocell68   2618   3868  13020399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13020399p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell68   1250   1250  13011980  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell70   2618   3868  13020399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13020403p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell68   1250   1250  13011980  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell65   2615   3865  13020403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_1
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13020413p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_1       macrocell61    2645   3855  13020413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13020413p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13011234  RISE       1
\UART:BUART:tx_parity_bit\/main_1           macrocell63    2645   3855  13020413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13020414p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell67   1250   1250  13011644  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell67   2604   3854  13020414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13020703p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell72   1250   1250  13009803  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell71   2315   3565  13020703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13020703p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell72   1250   1250  13009803  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell72   2315   3565  13020703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_error_pre\/q
Path End       : \UART:BUART:rx_status_2\/main_7
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13020710p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_error_pre\/q  macrocell76   1250   1250  13020710  RISE       1
\UART:BUART:rx_status_2\/main_7     macrocell73   2308   3558  13020710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_error_pre\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_8
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13020710p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_error_pre\/q       macrocell76   1250   1250  13020710  RISE       1
\UART:BUART:rx_parity_error_pre\/main_8  macrocell76   2308   3558  13020710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13020712p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell56   1250   1250  13010459  RISE       1
\UART:BUART:txn\/main_0  macrocell56   2306   3556  13020712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_parity_bit\/q
Path End       : \UART:BUART:tx_parity_bit\/main_7
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13020715p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_parity_bit\/q       macrocell63   1250   1250  13011381  RISE       1
\UART:BUART:tx_parity_bit\/main_7  macrocell63   2303   3553  13020715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_3
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13020718p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q       macrocell61   1250   1250  13019792  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_3  macrocell61   2300   3550  13020718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13020719p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell71   1250   1250  13009814  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell71   2299   3549  13020719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_markspace_pre\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_8
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13020730p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_markspace_pre\/q       macrocell75   1250   1250  13020730  RISE       1
\UART:BUART:rx_markspace_pre\/main_8  macrocell75   2288   3538  13020730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_2
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13020743p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3525
-------------------------------------   ---- 
End-of-path arrival time (ps)           3525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell7   1210   1210  13019814  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_2       macrocell61    2315   3525  13020743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_2\/q
Path End       : \UART:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13023712p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_2\/q       macrocell73    1250   1250  13023712  RISE       1
\UART:BUART:sRX:RxSts\/status_2  statusicell5   2316   3566  13023712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13023716p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell74    1250   1250  13023716  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell5   2312   3562  13023716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

