<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_aes.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_aes.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__aes_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_aes.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-12 15:10:54 +0200 (Fri, 12 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9735 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_AES_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_AES_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the AES register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7e4ce3cc69738f9613cfb3c983693dd6">   46</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_CTRL       0x4008B000  // Channel control This register </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                            <span class="comment">// is used for channel enabling and </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">// priority selection. When a </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                            <span class="comment">// channel is disabled, it becomes </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                            <span class="comment">// inactive only when all ongoing </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                            <span class="comment">// requests are finished. </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a98b3f5b8c5f71a76382624b9851ccb25">   52</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_EXTADDR    0x4008B004  // Channel external address </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af1b4b5cb97904c508e858880a0673b36">   53</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_DMALENGTH \</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">                                0x4008B00C  // Channel DMA length </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab969a1cb06182f4bd75dacbb3b43c1f9">   56</a></span>&#160;<span class="preprocessor">#define AES_DMAC_STATUS         0x4008B018  // DMAC status This register </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// provides the actual state of </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// each DMA channel. It also </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// reports port errors in case </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// these were received by the </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                            <span class="comment">// master interface module during </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">// the data transfer. </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4f846077daff96b2a6c9c3c4eec732f1">   63</a></span>&#160;<span class="preprocessor">#define AES_DMAC_SWRES          0x4008B01C  // DMAC software reset register </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// Software reset is used to reset </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                            <span class="comment">// the DMAC to stop all transfers </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// and clears the port error status </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            <span class="comment">// register. After the software </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// reset is performed, all the </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                            <span class="comment">// channels are disabled and no new </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                            <span class="comment">// requests are performed by the </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// channels. The DMAC waits for the </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">// existing (active) requests to </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// finish and accordingly sets the </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <span class="comment">// DMAC status registers. </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a1585207cc605d2b94bcfeb3d03838894">   75</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_CTRL       0x4008B020  // Channel control This register </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                            <span class="comment">// is used for channel enabling and </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// priority selection. When a </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                            <span class="comment">// channel is disabled, it becomes </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// inactive only when all ongoing </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// requests are finished. </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aaa480c1ba65ce658fb60441bfc0383ed">   81</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_EXTADDR    0x4008B024  // Channel external address </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a309dba66062fb5b947e2eed543bcc895">   82</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_DMALENGTH \</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">                                0x4008B02C  // Channel DMA length </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a75fbe38078e0fdc2d72876a0b472f54e">   85</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS \</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">                                0x4008B078  // DMAC master run-time parameters </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// This register defines all the </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                            <span class="comment">// run-time parameters for the AHB </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// master interface port. These </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                            <span class="comment">// parameters are required for the </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="comment">// proper functioning of the </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// EIP-101m AHB master adapter. </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#abb84195e3c913a90b761d3990d08764c">   94</a></span>&#160;<span class="preprocessor">#define AES_DMAC_PERSR          0x4008B07C  // DMAC port error raw status </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">// register This register provides </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// the actual status of individual </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// port errors. It also indicates </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">// which channel is serviced by an </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                            <span class="comment">// external AHB port (which is </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// frozen by a port error). A port </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// error aborts operations on all </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// serviced channels (channel </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// enable bit is forced to 0) and </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// prevents further transfers via </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// that port until the error is </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="comment">// cleared by writing to the </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="comment">// DMAC_SWRES register. </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a662766ebadb6e9783bd9c5f8576cb32c">  108</a></span>&#160;<span class="preprocessor">#define AES_DMAC_OPTIONS        0x4008B0F8  // DMAC options register These </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                            <span class="comment">// registers contain information </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// regarding the different options </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                            <span class="comment">// configured in this DMAC. </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab5b36d9ba4f21ffd1af70147dcff50ed">  112</a></span>&#160;<span class="preprocessor">#define AES_DMAC_VERSION        0x4008B0FC  // DMAC version register This </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                            <span class="comment">// register contains an indication </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// (or signature) of the EIP type </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// of this DMAC, as well as the </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// hardware version/patch numbers. </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af86edf17a2d206ffd9f35206f555f35d">  117</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA \</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">                                0x4008B400  // Key store write area register </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                            <span class="comment">// This register defines where the </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                            <span class="comment">// keys should be written in the </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            <span class="comment">// key store RAM. After writing </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                            <span class="comment">// this register, the key store </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                            <span class="comment">// module is ready to receive the </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// keys through a DMA operation. In </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                            <span class="comment">// case the key data transfer </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                            <span class="comment">// triggered an error in the key </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// store, the error will be </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                            <span class="comment">// available in the interrupt </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// status register after the DMA is </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            <span class="comment">// finished. The key store </span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                            <span class="comment">// write-error is asserted when the </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// programmed/selected area is not </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                            <span class="comment">// completely written. This error </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// is also asserted when the DMA </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                            <span class="comment">// operation writes to ram areas </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// that are not selected. The key </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                            <span class="comment">// store RAM is divided into 8 </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// areas of 128 bits. 192-bit keys </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// written in the key store RAM </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                            <span class="comment">// should start on boundaries of </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                            <span class="comment">// 256 bits. This means that </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// writing a 192-bit key to the key </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                            <span class="comment">// store RAM must be done by </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// writing 256 bits of data with </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// the 64 most-significant bits set </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// to 0. These bits are ignored by </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// the AES engine. </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4e0842b5ba8c609c08f5a0e383ddd33e">  149</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA \</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">                                0x4008B404  // Key store written area register </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// This register shows which areas </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                            <span class="comment">// of the key store RAM contain </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// valid written keys. When a new </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                            <span class="comment">// key needs to be written to the </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="comment">// key store, on a location that is </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <span class="comment">// already occupied by a valid key, </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// this key area must be cleared </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                            <span class="comment">// first. This can be done by </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// writing this register before the </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// new key is written to the key </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                            <span class="comment">// store memory. Attempting to </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// write to a key area that already </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// contains a valid key is not </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                            <span class="comment">// allowed and results in an error. </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a345b2bc6427d7d4244f96d897aa9a892">  166</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_SIZE      0x4008B408  // Key store size register This </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">// register defines the size of the </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                            <span class="comment">// keys that are written with DMA. </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                            <span class="comment">// This register should be </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                            <span class="comment">// configured before writing to the </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                            <span class="comment">// KEY_STORE_WRITE_AREA register. </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9fa0e913acf34cff0178552fa8328c8c">  172</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_READ_AREA \</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">                                0x4008B40C  // Key store read area register </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                            <span class="comment">// This register selects the key </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                            <span class="comment">// store RAM area from where the </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            <span class="comment">// key needs to be read that will </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                            <span class="comment">// be used for an AES operation. </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                            <span class="comment">// The operation directly starts </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="comment">// after writing this register. </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                            <span class="comment">// When the operation is finished, </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// the status of the key store read </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// operation is available in the </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// interrupt status register. Key </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                            <span class="comment">// store read error is asserted </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <span class="comment">// when a RAM area is selected </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                            <span class="comment">// which does not contain valid </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                            <span class="comment">// written key. </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5539c80b90502d427ed0f46e5715fe5d">  189</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_0          0x4008B500  // AES_KEY2_0 / AES_GHASH_H_IN_0 </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                            <span class="comment">// Second Key / GHASH Key </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                            <span class="comment">// (internal, but clearable) The </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                            <span class="comment">// following registers are not </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// accessible through the host for </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// reading and writing. They are </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                            <span class="comment">// used to store internally </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// calculated key information and </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                            <span class="comment">// intermediate results. However, </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                            <span class="comment">// when the host performs a write </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// to the any of the respective </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// AES_KEY2_n or AES_KEY3_n </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// addresses, respectively the </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// whole 128-bit AES_KEY2_n or </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// AES_KEY3_n register is cleared </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                            <span class="comment">// to 0s. The AES_GHASH_H_IN_n </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="comment">// registers (required for GHASH, </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                            <span class="comment">// which is part of GCM) are mapped </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                            <span class="comment">// to the AES_KEY2_n registers. The </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                            <span class="comment">// (intermediate) authentication </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                            <span class="comment">// result for GCM and CCM is stored </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                            <span class="comment">// in the AES_KEY3_n register. </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5811ee2a69feafbba086e5293209ab24">  211</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_1          0x4008B504  // AES_KEY2_1 / AES_GHASH_H_IN_1 </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                            <span class="comment">// Second Key / GHASH Key </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                            <span class="comment">// (internal, but clearable) The </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                            <span class="comment">// following registers are not </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                            <span class="comment">// accessible through the host for </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// reading and writing. They are </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                            <span class="comment">// used to store internally </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                            <span class="comment">// calculated key information and </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                            <span class="comment">// intermediate results. However, </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                            <span class="comment">// when the host performs a write </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                            <span class="comment">// to the any of the respective </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                            <span class="comment">// AES_KEY2_n or AES_KEY3_n </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                            <span class="comment">// addresses, respectively the </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                            <span class="comment">// whole 128-bit AES_KEY2_n or </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// AES_KEY3_n register is cleared </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// to 0s. The AES_GHASH_H_IN_n </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// registers (required for GHASH, </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                            <span class="comment">// which is part of GCM) are mapped </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                            <span class="comment">// to the AES_KEY2_n registers. The </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                            <span class="comment">// (intermediate) authentication </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">// result for GCM and CCM is stored </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// in the AES_KEY3_n register. </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2de3400919a34388d34e95aa8b05e5f2">  233</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_2          0x4008B508  // AES_KEY2_2 / AES_GHASH_H_IN_2 </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                            <span class="comment">// Second Key / GHASH Key </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                            <span class="comment">// (internal, but clearable) The </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                            <span class="comment">// following registers are not </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                            <span class="comment">// accessible through the host for </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                            <span class="comment">// reading and writing. They are </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                            <span class="comment">// used to store internally </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                            <span class="comment">// calculated key information and </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                            <span class="comment">// intermediate results. However, </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                            <span class="comment">// when the host performs a write </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                            <span class="comment">// to the any of the respective </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                            <span class="comment">// AES_KEY2_n or AES_KEY3_n </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                            <span class="comment">// addresses, respectively the </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                            <span class="comment">// whole 128-bit AES_KEY2_n or </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                            <span class="comment">// AES_KEY3_n register is cleared </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <span class="comment">// to 0s. The AES_GHASH_H_IN_n </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                            <span class="comment">// registers (required for GHASH, </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                            <span class="comment">// which is part of GCM) are mapped </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                            <span class="comment">// to the AES_KEY2_n registers. The </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                            <span class="comment">// (intermediate) authentication </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                            <span class="comment">// result for GCM and CCM is stored </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                            <span class="comment">// in the AES_KEY3_n register. </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad9874cacd5b9c802294961ad408a0e03">  255</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_3          0x4008B50C  // AES_KEY2_3 / AES_GHASH_H_IN_3 </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                            <span class="comment">// Second Key / GHASH Key </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                            <span class="comment">// (internal, but clearable) The </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                            <span class="comment">// following registers are not </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                            <span class="comment">// accessible through the host for </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                            <span class="comment">// reading and writing. They are </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                            <span class="comment">// used to store internally </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                            <span class="comment">// calculated key information and </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                            <span class="comment">// intermediate results. However, </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                            <span class="comment">// when the host performs a write </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                            <span class="comment">// to the any of the respective </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                            <span class="comment">// AES_KEY2_n or AES_KEY3_n </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                            <span class="comment">// addresses, respectively the </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="comment">// whole 128-bit AES_KEY2_n or </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                            <span class="comment">// AES_KEY3_n register is cleared </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                            <span class="comment">// to 0s. The AES_GHASH_H_IN_n </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                            <span class="comment">// registers (required for GHASH, </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                            <span class="comment">// which is part of GCM) are mapped </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                            <span class="comment">// to the AES_KEY2_n registers. The </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                            <span class="comment">// (intermediate) authentication </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                            <span class="comment">// result for GCM and CCM is stored </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            <span class="comment">// in the AES_KEY3_n register. </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a05ea6c3a4838a98a6c35b053348248cc">  277</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_0          0x4008B510  // AES_KEY3_0 / AES_KEY2_4 Third </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                            <span class="comment">// Key / Second Key (internal, but </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="comment">// clearable) The following </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                            <span class="comment">// registers are not accessible </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                            <span class="comment">// through the host for reading and </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                            <span class="comment">// writing. They are used to store </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                            <span class="comment">// internally calculated key </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                            <span class="comment">// information and intermediate </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                            <span class="comment">// results. However, when the host </span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                                            <span class="comment">// performs a write to the any of </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                            <span class="comment">// the respective AES_KEY2_n or </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                            <span class="comment">// AES_KEY3_n addresses, </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                            <span class="comment">// respectively the whole 128-bit </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                            <span class="comment">// AES_KEY2_n or AES_KEY3_n </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                            <span class="comment">// register is cleared to 0s. The </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <span class="comment">// AES_GHASH_H_IN_n registers </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                            <span class="comment">// (required for GHASH, which is </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                            <span class="comment">// part of GCM) are mapped to the </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                            <span class="comment">// AES_KEY2_n registers. The </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                                            <span class="comment">// (intermediate) authentication </span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                            <span class="comment">// result for GCM and CCM is stored </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                                            <span class="comment">// in the AES_KEY3_n register. </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7486e10bade7798c049fc48a92efa2e9">  299</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_1          0x4008B514  // AES_KEY3_1 / AES_KEY2_5 Third </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                            <span class="comment">// Key / Second Key (internal, but </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                            <span class="comment">// clearable) The following </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                            <span class="comment">// registers are not accessible </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                            <span class="comment">// through the host for reading and </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                            <span class="comment">// writing. They are used to store </span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                            <span class="comment">// internally calculated key </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                                            <span class="comment">// information and intermediate </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                            <span class="comment">// results. However, when the host </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                            <span class="comment">// performs a write to the any of </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                            <span class="comment">// the respective AES_KEY2_n or </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                            <span class="comment">// AES_KEY3_n addresses, </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                                            <span class="comment">// respectively the whole 128-bit </span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                            <span class="comment">// AES_KEY2_n or AES_KEY3_n </span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                            <span class="comment">// register is cleared to 0s. The </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                            <span class="comment">// AES_GHASH_H_IN_n registers </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                            <span class="comment">// (required for GHASH, which is </span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                            <span class="comment">// part of GCM) are mapped to the </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                            <span class="comment">// AES_KEY2_n registers. The </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                            <span class="comment">// (intermediate) authentication </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                            <span class="comment">// result for GCM and CCM is stored </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                                            <span class="comment">// in the AES_KEY3_n register. </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2cbc93834b6402f9dfb9e83b7b0fd39c">  321</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_2          0x4008B518  // AES_KEY3_2 / AES_KEY2_6 Third </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                            <span class="comment">// Key / Second Key (internal, but </span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                                            <span class="comment">// clearable) The following </span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                                            <span class="comment">// registers are not accessible </span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                                            <span class="comment">// through the host for reading and </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                            <span class="comment">// writing. They are used to store </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                            <span class="comment">// internally calculated key </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                            <span class="comment">// information and intermediate </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                            <span class="comment">// results. However, when the host </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                            <span class="comment">// performs a write to the any of </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                            <span class="comment">// the respective AES_KEY2_n or </span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                                            <span class="comment">// AES_KEY3_n addresses, </span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                                            <span class="comment">// respectively the whole 128-bit </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                            <span class="comment">// AES_KEY2_n or AES_KEY3_n </span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                                            <span class="comment">// register is cleared to 0s. The </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                            <span class="comment">// AES_GHASH_H_IN_n registers </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                                            <span class="comment">// (required for GHASH, which is </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                                            <span class="comment">// part of GCM) are mapped to the </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                                            <span class="comment">// AES_KEY2_n registers. The </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                            <span class="comment">// (intermediate) authentication </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                                            <span class="comment">// result for GCM and CCM is stored </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                            <span class="comment">// in the AES_KEY3_n register. </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a87b961ee2518c612665652895d8caa44">  343</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_3          0x4008B51C  // AES_KEY3_3 / AES_KEY2_7 Third </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                            <span class="comment">// Key / Second Key (internal, but </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                            <span class="comment">// clearable) The following </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                            <span class="comment">// registers are not accessible </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                                            <span class="comment">// through the host for reading and </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                            <span class="comment">// writing. They are used to store </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                            <span class="comment">// internally calculated key </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                                            <span class="comment">// information and intermediate </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                            <span class="comment">// results. However, when the host </span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                                            <span class="comment">// performs a write to the any of </span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                                            <span class="comment">// the respective AES_KEY2_n or </span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                            <span class="comment">// AES_KEY3_n addresses, </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                            <span class="comment">// respectively the whole 128-bit </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                            <span class="comment">// AES_KEY2_n or AES_KEY3_n </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                            <span class="comment">// register is cleared to 0s. The </span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                            <span class="comment">// AES_GHASH_H_IN_n registers </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                            <span class="comment">// (required for GHASH, which is </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                            <span class="comment">// part of GCM) are mapped to the </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                            <span class="comment">// AES_KEY2_n registers. The </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                                            <span class="comment">// (intermediate) authentication </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                                            <span class="comment">// result for GCM and CCM is stored </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                                            <span class="comment">// in the AES_KEY3_n register. </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a03f962b8c61ab1f69d8c26be505c827d">  365</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_0            0x4008B540  // AES initialization vector </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                                            <span class="comment">// registers These registers are </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                                            <span class="comment">// used to provide and read the IV </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                                            <span class="comment">// from the AES engine. </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#afbdbc43b5e3e1f1d4f4b5b0fd6927655">  369</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_1            0x4008B544  // AES initialization vector </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                                            <span class="comment">// registers These registers are </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                                            <span class="comment">// used to provide and read the IV </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                                            <span class="comment">// from the AES engine. </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a86674710ae0558d9a6edbcff301e7a87">  373</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_2            0x4008B548  // AES initialization vector </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                            <span class="comment">// registers These registers are </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                            <span class="comment">// used to provide and read the IV </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                            <span class="comment">// from the AES engine. </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a31061c6ef1e3fb616cbb26fc29ed3697">  377</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_3            0x4008B54C  // AES initialization vector </span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                                            <span class="comment">// registers These registers are </span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                                            <span class="comment">// used to provide and read the IV </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                                            <span class="comment">// from the AES engine. </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a411c87960d24c7b97292edfe724c84f2">  381</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL            0x4008B550  // AES input/output buffer control </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                            <span class="comment">// and mode register This register </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                                            <span class="comment">// specifies the AES mode of </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                            <span class="comment">// operation for the EIP-120t. </span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                                            <span class="comment">// Electronic codebook (ECB) mode </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                            <span class="comment">// is automatically selected if </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                            <span class="comment">// bits [28:5] of this register are </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                                            <span class="comment">// all 0. </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad2e5b8032c51ac21414761c8f433bd80">  389</a></span>&#160;<span class="preprocessor">#define AES_AES_C_LENGTH_0      0x4008B554  // AES crypto length registers </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                                            <span class="comment">// (LSW) These registers are used </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                                            <span class="comment">// to write the Length values to </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                                            <span class="comment">// the EIP-120t. While processing, </span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                                            <span class="comment">// the length values decrement to </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                            <span class="comment">// 0. If both lengths are 0, the </span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                                            <span class="comment">// data stream is finished and a </span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                                            <span class="comment">// new context is requested. For </span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                            <span class="comment">// basic AES modes (ECB, CBC, and </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                                            <span class="comment">// CTR), a crypto length of 0 can </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                                            <span class="comment">// be written if multiple streams </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                                            <span class="comment">// need to be processed with the </span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                                            <span class="comment">// same key. Writing 0 length </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                            <span class="comment">// results in continued data </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                            <span class="comment">// requests until a new context is </span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                            <span class="comment">// written. For the other modes </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                            <span class="comment">// (CBC-MAC, GCM, and CCM) no (new) </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                            <span class="comment">// data requests are done if the </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                            <span class="comment">// length decrements to or equals </span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                            <span class="comment">// 0. It is advised to write a new </span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                            <span class="comment">// length per packet. If the length </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                            <span class="comment">// registers decrement to 0, no new </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                            <span class="comment">// data is processed until a new </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                            <span class="comment">// context or length value is </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                            <span class="comment">// written. When writing a new mode </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                            <span class="comment">// without writing the length </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                            <span class="comment">// registers, the length register </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                            <span class="comment">// values from the previous context </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                                            <span class="comment">// is reused. </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab82a244142d0d8fc2d8f802bea9c45a9">  418</a></span>&#160;<span class="preprocessor">#define AES_AES_C_LENGTH_1      0x4008B558  // AES crypto length registers </span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                                            <span class="comment">// (MSW) These registers are used </span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                                            <span class="comment">// to write the Length values to </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                            <span class="comment">// the EIP-120t. While processing, </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                            <span class="comment">// the length values decrement to </span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                                            <span class="comment">// 0. If both lengths are 0, the </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                                            <span class="comment">// data stream is finished and a </span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                                            <span class="comment">// new context is requested. For </span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                                            <span class="comment">// basic AES modes (ECB, CBC, and </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                                            <span class="comment">// CTR), a crypto length of 0 can </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                                            <span class="comment">// be written if multiple streams </span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                                            <span class="comment">// need to be processed with the </span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                                            <span class="comment">// same key. Writing 0 length </span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                            <span class="comment">// results in continued data </span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                                            <span class="comment">// requests until a new context is </span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                                            <span class="comment">// written. For the other modes </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                                            <span class="comment">// (CBC-MAC, GCM and CCM) no (new) </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                                            <span class="comment">// data requests are done if the </span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                                            <span class="comment">// length decrements to or equals </span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                            <span class="comment">// 0. It is advised to write a new </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                            <span class="comment">// length per packet. If the length </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                            <span class="comment">// registers decrement to 0, no new </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                            <span class="comment">// data is processed until a new </span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                                            <span class="comment">// context or length value is </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                                            <span class="comment">// written. When writing a new mode </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                                            <span class="comment">// without writing the length </span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                                            <span class="comment">// registers, the length register </span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                                            <span class="comment">// values from the previous context </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                            <span class="comment">// is reused. </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6d034e3c646e75bf20a967e6680a6b79">  447</a></span>&#160;<span class="preprocessor">#define AES_AES_AUTH_LENGTH     0x4008B55C  // Authentication length register </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7db17de863ec51812690f3df63eb435c">  448</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_0   0x4008B560  // Data input/output registers The </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                                            <span class="comment">// data registers are typically </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                            <span class="comment">// accessed through the DMA and not </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                                            <span class="comment">// with host writes and/or reads. </span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                                            <span class="comment">// However, for debugging purposes </span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                            <span class="comment">// the data input/output registers </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                            <span class="comment">// can be accessed via host write </span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                                            <span class="comment">// and read operations. The </span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                            <span class="comment">// registers are used to buffer the </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                                            <span class="comment">// input/output data blocks to/from </span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                                            <span class="comment">// the EIP-120t. Note: The data </span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                                            <span class="comment">// input buffer (AES_DATA_IN_n) and </span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                                            <span class="comment">// data output buffer </span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                                            <span class="comment">// (AES_DATA_OUT_n) are mapped to </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                                            <span class="comment">// the same address locations. </span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                                            <span class="comment">// Writes (both DMA and host) to </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                                            <span class="comment">// these addresses load the Input </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                                            <span class="comment">// Buffer while reads pull from the </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                                            <span class="comment">// Output Buffer. Therefore, for </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                                            <span class="comment">// write access, the data input </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                            <span class="comment">// buffer is written; for read </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                            <span class="comment">// access, the data output buffer </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                            <span class="comment">// is read. The data input buffer </span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                            <span class="comment">// must be written before starting </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                            <span class="comment">// an operation. The data output </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                            <span class="comment">// buffer contains valid data on </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                            <span class="comment">// completion of an operation. </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                                            <span class="comment">// Therefore, any 128-bit data </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                            <span class="comment">// block can be split over multiple </span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                                            <span class="comment">// 32-bit word transfers; these can </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                            <span class="comment">// be mixed with other host </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                            <span class="comment">// transfers over the external </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                            <span class="comment">// interface. </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac748290a82c579f409f58b911e6c53ce">  481</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_1   0x4008B564  // Data Input/Output Registers The </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                            <span class="comment">// data registers are typically </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                            <span class="comment">// accessed via DMA and not with </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                            <span class="comment">// host writes and/or reads. </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                                            <span class="comment">// However, for debugging purposes </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                            <span class="comment">// the Data Input/Output Registers </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                            <span class="comment">// can be accessed via host write </span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                            <span class="comment">// and read operations. The </span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                            <span class="comment">// registers are used to buffer the </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                                            <span class="comment">// input/output data blocks to/from </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                                            <span class="comment">// the EIP-120t. Note: The data </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                            <span class="comment">// input buffer (AES_DATA_IN_n) and </span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                                            <span class="comment">// data output buffer </span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                            <span class="comment">// (AES_DATA_OUT_n) are mapped to </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                                            <span class="comment">// the same address locations. </span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                                            <span class="comment">// Writes (both DMA and host) to </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                                            <span class="comment">// these addresses load the Input </span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                                            <span class="comment">// Buffer while reads pull from the </span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                                            <span class="comment">// Output Buffer. Therefore, for </span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                                            <span class="comment">// write access, the data input </span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                                            <span class="comment">// buffer is written; for read </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                                            <span class="comment">// access, the data output buffer </span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                            <span class="comment">// is read. The data input buffer </span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                                            <span class="comment">// must be written before starting </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                                            <span class="comment">// an operation. The data output </span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                                            <span class="comment">// buffer contains valid data on </span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                                            <span class="comment">// completion of an operation. </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                                            <span class="comment">// Therefore, any 128-bit data </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                                            <span class="comment">// block can be split over multiple </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                                            <span class="comment">// 32-bit word transfers; these can </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                                            <span class="comment">// be mixed with other host </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                                            <span class="comment">// transfers over the external </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                                            <span class="comment">// interface. </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aa5b6ff5ba6c001c7971d16151ea4044f">  514</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_2   0x4008B568  // Data Input/Output Registers The </span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                                            <span class="comment">// data registers are typically </span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                                            <span class="comment">// accessed via DMA and not with </span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                                            <span class="comment">// host writes and/or reads. </span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                                            <span class="comment">// However, for debugging purposes </span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                                            <span class="comment">// the Data Input/Output Registers </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                                            <span class="comment">// can be accessed via host write </span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                                            <span class="comment">// and read operations. The </span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                                            <span class="comment">// registers are used to buffer the </span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                                            <span class="comment">// input/output data blocks to/from </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                                            <span class="comment">// the EIP-120t. Note: The data </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                                            <span class="comment">// input buffer (AES_DATA_IN_n) and </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                                            <span class="comment">// data output buffer </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                                            <span class="comment">// (AES_DATA_OUT_n) are mapped to </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                                            <span class="comment">// the same address locations. </span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                                            <span class="comment">// Writes (both DMA and host) to </span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                                            <span class="comment">// these addresses load the Input </span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                                            <span class="comment">// Buffer while reads pull from the </span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                                            <span class="comment">// Output Buffer. Therefore, for </span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                                            <span class="comment">// write access, the data input </span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                            <span class="comment">// buffer is written; for read </span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                                            <span class="comment">// access, the data output buffer </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                            <span class="comment">// is read. The data input buffer </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                                            <span class="comment">// must be written before starting </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                                            <span class="comment">// an operation. The data output </span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                                            <span class="comment">// buffer contains valid data on </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                                            <span class="comment">// completion of an operation. </span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                                            <span class="comment">// Therefore, any 128-bit data </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                                            <span class="comment">// block can be split over multiple </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                                            <span class="comment">// 32-bit word transfers; these can </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                                            <span class="comment">// be mixed with other host </span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                                            <span class="comment">// transfers over the external </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                                            <span class="comment">// interface. </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6b11dcc7f99be86616e9f7dce7b0bdeb">  547</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_3   0x4008B56C  // Data Input/Output Registers The </span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                                            <span class="comment">// data registers are typically </span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                                            <span class="comment">// accessed via DMA and not with </span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                                            <span class="comment">// host writes and/or reads. </span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                                            <span class="comment">// However, for debugging purposes </span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                                            <span class="comment">// the Data Input/Output Registers </span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                                            <span class="comment">// can be accessed via host write </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                                            <span class="comment">// and read operations. The </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                                            <span class="comment">// registers are used to buffer the </span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                                            <span class="comment">// input/output data blocks to/from </span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                                            <span class="comment">// the EIP-120t. Note: The data </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                                            <span class="comment">// input buffer (AES_DATA_IN_n) and </span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                                            <span class="comment">// data output buffer </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                                            <span class="comment">// (AES_DATA_OUT_n) are mapped to </span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                                            <span class="comment">// the same address locations. </span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;                                            <span class="comment">// Writes (both DMA and host) to </span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                                            <span class="comment">// these addresses load the Input </span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;                                            <span class="comment">// Buffer while reads pull from the </span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                                            <span class="comment">// Output Buffer. Therefore, for </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                            <span class="comment">// write access, the data input </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                            <span class="comment">// buffer is written; for read </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                            <span class="comment">// access, the data output buffer </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                            <span class="comment">// is read. The data input buffer </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                            <span class="comment">// must be written before starting </span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                                            <span class="comment">// an operation. The data output </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                                            <span class="comment">// buffer contains valid data on </span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                                            <span class="comment">// completion of an operation. </span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                                            <span class="comment">// Therefore, any 128-bit data </span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                                            <span class="comment">// block can be split over multiple </span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;                                            <span class="comment">// 32-bit word transfers; these can </span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                                            <span class="comment">// be mixed with other host </span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                                            <span class="comment">// transfers over the external </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                                            <span class="comment">// interface. </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac55a126f6f1e903c7bd0e7862cdc890b">  580</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_0       0x4008B570  // TAG registers The tag registers </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                            <span class="comment">// can be accessed via DMA or </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                                            <span class="comment">// directly with host reads. These </span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                            <span class="comment">// registers buffer the TAG from </span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                                            <span class="comment">// the EIP-120t. The registers are </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                                            <span class="comment">// shared with the intermediate </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                                            <span class="comment">// authentication result registers, </span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                                            <span class="comment">// but cannot be read until the </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                                            <span class="comment">// processing is finished. While </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                                            <span class="comment">// processing, a read from these </span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                                            <span class="comment">// registers returns 0s. If an </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                                            <span class="comment">// operation does not return a TAG, </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                                            <span class="comment">// reading from these registers </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                            <span class="comment">// returns an IV. If an operation </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                            <span class="comment">// returns a TAG plus an IV and </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                                            <span class="comment">// both need to be read by the </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                            <span class="comment">// host, the host must first read </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                                            <span class="comment">// the TAG followed by the IV. </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                                            <span class="comment">// Reading these in reverse order </span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                                            <span class="comment">// will return the IV twice. </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a88470ea9bacc6444eb8988db44ff4790">  600</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_1       0x4008B574  // TAG registers The tag registers </span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                                            <span class="comment">// can be accessed via DMA or </span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                                            <span class="comment">// directly with host reads. These </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                                            <span class="comment">// registers buffer the TAG from </span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                                            <span class="comment">// the EIP-120t. The registers are </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                                            <span class="comment">// shared with the intermediate </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                            <span class="comment">// authentication result registers, </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                                            <span class="comment">// but cannot be read until the </span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                                            <span class="comment">// processing is finished. While </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                                            <span class="comment">// processing, a read from these </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                                            <span class="comment">// registers returns 0s. If an </span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                                            <span class="comment">// operation does not return a TAG, </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                                            <span class="comment">// reading from these registers </span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                                            <span class="comment">// returns an IV. If an operation </span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;                                            <span class="comment">// returns a TAG plus an IV and </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                                            <span class="comment">// both need to be read by the </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                                            <span class="comment">// host, the host must first read </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;                                            <span class="comment">// the TAG followed by the IV. </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                                            <span class="comment">// Reading these in reverse order </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                                            <span class="comment">// returns the IV twice. </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2bb79608f57ad3a7faa07217de13fe0d">  620</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_2       0x4008B578  // TAG registers The tag registers </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                            <span class="comment">// can be accessed via DMA or </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                                            <span class="comment">// directly with host reads. These </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                                            <span class="comment">// registers buffer the TAG from </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                            <span class="comment">// the EIP-120t. The registers are </span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                                            <span class="comment">// shared with the intermediate </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                            <span class="comment">// authentication result registers, </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                                            <span class="comment">// but cannot be read until the </span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                            <span class="comment">// processing is finished. While </span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                                            <span class="comment">// processing, a read from these </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;                                            <span class="comment">// registers returns 0s. If an </span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                                            <span class="comment">// operation does not return a TAG, </span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                                            <span class="comment">// reading from these registers </span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;                                            <span class="comment">// returns an IV. If an operation </span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                                            <span class="comment">// returns a TAG plus an IV and </span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;                                            <span class="comment">// both need to be read by the </span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;                                            <span class="comment">// host, the host must first read </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                                            <span class="comment">// the TAG followed by the IV. </span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                                            <span class="comment">// Reading these in reverse order </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                                            <span class="comment">// returns the IV twice. </span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aca6c250aca5089346bc7a7fc3b9b996a">  640</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_3       0x4008B57C  // TAG registers The tag registers </span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                                            <span class="comment">// can be accessed via DMA or </span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                                            <span class="comment">// directly with host reads. These </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                                            <span class="comment">// registers buffer the TAG from </span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                                            <span class="comment">// the EIP-120t. The registers are </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                                            <span class="comment">// shared with the intermediate </span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                                            <span class="comment">// authentication result registers, </span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                                            <span class="comment">// but cannot be read until the </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                                            <span class="comment">// processing is finished. While </span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                                            <span class="comment">// processing, a read from these </span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                                            <span class="comment">// registers returns 0s. If an </span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                                            <span class="comment">// operation does not return a TAG, </span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                                            <span class="comment">// reading from these registers </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                            <span class="comment">// returns an IV. If an operation </span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                                            <span class="comment">// returns a TAG plus an IV and </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                                            <span class="comment">// both need to be read by the </span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                                            <span class="comment">// host, the host must first read </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                                            <span class="comment">// the TAG followed by the IV. </span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                                            <span class="comment">// Reading these in reverse order </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                                            <span class="comment">// returns the IV twice. </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a3ae964d64ba3320ae560258bcffb7a0c">  660</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_0      0x4008B600  // HASH data input registers The </span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af5d759aeffe2fb4627cfc04b18ae50ad">  665</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_1      0x4008B604  // HASH data input registers The </span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9c53f5329f06b20146d1f3e5039a764a">  670</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_2      0x4008B608  // HASH data input registers The </span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a8d4810777db44c910ea38f8ee5051175">  675</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_3      0x4008B60C  // HASH data input registers The </span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a26afb0c69cf3a1963a076d0f57479147">  680</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_4      0x4008B610  // HASH data input registers The </span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a80e65de63df1f1e69197a8b0558ba191">  685</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_5      0x4008B614  // HASH data input registers The </span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4685659fde011270d00a14c9ab3690c6">  690</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_6      0x4008B618  // HASH data input registers The </span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a28bb733fdc622c660e29848742695763">  695</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_7      0x4008B61C  // HASH data input registers The </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac5bc93fd2fea3605b82343536e9a9e8e">  700</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_8      0x4008B620  // HASH data input registers The </span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a958a3e4fd1464b947460d02aaccf10f2">  705</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_9      0x4008B624  // HASH data input registers The </span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af8ee8fd976998a9284ddc4b0041b2fc2">  710</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_10     0x4008B628  // HASH data input registers The </span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a22ab5e410e72dce3b783f74fa88096a0">  715</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_11     0x4008B62C  // HASH data input registers The </span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a0997d0ca4ea7231b1d4642a9202884ef">  720</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_12     0x4008B630  // HASH data input registers The </span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a30d509b9eea6da08cceb017f7d9922ac">  725</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_13     0x4008B634  // HASH data input registers The </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#abf7acc74095b0242272fc562abff171e">  730</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_14     0x4008B638  // HASH data input registers The </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4f020b5f3ef85dc0f56f51fb281046b9">  735</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_15     0x4008B63C  // HASH data input registers The </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                                            <span class="comment">// data input registers should be </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                                            <span class="comment">// used to provide input data to </span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                                            <span class="comment">// the hash module through the </span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                                            <span class="comment">// slave interface. </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae895128ccb6f4fbdd5074e29ac269df2">  740</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL    0x4008B640  // Input/output buffer control and </span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                                            <span class="comment">// status register This register </span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                                            <span class="comment">// pair shares a single address </span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                                            <span class="comment">// location and contains bits that </span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                                            <span class="comment">// control and monitor the data </span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                                            <span class="comment">// flow between the host and the </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                            <span class="comment">// hash engine. </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aea817e296313b7885a11a1af3817432c">  747</a></span>&#160;<span class="preprocessor">#define AES_HASH_MODE_IN        0x4008B644  // Hash mode register </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6df77297af6447d61c5be4efebbb79ed">  748</a></span>&#160;<span class="preprocessor">#define AES_HASH_LENGTH_IN_L    0x4008B648  // Hash length register </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a8cb83e0e2a9232133c8857de0a7fcd3b">  749</a></span>&#160;<span class="preprocessor">#define AES_HASH_LENGTH_IN_H    0x4008B64C  // Hash length register </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7971a14ad241d7aecdc19c1af659d499">  750</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_A       0x4008B650  // Hash digest registers The hash </span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;                                            <span class="comment">// digest registers consist of </span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                                            <span class="comment">// eight 32-bit registers, named </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                                            <span class="comment">// HASH_DIGEST_A to HASH_DIGEST_H. </span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                                            <span class="comment">// After processing a message, the </span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                                            <span class="comment">// output digest can be read from </span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                                            <span class="comment">// these registers. These registers </span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                                            <span class="comment">// can be written with an </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                                            <span class="comment">// intermediate hash result for </span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                                            <span class="comment">// continued hash operations. </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af77aa8a83b92bd42621af26c255f512b">  760</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_B       0x4008B654  // Hash digest registers The hash </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                                            <span class="comment">// digest registers consist of </span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                                            <span class="comment">// eight 32-bit registers, named </span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                                            <span class="comment">// HASH_DIGEST_A to HASH_DIGEST_H. </span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                                            <span class="comment">// After processing a message, the </span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                                            <span class="comment">// output digest can be read from </span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;                                            <span class="comment">// these registers. These registers </span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;                                            <span class="comment">// can be written with an </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                                            <span class="comment">// intermediate hash result for </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                                            <span class="comment">// continued hash operations. </span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a14e46981d30f902c5f6aa4e3b9b7d807">  770</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_C       0x4008B658  // Hash digest registers The hash </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                                            <span class="comment">// digest registers consist of </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                                            <span class="comment">// eight 32-bit registers, named </span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                                            <span class="comment">// HASH_DIGEST_A to HASH_DIGEST_H. </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                                            <span class="comment">// After processing a message, the </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                                            <span class="comment">// output digest can be read from </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                                            <span class="comment">// these registers. These registers </span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;                                            <span class="comment">// can be written with an </span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;                                            <span class="comment">// intermediate hash result for </span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                                            <span class="comment">// continued hash operations. </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a611f02a72e79d64542c6eb327268c19e">  780</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_D       0x4008B65C  // Hash digest registers The hash </span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                                            <span class="comment">// digest registers consist of </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                                            <span class="comment">// eight 32-bit registers, named </span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                                            <span class="comment">// HASH_DIGEST_A to HASH_DIGEST_H. </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                                            <span class="comment">// After processing a message, the </span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                                            <span class="comment">// output digest can be read from </span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                                            <span class="comment">// these registers. These registers </span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;                                            <span class="comment">// can be written with an </span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                                            <span class="comment">// intermediate hash result for </span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                                            <span class="comment">// continued hash operations. </span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a630fe438da60d0b066747429974e0c76">  790</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_E       0x4008B660  // Hash digest registers The hash </span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                                            <span class="comment">// digest registers consist of </span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                                            <span class="comment">// eight 32-bit registers, named </span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                                            <span class="comment">// HASH_DIGEST_A to HASH_DIGEST_H. </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                                            <span class="comment">// After processing a message, the </span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                                            <span class="comment">// output digest can be read from </span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                                            <span class="comment">// these registers. These registers </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;                                            <span class="comment">// can be written with an </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                                            <span class="comment">// intermediate hash result for </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                                            <span class="comment">// continued hash operations. </span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad8d35321dd7c95d10975a9adbabec967">  800</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_F       0x4008B664  // Hash digest registers The hash </span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                                            <span class="comment">// digest registers consist of </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;                                            <span class="comment">// eight 32-bit registers, named </span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                                            <span class="comment">// HASH_DIGEST_A to HASH_DIGEST_H. </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                                            <span class="comment">// After processing a message, the </span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                                            <span class="comment">// output digest can be read from </span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;                                            <span class="comment">// these registers. These registers </span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;                                            <span class="comment">// can be written with an </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                                            <span class="comment">// intermediate hash result for </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;                                            <span class="comment">// continued hash operations. </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab03d7e1d67f3a563b8eddc8b2d844c4f">  810</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_G       0x4008B668  // Hash digest registers The hash </span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                                            <span class="comment">// digest registers consist of </span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                                            <span class="comment">// eight 32-bit registers, named </span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;                                            <span class="comment">// HASH_DIGEST_A to HASH_DIGEST_H. </span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                                            <span class="comment">// After processing a message, the </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                                            <span class="comment">// output digest can be read from </span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;                                            <span class="comment">// these registers. These registers </span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;                                            <span class="comment">// can be written with an </span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;                                            <span class="comment">// intermediate hash result for </span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;                                            <span class="comment">// continued hash operations. </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a82e76f4c99bd4eb8f88c774e2f8b1e96">  820</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_H       0x4008B66C  // Hash digest registers The hash </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                                            <span class="comment">// digest registers consist of </span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                                            <span class="comment">// eight 32-bit registers, named </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                                            <span class="comment">// HASH_DIGEST_A to HASH_DIGEST_H. </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                                            <span class="comment">// After processing a message, the </span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                                            <span class="comment">// output digest can be read from </span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                                            <span class="comment">// these registers. These registers </span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                                            <span class="comment">// can be written with an </span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;                                            <span class="comment">// intermediate hash result for </span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                                            <span class="comment">// continued hash operations. </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aec0ea4f02041127355536bf0392bd663">  830</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL        0x4008B700  // Algorithm select This algorithm </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                                            <span class="comment">// selection register configures </span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                                            <span class="comment">// the internal destination of the </span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                                            <span class="comment">// DMA controller. </span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af34f8f62ec1c1dbe0d79fb50d53c9a07">  834</a></span>&#160;<span class="preprocessor">#define AES_CTRL_PROT_EN        0x4008B704  // Master PROT privileged access </span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                                            <span class="comment">// enable This register enables the </span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;                                            <span class="comment">// second bit (bit [1]) of the AHB </span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;                                            <span class="comment">// HPROT bus of the AHB master </span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                                            <span class="comment">// interface when a read action of </span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                                            <span class="comment">// key(s) is performed on the AHB </span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                                            <span class="comment">// master interface for writing </span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                                            <span class="comment">// keys into the store module. </span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a1a459716b82a9f8a0ee0d8fda4f56945">  842</a></span>&#160;<span class="preprocessor">#define AES_CTRL_SW_RESET       0x4008B740  // Software reset </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a22b8d8538964aa3a59f842ebda5c564b">  843</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CFG        0x4008B780  // Interrupt configuration </span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af224887e654152d4112cc31ff783fb75">  844</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_EN         0x4008B784  // Interrupt enable </span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a03a56e6820c6a18485c02cf6bb1f9625">  845</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR        0x4008B788  // Interrupt clear </span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae6d062f20c88fa1006618c258f30ada1">  846</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_SET        0x4008B78C  // Interrupt set </span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af19292a95a899c21871181024fd8be6f">  847</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT       0x4008B790  // Interrupt status </span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a0ce3693dd7f8ae28372e2271012b1d24">  848</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS        0x4008B7F8  // Options register </span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#afe36f8c8a67585cc6208ee5308ce55fd">  849</a></span>&#160;<span class="preprocessor">#define AES_CTRL_VERSION        0x4008B7FC  // Version register </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">// AES_DMAC_CH0_CTRL register.</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a87bd38ca8ab77e01f79ad9fe631f3ab3">  858</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_CTRL_PRIO  0x00000002  // Channel priority 0: Low 1: High </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                                            <span class="comment">// If both channels have the same </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                                            <span class="comment">// priority, access of the channels </span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                                            <span class="comment">// to the external port is </span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                                            <span class="comment">// arbitrated using the round robin </span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                                            <span class="comment">// scheme. If one channel has a </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                                            <span class="comment">// high priority and another one </span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                                            <span class="comment">// low, the channel with the high </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                                            <span class="comment">// priority is served first, in </span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                                            <span class="comment">// case of simultaneous access </span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                                            <span class="comment">// requests. </span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6a6fa35a436eb829d74d1c36b1353e7d">  869</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_CTRL_PRIO_M \</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6def206ff3c60aacb256733867efb067">  871</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_CTRL_PRIO_S 1</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9bbd4614eca970d903e612fa89b8680d">  872</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_CTRL_EN    0x00000001  // Channel enable 0: Disabled 1: </span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                                            <span class="comment">// Enable Note: Disabling an active </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                                            <span class="comment">// channel interrupts the DMA </span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                                            <span class="comment">// operation. The ongoing block </span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                                            <span class="comment">// transfer completes, but no new </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                                            <span class="comment">// transfers are requested. </span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af3f1804e1ecec215ec256476678d9f5a">  878</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_CTRL_EN_M  0x00000001</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a71eddf1d34924c90f18055dc78acd876">  879</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_CTRL_EN_S  0</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">// AES_DMAC_CH0_EXTADDR register.</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad44b3df31b4594d3e0419cb0a0a114f2">  886</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_EXTADDR_ADDR_M \</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // Channel external address value </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                                            <span class="comment">// When read during operation, it </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                            <span class="comment">// holds the last updated external </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                                            <span class="comment">// address after being sent to the </span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                                            <span class="comment">// master interface. </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7e4e095c4a5caa63c9cf4949e664cc01">  893</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_EXTADDR_ADDR_S 0</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">// AES_DMAC_CH0_DMALENGTH register.</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a96bd2f05fcd2208e417cf1ed6dc2102a">  900</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_DMALENGTH_DMALEN_M \</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">                                0x0000FFFF  // Channel DMA length in bytes </span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                                            <span class="comment">// During configuration, this </span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                                            <span class="comment">// register contains the DMA </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                            <span class="comment">// transfer length in bytes. During </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                                            <span class="comment">// operation, it contains the last </span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                                            <span class="comment">// updated value of the DMA </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                                            <span class="comment">// transfer length after being sent </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                                            <span class="comment">// to the master interface. Note: </span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                                            <span class="comment">// Setting this register to a </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                                            <span class="comment">// nonzero value starts the </span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                                            <span class="comment">// transfer if the channel is </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                                            <span class="comment">// enabled. Therefore, this </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                                            <span class="comment">// register must be written last </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                                            <span class="comment">// when setting up a DMA channel. </span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab615b0c4059a9b76fcc93d1e84c7ad0f">  916</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH0_DMALENGTH_DMALEN_S 0</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">// AES_DMAC_STATUS register.</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab0651f9262cf12dc01e03ef2585d9e68">  923</a></span>&#160;<span class="preprocessor">#define AES_DMAC_STATUS_PORT_ERR \</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">                                0x00020000  // Reflects possible transfer </span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;                                            <span class="comment">// errors on the AHB port. </span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad28de5d59535cb779a58a8ae59772ff6">  927</a></span>&#160;<span class="preprocessor">#define AES_DMAC_STATUS_PORT_ERR_M \</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">                                0x00020000</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a512421b399e0afd5eadddf3cc8a9f726">  929</a></span>&#160;<span class="preprocessor">#define AES_DMAC_STATUS_PORT_ERR_S 17</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2a28e25eac24c71d569dce0306cd126d">  930</a></span>&#160;<span class="preprocessor">#define AES_DMAC_STATUS_CH1_ACT 0x00000002  // A value of 1 indicates that </span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                                            <span class="comment">// channel 1 is active (DMA </span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;                                            <span class="comment">// transfer on-going). </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5f98c7b5fcf1d15de97d97323b18d7b6">  933</a></span>&#160;<span class="preprocessor">#define AES_DMAC_STATUS_CH1_ACT_M \</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aac3982f9a598b4fb17351d6202aca3c7">  935</a></span>&#160;<span class="preprocessor">#define AES_DMAC_STATUS_CH1_ACT_S 1</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af5508039e754173faa556a6f3ed29f59">  936</a></span>&#160;<span class="preprocessor">#define AES_DMAC_STATUS_CH0_ACT 0x00000001  // A value of 1 indicates that </span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                                            <span class="comment">// channel 0 is active (DMA </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                                            <span class="comment">// transfer on-going). </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7e4b0c24dd3fab50cda509e9c2bf5790">  939</a></span>&#160;<span class="preprocessor">#define AES_DMAC_STATUS_CH0_ACT_M \</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a369b1718c11d4a3616f2a25f722421ab">  941</a></span>&#160;<span class="preprocessor">#define AES_DMAC_STATUS_CH0_ACT_S 0</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">// AES_DMAC_SWRES register.</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab8c452b9358bdeef740400660c8f0157">  948</a></span>&#160;<span class="preprocessor">#define AES_DMAC_SWRES_SWRES    0x00000001  // Software reset enable 0 = </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                                            <span class="comment">// Disabled 1 = Enabled </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                                            <span class="comment">// (self-cleared to 0) Completion </span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;                                            <span class="comment">// of the software reset must be </span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;                                            <span class="comment">// checked through the DMAC_STATUS </span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4bebd33ce5d8ed24093f9d2f6f022c9f">  954</a></span>&#160;<span class="preprocessor">#define AES_DMAC_SWRES_SWRES_M  0x00000001</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab644fd57403d6c664e4846f844bca3c9">  955</a></span>&#160;<span class="preprocessor">#define AES_DMAC_SWRES_SWRES_S  0</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">// AES_DMAC_CH1_CTRL register.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a453625f20c98fb37e16f7d75bb0b6f0e">  962</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_CTRL_PRIO  0x00000002  // Channel priority 0: Low 1: High </span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;                                            <span class="comment">// If both channels have the same </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;                                            <span class="comment">// priority, access of the channels </span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                                            <span class="comment">// to the external port is </span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                                            <span class="comment">// arbitrated using the round robin </span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;                                            <span class="comment">// scheme. If one channel has a </span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;                                            <span class="comment">// high priority and another one </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;                                            <span class="comment">// low, the channel with the high </span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                                            <span class="comment">// priority is served first, in </span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                                            <span class="comment">// case of simultaneous access </span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;                                            <span class="comment">// requests. </span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2da89b4cf44daf2cebea7ef58ac129b4">  973</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_CTRL_PRIO_M \</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5672e542dcc17bc1d13241efa29d4526">  975</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_CTRL_PRIO_S 1</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a44f18c57ba19b9e66801540f7bca93ed">  976</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_CTRL_EN    0x00000001  // Channel enable 0: Disabled 1: </span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                                            <span class="comment">// Enable Note: Disabling an active </span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                                            <span class="comment">// channel interrupts the DMA </span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;                                            <span class="comment">// operation. The ongoing block </span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;                                            <span class="comment">// transfer completes, but no new </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                                            <span class="comment">// transfers are requested. </span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a82cefd9da79528982bcabc1c8a0bdad0">  982</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_CTRL_EN_M  0x00000001</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a197d71efce31028789e825a8e16e71e8">  983</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_CTRL_EN_S  0</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">// AES_DMAC_CH1_EXTADDR register.</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9f6f3c5f40ef8a771e2071b52a4900f3">  990</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_EXTADDR_ADDR_M \</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // Channel external address value. </span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                                            <span class="comment">// When read during operation, it </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                                            <span class="comment">// holds the last updated external </span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;                                            <span class="comment">// address after being sent to the </span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;                                            <span class="comment">// master interface. </span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a937a11b5fd4a6bdd7cea96f1a45b09b1">  997</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_EXTADDR_ADDR_S 0</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">// AES_DMAC_CH1_DMALENGTH register.</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adb2398791a02041bb2a2a6966e3edeb7"> 1004</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_DMALENGTH_DMALEN_M \</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">                                0x0000FFFF  // Channel DMA length in bytes. </span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;                                            <span class="comment">// During configuration, this </span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;                                            <span class="comment">// register contains the DMA </span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;                                            <span class="comment">// transfer length in bytes. During </span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;                                            <span class="comment">// operation, it contains the last </span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;                                            <span class="comment">// updated value of the DMA </span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;                                            <span class="comment">// transfer length after being sent </span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;                                            <span class="comment">// to the master interface. Note: </span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;                                            <span class="comment">// Setting this register to a </span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;                                            <span class="comment">// nonzero value starts the </span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;                                            <span class="comment">// transfer if the channel is </span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;                                            <span class="comment">// enabled. Therefore, this </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;                                            <span class="comment">// register must be written last </span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;                                            <span class="comment">// when setting up a DMA channel. </span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aa9cfc179fff32ebe4aabc09873fbfb94"> 1020</a></span>&#160;<span class="preprocessor">#define AES_DMAC_CH1_DMALENGTH_DMALEN_S 0</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">// AES_DMAC_MST_RUNPARAMS register.</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a8aebc549a4e39628b342500adae9da3e"> 1027</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_BURST_SIZE_M \</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">                                0x0000F000  // Maximum burst size that can be </span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;                                            <span class="comment">// performed on the AHB bus 0010b = </span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;                                            <span class="comment">// 4 bytes (default) 0011b = 8 </span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;                                            <span class="comment">// bytes 0100b = 16 bytes 0101b = </span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;                                            <span class="comment">// 32 bytes 0110b = 64 bytes Others </span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;                                            <span class="comment">// = Reserved </span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a046572527b8e9531471595578adb71bc"> 1035</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_BURST_SIZE_S 12</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adeeb5f7048fbbd89442373ed558f70aa"> 1036</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_IDLE_EN \</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">                                0x00000800  // Idle insertion between </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;                                            <span class="comment">// consecutive burst transfers on </span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;                                            <span class="comment">// AHB 0: No Idle insertion 1: Idle </span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;                                            <span class="comment">// insertion </span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aa397d585cc04e3ab5c2ab4eb877d3ac9"> 1042</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_IDLE_EN_M \</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">                                0x00000800</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5a1475de10460cb2f7850fe1ca297462"> 1044</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_IDLE_EN_S 11</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a70c6c636b903151513230652e994eb01"> 1045</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_INCR_EN \</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">                                0x00000400  // Burst length type of AHB </span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;                                            <span class="comment">// transfer 0: Unspecified length </span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;                                            <span class="comment">// burst transfers 1: Fixed length </span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;                                            <span class="comment">// burst or single transfers </span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a691ad63cce92294c2f3ebda77a2c16e0"> 1051</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_INCR_EN_M \</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">                                0x00000400</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6aab8fb0e57384fd0cc42e78d569185f"> 1053</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_INCR_EN_S 10</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aaa2f8e002d1ac3dff2dc2c66466b8045"> 1054</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_LOCK_EN \</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">                                0x00000200  // Locked transform on AHB 0: </span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;                                            <span class="comment">// Transfers are not locked 1: </span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;                                            <span class="comment">// Transfers are locked </span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#abc5982a0b0fb4d98dac3baaa174e9d43"> 1059</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_LOCK_EN_M \</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">                                0x00000200</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5aff481cf16bc4aadafb290a293fb096"> 1061</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_LOCK_EN_S 9</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a55cc2b411c4e6df3962aa6ba23ff0a67"> 1062</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_BIGEND \</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">                                0x00000100  // Endianess for the AHB master 0: </span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;                                            <span class="comment">// Little endian 1: Big endian </span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a63154a41ce29968fcb9b866c3cfa06e5"> 1066</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_BIGEND_M \</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">                                0x00000100</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac36da739e38d78062377e602ff14888b"> 1068</a></span>&#160;<span class="preprocessor">#define AES_DMAC_MST_RUNPARAMS_AHB_MST1_BIGEND_S 8</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">// AES_DMAC_PERSR register.</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae9844b91cacf070b93182fc0d190fe89"> 1075</a></span>&#160;<span class="preprocessor">#define AES_DMAC_PERSR_PORT1_AHB_ERROR \</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">                                0x00001000  // A value of 1 indicates that the </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;                                            <span class="comment">// EIP-101 has detected an AHB bus </span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                                            <span class="comment">// error </span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a297f16ee80abe797e5ade3cba244c9e9"> 1080</a></span>&#160;<span class="preprocessor">#define AES_DMAC_PERSR_PORT1_AHB_ERROR_M \</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">                                0x00001000</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a86ff8770d1954d73902d2ea55998f8c6"> 1082</a></span>&#160;<span class="preprocessor">#define AES_DMAC_PERSR_PORT1_AHB_ERROR_S 12</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a29845568d48bfcde093b5f33128ccac0"> 1083</a></span>&#160;<span class="preprocessor">#define AES_DMAC_PERSR_PORT1_CHANNEL \</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">                                0x00000200  // Indicates which channel has </span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;                                            <span class="comment">// serviced last (channel 0 or </span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;                                            <span class="comment">// channel 1) by AHB master port. </span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a99b507a5cb055daf2f645d61582c9840"> 1088</a></span>&#160;<span class="preprocessor">#define AES_DMAC_PERSR_PORT1_CHANNEL_M \</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">                                0x00000200</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aebe0ab57efb53d230cc8d00cdcd9fb32"> 1090</a></span>&#160;<span class="preprocessor">#define AES_DMAC_PERSR_PORT1_CHANNEL_S 9</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">// AES_DMAC_OPTIONS register.</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a803f81de94159d3126f17b2855ec6800"> 1097</a></span>&#160;<span class="preprocessor">#define AES_DMAC_OPTIONS_NR_OF_CHANNELS_M \</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">                                0x00000F00  // Number of channels implemented, </span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                                            <span class="comment">// value in the range 1-8. </span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5b3fc1f95dfa6a7aa66d9378f27fa8eb"> 1101</a></span>&#160;<span class="preprocessor">#define AES_DMAC_OPTIONS_NR_OF_CHANNELS_S 8</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a18eac2da921f7f4fb794636e7c0b401b"> 1102</a></span>&#160;<span class="preprocessor">#define AES_DMAC_OPTIONS_NR_OF_PORTS_M \</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">                                0x00000007  // Number of ports implemented, </span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;                                            <span class="comment">// value in range 1-4. </span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a1b9689d2706568fcb44e07892b3ba579"> 1106</a></span>&#160;<span class="preprocessor">#define AES_DMAC_OPTIONS_NR_OF_PORTS_S 0</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">// AES_DMAC_VERSION register.</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9f5b8a344a0e26c9b193421f0058b20a"> 1113</a></span>&#160;<span class="preprocessor">#define AES_DMAC_VERSION_HW_MAJOR_VERSION_M \</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">                                0x0F000000  // Major version number </span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a620eac9c2890228e8f860a264ffdb1ec"> 1116</a></span>&#160;<span class="preprocessor">#define AES_DMAC_VERSION_HW_MAJOR_VERSION_S 24</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aca9457ed657f8ead7fc0c5f4375eb85c"> 1117</a></span>&#160;<span class="preprocessor">#define AES_DMAC_VERSION_HW_MINOR_VERSION_M \</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">                                0x00F00000  // Minor version number </span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac38b7ed3963b34a14d05e0bacff87466"> 1120</a></span>&#160;<span class="preprocessor">#define AES_DMAC_VERSION_HW_MINOR_VERSION_S 20</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a03077d042b85edd49914b8562555d2b4"> 1121</a></span>&#160;<span class="preprocessor">#define AES_DMAC_VERSION_HW_PATCH_LEVEL_M \</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">                                0x000F0000  // Patch level Starts at 0 at </span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                                            <span class="comment">// first delivery of this version </span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a0e36ca2195b415531d69b4879fb1d1d1"> 1125</a></span>&#160;<span class="preprocessor">#define AES_DMAC_VERSION_HW_PATCH_LEVEL_S 16</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a40420229112520ce9a4d5c40ce9209b3"> 1126</a></span>&#160;<span class="preprocessor">#define AES_DMAC_VERSION_EIP_NUMBER_COMPL_M \</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">                                0x0000FF00  // Bit-by-bit complement of the </span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;                                            <span class="comment">// EIP_NUMBER field bits. </span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#acc318dcacaaa60f1a4c6a2ffebb98301"> 1130</a></span>&#160;<span class="preprocessor">#define AES_DMAC_VERSION_EIP_NUMBER_COMPL_S 8</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a736567bae2580f746431a9f068132520"> 1131</a></span>&#160;<span class="preprocessor">#define AES_DMAC_VERSION_EIP_NUMBER_M \</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">                                0x000000FF  // Binary encoding of the </span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;                                            <span class="comment">// EIP-number of this DMA </span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;                                            <span class="comment">// controller (209) </span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae306acfba7e55ebd5d19ba0df298a9c3"> 1136</a></span>&#160;<span class="preprocessor">#define AES_DMAC_VERSION_EIP_NUMBER_S 0</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">// AES_KEY_STORE_WRITE_AREA register.</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adbe50f36a94afa615e619460e7b0d489"> 1143</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA7 \</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">                                0x00000080  // Each RAM_AREAx represents an </span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;                                            <span class="comment">// area of 128 bits. Select the key </span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;                                            <span class="comment">// store RAM area(s) where the </span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;                                            <span class="comment">// key(s) needs to be written 0: </span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;                                            <span class="comment">// RAM_AREA7 is not selected to be </span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;                                            <span class="comment">// written. 1: RAM_AREA7 is </span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;                                            <span class="comment">// selected to be written. Writing </span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;                                            <span class="comment">// to multiple RAM locations is </span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;                                            <span class="comment">// possible only when the selected </span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;                                            <span class="comment">// RAM areas are sequential. Keys </span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                                            <span class="comment">// that require more than one RAM </span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                                            <span class="comment">// locations (key size is 192 or </span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;                                            <span class="comment">// 256 bits), must start at one of </span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                                            <span class="comment">// the following areas: RAM_AREA0, </span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;                                            <span class="comment">// RAM_AREA2, RAM_AREA4, or </span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                                            <span class="comment">// RAM_AREA6. </span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab166e0948d629934d74bc453689a85dc"> 1161</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA7_M \</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">                                0x00000080</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6e511ffb34a22216c6726d1bf2ec20a5"> 1163</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA7_S 7</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5f97dd9396547eb0d9a4038546668147"> 1164</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA6 \</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">                                0x00000040  // Each RAM_AREAx represents an </span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;                                            <span class="comment">// area of 128 bits. Select the key </span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;                                            <span class="comment">// store RAM area(s) where the </span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;                                            <span class="comment">// key(s) needs to be written 0: </span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;                                            <span class="comment">// RAM_AREA6 is not selected to be </span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                                            <span class="comment">// written. 1: RAM_AREA6 is </span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;                                            <span class="comment">// selected to be written. Writing </span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;                                            <span class="comment">// to multiple RAM locations is </span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;                                            <span class="comment">// possible only when the selected </span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                                            <span class="comment">// RAM areas are sequential. Keys </span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                                            <span class="comment">// that require more than one RAM </span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;                                            <span class="comment">// locations (key size is 192 or </span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;                                            <span class="comment">// 256 bits), must start at one of </span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;                                            <span class="comment">// the following areas: RAM_AREA0, </span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                                            <span class="comment">// RAM_AREA2, RAM_AREA4, or </span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;                                            <span class="comment">// RAM_AREA6. </span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#abe3bc70ffa39bd12e33d2a94781ec77d"> 1182</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA6_M \</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a97f6b3d47ef289593c67e7aa534bfd8c"> 1184</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA6_S 6</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a06fd072fc9ef033b4a98b66d0fdb4b00"> 1185</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA5 \</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">                                0x00000020  // Each RAM_AREAx represents an </span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;                                            <span class="comment">// area of 128 bits. Select the key </span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;                                            <span class="comment">// store RAM area(s) where the </span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;                                            <span class="comment">// key(s) needs to be written 0: </span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                                            <span class="comment">// RAM_AREA5 is not selected to be </span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;                                            <span class="comment">// written. 1: RAM_AREA5 is </span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;                                            <span class="comment">// selected to be written. Writing </span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                                            <span class="comment">// to multiple RAM locations is </span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;                                            <span class="comment">// possible only when the selected </span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;                                            <span class="comment">// RAM areas are sequential. Keys </span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;                                            <span class="comment">// that require more than one RAM </span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;                                            <span class="comment">// locations (key size is 192 or </span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;                                            <span class="comment">// 256 bits), must start at one of </span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;                                            <span class="comment">// the following areas: RAM_AREA0, </span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;                                            <span class="comment">// RAM_AREA2, RAM_AREA4, or </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;                                            <span class="comment">// RAM_AREA6. </span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adbe87572c02234154c51245846b120f8"> 1203</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA5_M \</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a515635d88095b1a46f44c067c282a84b"> 1205</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA5_S 5</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a53a9cce51aa4c57edc0b76376a2230b3"> 1206</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA4 \</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">                                0x00000010  // Each RAM_AREAx represents an </span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                                            <span class="comment">// area of 128 bits. Select the key </span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;                                            <span class="comment">// store RAM area(s) where the </span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;                                            <span class="comment">// key(s) needs to be written 0: </span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;                                            <span class="comment">// RAM_AREA4 is not selected to be </span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;                                            <span class="comment">// written. 1: RAM_AREA4 is </span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;                                            <span class="comment">// selected to be written. Writing </span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;                                            <span class="comment">// to multiple RAM locations is </span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;                                            <span class="comment">// possible only when the selected </span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;                                            <span class="comment">// RAM areas are sequential. Keys </span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;                                            <span class="comment">// that require more than one RAM </span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;                                            <span class="comment">// locations (key size is 192 or </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                                            <span class="comment">// 256 bits), must start at one of </span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;                                            <span class="comment">// the following areas: RAM_AREA0, </span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;                                            <span class="comment">// RAM_AREA2, RAM_AREA4, or </span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;                                            <span class="comment">// RAM_AREA6. </span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af16c8487974a9ce895370b7b92451084"> 1224</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA4_M \</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">                                0x00000010</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad467224c41645e360f8c62b6ece2f220"> 1226</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA4_S 4</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a010c3bd5a907bfb6cc5cc154f766f019"> 1227</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA3 \</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">                                0x00000008  // Each RAM_AREAx represents an </span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;                                            <span class="comment">// area of 128 bits. Select the key </span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;                                            <span class="comment">// store RAM area(s) where the </span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;                                            <span class="comment">// key(s) needs to be written 0: </span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;                                            <span class="comment">// RAM_AREA3 is not selected to be </span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;                                            <span class="comment">// written. 1: RAM_AREA3 is </span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;                                            <span class="comment">// selected to be written. Writing </span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;                                            <span class="comment">// to multiple RAM locations is </span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;                                            <span class="comment">// possible only when the selected </span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;                                            <span class="comment">// RAM areas are sequential. Keys </span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;                                            <span class="comment">// that require more than one RAM </span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;                                            <span class="comment">// locations (key size is 192 or </span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;                                            <span class="comment">// 256 bits), must start at one of </span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;                                            <span class="comment">// the following areas: RAM_AREA0, </span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;                                            <span class="comment">// RAM_AREA2, RAM_AREA4, or </span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;                                            <span class="comment">// RAM_AREA6. </span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a440f8e9c9d810e88480035a9652b5bda"> 1245</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA3_M \</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">                                0x00000008</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad3c585432663d004c69add137aca710a"> 1247</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA3_S 3</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad5de9be3ba622f8adea307329987df05"> 1248</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA2 \</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">                                0x00000004  // Each RAM_AREAx represents an </span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;                                            <span class="comment">// area of 128 bits. Select the key </span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;                                            <span class="comment">// store RAM area(s) where the </span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;                                            <span class="comment">// key(s) needs to be written 0: </span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;                                            <span class="comment">// RAM_AREA2 is not selected to be </span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                                            <span class="comment">// written. 1: RAM_AREA2 is </span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;                                            <span class="comment">// selected to be written. Writing </span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;                                            <span class="comment">// to multiple RAM locations is </span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;                                            <span class="comment">// possible only when the selected </span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;                                            <span class="comment">// RAM areas are sequential. Keys </span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;                                            <span class="comment">// that require more than one RAM </span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;                                            <span class="comment">// locations (key size is 192 or </span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;                                            <span class="comment">// 256 bits), must start at one of </span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;                                            <span class="comment">// the following areas: RAM_AREA0, </span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;                                            <span class="comment">// RAM_AREA2, RAM_AREA4, or </span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;                                            <span class="comment">// RAM_AREA6. </span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a606d99eaddb83b3b16744d7c61a36810"> 1266</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA2_M \</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">                                0x00000004</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a1d0579a1aa003e2cfe1bd269daf4383b"> 1268</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA2_S 2</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a73619d6a18acc353df648c4e61a162f5"> 1269</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA1 \</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">                                0x00000002  // Each RAM_AREAx represents an </span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;                                            <span class="comment">// area of 128 bits. Select the key </span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;                                            <span class="comment">// store RAM area(s) where the </span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;                                            <span class="comment">// key(s) needs to be written 0: </span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;                                            <span class="comment">// RAM_AREA1 is not selected to be </span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;                                            <span class="comment">// written. 1: RAM_AREA1 is </span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;                                            <span class="comment">// selected to be written. Writing </span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;                                            <span class="comment">// to multiple RAM locations is </span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                                            <span class="comment">// possible only when the selected </span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                                            <span class="comment">// RAM areas are sequential. Keys </span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;                                            <span class="comment">// that require more than one RAM </span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;                                            <span class="comment">// locations (key size is 192 or </span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;                                            <span class="comment">// 256 bits), must start at one of </span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;                                            <span class="comment">// the following areas: RAM_AREA0, </span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;                                            <span class="comment">// RAM_AREA2, RAM_AREA4, or </span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;                                            <span class="comment">// RAM_AREA6. </span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a8e7110eddad4e4722b23f57b31950f56"> 1287</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA1_M \</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a613eb0f7d0c6eb14b9caa7a742361508"> 1289</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA1_S 1</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af7a7799df2b754ed7937648d21d1db21"> 1290</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA0 \</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">                                0x00000001  // Each RAM_AREAx represents an </span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;                                            <span class="comment">// area of 128 bits. Select the key </span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;                                            <span class="comment">// store RAM area(s) where the </span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;                                            <span class="comment">// key(s) needs to be written 0: </span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;                                            <span class="comment">// RAM_AREA0 is not selected to be </span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;                                            <span class="comment">// written. 1: RAM_AREA0 is </span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;                                            <span class="comment">// selected to be written. Writing </span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;                                            <span class="comment">// to multiple RAM locations is </span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;                                            <span class="comment">// possible only when the selected </span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;                                            <span class="comment">// RAM areas are sequential. Keys </span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;                                            <span class="comment">// that require more than one RAM </span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;                                            <span class="comment">// locations (key size is 192 or </span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;                                            <span class="comment">// 256 bits), must start at one of </span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;                                            <span class="comment">// the following areas: RAM_AREA0, </span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;                                            <span class="comment">// RAM_AREA2, RAM_AREA4, or </span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;                                            <span class="comment">// RAM_AREA6. </span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aec4b86fee114cbc29ea6532dce073dd8"> 1308</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA0_M \</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aae57c45b8f0a9a87bdf27a78269de37c"> 1310</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITE_AREA_RAM_AREA0_S 0</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">// AES_KEY_STORE_WRITTEN_AREA register.</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adba7ad16547e2982ba9ec3e3f67ecfb9"> 1317</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN7 \</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">                                0x00000080  // Read operation: 0: This RAM </span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;                                            <span class="comment">// area is not written with valid </span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;                                            <span class="comment">// key information. 1: This RAM </span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;                                            <span class="comment">// area is written with valid key </span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;                                            <span class="comment">// information. Each individual </span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;                                            <span class="comment">// ram_area_writtenx bit can be </span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;                                            <span class="comment">// reset by writing 1. Note: This </span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;                                            <span class="comment">// register is reset on a soft </span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;                                            <span class="comment">// reset from the master control </span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;                                            <span class="comment">// module. After a soft reset, all </span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;                                            <span class="comment">// keys must be rewritten to the </span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;                                            <span class="comment">// key store memory. </span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5f59f24d484cd8b8ac34218e9abf68f7"> 1331</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN7_M \</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">                                0x00000080</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af7984f085265bb6b4f3ae13cdd032316"> 1333</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN7_S 7</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a3f22fb80cf467a0bff4b7867b20b41f8"> 1334</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN6 \</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">                                0x00000040  // Read operation: 0: This RAM </span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;                                            <span class="comment">// area is not written with valid </span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;                                            <span class="comment">// key information. 1: This RAM </span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;                                            <span class="comment">// area is written with valid key </span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;                                            <span class="comment">// information. Each individual </span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                                            <span class="comment">// ram_area_writtenx bit can be </span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;                                            <span class="comment">// reset by writing 1. Note: This </span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;                                            <span class="comment">// register is reset on a soft </span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;                                            <span class="comment">// reset from the master control </span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;                                            <span class="comment">// module. After a soft reset, all </span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;                                            <span class="comment">// keys must be rewritten to the </span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;                                            <span class="comment">// key store memory. </span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#acb6bb2f15db03df047495dafcb5e806c"> 1348</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN6_M \</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#afcc3d0d80894f6bf871f84c6901184d3"> 1350</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN6_S 6</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a04a9dc27c2c76a81ef3ba08e5a6b6afc"> 1351</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN5 \</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">                                0x00000020  // Read operation: 0: This RAM </span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;                                            <span class="comment">// area is not written with valid </span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                                            <span class="comment">// key information. 1: This RAM </span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;                                            <span class="comment">// area is written with valid key </span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                                            <span class="comment">// information. Each individual </span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;                                            <span class="comment">// ram_area_writtenx bit can be </span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;                                            <span class="comment">// reset by writing 1. Note: This </span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;                                            <span class="comment">// register is reset on a soft </span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;                                            <span class="comment">// reset from the master control </span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;                                            <span class="comment">// module. After a soft reset, all </span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;                                            <span class="comment">// keys must be rewritten to the </span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;                                            <span class="comment">// key store memory. </span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a21464bfda11df37135e9c7aa5c580f8b"> 1365</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN5_M \</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aca98d4acf4a114beefb364b408b5cb92"> 1367</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN5_S 5</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a042e2254553d1746206958069da61d7e"> 1368</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN4 \</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">                                0x00000010  // Read operation: 0: This RAM </span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;                                            <span class="comment">// area is not written with valid </span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;                                            <span class="comment">// key information. 1: This RAM </span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;                                            <span class="comment">// area is written with valid key </span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;                                            <span class="comment">// information. Each individual </span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;                                            <span class="comment">// ram_area_writtenx bit can be </span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;                                            <span class="comment">// reset by writing 1. Note: This </span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;                                            <span class="comment">// register is reset on a soft </span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;                                            <span class="comment">// reset from the master control </span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;                                            <span class="comment">// module. After a soft reset, all </span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;                                            <span class="comment">// keys must be rewritten to the </span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;                                            <span class="comment">// key store memory. </span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adcb1528054e14aebe474e9c899accabf"> 1382</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN4_M \</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">                                0x00000010</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a51a41e36efc0f8209994acdc3676bd64"> 1384</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN4_S 4</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a230c4180a67b47f195c10a9d96e0efd6"> 1385</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN3 \</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">                                0x00000008  // Read operation: 0: This RAM </span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;                                            <span class="comment">// area is not written with valid </span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;                                            <span class="comment">// key information. 1: This RAM </span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;                                            <span class="comment">// area is written with valid key </span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;                                            <span class="comment">// information. Each individual </span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;                                            <span class="comment">// ram_area_writtenx bit can be </span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;                                            <span class="comment">// reset by writing 1. Note: This </span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;                                            <span class="comment">// register is reset on a soft </span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;                                            <span class="comment">// reset from the master control </span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;                                            <span class="comment">// module. After a soft reset, all </span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;                                            <span class="comment">// keys must be rewritten to the </span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;                                            <span class="comment">// key store memory. </span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a8d822a63874441f10d9d3412cc2ec866"> 1399</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN3_M \</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">                                0x00000008</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ace23039fd27616c95bd613db8a2ef1df"> 1401</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN3_S 3</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7cae919f136dca0caee0a1594f6f24e1"> 1402</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN2 \</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">                                0x00000004  // Read operation: 0: This RAM </span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;                                            <span class="comment">// area is not written with valid </span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;                                            <span class="comment">// key information. 1: This RAM </span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;                                            <span class="comment">// area is written with valid key </span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;                                            <span class="comment">// information. Each individual </span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;                                            <span class="comment">// ram_area_writtenx bit can be </span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;                                            <span class="comment">// reset by writing 1. Note: This </span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;                                            <span class="comment">// register is reset on a soft </span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;                                            <span class="comment">// reset from the master control </span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;                                            <span class="comment">// module. After a soft reset, all </span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;                                            <span class="comment">// keys must be rewritten to the </span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;                                            <span class="comment">// key store memory. </span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae693afa952fa7d1c1ae157c82b202108"> 1416</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN2_M \</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">                                0x00000004</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a69587c36ff8f431fd678ebaf687df5ca"> 1418</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN2_S 2</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7e798e531ef516e6ae3791a12ac7be27"> 1419</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN1 \</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">                                0x00000002  // Read operation: 0: This RAM </span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;                                            <span class="comment">// area is not written with valid </span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;                                            <span class="comment">// key information. 1: This RAM </span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;                                            <span class="comment">// area is written with valid key </span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;                                            <span class="comment">// information. Each individual </span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;                                            <span class="comment">// ram_area_writtenx bit can be </span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;                                            <span class="comment">// reset by writing 1. Note: This </span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;                                            <span class="comment">// register is reset on a soft </span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;                                            <span class="comment">// reset from the master control </span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;                                            <span class="comment">// module. After a soft reset, all </span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;                                            <span class="comment">// keys must be rewritten to the </span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;                                            <span class="comment">// key store memory. </span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae52f48e23ce07c3e427e032012c1e4ea"> 1433</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN1_M \</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab822056d9bfb51655b55ea4f55cebd1e"> 1435</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN1_S 1</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a450f89df3c5415139a5e2cc393c7cd27"> 1436</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN0 \</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">                                0x00000001  // Read operation: 0: This RAM </span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;                                            <span class="comment">// area is not written with valid </span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;                                            <span class="comment">// key information. 1: This RAM </span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;                                            <span class="comment">// area is written with valid key </span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;                                            <span class="comment">// information. Each individual </span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;                                            <span class="comment">// ram_area_writtenx bit can be </span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;                                            <span class="comment">// reset by writing 1. Note: This </span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;                                            <span class="comment">// register is reset on a soft </span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;                                            <span class="comment">// reset from the master control </span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;                                            <span class="comment">// module. After a soft reset, all </span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;                                            <span class="comment">// keys must be rewritten to the </span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;                                            <span class="comment">// key store memory. </span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aecbc16f25415905caf229d6acc85ce6e"> 1450</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN0_M \</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a35d325ab75542a8fe9bfe60df3eab196"> 1452</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_WRITTEN_AREA_RAM_AREA_WRITTEN0_S 0</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">// AES_KEY_STORE_SIZE register.</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a41708261a73e740397f4c8065de2b786"> 1459</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_SIZE_KEY_SIZE_M \</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">                                0x00000003  // Key size: 00: Reserved 01: 128 </span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;                                            <span class="comment">// bits 10: 192 bits 11: 256 bits </span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;                                            <span class="comment">// When writing this to this </span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;                                            <span class="comment">// register, the </span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;                                            <span class="comment">// KEY_STORE_WRITTEN_AREA register </span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;                                            <span class="comment">// is reset. </span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aaa110ea0c0ef931c53a4059bf2d305bf"> 1467</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_SIZE_KEY_SIZE_S 0</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">// AES_KEY_STORE_READ_AREA register.</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7fae6105861557aa9e5646bb01142fac"> 1474</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_READ_AREA_BUSY \</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">                                0x80000000  // Key store operation busy status </span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;                                            <span class="comment">// flag (read only): 0: Operation </span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;                                            <span class="comment">// is complete. 1: Operation is not </span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;                                            <span class="comment">// completed and the key store is </span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;                                            <span class="comment">// busy. </span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a1e28daa0714f52f1da53a4bd43a8714b"> 1481</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_READ_AREA_BUSY_M \</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">                                0x80000000</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a1b304cbf90f586c6c528a4845d08a902"> 1483</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_READ_AREA_BUSY_S 31</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a90cbf16ea52a406d1ad2a7c4c0ab0851"> 1484</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_READ_AREA_RAM_AREA_M \</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">                                0x0000000F  // Selects the area of the key </span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;                                            <span class="comment">// store RAM from where the key </span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;                                            <span class="comment">// needs to be read that will be </span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;                                            <span class="comment">// writen to the AES engine </span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;                                            <span class="comment">// RAM_AREA: 0000: RAM_AREA0 0001: </span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;                                            <span class="comment">// RAM_AREA1 0010: RAM_AREA2 0011: </span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;                                            <span class="comment">// RAM_AREA3 0100: RAM_AREA4 0101: </span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;                                            <span class="comment">// RAM_AREA5 0110: RAM_AREA6 0111: </span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;                                            <span class="comment">// RAM_AREA7 1000: no RAM area </span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;                                            <span class="comment">// selected 1001-1111: Reserved RAM </span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;                                            <span class="comment">// areas RAM_AREA0, RAM_AREA2, </span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;                                            <span class="comment">// RAM_AREA4 and RAM_AREA6 are the </span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;                                            <span class="comment">// only valid read areas for 192 </span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;                                            <span class="comment">// and 256 bits key sizes. Only RAM </span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;                                            <span class="comment">// areas that contain valid written </span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;                                            <span class="comment">// keys can be selected. </span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a115a56aa86aaff84c472f08c2a2cad5a"> 1502</a></span>&#160;<span class="preprocessor">#define AES_KEY_STORE_READ_AREA_RAM_AREA_S 0</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">// AES_AES_KEY2_0 register.</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4a97d3c68608ffa48daad5869531956c"> 1509</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_0_AES_KEY2_M \</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES_KEY2/AES_GHASH_H[31:0] For </span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;                                            <span class="comment">// GCM: -[127:0] - GHASH_H - The </span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;                                            <span class="comment">// internally calculated GHASH key </span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;                                            <span class="comment">// is stored in these registers. </span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;                                            <span class="comment">// Only used for modes that use the </span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;                                            <span class="comment">// GHASH function (GCM). -[255:128] </span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;                                            <span class="comment">// - This register is used to store </span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;                                            <span class="comment">// intermediate values and is </span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;                                            <span class="comment">// initialized with 0s when loading </span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;                                            <span class="comment">// a new key. For CCM: -[255:0] - </span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;                                            <span class="comment">// This register is used to store </span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;                                            <span class="comment">// intermediate values. For </span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;                                            <span class="comment">// CBC-MAC: -[255:0] - ZEROES - </span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;                                            <span class="comment">// This register must remain 0. </span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af62e510463d9956aa9369585d9f79359"> 1525</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_0_AES_KEY2_S 0</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">// AES_AES_KEY2_1 register.</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9bde2f0d21753093883952f01e683058"> 1532</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_1_AES_KEY2_M \</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES_KEY2/AES_GHASH_H[63:32] For </span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;                                            <span class="comment">// GCM: -[127:0] - GHASH_H - The </span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;                                            <span class="comment">// internally calculated GHASH key </span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;                                            <span class="comment">// is stored in these registers. </span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;                                            <span class="comment">// Only used for modes that use the </span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;                                            <span class="comment">// GHASH function (GCM). -[255:128] </span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;                                            <span class="comment">// - This register is used to store </span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;                                            <span class="comment">// intermediate values and is </span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;                                            <span class="comment">// initialized with 0s when loading </span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;                                            <span class="comment">// a new key. For CCM: -[255:0] - </span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;                                            <span class="comment">// This register is used to store </span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;                                            <span class="comment">// intermediate values. For </span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;                                            <span class="comment">// CBC-MAC: -[255:0] - ZEROES - </span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;                                            <span class="comment">// This register must remain 0. </span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#afd64c707776ebf273a2f12ebe4d693eb"> 1548</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_1_AES_KEY2_S 0</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">// AES_AES_KEY2_2 register.</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a885927e6a17a6ecc44c18c02df47ecc6"> 1555</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_2_AES_KEY2_M \</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES_KEY2/AES_GHASH_H[95:64] For </span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;                                            <span class="comment">// GCM: -[127:0] - GHASH_H - The </span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;                                            <span class="comment">// internally calculated GHASH key </span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;                                            <span class="comment">// is stored in these registers. </span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;                                            <span class="comment">// Only used for modes that use the </span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;                                            <span class="comment">// GHASH function (GCM). -[255:128] </span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;                                            <span class="comment">// - This register is used to store </span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;                                            <span class="comment">// intermediate values and is </span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;                                            <span class="comment">// initialized with 0s when loading </span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;                                            <span class="comment">// a new key. For CCM: -[255:0] - </span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;                                            <span class="comment">// This register is used to store </span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;                                            <span class="comment">// intermediate values. For </span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;                                            <span class="comment">// CBC-MAC: -[255:0] - ZEROES - </span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;                                            <span class="comment">// This register must remain 0. </span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a0dc59f6f53b48e0c7cfcf688f76937cb"> 1571</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_2_AES_KEY2_S 0</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">// AES_AES_KEY2_3 register.</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aaa2079997156aaf095e912853c0b0ae8"> 1578</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_3_AES_KEY2_M \</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES_KEY2/AES_GHASH_H[127:96] </span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;                                            <span class="comment">// For GCM: -[127:0] - GHASH_H - </span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;                                            <span class="comment">// The internally calculated GHASH </span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;                                            <span class="comment">// key is stored in these </span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;                                            <span class="comment">// registers. Only used for modes </span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;                                            <span class="comment">// that use the GHASH function </span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;                                            <span class="comment">// (GCM). -[255:128] - This </span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;                                            <span class="comment">// register is used to store </span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;                                            <span class="comment">// intermediate values and is </span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;                                            <span class="comment">// initialized with 0s when loading </span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;                                            <span class="comment">// a new key. For CCM: -[255:0] - </span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;                                            <span class="comment">// This register is used to store </span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;                                            <span class="comment">// intermediate values. For </span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;                                            <span class="comment">// CBC-MAC: -[255:0] - ZEROES - </span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;                                            <span class="comment">// This register must remain 0. </span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#acb19bdd68725443c3b01aba0ff982a14"> 1595</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY2_3_AES_KEY2_S 0</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">// AES_AES_KEY3_0 register.</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac3ab285a28129bf608cf12196a97db03"> 1602</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_0_AES_KEY3_M \</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // </span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;                                            <span class="comment">// AES_KEY3[31:0]/AES_KEY2[159:128] </span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;                                            <span class="comment">// For GCM: -[127:0] - GHASH_H - </span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;                                            <span class="comment">// The internally calculated GHASH </span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;                                            <span class="comment">// key is stored in these </span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;                                            <span class="comment">// registers. Only used for modes </span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;                                            <span class="comment">// that use the GHASH function </span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;                                            <span class="comment">// (GCM). -[255:128] - This </span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;                                            <span class="comment">// register is used to store </span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;                                            <span class="comment">// intermediate values and is </span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;                                            <span class="comment">// initialized with 0s when loading </span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;                                            <span class="comment">// a new key. For CCM: -[255:0] - </span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;                                            <span class="comment">// This register is used to store </span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;                                            <span class="comment">// intermediate values. For </span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;                                            <span class="comment">// CBC-MAC: -[255:0] - ZEROES - </span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;                                            <span class="comment">// This register must remain 0. </span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aac038fa4c0e0ac9c84c463259f3c839b"> 1620</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_0_AES_KEY3_S 0</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment">// AES_AES_KEY3_1 register.</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a883b86aedc8af6508cd1b6817980ed7a"> 1627</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_1_AES_KEY3_M \</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // </span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;                                            <span class="comment">// AES_KEY3[63:32]/AES_KEY2[191:160] </span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;                                            <span class="comment">// For GCM: -[127:0] - GHASH_H - </span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;                                            <span class="comment">// The internally calculated GHASH </span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;                                            <span class="comment">// key is stored in these </span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;                                            <span class="comment">// registers. Only used for modes </span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;                                            <span class="comment">// that use the GHASH function </span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;                                            <span class="comment">// (GCM). -[255:128] - This </span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;                                            <span class="comment">// register is used to store </span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;                                            <span class="comment">// intermediate values and is </span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;                                            <span class="comment">// initialized with 0s when loading </span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;                                            <span class="comment">// a new key. For CCM: -[255:0] - </span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;                                            <span class="comment">// This register is used to store </span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;                                            <span class="comment">// intermediate values. For </span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;                                            <span class="comment">// CBC-MAC: -[255:0] - ZEROES - </span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;                                            <span class="comment">// This register must remain 0. </span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a79bea04009f25d5499477c721de01da7"> 1645</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_1_AES_KEY3_S 0</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment">// AES_AES_KEY3_2 register.</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a17f4a5cbc544efee956d9cac7914c914"> 1652</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_2_AES_KEY3_M \</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // </span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;                                            <span class="comment">// AES_KEY3[95:64]/AES_KEY2[223:192] </span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;                                            <span class="comment">// For GCM: -[127:0] - GHASH_H - </span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                                            <span class="comment">// The internally calculated GHASH </span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;                                            <span class="comment">// key is stored in these </span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;                                            <span class="comment">// registers. Only used for modes </span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;                                            <span class="comment">// that use the GHASH function </span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;                                            <span class="comment">// (GCM). -[255:128] - This </span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;                                            <span class="comment">// register is used to store </span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;                                            <span class="comment">// intermediate values and is </span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;                                            <span class="comment">// initialized with 0s when loading </span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;                                            <span class="comment">// a new key. For CCM: -[255:0] - </span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;                                            <span class="comment">// This register is used to store </span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;                                            <span class="comment">// intermediate values. For </span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;                                            <span class="comment">// CBC-MAC: -[255:0] - ZEROES - </span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;                                            <span class="comment">// This register must remain 0. </span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adcd72a6647af1d60822b46e00b65dbb8"> 1670</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_2_AES_KEY3_S 0</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">// AES_AES_KEY3_3 register.</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a00a54bf7c9fbb648edc7a768a0e48331"> 1677</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_3_AES_KEY3_M \</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // </span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;                                            <span class="comment">// AES_KEY3[127:96]/AES_KEY2[255:224] </span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;                                            <span class="comment">// For GCM: -[127:0] - GHASH_H - </span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;                                            <span class="comment">// The internally calculated GHASH </span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;                                            <span class="comment">// key is stored in these </span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;                                            <span class="comment">// registers. Only used for modes </span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;                                            <span class="comment">// that use the GHASH function </span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;                                            <span class="comment">// (GCM). -[255:128] - This </span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;                                            <span class="comment">// register is used to store </span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;                                            <span class="comment">// intermediate values and is </span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;                                            <span class="comment">// initialized with 0s when loading </span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;                                            <span class="comment">// a new key. For CCM: -[255:0] - </span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;                                            <span class="comment">// This register is used to store </span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;                                            <span class="comment">// intermediate values. For </span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;                                            <span class="comment">// CBC-MAC: -[255:0] - ZEROES - </span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;                                            <span class="comment">// This register must remain 0. </span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a3b06c4ff01fe8faa4e299004c1a89a0f"> 1695</a></span>&#160;<span class="preprocessor">#define AES_AES_KEY3_3_AES_KEY3_S 0</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">// The following are defines for the bit fields in the AES_AES_IV_0 register.</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a757b3802a91f390766d845d0c40a0725"> 1701</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_0_AES_IV_M   0xFFFFFFFF  // AES_IV[31:0] Initialization </span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;                                            <span class="comment">// vector Used for regular non-ECB </span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;                                            <span class="comment">// modes (CBC/CTR): -[127:0] - </span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;                                            <span class="comment">// AES_IV - For regular AES </span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                                            <span class="comment">// operations (CBC and CTR) these </span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;                                            <span class="comment">// registers must be written with a </span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                                            <span class="comment">// new 128-bit IV. After an </span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;                                            <span class="comment">// contain the latest 128-bit </span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;                                            <span class="comment">// result IV, generated by the </span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;                                            <span class="comment">// EIP-120t. If CTR mode is </span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;                                            <span class="comment">// selected, this value is </span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;                                            <span class="comment">// incremented with 0x1: After </span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;                                            <span class="comment">// first use - When a new data </span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;                                            <span class="comment">// block is submitted to the engine </span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;                                            <span class="comment">// For GCM: -[127:0] - AES_IV - For </span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;                                            <span class="comment">// GCM operations, these registers </span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;                                            <span class="comment">// must be written with a new </span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;                                            <span class="comment">// 128-bit IV. After an operation, </span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;                                            <span class="comment">// these registers contain the </span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;                                            <span class="comment">// updated 128-bit result IV, </span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;                                            <span class="comment">// generated by the EIP-120t. Note </span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;                                            <span class="comment">// that bits [127:96] of the IV </span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;                                            <span class="comment">// represent the initial counter </span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;                                            <span class="comment">// value (which is 1 for GCM) and </span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;                                            <span class="comment">// must therefore be initialized to </span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;                                            <span class="comment">// 0x01000000. This value is </span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;                                            <span class="comment">// incremented with 0x1: After </span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;                                            <span class="comment">// first use - When a new data </span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;                                            <span class="comment">// block is submitted to the </span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;                                            <span class="comment">// engine. For CCM: -[127:0] - A0: </span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;                                            <span class="comment">// For CCM this field must be </span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;                                            <span class="comment">// written with value A0, this </span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;                                            <span class="comment">// value is the concatenation of: </span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;                                            <span class="comment">// A0-flags (5-bits of 0 and 3-bits </span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;                                            <span class="comment">// &#39;L&#39;), Nonce and counter value. </span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;                                            <span class="comment">// &#39;L&#39; must be a copy from the &#39;L&#39; </span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;                                            <span class="comment">// value of the AES_CTRL register. </span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;                                            <span class="comment">// This &#39;L&#39; indicates the width of </span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;                                            <span class="comment">// the Nonce and counter. The </span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                                            <span class="comment">// loaded counter must be </span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;                                            <span class="comment">// initialized to 0. The total </span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;                                            <span class="comment">// width of A0 is 128-bit. For </span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;                                            <span class="comment">// CBC-MAC: -[127:0] - Zeroes - For </span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;                                            <span class="comment">// CBC-MAC this register must be </span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;                                            <span class="comment">// written with 0s at the start of </span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;                                            <span class="comment">// each operation. After an </span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;                                            <span class="comment">// contain the 128-bit TAG output, </span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;                                            <span class="comment">// generated by the EIP-120t. </span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6d7e644668dc92efdc9e47d751eee5e7"> 1751</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_0_AES_IV_S   0</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">// The following are defines for the bit fields in the AES_AES_IV_1 register.</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6d8eddec7f374c8d18f74b3ef53f6491"> 1757</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_1_AES_IV_M   0xFFFFFFFF  // AES_IV[63:32] Initialization </span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;                                            <span class="comment">// vector Used for regular non-ECB </span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;                                            <span class="comment">// modes (CBC/CTR): -[127:0] - </span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;                                            <span class="comment">// AES_IV - For regular AES </span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;                                            <span class="comment">// operations (CBC and CTR) these </span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;                                            <span class="comment">// registers must be written with a </span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;                                            <span class="comment">// new 128-bit IV. After an </span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;                                            <span class="comment">// contain the latest 128-bit </span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;                                            <span class="comment">// result IV, generated by the </span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;                                            <span class="comment">// EIP-120t. If CTR mode is </span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;                                            <span class="comment">// selected, this value is </span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;                                            <span class="comment">// incremented with 0x1: After </span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;                                            <span class="comment">// first use - When a new data </span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;                                            <span class="comment">// block is submitted to the engine </span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;                                            <span class="comment">// For GCM: -[127:0] - AES_IV - For </span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;                                            <span class="comment">// GCM operations, these registers </span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;                                            <span class="comment">// must be written with a new </span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;                                            <span class="comment">// 128-bit IV. After an operation, </span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;                                            <span class="comment">// these registers contain the </span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;                                            <span class="comment">// updated 128-bit result IV, </span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;                                            <span class="comment">// generated by the EIP-120t. Note </span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;                                            <span class="comment">// that bits [127:96] of the IV </span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;                                            <span class="comment">// represent the initial counter </span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;                                            <span class="comment">// value (which is 1 for GCM) and </span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;                                            <span class="comment">// must therefore be initialized to </span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;                                            <span class="comment">// 0x01000000. This value is </span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;                                            <span class="comment">// incremented with 0x1: After </span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;                                            <span class="comment">// first use - When a new data </span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;                                            <span class="comment">// block is submitted to the </span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;                                            <span class="comment">// engine. For CCM: -[127:0] - A0: </span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;                                            <span class="comment">// For CCM this field must be </span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;                                            <span class="comment">// written with value A0, this </span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;                                            <span class="comment">// value is the concatenation of: </span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;                                            <span class="comment">// A0-flags (5-bits of 0 and 3-bits </span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;                                            <span class="comment">// &#39;L&#39;), Nonce and counter value. </span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;                                            <span class="comment">// &#39;L&#39; must be a copy from the &#39;L&#39; </span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;                                            <span class="comment">// value of the AES_CTRL register. </span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;                                            <span class="comment">// This &#39;L&#39; indicates the width of </span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;                                            <span class="comment">// the Nonce and counter. The </span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;                                            <span class="comment">// loaded counter must be </span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;                                            <span class="comment">// initialized to 0. The total </span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;                                            <span class="comment">// width of A0 is 128-bit. For </span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;                                            <span class="comment">// CBC-MAC: -[127:0] - Zeroes - For </span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;                                            <span class="comment">// CBC-MAC this register must be </span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;                                            <span class="comment">// written with 0s at the start of </span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;                                            <span class="comment">// each operation. After an </span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;                                            <span class="comment">// contain the 128-bit TAG output, </span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;                                            <span class="comment">// generated by the EIP-120t. </span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a95951c1acb2589848e215687dc396b92"> 1807</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_1_AES_IV_S   0</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">// The following are defines for the bit fields in the AES_AES_IV_2 register.</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4c18ede8ceb9f873b0785036c69a0167"> 1813</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_2_AES_IV_M   0xFFFFFFFF  // AES_IV[95:64] Initialization </span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;                                            <span class="comment">// vector Used for regular non-ECB </span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;                                            <span class="comment">// modes (CBC/CTR): -[127:0] - </span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;                                            <span class="comment">// AES_IV - For regular AES </span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;                                            <span class="comment">// operations (CBC and CTR) these </span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;                                            <span class="comment">// registers must be written with a </span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;                                            <span class="comment">// new 128-bit IV. After an </span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;                                            <span class="comment">// contain the latest 128-bit </span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;                                            <span class="comment">// result IV, generated by the </span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;                                            <span class="comment">// EIP-120t. If CTR mode is </span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;                                            <span class="comment">// selected, this value is </span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;                                            <span class="comment">// incremented with 0x1: After </span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;                                            <span class="comment">// first use - When a new data </span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;                                            <span class="comment">// block is submitted to the engine </span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;                                            <span class="comment">// For GCM: -[127:0] - AES_IV - For </span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;                                            <span class="comment">// GCM operations, these registers </span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;                                            <span class="comment">// must be written with a new </span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;                                            <span class="comment">// 128-bit IV. After an operation, </span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;                                            <span class="comment">// these registers contain the </span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;                                            <span class="comment">// updated 128-bit result IV, </span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;                                            <span class="comment">// generated by the EIP-120t. Note </span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;                                            <span class="comment">// that bits [127:96] of the IV </span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;                                            <span class="comment">// represent the initial counter </span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;                                            <span class="comment">// value (which is 1 for GCM) and </span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;                                            <span class="comment">// must therefore be initialized to </span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;                                            <span class="comment">// 0x01000000. This value is </span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;                                            <span class="comment">// incremented with 0x1: After </span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;                                            <span class="comment">// first use - When a new data </span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;                                            <span class="comment">// block is submitted to the </span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;                                            <span class="comment">// engine. For CCM: -[127:0] - A0: </span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;                                            <span class="comment">// For CCM this field must be </span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;                                            <span class="comment">// written with value A0, this </span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;                                            <span class="comment">// value is the concatenation of: </span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;                                            <span class="comment">// A0-flags (5-bits of 0 and 3-bits </span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;                                            <span class="comment">// &#39;L&#39;), Nonce and counter value. </span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;                                            <span class="comment">// &#39;L&#39; must be a copy from the &#39;L&#39; </span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;                                            <span class="comment">// value of the AES_CTRL register. </span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;                                            <span class="comment">// This &#39;L&#39; indicates the width of </span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;                                            <span class="comment">// the Nonce and counter. The </span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;                                            <span class="comment">// loaded counter must be </span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;                                            <span class="comment">// initialized to 0. The total </span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;                                            <span class="comment">// width of A0 is 128-bit. For </span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;                                            <span class="comment">// CBC-MAC: -[127:0] - Zeroes - For </span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;                                            <span class="comment">// CBC-MAC this register must be </span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;                                            <span class="comment">// written with 0s at the start of </span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;                                            <span class="comment">// each operation. After an </span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;                                            <span class="comment">// contain the 128-bit TAG output, </span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;                                            <span class="comment">// generated by the EIP-120t. </span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a965317d13e7ee2e9e140b3101ea54ec5"> 1863</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_2_AES_IV_S   0</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">// The following are defines for the bit fields in the AES_AES_IV_3 register.</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6d2f666d3f7e35201c53cb61cd48106a"> 1869</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_3_AES_IV_M   0xFFFFFFFF  // AES_IV[127:96] Initialization </span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;                                            <span class="comment">// vector Used for regular non-ECB </span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;                                            <span class="comment">// modes (CBC/CTR): -[127:0] - </span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;                                            <span class="comment">// AES_IV - For regular AES </span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;                                            <span class="comment">// operations (CBC and CTR) these </span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;                                            <span class="comment">// registers must be written with a </span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;                                            <span class="comment">// new 128-bit IV. After an </span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;                                            <span class="comment">// contain the latest 128-bit </span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;                                            <span class="comment">// result IV, generated by the </span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;                                            <span class="comment">// EIP-120t. If CTR mode is </span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;                                            <span class="comment">// selected, this value is </span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;                                            <span class="comment">// incremented with 0x1: After </span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;                                            <span class="comment">// first use - When a new data </span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;                                            <span class="comment">// block is submitted to the engine </span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;                                            <span class="comment">// For GCM: -[127:0] - AES_IV - For </span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;                                            <span class="comment">// GCM operations, these registers </span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;                                            <span class="comment">// must be written with a new </span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;                                            <span class="comment">// 128-bit IV. After an operation, </span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;                                            <span class="comment">// these registers contain the </span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;                                            <span class="comment">// updated 128-bit result IV, </span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;                                            <span class="comment">// generated by the EIP-120t. Note </span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;                                            <span class="comment">// that bits [127:96] of the IV </span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;                                            <span class="comment">// represent the initial counter </span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;                                            <span class="comment">// value (which is 1 for GCM) and </span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;                                            <span class="comment">// must therefore be initialized to </span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;                                            <span class="comment">// 0x01000000. This value is </span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;                                            <span class="comment">// incremented with 0x1: After </span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;                                            <span class="comment">// first use - When a new data </span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;                                            <span class="comment">// block is submitted to the </span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;                                            <span class="comment">// engine. For CCM: -[127:0] - A0: </span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;                                            <span class="comment">// For CCM this field must be </span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;                                            <span class="comment">// written with value A0, this </span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;                                            <span class="comment">// value is the concatenation of: </span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;                                            <span class="comment">// A0-flags (5-bits of 0 and 3-bits </span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;                                            <span class="comment">// &#39;L&#39;), Nonce and counter value. </span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;                                            <span class="comment">// &#39;L&#39; must be a copy from the &#39;L&#39; </span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;                                            <span class="comment">// value of the AES_CTRL register. </span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;                                            <span class="comment">// This &#39;L&#39; indicates the width of </span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;                                            <span class="comment">// the Nonce and counter. The </span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;                                            <span class="comment">// loaded counter must be </span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;                                            <span class="comment">// initialized to 0. The total </span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;                                            <span class="comment">// width of A0 is 128-bit. For </span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;                                            <span class="comment">// CBC-MAC: -[127:0] - Zeroes - For </span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;                                            <span class="comment">// CBC-MAC this register must be </span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;                                            <span class="comment">// written with 0s at the start of </span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;                                            <span class="comment">// each operation. After an </span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;                                            <span class="comment">// contain the 128-bit TAG output, </span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;                                            <span class="comment">// generated by the EIP-120t. </span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a476e97150032dce6d1967ddbdea59b93"> 1919</a></span>&#160;<span class="preprocessor">#define AES_AES_IV_3_AES_IV_S   0</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment">// The following are defines for the bit fields in the AES_AES_CTRL register.</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2e3185be944278120cc570e459d95ea5"> 1925</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_context_ready \</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">                                0x80000000  // If 1, this read-only status bit </span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;                                            <span class="comment">// indicates that the context data </span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;                                            <span class="comment">// registers can be overwritten and </span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;                                            <span class="comment">// the host is permitted to write </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;                                            <span class="comment">// the next context. </span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a779e7337d46b55bce96b447c2592c399"> 1932</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_context_ready_M \</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">                                0x80000000</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a696c64a4b24544398314335fb4eff738"> 1934</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_context_ready_S 31</span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7f26ccbb7dd99730353ef012e0a4bf67"> 1935</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_saved_context_ready \</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">                                0x40000000  // If 1, this status bit indicates </span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;                                            <span class="comment">// that an AES authentication TAG </span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;                                            <span class="comment">// and/or IV block(s) is/are </span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;                                            <span class="comment">// available for the host to </span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;                                            <span class="comment">// retrieve. This bit is only </span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;                                            <span class="comment">// asserted if the save_context bit </span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;                                            <span class="comment">// is set to 1. The bit is mutual </span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;                                            <span class="comment">// exclusive with the context_ready </span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;                                            <span class="comment">// bit. Writing one clears the bit </span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;                                            <span class="comment">// to 0, indicating the AES core </span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;                                            <span class="comment">// can start its next operation. </span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;                                            <span class="comment">// This bit is also cleared when </span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;                                            <span class="comment">// the 4th word of the output TAG </span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;                                            <span class="comment">// and/or IV is read. Note: All </span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;                                            <span class="comment">// other mode bit writes are </span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;                                            <span class="comment">// ignored when this mode bit is </span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;                                            <span class="comment">// written with 1. Note: This bit </span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;                                            <span class="comment">// is controlled automatically by </span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;                                            <span class="comment">// the EIP-120t for TAG read DMA </span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;                                            <span class="comment">// operations. </span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;</div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a41956a0576663a93bb7440afb1e4e79e"> 1957</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_saved_context_ready_M \</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">                                0x40000000</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a25f0e59e69546318ce89cdd7aadafcbe"> 1959</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_saved_context_ready_S 30</span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae32327a8b89c6788582305eba3c75ac6"> 1960</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_save_context \</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">                                0x20000000  // This bit indicates that an </span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;                                            <span class="comment">// authentication TAG or result IV </span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;                                            <span class="comment">// needs to be stored as a result </span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;                                            <span class="comment">// context. Typically this bit must </span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;                                            <span class="comment">// be set for authentication modes </span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;                                            <span class="comment">// returning a TAG (CBC-MAC, GCM </span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;                                            <span class="comment">// and CCM), or for basic </span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;                                            <span class="comment">// encryption modes that require </span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;                                            <span class="comment">// future continuation with the </span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;                                            <span class="comment">// current result IV. If this bit </span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;                                            <span class="comment">// is set, the engine retains its </span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;                                            <span class="comment">// full context until the TAG </span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;                                            <span class="comment">// and/or IV registers are read. </span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;                                            <span class="comment">// The TAG or IV must be read </span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;                                            <span class="comment">// before the AES engine can start </span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;                                            <span class="comment">// a new operation. </span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab585c8fe56fd070324e5f7e817f2c5eb"> 1978</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_save_context_M \</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">                                0x20000000</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a717e4802fdf30e23908ceeaf4353ea56"> 1980</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_save_context_S 29</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aa22f0480d60f7430c7f0f3a4eb4c5e14"> 1981</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CCM_M_M    0x01C00000  // Defines M, which indicates the </span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;                                            <span class="comment">// length of the authentication </span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;                                            <span class="comment">// field for CCM operations; the </span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;                                            <span class="comment">// authentication field length </span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;                                            <span class="comment">// equals two times (the value of </span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;                                            <span class="comment">// CCM-M plus one). Note: The </span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;                                            <span class="comment">// EIP-120t always returns a </span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;                                            <span class="comment">// 128-bit authentication field, of </span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;                                            <span class="comment">// which the M least significant </span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;                                            <span class="comment">// bytes are valid. All values are </span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;                                            <span class="comment">// supported. </span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a34735f5c1fb4544579404a83869f0dc5"> 1992</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CCM_M_S    22</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2b6d45fa95cc9133e9181084fe36c914"> 1993</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CCM_L_M    0x00380000  // Defines L, which indicates the </span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;                                            <span class="comment">// width of the length field for </span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;                                            <span class="comment">// CCM operations; the length field </span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;                                            <span class="comment">// in bytes equals the value of </span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;                                            <span class="comment">// CMM-L plus one. All values are </span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;                                            <span class="comment">// supported. </span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a499fd357657ddc0e0553ec59f911e94b"> 1999</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CCM_L_S    19</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7d69f113e0def52e376e3bba94c7d504"> 2000</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CCM        0x00040000  // If set to 1, AES-CCM is </span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;                                            <span class="comment">// selected AES-CCM is a combined </span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;                                            <span class="comment">// mode, using AES for </span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;                                            <span class="comment">// authentication and encryption. </span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;                                            <span class="comment">// Note: Selecting AES-CCM mode </span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;                                            <span class="comment">// requires writing of the AAD </span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;                                            <span class="comment">// length register after all other </span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;                                            <span class="comment">// registers. Note: The CTR mode </span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;                                            <span class="comment">// bit in this register must also </span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;                                            <span class="comment">// be set to 1 to enable AES-CTR; </span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;                                            <span class="comment">// selecting other AES modes than </span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;                                            <span class="comment">// CTR mode is invalid. </span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#accbe5270b714610bc18cf1c8499b42c4"> 2012</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CCM_M      0x00040000</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a676b00d7518bf4f42ffc369f6ffc17f0"> 2013</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CCM_S      18</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a341696d3886adab39213bcea19773842"> 2014</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_GCM_M      0x00030000  // Set these bits to 11 to select </span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;                                            <span class="comment">// AES-GCM mode. AES-GCM is a </span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;                                            <span class="comment">// combined mode, using the Galois </span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;                                            <span class="comment">// field multiplier GF(2 to the </span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;                                            <span class="comment">// power of 128) for authentication </span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;                                            <span class="comment">// and AES-CTR mode for encryption. </span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;                                            <span class="comment">// Note: The CTR mode bit in this </span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;                                            <span class="comment">// register must also be set to 1 </span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;                                            <span class="comment">// to enable AES-CTR Bit </span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;                                            <span class="comment">// combination description: 00 = No </span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;                                            <span class="comment">// GCM mode 01 = Reserved, do not </span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;                                            <span class="comment">// select 10 = Reserved, do not </span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;                                            <span class="comment">// select 11 = Autonomous GHASH </span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;                                            <span class="comment">// (both H- and Y0-encrypted </span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;                                            <span class="comment">// calculated internally) Note: The </span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;                                            <span class="comment">// EIP-120t-1 configuration only </span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;                                            <span class="comment">// supports mode 11 (autonomous </span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;                                            <span class="comment">// GHASH), other GCM modes are not </span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;                                            <span class="comment">// allowed. </span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a492b612d211f95452e69bf6611c690e3"> 2033</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_GCM_S      16</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a3ad46bf487253e4a923d569c08200f08"> 2034</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CBC_MAC    0x00008000  // Set to 1 to select AES-CBC MAC </span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;                                            <span class="comment">// mode. The direction bit must be </span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;                                            <span class="comment">// set to 1 for this mode. </span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;                                            <span class="comment">// Selecting this mode requires </span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;                                            <span class="comment">// writing the length register </span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;                                            <span class="comment">// after all other registers. </span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab22131e16e51b4807cca47f3f2937adf"> 2040</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CBC_MAC_M  0x00008000</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6c12f856cf9e7715115c0ca5957b2d58"> 2041</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CBC_MAC_S  15</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9baca3160c6049d10654ded8fb6310ec"> 2042</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_ctr_width_M \</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">                                0x00000180  // Specifies the counter width for </span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;                                            <span class="comment">// AES-CTR mode 00 = 32-bit counter </span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;                                            <span class="comment">// 01 = 64-bit counter 10 = 96-bit </span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;                                            <span class="comment">// counter 11 = 128-bit counter </span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad8395eb67d9f163a91c014203ab4578e"> 2048</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_ctr_width_S 7</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aeee648b13b3dac729eb8ae9e440e8944"> 2049</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CTR        0x00000040  // If set to 1, AES counter mode </span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;                                            <span class="comment">// (CTR) is selected. Note: This </span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;                                            <span class="comment">// bit must also be set for GCM and </span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;                                            <span class="comment">// CCM, when encryption/decryption </span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;                                            <span class="comment">// is required. </span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a60ecfa26733c3057c194910eadbdeaae"> 2054</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CTR_M      0x00000040</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aa1071ea6082926cd608eddb3b41a0998"> 2055</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CTR_S      6</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a350bf75e6a46a8d3900d51655c2a9652"> 2056</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CBC        0x00000020  // If set to 1, </span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;                                            <span class="comment">// cipher-block-chaining (CBC) mode </span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;                                            <span class="comment">// is selected. </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4e09552191c02a5f0c3a8fc8123beeca"> 2059</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CBC_M      0x00000020</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aa91aa459acd2337af079df908c4fba0e"> 2060</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_CBC_S      5</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a1ea2647441ad9122c96fed9f58ade153"> 2061</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_key_size_M 0x00000018  // This read-only field specifies </span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;                                            <span class="comment">// the key size. The key size is </span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;                                            <span class="comment">// automatically configured when a </span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;                                            <span class="comment">// new key is loaded through the </span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;                                            <span class="comment">// key store module. 00 = N/A - </span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;                                            <span class="comment">// Reserved 01 = 128-bit 10 = </span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;                                            <span class="comment">// 192-bit 11 = 256-bit </span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac29e86c3d1ae2da92dd27dfe7490e9b8"> 2068</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_key_size_S 3</span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a87e49bab82dd1af1c24e37498ee411a2"> 2069</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_direction  0x00000004  // If set to 1 an encrypt </span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;                                            <span class="comment">// operation is performed. If set </span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;                                            <span class="comment">// to 0 a decrypt operation is </span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;                                            <span class="comment">// performed. This bit must be </span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;                                            <span class="comment">// written with a 1 when CBC-MAC is </span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;                                            <span class="comment">// selected. </span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af23678a11d55a9b209cd6a43c0b50d25"> 2075</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_direction_M \</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">                                0x00000004</span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a1a7b08645a7f61b545c6818fc9549ae8"> 2077</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_direction_S 2</span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae1de86f31704cdc6970c9c98162073db"> 2078</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_input_ready \</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">                                0x00000002  // If 1, this status bit indicates </span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;                                            <span class="comment">// that the 16-byte AES input </span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;                                            <span class="comment">// buffer is empty. The host is </span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;                                            <span class="comment">// permitted to write the next </span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;                                            <span class="comment">// block of data. Writing 0 clears </span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;                                            <span class="comment">// the bit to 0 and indicates that </span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;                                            <span class="comment">// the AES core can use the </span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;                                            <span class="comment">// provided input data block. </span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;                                            <span class="comment">// Writing 1 to this bit is </span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;                                            <span class="comment">// ignored. Note: For DMA </span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;                                            <span class="comment">// operations, this bit is </span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;                                            <span class="comment">// automatically controlled by the </span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;                                            <span class="comment">// EIP-120t. After reset, this bit </span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;                                            <span class="comment">// is 0. After writing a context, </span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;                                            <span class="comment">// this bit becomes 1. </span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;</div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a80fd0f473268e32b0dc2068596e946ea"> 2095</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_input_ready_M \</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab937d64e07f0d9944c62405649097db6"> 2097</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_input_ready_S 1</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a60ed7c1fc96024b62db1fd3e9b2f310a"> 2098</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_output_ready \</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">                                0x00000001  // If 1, this status bit indicates </span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;                                            <span class="comment">// that an AES output block is </span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;                                            <span class="comment">// available to be retrieved by the </span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;                                            <span class="comment">// host. Writing 0 clears the bit </span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;                                            <span class="comment">// to 0 and indicates that output </span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;                                            <span class="comment">// data is read by the host. The </span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;                                            <span class="comment">// AES core can provide a next </span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;                                            <span class="comment">// output data block. Writing 1 to </span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;                                            <span class="comment">// this bit is ignored. Note: For </span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;                                            <span class="comment">// DMA operations, this bit is </span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;                                            <span class="comment">// automatically controlled by the </span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;                                            <span class="comment">// EIP-120t. </span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a58582f8ab3c4ec205bbe3cf85c900b6e"> 2112</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_output_ready_M \</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5e3c8783b39a53408c5f61d56d328730"> 2114</a></span>&#160;<span class="preprocessor">#define AES_AES_CTRL_output_ready_S 0</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment">// AES_AES_C_LENGTH_0 register.</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a95a229ca61a855d660922ab492d9ea15"> 2121</a></span>&#160;<span class="preprocessor">#define AES_AES_C_LENGTH_0_C_LENGTH_M \</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // C_LENGTH[31:0] Bits [60:0] of </span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;                                            <span class="comment">// the crypto length registers (LSW </span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;                                            <span class="comment">// and MSW) store the cryptographic </span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;                                            <span class="comment">// data length in bytes for all </span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;                                            <span class="comment">// modes. Once processing with this </span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;                                            <span class="comment">// context is started, this length </span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;                                            <span class="comment">// decrements to 0. Data lengths up </span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;                                            <span class="comment">// to (261: 1) bytes are allowed. </span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;                                            <span class="comment">// For GCM, any value up to 236 - </span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;                                            <span class="comment">// 32 bytes can be used. This is </span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;                                            <span class="comment">// because a 32-bit counter mode is </span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;                                            <span class="comment">// used; the maximum number of </span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;                                            <span class="comment">// 128-bit blocks is 232 - 2, </span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;                                            <span class="comment">// resulting in a maximum number of </span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;                                            <span class="comment">// bytes of 236 - 32. A write to </span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;                                            <span class="comment">// this register triggers the </span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;                                            <span class="comment">// engine to start using this </span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;                                            <span class="comment">// context. This is valid for all </span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;                                            <span class="comment">// modes except GCM and CCM. Note: </span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;                                            <span class="comment">// For the combined modes (GCM and </span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;                                            <span class="comment">// CCM), this length does not </span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;                                            <span class="comment">// include the authentication only </span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;                                            <span class="comment">// data; the authentication length </span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;                                            <span class="comment">// is specified in the </span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;                                            <span class="comment">// AES_AUTH_LENGTH register below. </span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;                                            <span class="comment">// All modes must have a length </span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;                                            <span class="comment">// greater than 0. For the combined </span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;                                            <span class="comment">// modes, it is allowed to have one </span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;                                            <span class="comment">// of the lengths equal to 0. For </span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;                                            <span class="comment">// the basic encryption modes (ECB, </span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;                                            <span class="comment">// CBC, and CTR) it is allowed to </span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;                                            <span class="comment">// program zero to the length </span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;                                            <span class="comment">// field; in that case the length </span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;                                            <span class="comment">// is assumed infinite. All data </span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;                                            <span class="comment">// must be byte (8-bit) aligned for </span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;                                            <span class="comment">// stream cipher modes; bit aligned </span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;                                            <span class="comment">// data streams are not supported </span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;                                            <span class="comment">// by the EIP-120t. For block </span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;                                            <span class="comment">// cipher modes, the data length </span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;                                            <span class="comment">// must be programmed in multiples </span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;                                            <span class="comment">// of the block cipher size, 16 </span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;                                            <span class="comment">// bytes. For a host read </span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;                                            <span class="comment">// return all-0s. </span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;</div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6911221ff656d10926c5a880c581566f"> 2167</a></span>&#160;<span class="preprocessor">#define AES_AES_C_LENGTH_0_C_LENGTH_S 0</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment">// AES_AES_C_LENGTH_1 register.</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab8a8c7fd6e80d123629f71dcd0d861df"> 2174</a></span>&#160;<span class="preprocessor">#define AES_AES_C_LENGTH_1_C_LENGTH_M \</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">                                0x1FFFFFFF  // C_LENGTH[60:32] Bits [60:0] of </span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;                                            <span class="comment">// the crypto length registers (LSW </span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;                                            <span class="comment">// and MSW) store the cryptographic </span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;                                            <span class="comment">// data length in bytes for all </span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;                                            <span class="comment">// modes. Once processing with this </span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;                                            <span class="comment">// context is started, this length </span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;                                            <span class="comment">// decrements to 0. Data lengths up </span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;                                            <span class="comment">// to (261: 1) bytes are allowed. </span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;                                            <span class="comment">// For GCM, any value up to 236 - </span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;                                            <span class="comment">// 32 bytes can be used. This is </span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;                                            <span class="comment">// because a 32-bit counter mode is </span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;                                            <span class="comment">// used; the maximum number of </span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;                                            <span class="comment">// 128-bit blocks is 232 - 2, </span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;                                            <span class="comment">// resulting in a maximum number of </span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;                                            <span class="comment">// bytes of 236 - 32. A write to </span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;                                            <span class="comment">// this register triggers the </span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;                                            <span class="comment">// engine to start using this </span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;                                            <span class="comment">// context. This is valid for all </span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;                                            <span class="comment">// modes except GCM and CCM. Note: </span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;                                            <span class="comment">// For the combined modes (GCM and </span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;                                            <span class="comment">// CCM), this length does not </span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;                                            <span class="comment">// include the authentication only </span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;                                            <span class="comment">// data; the authentication length </span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;                                            <span class="comment">// is specified in the </span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;                                            <span class="comment">// AES_AUTH_LENGTH register below. </span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;                                            <span class="comment">// All modes must have a length </span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;                                            <span class="comment">// greater than 0. For the combined </span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;                                            <span class="comment">// modes, it is allowed to have one </span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;                                            <span class="comment">// of the lengths equal to 0. For </span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;                                            <span class="comment">// the basic encryption modes (ECB, </span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;                                            <span class="comment">// CBC, and CTR) it is allowed to </span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;                                            <span class="comment">// program zero to the length </span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;                                            <span class="comment">// field; in that case the length </span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;                                            <span class="comment">// is assumed infinite. All data </span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;                                            <span class="comment">// must be byte (8-bit) aligned for </span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;                                            <span class="comment">// stream cipher modes; bit aligned </span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;                                            <span class="comment">// data streams are not supported </span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;                                            <span class="comment">// by the EIP-120t. For block </span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;                                            <span class="comment">// cipher modes, the data length </span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;                                            <span class="comment">// must be programmed in multiples </span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;                                            <span class="comment">// of the block cipher size, 16 </span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;                                            <span class="comment">// bytes. For a host read </span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;                                            <span class="comment">// return all-0s. </span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;</div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aaf33a686b420dcd435f758a376f6b3e4"> 2220</a></span>&#160;<span class="preprocessor">#define AES_AES_C_LENGTH_1_C_LENGTH_S 0</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="comment">// AES_AES_AUTH_LENGTH register.</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5ac8b984ab72bd5b3fd06ee41ac5ddd3"> 2227</a></span>&#160;<span class="preprocessor">#define AES_AES_AUTH_LENGTH_AUTH_LENGTH_M \</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // Bits [31:0] of the </span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;                                            <span class="comment">// authentication length register </span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;                                            <span class="comment">// store the authentication data </span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;                                            <span class="comment">// length in bytes for combined </span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;                                            <span class="comment">// modes only (GCM or CCM). </span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;                                            <span class="comment">// Supported AAD-lengths for CCM </span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;                                            <span class="comment">// are from 0 to (2^16 - 2^8) </span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;                                            <span class="comment">// bytes. For GCM any value up to </span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;                                            <span class="comment">// (2^32 - 1) bytes can be used. </span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;                                            <span class="comment">// Once processing with this </span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;                                            <span class="comment">// context is started, this length </span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;                                            <span class="comment">// decrements to 0. A write to this </span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;                                            <span class="comment">// register triggers the engine to </span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;                                            <span class="comment">// start using this context for GCM </span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;                                            <span class="comment">// and CCM. For a host read </span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;                                            <span class="comment">// return all-0s. </span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a17ec5c011a60d305240c81cb3d690fd1"> 2246</a></span>&#160;<span class="preprocessor">#define AES_AES_AUTH_LENGTH_AUTH_LENGTH_S 0</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">// AES_AES_DATA_IN_OUT_0 register.</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adfa0f13a89cb89ad532c11dd94e545b1"> 2253</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_0_AES_DATA_IN_OUT_M \</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES input data[31:0] / AES </span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;                                            <span class="comment">// output data[31:0] Data registers </span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;                                            <span class="comment">// for input/output block data </span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;                                            <span class="comment">// to/from the EIP-120t. For normal </span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;                                            <span class="comment">// operations, this register is not </span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;                                            <span class="comment">// used, since data input and </span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;                                            <span class="comment">// output is transferred from and </span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;                                            <span class="comment">// to the AES core via DMA. For a </span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;                                            <span class="comment">// host write operation, these </span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;                                            <span class="comment">// the 128-bit input block for the </span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;                                            <span class="comment">// next AES operation. Writing at a </span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;                                            <span class="comment">// word-aligned offset within this </span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;                                            <span class="comment">// address range stores the word (4 </span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;                                            <span class="comment">// bytes) of data into the </span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;                                            <span class="comment">// corresponding position of 4-word </span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;                                            <span class="comment">// deep (16 bytes = 128-bit AES </span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;                                            <span class="comment">// block) data input buffer. This </span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;                                            <span class="comment">// buffer is used for the next AES </span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;                                            <span class="comment">// operation. If the last data </span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;                                            <span class="comment">// block is not completely filled </span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;                                            <span class="comment">// with valid data (see notes </span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;                                            <span class="comment">// below), it is allowed to write </span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;                                            <span class="comment">// only the words with valid data. </span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;                                            <span class="comment">// Next AES operation is triggered </span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;                                            <span class="comment">// by writing to the input_ready </span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;                                            <span class="comment">// flag of the AES_CTRL register. </span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;                                            <span class="comment">// For a host read operation, these </span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;                                            <span class="comment">// registers contain the 128-bit </span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;                                            <span class="comment">// output block from the latest AES </span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;                                            <span class="comment">// operation. Reading from a </span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;                                            <span class="comment">// word-aligned offset within this </span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;                                            <span class="comment">// address range reads one word (4 </span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;                                            <span class="comment">// bytes) of data out the 4-word </span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;                                            <span class="comment">// deep (16 bytes = 128-bits AES </span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;                                            <span class="comment">// block) data output buffer. The </span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;                                            <span class="comment">// words (4 words, one full block) </span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;                                            <span class="comment">// should be read before the core </span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;                                            <span class="comment">// will move the next block to the </span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;                                            <span class="comment">// data output buffer. To empty the </span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;                                            <span class="comment">// data output buffer, the </span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;                                            <span class="comment">// output_ready flag of the </span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;                                            <span class="comment">// AES_CTRL register must be </span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;                                            <span class="comment">// written. For the modes with </span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;                                            <span class="comment">// authentication (CBC-MAC, GCM and </span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;                                            <span class="comment">// CCM), the invalid (message) </span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;                                            <span class="comment">// bytes/words can be written with </span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;                                            <span class="comment">// any data. Note: AES typically </span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;                                            <span class="comment">// operates on 128 bits block </span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;                                            <span class="comment">// multiple input data. The CTR, </span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;                                            <span class="comment">// GCM and CCM modes form an </span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;                                            <span class="comment">// exception. The last block of a </span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;                                            <span class="comment">// CTR-mode message may contain </span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;                                            <span class="comment">// less than 128 bits (refer to </span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;                                            <span class="comment">// [NIST 800-38A]). For GCM/CCM, </span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;                                            <span class="comment">// the last block of both AAD and </span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;                                            <span class="comment">// message data may contain less </span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;                                            <span class="comment">// than 128 bits (refer to [NIST </span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;                                            <span class="comment">// 800-38D]). The EIP-120t </span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;                                            <span class="comment">// automatically pads or masks </span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;                                            <span class="comment">// misaligned ending data blocks </span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;                                            <span class="comment">// with 0s for GCM, CCM and </span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;                                            <span class="comment">// CBC-MAC. For CTR mode, the </span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;                                            <span class="comment">// remaining data in an unaligned </span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;                                            <span class="comment">// data block is ignored. Note: The </span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;                                            <span class="comment">// AAD / authentication only data </span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;                                            <span class="comment">// is not copied to the output </span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;                                            <span class="comment">// buffer but only used for </span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;                                            <span class="comment">// authentication. </span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2af498b29ae2948d48b0732d6ab225ef"> 2324</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_0_AES_DATA_IN_OUT_S 0</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment">// AES_AES_DATA_IN_OUT_1 register.</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae142b687c1db2e6336e13c94a6abc687"> 2331</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_1_AES_DATA_IN_OUT_M \</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES input data[63:32] / AES </span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;                                            <span class="comment">// output data[63:32] Data </span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;                                            <span class="comment">// registers for input/output block </span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;                                            <span class="comment">// data to/from the EIP-120t. For </span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;                                            <span class="comment">// normal operations, this register </span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;                                            <span class="comment">// is not used, since data input </span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;                                            <span class="comment">// and output is transferred from </span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;                                            <span class="comment">// and to the AES core via DMA. For </span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;                                            <span class="comment">// a host write operation, these </span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;                                            <span class="comment">// the 128-bit input block for the </span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;                                            <span class="comment">// next AES operation. Writing at a </span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;                                            <span class="comment">// word-aligned offset within this </span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;                                            <span class="comment">// address range stores the word (4 </span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;                                            <span class="comment">// bytes) of data into the </span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;                                            <span class="comment">// corresponding position of 4-word </span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;                                            <span class="comment">// deep (16 bytes = 128-bit AES </span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;                                            <span class="comment">// block) data input buffer. This </span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;                                            <span class="comment">// buffer is used for the next AES </span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;                                            <span class="comment">// operation. If the last data </span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;                                            <span class="comment">// block is not completely filled </span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;                                            <span class="comment">// with valid data (see notes </span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;                                            <span class="comment">// below), it is allowed to write </span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;                                            <span class="comment">// only the words with valid data. </span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;                                            <span class="comment">// Next AES operation is triggered </span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;                                            <span class="comment">// by writing to the input_ready </span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;                                            <span class="comment">// flag of the AES_CTRL register. </span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;                                            <span class="comment">// For a host read operation, these </span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;                                            <span class="comment">// registers contain the 128-bit </span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;                                            <span class="comment">// output block from the latest AES </span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;                                            <span class="comment">// operation. Reading from a </span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;                                            <span class="comment">// word-aligned offset within this </span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;                                            <span class="comment">// address range reads one word (4 </span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;                                            <span class="comment">// bytes) of data out the 4-word </span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;                                            <span class="comment">// deep (16 bytes = 128-bits AES </span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;                                            <span class="comment">// block) data output buffer. The </span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;                                            <span class="comment">// words (4 words, one full block) </span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;                                            <span class="comment">// should be read before the core </span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;                                            <span class="comment">// will move the next block to the </span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;                                            <span class="comment">// data output buffer. To empty the </span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;                                            <span class="comment">// data output buffer, the </span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;                                            <span class="comment">// output_ready flag of the </span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;                                            <span class="comment">// AES_CTRL register must be </span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;                                            <span class="comment">// written. For the modes with </span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;                                            <span class="comment">// authentication (CBC-MAC, GCM and </span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;                                            <span class="comment">// CCM), the invalid (message) </span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;                                            <span class="comment">// bytes/words can be written with </span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;                                            <span class="comment">// any data. Note: AES typically </span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;                                            <span class="comment">// operates on 128 bits block </span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;                                            <span class="comment">// multiple input data. The CTR, </span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;                                            <span class="comment">// GCM and CCM modes form an </span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;                                            <span class="comment">// exception. The last block of a </span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;                                            <span class="comment">// CTR-mode message may contain </span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;                                            <span class="comment">// less than 128 bits (refer to </span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;                                            <span class="comment">// [NIST 800-38A]). For GCM/CCM, </span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;                                            <span class="comment">// the last block of both AAD and </span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;                                            <span class="comment">// message data may contain less </span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;                                            <span class="comment">// than 128 bits (refer to [NIST </span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;                                            <span class="comment">// 800-38D]). The EIP-120t </span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;                                            <span class="comment">// automatically pads or masks </span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;                                            <span class="comment">// misaligned ending data blocks </span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;                                            <span class="comment">// with 0s for GCM, CCM and </span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;                                            <span class="comment">// CBC-MAC. For CTR mode, the </span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;                                            <span class="comment">// remaining data in an unaligned </span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;                                            <span class="comment">// data block is ignored. Note: The </span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;                                            <span class="comment">// AAD / authentication only data </span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;                                            <span class="comment">// is not copied to the output </span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;                                            <span class="comment">// buffer but only used for </span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;                                            <span class="comment">// authentication. </span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9b49888b197ce2317776f01cd69c3941"> 2402</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_1_AES_DATA_IN_OUT_S 0</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">// AES_AES_DATA_IN_OUT_2 register.</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a8ac1c92d9f9afc238954d8dc134aa679"> 2409</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_2_AES_DATA_IN_OUT_M \</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES input data[95:64] / AES </span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;                                            <span class="comment">// output data[95:64] Data </span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;                                            <span class="comment">// registers for input/output block </span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;                                            <span class="comment">// data to/from the EIP-120t. For </span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;                                            <span class="comment">// normal operations, this register </span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;                                            <span class="comment">// is not used, since data input </span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;                                            <span class="comment">// and output is transferred from </span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;                                            <span class="comment">// and to the AES core via DMA. For </span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;                                            <span class="comment">// a host write operation, these </span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;                                            <span class="comment">// the 128-bit input block for the </span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;                                            <span class="comment">// next AES operation. Writing at a </span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;                                            <span class="comment">// word-aligned offset within this </span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;                                            <span class="comment">// address range stores the word (4 </span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;                                            <span class="comment">// bytes) of data into the </span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;                                            <span class="comment">// corresponding position of 4-word </span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;                                            <span class="comment">// deep (16 bytes = 128-bit AES </span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;                                            <span class="comment">// block) data input buffer. This </span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;                                            <span class="comment">// buffer is used for the next AES </span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;                                            <span class="comment">// operation. If the last data </span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;                                            <span class="comment">// block is not completely filled </span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;                                            <span class="comment">// with valid data (see notes </span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;                                            <span class="comment">// below), it is allowed to write </span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;                                            <span class="comment">// only the words with valid data. </span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;                                            <span class="comment">// Next AES operation is triggered </span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;                                            <span class="comment">// by writing to the input_ready </span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;                                            <span class="comment">// flag of the AES_CTRL register. </span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;                                            <span class="comment">// For a host read operation, these </span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;                                            <span class="comment">// registers contain the 128-bit </span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;                                            <span class="comment">// output block from the latest AES </span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;                                            <span class="comment">// operation. Reading from a </span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;                                            <span class="comment">// word-aligned offset within this </span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;                                            <span class="comment">// address range reads one word (4 </span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;                                            <span class="comment">// bytes) of data out the 4-word </span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;                                            <span class="comment">// deep (16 bytes = 128-bits AES </span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;                                            <span class="comment">// block) data output buffer. The </span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;                                            <span class="comment">// words (4 words, one full block) </span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;                                            <span class="comment">// should be read before the core </span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;                                            <span class="comment">// will move the next block to the </span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;                                            <span class="comment">// data output buffer. To empty the </span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;                                            <span class="comment">// data output buffer, the </span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;                                            <span class="comment">// output_ready flag of the </span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;                                            <span class="comment">// AES_CTRL register must be </span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;                                            <span class="comment">// written. For the modes with </span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;                                            <span class="comment">// authentication (CBC-MAC, GCM and </span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;                                            <span class="comment">// CCM), the invalid (message) </span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;                                            <span class="comment">// bytes/words can be written with </span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;                                            <span class="comment">// any data. Note: AES typically </span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;                                            <span class="comment">// operates on 128 bits block </span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;                                            <span class="comment">// multiple input data. The CTR, </span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;                                            <span class="comment">// GCM and CCM modes form an </span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;                                            <span class="comment">// exception. The last block of a </span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;                                            <span class="comment">// CTR-mode message may contain </span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;                                            <span class="comment">// less than 128 bits (refer to </span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;                                            <span class="comment">// [NIST 800-38A]). For GCM/CCM, </span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;                                            <span class="comment">// the last block of both AAD and </span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;                                            <span class="comment">// message data may contain less </span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;                                            <span class="comment">// than 128 bits (refer to [NIST </span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;                                            <span class="comment">// 800-38D]). The EIP-120t </span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;                                            <span class="comment">// automatically pads or masks </span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;                                            <span class="comment">// misaligned ending data blocks </span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;                                            <span class="comment">// with 0s for GCM, CCM and </span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;                                            <span class="comment">// CBC-MAC. For CTR mode, the </span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;                                            <span class="comment">// remaining data in an unaligned </span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;                                            <span class="comment">// data block is ignored. Note: The </span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;                                            <span class="comment">// AAD / authentication only data </span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;                                            <span class="comment">// is not copied to the output </span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;                                            <span class="comment">// buffer but only used for </span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;                                            <span class="comment">// authentication. </span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;</div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a3463c2bb96003c1eddeb243e8ff176b6"> 2480</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_2_AES_DATA_IN_OUT_S 0</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment">// AES_AES_DATA_IN_OUT_3 register.</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aed870d53ff32c5b9284923c6c11be253"> 2487</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_3_AES_DATA_IN_OUT_M \</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES input data[127:96] / AES </span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;                                            <span class="comment">// output data[127:96] Data </span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;                                            <span class="comment">// registers for input/output block </span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;                                            <span class="comment">// data to/from the EIP-120t. For </span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;                                            <span class="comment">// normal operations, this register </span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;                                            <span class="comment">// is not used, since data input </span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;                                            <span class="comment">// and output is transferred from </span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;                                            <span class="comment">// and to the AES core via DMA. For </span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;                                            <span class="comment">// a host write operation, these </span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;                                            <span class="comment">// the 128-bit input block for the </span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;                                            <span class="comment">// next AES operation. Writing at a </span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;                                            <span class="comment">// word-aligned offset within this </span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;                                            <span class="comment">// address range stores the word (4 </span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;                                            <span class="comment">// bytes) of data into the </span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;                                            <span class="comment">// corresponding position of 4-word </span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;                                            <span class="comment">// deep (16 bytes = 128-bit AES </span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;                                            <span class="comment">// block) data input buffer. This </span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;                                            <span class="comment">// buffer is used for the next AES </span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;                                            <span class="comment">// operation. If the last data </span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;                                            <span class="comment">// block is not completely filled </span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;                                            <span class="comment">// with valid data (see notes </span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;                                            <span class="comment">// below), it is allowed to write </span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;                                            <span class="comment">// only the words with valid data. </span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;                                            <span class="comment">// Next AES operation is triggered </span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;                                            <span class="comment">// by writing to the input_ready </span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;                                            <span class="comment">// flag of the AES_CTRL register. </span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;                                            <span class="comment">// For a host read operation, these </span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;                                            <span class="comment">// registers contain the 128-bit </span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;                                            <span class="comment">// output block from the latest AES </span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;                                            <span class="comment">// operation. Reading from a </span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;                                            <span class="comment">// word-aligned offset within this </span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;                                            <span class="comment">// address range reads one word (4 </span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;                                            <span class="comment">// bytes) of data out the 4-word </span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;                                            <span class="comment">// deep (16 bytes = 128-bits AES </span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;                                            <span class="comment">// block) data output buffer. The </span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;                                            <span class="comment">// words (4 words, one full block) </span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;                                            <span class="comment">// should be read before the core </span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;                                            <span class="comment">// will move the next block to the </span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;                                            <span class="comment">// data output buffer. To empty the </span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;                                            <span class="comment">// data output buffer, the </span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;                                            <span class="comment">// output_ready flag of the </span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;                                            <span class="comment">// AES_CTRL register must be </span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;                                            <span class="comment">// written. For the modes with </span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;                                            <span class="comment">// authentication (CBC-MAC, GCM and </span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;                                            <span class="comment">// CCM), the invalid (message) </span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;                                            <span class="comment">// bytes/words can be written with </span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;                                            <span class="comment">// any data. Note: AES typically </span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;                                            <span class="comment">// operates on 128 bits block </span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;                                            <span class="comment">// multiple input data. The CTR, </span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;                                            <span class="comment">// GCM and CCM modes form an </span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;                                            <span class="comment">// exception. The last block of a </span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;                                            <span class="comment">// CTR-mode message may contain </span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;                                            <span class="comment">// less than 128 bits (refer to </span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;                                            <span class="comment">// [NIST 800-38A]). For GCM/CCM, </span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;                                            <span class="comment">// the last block of both AAD and </span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;                                            <span class="comment">// message data may contain less </span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;                                            <span class="comment">// than 128 bits (refer to [NIST </span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;                                            <span class="comment">// 800-38D]). The EIP-120t </span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;                                            <span class="comment">// automatically pads or masks </span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;                                            <span class="comment">// misaligned ending data blocks </span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;                                            <span class="comment">// with 0s for GCM, CCM and </span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;                                            <span class="comment">// CBC-MAC. For CTR mode, the </span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;                                            <span class="comment">// remaining data in an unaligned </span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;                                            <span class="comment">// data block is ignored. Note: The </span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;                                            <span class="comment">// AAD / authentication only data </span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;                                            <span class="comment">// is not copied to the output </span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;                                            <span class="comment">// buffer but only used for </span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;                                            <span class="comment">// authentication. </span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;</div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a72f9bd178f399423a3ef634fdc176311"> 2558</a></span>&#160;<span class="preprocessor">#define AES_AES_DATA_IN_OUT_3_AES_DATA_IN_OUT_S 0</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">// AES_AES_TAG_OUT_0 register.</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2e0f3039ea648770b8bdbdb0ac98d263"> 2565</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_0_AES_TAG_M \</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES_TAG[31:0] Bits [31:0] of </span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;                                            <span class="comment">// the AES_TAG registers store the </span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;                                            <span class="comment">// authentication value for the </span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;                                            <span class="comment">// combined and authentication only </span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;                                            <span class="comment">// modes. For a host read </span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;                                            <span class="comment">// contain the last 128-bit TAG </span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;                                            <span class="comment">// output of the EIP-120t; the TAG </span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;                                            <span class="comment">// is available until the next </span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;                                            <span class="comment">// context is written. This </span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;                                            <span class="comment">// register will only contain valid </span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;                                            <span class="comment">// data if the TAG is available and </span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;                                            <span class="comment">// when the store_ready bit from </span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;                                            <span class="comment">// AES_CTRL register is set. During </span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;                                            <span class="comment">// processing or for </span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;                                            <span class="comment">// operations/modes that do not </span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;                                            <span class="comment">// return a TAG, reads from this </span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;                                            <span class="comment">// register return data from the IV </span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af8dbabd7e8710931a69d317615251fbe"> 2586</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_0_AES_TAG_S 0</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment">// AES_AES_TAG_OUT_1 register.</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aaa4dbdf5e932174c76a4ace57d28780b"> 2593</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_1_AES_TAG_M \</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES_TAG[63:32] For a host read </span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;                                            <span class="comment">// contain the last 128-bit TAG </span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;                                            <span class="comment">// output of the EIP-120t; the TAG </span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;                                            <span class="comment">// is available until the next </span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;                                            <span class="comment">// context is written. This </span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;                                            <span class="comment">// register contains valid data </span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;                                            <span class="comment">// only if the TAG is available and </span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;                                            <span class="comment">// when the store_ready bit from </span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;                                            <span class="comment">// AES_CTRL register is set. During </span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;                                            <span class="comment">// processing or for </span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;                                            <span class="comment">// operations/modes that do not </span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;                                            <span class="comment">// return a TAG, reads from this </span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;                                            <span class="comment">// register return data from the IV </span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;</div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a8773b1daf4ba473080f388b89908499a"> 2610</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_1_AES_TAG_S 0</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment">// AES_AES_TAG_OUT_2 register.</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7cbdc96e34b7c8461e63f52ce0785e20"> 2617</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_2_AES_TAG_M \</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES_TAG[95:64] For a host read </span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;                                            <span class="comment">// contain the last 128-bit TAG </span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;                                            <span class="comment">// output of the EIP-120t; the TAG </span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;                                            <span class="comment">// is available until the next </span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;                                            <span class="comment">// context is written. This </span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;                                            <span class="comment">// register contains valid data </span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;                                            <span class="comment">// only if the TAG is available and </span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;                                            <span class="comment">// when the store_ready bit from </span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;                                            <span class="comment">// AES_CTRL register is set. During </span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;                                            <span class="comment">// processing or for </span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;                                            <span class="comment">// operations/modes that do not </span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;                                            <span class="comment">// return a TAG, reads from this </span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;                                            <span class="comment">// register return data from the IV </span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;</div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a04da621a63a4b9f02f94be8ee77d1137"> 2634</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_2_AES_TAG_S 0</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment">// AES_AES_TAG_OUT_3 register.</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a03e4c515f18d803b4c8dc6cdcac377f5"> 2641</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_3_AES_TAG_M \</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // AES_TAG[127:96] For a host read </span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;                                            <span class="comment">// operation, these registers </span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;                                            <span class="comment">// contain the last 128-bit TAG </span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;                                            <span class="comment">// output of the EIP-120t; the TAG </span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;                                            <span class="comment">// is available until the next </span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;                                            <span class="comment">// context is written. This </span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;                                            <span class="comment">// register contains valid data </span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;                                            <span class="comment">// only if the TAG is available and </span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;                                            <span class="comment">// when the store_ready bit from </span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;                                            <span class="comment">// AES_CTRL register is set. During </span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;                                            <span class="comment">// processing or for </span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;                                            <span class="comment">// operations/modes that do not </span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;                                            <span class="comment">// return a TAG, reads from this </span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;                                            <span class="comment">// register return data from the IV </span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5bbeedc01e9e09e51a478fac2bfb92b8"> 2658</a></span>&#160;<span class="preprocessor">#define AES_AES_TAG_OUT_3_AES_TAG_S 0</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment">// AES_HASH_DATA_IN_0 register.</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aec3e8db5fe11f31116ce79913dbbddbd"> 2665</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_0_HASH_DATA_IN_M \</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[31:0] These </span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a396b0794c94a30de3609dd2821ce4437"> 2701</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_0_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">// AES_HASH_DATA_IN_1 register.</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adbc5db87d257c8a09c110d5f9142923e"> 2708</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_1_HASH_DATA_IN_M \</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[63:32] These </span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;</div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adfd785d9c81f51eccdbf60a4071a1589"> 2744</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_1_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment">// AES_HASH_DATA_IN_2 register.</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af9a14831eb621bfc69c41d9d95cbdffd"> 2751</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_2_HASH_DATA_IN_M \</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[95:64] These </span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;</div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a60e2bab61d00ad25a032e3214aa840ef"> 2787</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_2_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="comment">// AES_HASH_DATA_IN_3 register.</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#abe71b4b0e9d3821e15db61bca32ceb0a"> 2794</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_3_HASH_DATA_IN_M \</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[127:96] These </span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;</div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a01ac3e554853a8b5a1fa9f74c9ba48d9"> 2830</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_3_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment">// AES_HASH_DATA_IN_4 register.</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a17e77f64e0ad2abea1ae32e39ae57255"> 2837</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_4_HASH_DATA_IN_M \</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[159:128] These </span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;</div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a8e543120bc4a891640e49ce7e460b4d2"> 2873</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_4_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment">// AES_HASH_DATA_IN_5 register.</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9941006cfecad0051f150e95ad9ffd99"> 2880</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_5_HASH_DATA_IN_M \</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[191:160] These </span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;</div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac464bed5407db3127bdada15d143c9f6"> 2916</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_5_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">// AES_HASH_DATA_IN_6 register.</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a3faae6c58e95bf92f274cd9bc2eb0b8f"> 2923</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_6_HASH_DATA_IN_M \</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[223:192] These </span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;</div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af6e91e7d5fa2deb2c164bceba7bd406d"> 2959</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_6_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">// AES_HASH_DATA_IN_7 register.</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aced68fcc76cfc6863853f9f02d31502c"> 2966</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_7_HASH_DATA_IN_M \</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[255:224] These </span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#abe26d9586cfff08a02c1ae173a11490b"> 3002</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_7_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="comment">// AES_HASH_DATA_IN_8 register.</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a0f04f7b5fa81626c25a9cf72c547bbb2"> 3009</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_8_HASH_DATA_IN_M \</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[287:256] These </span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a8ae1595f3b0a90364251619badce406e"> 3045</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_8_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment">// AES_HASH_DATA_IN_9 register.</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aea70e7c74b6b97a5323b10b85c92770d"> 3052</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_9_HASH_DATA_IN_M \</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[319:288] These </span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;</div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aa948957b41188e4fcd95999715d49e66"> 3088</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_9_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment">// AES_HASH_DATA_IN_10 register.</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a48bd520ad97a8877c5b9789835b00a12"> 3095</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_10_HASH_DATA_IN_M \</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[351:320] These </span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;</div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a76ee3fca2c6452562b920aafa22bbde8"> 3131</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_10_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment">// AES_HASH_DATA_IN_11 register.</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac93d137660a71640a615b3aa73dc326c"> 3138</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_11_HASH_DATA_IN_M \</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[383:352] These </span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;</div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aa4b0c7e40caf252fb7a0df29ac49d2bb"> 3174</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_11_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">// AES_HASH_DATA_IN_12 register.</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7ac2cfa5330b551c39f5e10d8b730b47"> 3181</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_12_HASH_DATA_IN_M \</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[415:384] These </span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;</div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a92f6cf9bcef1ccb0426e68210fe67ac5"> 3217</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_12_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment">// AES_HASH_DATA_IN_13 register.</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9d9c97da4a78809c9a8f3357e66bac81"> 3224</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_13_HASH_DATA_IN_M \</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[447:416] These </span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af0d1b4fe28b139870c27f5dc02491b3c"> 3260</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_13_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">// AES_HASH_DATA_IN_14 register.</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab47138064ec28985939c3eefaf6e5d5b"> 3267</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_14_HASH_DATA_IN_M \</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[479:448] These </span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;</div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a171f391a65a51dc0afdabc400a7a94bd"> 3303</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_14_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="comment">// AES_HASH_DATA_IN_15 register.</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aed6b0890a9ef4c777193eab68882b935"> 3310</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_15_HASH_DATA_IN_M \</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DATA_IN[511:480] These </span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;                                            <span class="comment">// registers must be written with </span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;                                            <span class="comment">// the 512-bit input data. The data </span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;                                            <span class="comment">// lines are connected directly to </span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;                                            <span class="comment">// the data input of the hash </span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;                                            <span class="comment">// module and hence into the </span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;                                            <span class="comment">// engine&#39;s internal data buffer. </span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;                                            <span class="comment">// Writing to each of the registers </span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;                                            <span class="comment">// triggers a corresponding 32-bit </span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;                                            <span class="comment">// write enable to the internal </span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;                                            <span class="comment">// buffer. Note: The host may only </span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;                                            <span class="comment">// write the input data buffer when </span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;                                            <span class="comment">// the rfd_in bit of the </span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register is </span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;                                            <span class="comment">// high. If the rfd_in bit is 0, </span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;                                            <span class="comment">// the engine is busy with </span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;                                            <span class="comment">// processing. During processing, </span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;                                            <span class="comment">// it is not allowed to write new </span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;                                            <span class="comment">// input data. For message lengths </span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;                                            <span class="comment">// larger than 64 bytes, multiple </span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;                                            <span class="comment">// blocks of data are written to </span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;                                            <span class="comment">// this input buffer using a </span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;                                            <span class="comment">// handshake through flags of the </span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL register. All </span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;                                            <span class="comment">// blocks except the last are </span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;                                            <span class="comment">// required to be 512 bits in size. </span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;                                            <span class="comment">// If the last block is not 512 </span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;                                            <span class="comment">// bits long, only the least </span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;                                            <span class="comment">// significant bits of data must be </span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;                                            <span class="comment">// written, but they must be padded </span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;                                            <span class="comment">// with 0s to the next 32-bit </span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;                                            <span class="comment">// boundary. Host read operations </span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;                                            <span class="comment">// from these register addresses </span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;                                            <span class="comment">// return 0s. </span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;</div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a37cf3f1b87e35fa1c99d6a083b2c10cf"> 3346</a></span>&#160;<span class="preprocessor">#define AES_HASH_DATA_IN_15_HASH_DATA_IN_S 0</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="comment">// AES_HASH_IO_BUF_CTRL register.</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a3eaee33fad1acc763caf4aa4556d5e84"> 3353</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_PAD_DMA_MESSAGE \</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">                                0x00000080  // Note: This bit must only be </span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;                                            <span class="comment">// used when data is supplied </span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;                                            <span class="comment">// through the DMA. It should not </span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;                                            <span class="comment">// be used when data is supplied </span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;                                            <span class="comment">// through the slave interface. </span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;                                            <span class="comment">// This bit indicates whether the </span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;                                            <span class="comment">// hash engine has to pad the </span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;                                            <span class="comment">// message, received through the </span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;                                            <span class="comment">// DMA and finalize the hash. When </span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;                                            <span class="comment">// set to 1, the hash engine pads </span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;                                            <span class="comment">// the last block using the </span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;                                            <span class="comment">// programmed length. After </span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;                                            <span class="comment">// padding, the final hash result </span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;                                            <span class="comment">// is calculated. When set to 0, </span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;                                            <span class="comment">// the hash engine treats the last </span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;                                            <span class="comment">// written block as block-size </span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;                                            <span class="comment">// aligned and calculates the </span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;                                            <span class="comment">// intermediate digest. This bit is </span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;                                            <span class="comment">// automatically cleared when the </span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;                                            <span class="comment">// last DMA data block is arrived </span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;                                            <span class="comment">// in the hash engine. </span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a88abe897bfb7b5b264f82bce2eb421a6"> 3376</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_PAD_DMA_MESSAGE_M \</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">                                0x00000080</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a88345b7d413c31ed5c8e5874162897c9"> 3378</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_PAD_DMA_MESSAGE_S 7</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab4b02dfe0673ea083d73a992a2414e58"> 3379</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_GET_DIGEST \</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">                                0x00000040  // Note: The bit description below </span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;                                            <span class="comment">// is only applicable when data is </span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;                                            <span class="comment">// sent through the slave </span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;                                            <span class="comment">// interface. This bit must be set </span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;                                            <span class="comment">// to 0 when data is received </span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;                                            <span class="comment">// through the DMA. This bit </span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;                                            <span class="comment">// indicates whether the hash </span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;                                            <span class="comment">// engine should provide the hash </span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;                                            <span class="comment">// digest. When provided </span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;                                            <span class="comment">// simultaneously with data_in_av, </span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;                                            <span class="comment">// the hash digest is provided </span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;                                            <span class="comment">// after processing the data that </span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;                                            <span class="comment">// is currently in the HASH_DATA_IN </span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;                                            <span class="comment">// register. When provided without </span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;                                            <span class="comment">// data_in_av, the current internal </span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;                                            <span class="comment">// digest buffer value is copied to </span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;                                            <span class="comment">// the HASH_DIGEST_n registers. The </span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;                                            <span class="comment">// host must write a 1 to this bit </span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;                                            <span class="comment">// to make the intermediate hash </span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;                                            <span class="comment">// digest available. Writing 0 to </span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;                                            <span class="comment">// this bit has no effect. This bit </span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;                                            <span class="comment">// is automatically cleared (that </span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;                                            <span class="comment">// is, reads 0) when the hash </span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;                                            <span class="comment">// engine has processed the </span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;                                            <span class="comment">// contents of the HASH_DATA_IN </span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;                                            <span class="comment">// register. In the period between </span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;                                            <span class="comment">// this bit is set by the host and </span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;                                            <span class="comment">// the actual HASH_DATA_IN </span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;                                            <span class="comment">// processing, this bit reads 1. </span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;</div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a484f67af6cda639f4dbf6fbf4292c622"> 3410</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_GET_DIGEST_M \</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a24b1fb5db0fbaea730c21cb560215a10"> 3412</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_GET_DIGEST_S 6</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2587d90d67fff9cf9b996a165ebe45e4"> 3413</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_PAD_MESSAGE \</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">                                0x00000020  // Note: The bit description below </span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;                                            <span class="comment">// is only applicable when data is </span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;                                            <span class="comment">// sent through the slave </span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;                                            <span class="comment">// interface. This bit must be set </span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;                                            <span class="comment">// to 0 when data is received </span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;                                            <span class="comment">// through the DMA. This bit </span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;                                            <span class="comment">// indicates that the HASH_DATA_IN </span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;                                            <span class="comment">// registers hold the last data of </span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;                                            <span class="comment">// the message and hash padding </span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;                                            <span class="comment">// must be applied. The host must </span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;                                            <span class="comment">// write this bit to 1 in order to </span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;                                            <span class="comment">// indicate to the hash engine that </span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;                                            <span class="comment">// the HASH_DATA_IN register </span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;                                            <span class="comment">// currently holds the last data of </span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;                                            <span class="comment">// the message. When pad_message is </span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;                                            <span class="comment">// set to 1, the hash engine will </span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;                                            <span class="comment">// add padding bits to the data </span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;                                            <span class="comment">// currently in the HASH_DATA_IN </span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;                                            <span class="comment">// register. When the last message </span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;                                            <span class="comment">// block is smaller than 512 bits, </span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;                                            <span class="comment">// the pad_message bit must be set </span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;                                            <span class="comment">// to 1 together with the </span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;                                            <span class="comment">// data_in_av bit. When the last </span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;                                            <span class="comment">// message block is equal to 512 </span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;                                            <span class="comment">// bits, pad_message may be set </span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;                                            <span class="comment">// together with data_in_av. In </span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;                                            <span class="comment">// this case the pad_message bit </span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;                                            <span class="comment">// may also be set after the last </span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;                                            <span class="comment">// data block has been written to </span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;                                            <span class="comment">// the hash engine (so when the </span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;                                            <span class="comment">// rfd_in bit has become 1 again </span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;                                            <span class="comment">// after writing the last data </span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;                                            <span class="comment">// block). Writing 0 to this bit </span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;                                            <span class="comment">// has no effect. This bit is </span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;                                            <span class="comment">// automatically cleared (i.e. </span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;                                            <span class="comment">// reads 0) by the hash engine. </span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;                                            <span class="comment">// This bit reads 1 between the </span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;                                            <span class="comment">// time it was set by the host and </span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;                                            <span class="comment">// the hash engine interpreted its </span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;                                            <span class="comment">// value. </span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;</div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a10aeaf97cadbb4b2e04ea7f6963ef16c"> 3455</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_PAD_MESSAGE_M \</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a8ddf19d743598c2d4e17a8145166cff1"> 3457</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_PAD_MESSAGE_S 5</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac3d2769e40826ee31af38fa9e278eb73"> 3458</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_RFD_IN \</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">                                0x00000004  // Note: The bit description below </span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;                                            <span class="comment">// is only applicable when data is </span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;                                            <span class="comment">// sent through the slave </span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;                                            <span class="comment">// interface. This bit can be </span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;                                            <span class="comment">// ignored when data is received </span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;                                            <span class="comment">// through the DMA. Read-only </span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;                                            <span class="comment">// status of the input buffer of </span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;                                            <span class="comment">// the hash engine. When 1, the </span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;                                            <span class="comment">// input buffer of the hash engine </span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;                                            <span class="comment">// can accept new data; the </span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;                                            <span class="comment">// HASH_DATA_IN registers can </span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;                                            <span class="comment">// safely be populated with new </span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;                                            <span class="comment">// data. When 0, the input buffer </span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;                                            <span class="comment">// of the hash engine is processing </span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;                                            <span class="comment">// the data that is currently in </span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;                                            <span class="comment">// HASH_DATA_IN; writing new data </span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;                                            <span class="comment">// to these registers is not </span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;                                            <span class="comment">// allowed. </span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;</div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a219ac9c61907e28a15e2df9ce6c28c5e"> 3478</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_RFD_IN_M \</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">                                0x00000004</span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4392b1ac1df8c27eb7abb0f3e79cfa8d"> 3480</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_RFD_IN_S 2</span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a293a154d10c8a144d7944c1f25d85c2e"> 3481</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_DATA_IN_AV \</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">                                0x00000002  // Note: The bit description below </span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;                                            <span class="comment">// is only applicable when data is </span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;                                            <span class="comment">// sent through the slave </span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;                                            <span class="comment">// interface. This bit must be set </span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;                                            <span class="comment">// to 0 when data is received </span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;                                            <span class="comment">// through the DMA. This bit </span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;                                            <span class="comment">// indicates that the HASH_DATA_IN </span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;                                            <span class="comment">// registers contain new input data </span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;                                            <span class="comment">// for processing. The host must </span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;                                            <span class="comment">// write a 1 to this bit to start </span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;                                            <span class="comment">// processing the data in </span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;                                            <span class="comment">// HASH_DATA_IN; the hash engine </span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;                                            <span class="comment">// will process the new data as </span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;                                            <span class="comment">// soon as it is ready for it </span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;                                            <span class="comment">// (rfd_in bit is 1). Writing 0 to </span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;                                            <span class="comment">// this bit has no effect. This bit </span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;                                            <span class="comment">// is automatically cleared (i.e. </span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;                                            <span class="comment">// reads as 0) when the hash engine </span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;                                            <span class="comment">// starts processing the </span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;                                            <span class="comment">// HASH_DATA_IN contents. This bit </span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;                                            <span class="comment">// reads 1 between the time it was </span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;                                            <span class="comment">// set by the host and the hash </span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;                                            <span class="comment">// engine actually starts </span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;                                            <span class="comment">// processing the input data block. </span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;</div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#abca1d6f5acf3f5a0557ab5841a801639"> 3507</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_DATA_IN_AV_M \</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a32595a8e6b76e1e1743c315a89597f47"> 3509</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_DATA_IN_AV_S 1</span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad1243231083482929263ff3cd04dad92"> 3510</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_OUTPUT_FULL \</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">                                0x00000001  // Indicates that the output </span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;                                            <span class="comment">// buffer registers (HASH_DIGEST_n) </span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;                                            <span class="comment">// are available for reading by the </span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;                                            <span class="comment">// host. When this bit reads 0, the </span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;                                            <span class="comment">// output buffer registers are </span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;                                            <span class="comment">// released; the hash engine is </span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;                                            <span class="comment">// allowed to write new data to it. </span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;                                            <span class="comment">// In this case, the registers </span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;                                            <span class="comment">// should not be read by the host. </span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;                                            <span class="comment">// When this bit reads 1, the hash </span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;                                            <span class="comment">// engine has stored the result of </span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;                                            <span class="comment">// the latest hash operation in the </span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;                                            <span class="comment">// output buffer registers. As long </span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;                                            <span class="comment">// as this bit reads 1, the host </span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;                                            <span class="comment">// may read output buffer registers </span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;                                            <span class="comment">// and the hash engine is prevented </span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;                                            <span class="comment">// from writing new data to the </span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;                                            <span class="comment">// output buffer. After retrieving </span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;                                            <span class="comment">// the hash result data from the </span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;                                            <span class="comment">// output buffer, the host must </span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;                                            <span class="comment">// write a 1 to this bit to clear </span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;                                            <span class="comment">// it. This makes the digest output </span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;                                            <span class="comment">// buffer available for the hash </span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;                                            <span class="comment">// engine to store new hash </span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;                                            <span class="comment">// results. Writing 0 to this bit </span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;                                            <span class="comment">// has no effect. Note: If this bit </span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;                                            <span class="comment">// is asserted (1) no new operation </span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;                                            <span class="comment">// should be started before the </span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;                                            <span class="comment">// digest is retrieved from the </span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;                                            <span class="comment">// hash engine and this bit is </span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;                                            <span class="comment">// cleared (0). </span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;</div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aa6f0a31a731a51a105d7163aec51ff5f"> 3543</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_OUTPUT_FULL_M \</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad982d36c40d9aef64f4077f83c53cedb"> 3545</a></span>&#160;<span class="preprocessor">#define AES_HASH_IO_BUF_CTRL_OUTPUT_FULL_S 0</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="comment">// AES_HASH_MODE_IN register.</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#abbc7547a281a6d3b95360d6c423e00bc"> 3552</a></span>&#160;<span class="preprocessor">#define AES_HASH_MODE_IN_SHA256_MODE \</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">                                0x00000008  // The host must write this bit </span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;                                            <span class="comment">// with 1 before processing a hash </span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;                                            <span class="comment">// session. </span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;</div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a21c43cc58c7b555c72e6fb1ce086ec69"> 3557</a></span>&#160;<span class="preprocessor">#define AES_HASH_MODE_IN_SHA256_MODE_M \</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">                                0x00000008</span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac4de864cb7e14ce17ad4e4adc2ebe39d"> 3559</a></span>&#160;<span class="preprocessor">#define AES_HASH_MODE_IN_SHA256_MODE_S 3</span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a80b4c3735f8a7c2ebf1205b990199a9b"> 3560</a></span>&#160;<span class="preprocessor">#define AES_HASH_MODE_IN_NEW_HASH \</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">                                0x00000001  // When set to 1, it indicates </span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;                                            <span class="comment">// that the hash engine must start </span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;                                            <span class="comment">// processing a new hash session. </span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;                                            <span class="comment">// The HASH_DIGEST_n registers will </span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;                                            <span class="comment">// automatically be loaded with the </span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;                                            <span class="comment">// initial hash algorithm constants </span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;                                            <span class="comment">// of the selected hash algorithm. </span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;                                            <span class="comment">// When this bit is 0 while the </span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;                                            <span class="comment">// hash processing is started, the </span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;                                            <span class="comment">// initial hash algorithm constants </span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;                                            <span class="comment">// are not loaded in the </span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;                                            <span class="comment">// HASH_DIGEST_n registers. The </span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;                                            <span class="comment">// hash engine will start </span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;                                            <span class="comment">// processing with the digest that </span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;                                            <span class="comment">// is currently in its internal </span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;                                            <span class="comment">// HASH_DIGEST_n registers. This </span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;                                            <span class="comment">// bit is automatically cleared </span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;                                            <span class="comment">// when hash processing is started. </span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;</div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a87f0fb81986b661d554689ceb5bd57a3"> 3580</a></span>&#160;<span class="preprocessor">#define AES_HASH_MODE_IN_NEW_HASH_M \</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a375ea60319b6d41ec5a4486966fa50bc"> 3582</a></span>&#160;<span class="preprocessor">#define AES_HASH_MODE_IN_NEW_HASH_S 0</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment">// AES_HASH_LENGTH_IN_L register.</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a382884497eeca8a9e12e540d3b479b78"> 3589</a></span>&#160;<span class="preprocessor">#define AES_HASH_LENGTH_IN_L_LENGTH_IN_M \</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // LENGTH_IN[31:0] Message length </span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;                                            <span class="comment">// registers. The content of these </span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;                                            <span class="comment">// registers is used by the hash </span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;                                            <span class="comment">// engine during the message </span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;                                            <span class="comment">// padding phase of the hash </span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;                                            <span class="comment">// session. The data lines of this </span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;                                            <span class="comment">// registers are directly connected </span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;                                            <span class="comment">// to the interface of the hash </span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;                                            <span class="comment">// engine. For a write operation by </span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;                                            <span class="comment">// the host, these registers should </span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;                                            <span class="comment">// be written with the message </span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;                                            <span class="comment">// length in bits. Final hash </span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;                                            <span class="comment">// operations: The total input data </span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;                                            <span class="comment">// length must be programmed for </span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;                                            <span class="comment">// new hash operations that require </span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;                                            <span class="comment">// finalization (padding). The </span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;                                            <span class="comment">// input data must be provided </span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;                                            <span class="comment">// through the slave or DMA </span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;                                            <span class="comment">// interface. Continued hash </span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;                                            <span class="comment">// operations (finalized): For </span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;                                            <span class="comment">// continued hash operations that </span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;                                            <span class="comment">// require finalization, the total </span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;                                            <span class="comment">// message length must be </span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;                                            <span class="comment">// programmed, including the length </span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;                                            <span class="comment">// of previously hashed data that </span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;                                            <span class="comment">// corresponds to the written input </span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;                                            <span class="comment">// digest. Non-final hash </span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;                                            <span class="comment">// operations: For hash operations </span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;                                            <span class="comment">// that do not require finalization </span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;                                            <span class="comment">// (input data length is multiple </span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;                                            <span class="comment">// of 512-bits which is SHA-256 </span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;                                            <span class="comment">// data block size), the length </span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;                                            <span class="comment">// field does not need to be </span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;                                            <span class="comment">// programmed since not used by the </span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;                                            <span class="comment">// operation. If the message length </span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;                                            <span class="comment">// in bits is below (2^32-1), then </span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;                                            <span class="comment">// only HASH_LENGTH_IN_L needs to </span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;                                            <span class="comment">// be written. The hardware </span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;                                            <span class="comment">// automatically sets </span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;                                            <span class="comment">// HASH_LENGTH_IN_H to 0s in this </span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;                                            <span class="comment">// case. The host may write the </span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;                                            <span class="comment">// length register at any time </span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;                                            <span class="comment">// during the hash session when the </span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;                                            <span class="comment">// rfd_in bit of the </span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL is high. The </span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;                                            <span class="comment">// length register must be written </span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;                                            <span class="comment">// before the last data of the </span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;                                            <span class="comment">// active hash session is written </span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;                                            <span class="comment">// into the hash engine. host read </span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;                                            <span class="comment">// operations from these register </span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;                                            <span class="comment">// locations will return 0s. Note: </span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;                                            <span class="comment">// When getting data from DMA, this </span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;                                            <span class="comment">// register must be programmed </span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;                                            <span class="comment">// before DMA is programmed to </span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;                                            <span class="comment">// start. </span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;</div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#abfdbd72ce050761c187f352e7c7a7465"> 3646</a></span>&#160;<span class="preprocessor">#define AES_HASH_LENGTH_IN_L_LENGTH_IN_S 0</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="comment">// AES_HASH_LENGTH_IN_H register.</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae40cedb1181683207c0cf761b3577982"> 3653</a></span>&#160;<span class="preprocessor">#define AES_HASH_LENGTH_IN_H_LENGTH_IN_M \</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // LENGTH_IN[63:32] Message length </span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;                                            <span class="comment">// registers. The content of these </span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;                                            <span class="comment">// registers is used by the hash </span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;                                            <span class="comment">// engine during the message </span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;                                            <span class="comment">// padding phase of the hash </span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;                                            <span class="comment">// session. The data lines of this </span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;                                            <span class="comment">// registers are directly connected </span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;                                            <span class="comment">// to the interface of the hash </span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;                                            <span class="comment">// engine. For a write operation by </span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;                                            <span class="comment">// the host, these registers should </span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;                                            <span class="comment">// be written with the message </span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;                                            <span class="comment">// length in bits. Final hash </span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;                                            <span class="comment">// operations: The total input data </span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;                                            <span class="comment">// length must be programmed for </span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;                                            <span class="comment">// new hash operations that require </span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;                                            <span class="comment">// finalization (padding). The </span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;                                            <span class="comment">// input data must be provided </span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;                                            <span class="comment">// through the slave or DMA </span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;                                            <span class="comment">// interface. Continued hash </span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;                                            <span class="comment">// operations (finalized): For </span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;                                            <span class="comment">// continued hash operations that </span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;                                            <span class="comment">// require finalization, the total </span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;                                            <span class="comment">// message length must be </span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;                                            <span class="comment">// programmed, including the length </span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;                                            <span class="comment">// of previously hashed data that </span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;                                            <span class="comment">// corresponds to the written input </span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;                                            <span class="comment">// digest. Non-final hash </span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;                                            <span class="comment">// operations: For hash operations </span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;                                            <span class="comment">// that do not require finalization </span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;                                            <span class="comment">// (input data length is multiple </span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;                                            <span class="comment">// of 512-bits which is SHA-256 </span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;                                            <span class="comment">// data block size), the length </span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;                                            <span class="comment">// field does not need to be </span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;                                            <span class="comment">// programmed since not used by the </span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;                                            <span class="comment">// operation. If the message length </span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;                                            <span class="comment">// in bits is below (2^32-1), then </span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;                                            <span class="comment">// only HASH_LENGTH_IN_L needs to </span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;                                            <span class="comment">// be written. The hardware </span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;                                            <span class="comment">// automatically sets </span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;                                            <span class="comment">// HASH_LENGTH_IN_H to 0s in this </span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;                                            <span class="comment">// case. The host may write the </span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;                                            <span class="comment">// length register at any time </span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;                                            <span class="comment">// during the hash session when the </span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;                                            <span class="comment">// rfd_in bit of the </span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;                                            <span class="comment">// HASH_IO_BUF_CTRL is high. The </span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;                                            <span class="comment">// length register must be written </span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;                                            <span class="comment">// before the last data of the </span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;                                            <span class="comment">// active hash session is written </span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;                                            <span class="comment">// into the hash engine. host read </span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;                                            <span class="comment">// operations from these register </span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;                                            <span class="comment">// locations will return 0s. Note: </span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;                                            <span class="comment">// When getting data from DMA, this </span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;                                            <span class="comment">// register must be programmed </span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;                                            <span class="comment">// before DMA is programmed to </span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;                                            <span class="comment">// start. </span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;</div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7e2cd8b237dfd0e760ac34e1044aca69"> 3710</a></span>&#160;<span class="preprocessor">#define AES_HASH_LENGTH_IN_H_LENGTH_IN_S 0</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment">// AES_HASH_DIGEST_A register.</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4c674cfaf332f774111727809bd58d26"> 3717</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_A_HASH_DIGEST_M \</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DIGEST[31:0] Hash digest </span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;                                            <span class="comment">// registers Write operation: </span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;                                            <span class="comment">// Continued hash: These registers </span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;                                            <span class="comment">// should be written with the </span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;                                            <span class="comment">// context data, before the start </span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;                                            <span class="comment">// of a resumed hash session (the </span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;                                            <span class="comment">// new_hash bit in the HASH_MODE </span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;                                            <span class="comment">// register is 0 when starting a </span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;                                            <span class="comment">// hash session). New hash: When </span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;                                            <span class="comment">// initiating a new hash session </span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;                                            <span class="comment">// (the new_hash bit in the </span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;                                            <span class="comment">// HASH_MODE register is high), the </span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;                                            <span class="comment">// internal digest registers are </span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;                                            <span class="comment">// automatically set to the SHA-256 </span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;                                            <span class="comment">// algorithm constant and these </span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;                                            <span class="comment">// register should not be written. </span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;                                            <span class="comment">// Reading from these registers </span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;                                            <span class="comment">// provides the intermediate hash </span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;                                            <span class="comment">// result (non-final hash </span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;                                            <span class="comment">// operation) or the final hash </span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;                                            <span class="comment">// result (final hash operation) </span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;                                            <span class="comment">// after data processing. </span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;</div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5094532a1af1875d425cdffab3d30dc5"> 3741</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_A_HASH_DIGEST_S 0</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment">// AES_HASH_DIGEST_B register.</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a237fc20f1bd4b23eb0ea228d1719427b"> 3748</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_B_HASH_DIGEST_M \</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DIGEST[63:32] Hash digest </span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;                                            <span class="comment">// registers Write operation: </span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;                                            <span class="comment">// Continued hash: These registers </span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;                                            <span class="comment">// should be written with the </span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;                                            <span class="comment">// context data, before the start </span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;                                            <span class="comment">// of a resumed hash session (the </span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;                                            <span class="comment">// new_hash bit in the HASH_MODE </span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;                                            <span class="comment">// register is 0 when starting a </span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;                                            <span class="comment">// hash session). New hash: When </span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;                                            <span class="comment">// initiating a new hash session </span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;                                            <span class="comment">// (the new_hash bit in the </span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;                                            <span class="comment">// HASH_MODE register is high), the </span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;                                            <span class="comment">// internal digest registers are </span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;                                            <span class="comment">// automatically set to the SHA-256 </span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;                                            <span class="comment">// algorithm constant and these </span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;                                            <span class="comment">// register should not be written. </span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;                                            <span class="comment">// Reading from these registers </span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;                                            <span class="comment">// provides the intermediate hash </span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;                                            <span class="comment">// result (non-final hash </span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;                                            <span class="comment">// operation) or the final hash </span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;                                            <span class="comment">// result (final hash operation) </span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;                                            <span class="comment">// after data processing. </span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;</div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9cf9f69512aefc0337aae18a01735a65"> 3772</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_B_HASH_DIGEST_S 0</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="comment">// AES_HASH_DIGEST_C register.</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af8f4d673453fc0e765226b97dd9aa7c2"> 3779</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_C_HASH_DIGEST_M \</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DIGEST[95:64] Hash digest </span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;                                            <span class="comment">// registers Write operation: </span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;                                            <span class="comment">// Continued hash: These registers </span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;                                            <span class="comment">// should be written with the </span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;                                            <span class="comment">// context data, before the start </span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;                                            <span class="comment">// of a resumed hash session (the </span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;                                            <span class="comment">// new_hash bit in the HASH_MODE </span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;                                            <span class="comment">// register is 0 when starting a </span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;                                            <span class="comment">// hash session). New hash: When </span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;                                            <span class="comment">// initiating a new hash session </span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;                                            <span class="comment">// (the new_hash bit in the </span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;                                            <span class="comment">// HASH_MODE register is high), the </span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;                                            <span class="comment">// internal digest registers are </span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;                                            <span class="comment">// automatically set to the SHA-256 </span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;                                            <span class="comment">// algorithm constant and these </span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;                                            <span class="comment">// register should not be written. </span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;                                            <span class="comment">// Reading from these registers </span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;                                            <span class="comment">// provides the intermediate hash </span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;                                            <span class="comment">// result (non-final hash </span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;                                            <span class="comment">// operation) or the final hash </span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;                                            <span class="comment">// result (final hash operation) </span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;                                            <span class="comment">// after data processing. </span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;</div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a965520d5410aadf91cf6ee21b30c4256"> 3803</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_C_HASH_DIGEST_S 0</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment">// AES_HASH_DIGEST_D register.</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aff52d7226e24aa398a1f2a9be111c55e"> 3810</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_D_HASH_DIGEST_M \</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DIGEST[127:96] Hash digest </span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;                                            <span class="comment">// registers Write operation: </span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;                                            <span class="comment">// Continued hash: These registers </span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;                                            <span class="comment">// should be written with the </span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;                                            <span class="comment">// context data, before the start </span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;                                            <span class="comment">// of a resumed hash session (the </span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;                                            <span class="comment">// new_hash bit in the HASH_MODE </span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;                                            <span class="comment">// register is 0 when starting a </span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;                                            <span class="comment">// hash session). New hash: When </span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;                                            <span class="comment">// initiating a new hash session </span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;                                            <span class="comment">// (the new_hash bit in the </span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;                                            <span class="comment">// HASH_MODE register is high), the </span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;                                            <span class="comment">// internal digest registers are </span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;                                            <span class="comment">// automatically set to the SHA-256 </span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;                                            <span class="comment">// algorithm constant and these </span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;                                            <span class="comment">// register should not be written. </span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;                                            <span class="comment">// Reading from these registers </span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;                                            <span class="comment">// provides the intermediate hash </span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;                                            <span class="comment">// result (non-final hash </span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;                                            <span class="comment">// operation) or the final hash </span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;                                            <span class="comment">// result (final hash operation) </span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;                                            <span class="comment">// after data processing. </span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;</div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5e7bedcc83a1572ab480274b7a47b43b"> 3834</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_D_HASH_DIGEST_S 0</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="comment">// AES_HASH_DIGEST_E register.</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac5f052d5b475f672f79a979147ef6098"> 3841</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_E_HASH_DIGEST_M \</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DIGEST[159:128] Hash </span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;                                            <span class="comment">// digest registers Write </span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;                                            <span class="comment">// operation: Continued hash: These </span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;                                            <span class="comment">// registers should be written with </span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;                                            <span class="comment">// the context data, before the </span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;                                            <span class="comment">// start of a resumed hash session </span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;                                            <span class="comment">// (the new_hash bit in the </span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;                                            <span class="comment">// HASH_MODE register is 0 when </span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;                                            <span class="comment">// starting a hash session). New </span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;                                            <span class="comment">// hash: When initiating a new hash </span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;                                            <span class="comment">// session (the new_hash bit in the </span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;                                            <span class="comment">// HASH_MODE register is high), the </span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;                                            <span class="comment">// internal digest registers are </span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;                                            <span class="comment">// automatically set to the SHA-256 </span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;                                            <span class="comment">// algorithm constant and these </span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;                                            <span class="comment">// register should not be written. </span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;                                            <span class="comment">// Reading from these registers </span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;                                            <span class="comment">// provides the intermediate hash </span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;                                            <span class="comment">// result (non-final hash </span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;                                            <span class="comment">// operation) or the final hash </span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;                                            <span class="comment">// result (final hash operation) </span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;                                            <span class="comment">// after data processing. </span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;</div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a092ac5bdf9d2ffcc9bb2e94c1ba7e8b5"> 3865</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_E_HASH_DIGEST_S 0</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment">// AES_HASH_DIGEST_F register.</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#afd6e4009e33f0a124a96e1c9ef48f791"> 3872</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_F_HASH_DIGEST_M \</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DIGEST[191:160] Hash </span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;                                            <span class="comment">// digest registers Write </span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;                                            <span class="comment">// operation: Continued hash: These </span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;                                            <span class="comment">// registers should be written with </span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;                                            <span class="comment">// the context data, before the </span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;                                            <span class="comment">// start of a resumed hash session </span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;                                            <span class="comment">// (the new_hash bit in the </span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;                                            <span class="comment">// HASH_MODE register is 0 when </span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;                                            <span class="comment">// starting a hash session). New </span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;                                            <span class="comment">// hash: When initiating a new hash </span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;                                            <span class="comment">// session (the new_hash bit in the </span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;                                            <span class="comment">// HASH_MODE register is high), the </span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;                                            <span class="comment">// internal digest registers are </span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;                                            <span class="comment">// automatically set to the SHA-256 </span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;                                            <span class="comment">// algorithm constant and these </span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;                                            <span class="comment">// register should not be written. </span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;                                            <span class="comment">// Reading from these registers </span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;                                            <span class="comment">// provides the intermediate hash </span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;                                            <span class="comment">// result (non-final hash </span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;                                            <span class="comment">// operation) or the final hash </span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;                                            <span class="comment">// result (final hash operation) </span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;                                            <span class="comment">// after data processing. </span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;</div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad76b8d74bc8969fc64d22efd9632b145"> 3896</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_F_HASH_DIGEST_S 0</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="comment">// AES_HASH_DIGEST_G register.</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4082e519f886b6747540cd60c240dca7"> 3903</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_G_HASH_DIGEST_M \</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DIGEST[223:192] Hash </span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;                                            <span class="comment">// digest registers Write </span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;                                            <span class="comment">// operation: Continued hash: These </span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;                                            <span class="comment">// registers should be written with </span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;                                            <span class="comment">// the context data, before the </span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;                                            <span class="comment">// start of a resumed hash session </span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;                                            <span class="comment">// (the new_hash bit in the </span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;                                            <span class="comment">// HASH_MODE register is 0 when </span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;                                            <span class="comment">// starting a hash session). New </span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;                                            <span class="comment">// hash: When initiating a new hash </span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;                                            <span class="comment">// session (the new_hash bit in the </span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;                                            <span class="comment">// HASH_MODE register is high), the </span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;                                            <span class="comment">// internal digest registers are </span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;                                            <span class="comment">// automatically set to the SHA-256 </span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;                                            <span class="comment">// algorithm constant and these </span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;                                            <span class="comment">// register should not be written. </span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;                                            <span class="comment">// Reading from these registers </span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;                                            <span class="comment">// provides the intermediate hash </span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;                                            <span class="comment">// result (non-final hash </span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;                                            <span class="comment">// operation) or the final hash </span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;                                            <span class="comment">// result (final hash operation) </span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;                                            <span class="comment">// after data processing. </span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;</div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a62210328a86d3695973c354e2ca8215a"> 3927</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_G_HASH_DIGEST_S 0</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="comment">// AES_HASH_DIGEST_H register.</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2822480b0359b41f92b68738bfe0171c"> 3934</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_H_HASH_DIGEST_M \</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // HASH_DIGEST[255:224] Hash </span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;                                            <span class="comment">// digest registers Write </span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;                                            <span class="comment">// operation: Continued hash: These </span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;                                            <span class="comment">// registers should be written with </span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;                                            <span class="comment">// the context data, before the </span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;                                            <span class="comment">// start of a resumed hash session </span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;                                            <span class="comment">// (the new_hash bit in the </span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;                                            <span class="comment">// HASH_MODE register is 0 when </span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;                                            <span class="comment">// starting a hash session). New </span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;                                            <span class="comment">// hash: When initiating a new hash </span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;                                            <span class="comment">// session (the new_hash bit in the </span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;                                            <span class="comment">// HASH_MODE register is high), the </span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;                                            <span class="comment">// internal digest registers are </span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;                                            <span class="comment">// automatically set to the SHA-256 </span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;                                            <span class="comment">// algorithm constant and these </span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;                                            <span class="comment">// register should not be written. </span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;                                            <span class="comment">// Reading from these registers </span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;                                            <span class="comment">// provides the intermediate hash </span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;                                            <span class="comment">// result (non-final hash </span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;                                            <span class="comment">// operation) or the final hash </span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;                                            <span class="comment">// result (final hash operation) </span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;                                            <span class="comment">// after data processing. </span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;</div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9c0a1fe4c25d2e7e4a1192c7a38dd9f0"> 3958</a></span>&#160;<span class="preprocessor">#define AES_HASH_DIGEST_H_HASH_DIGEST_S 0</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="comment">// AES_CTRL_ALG_SEL register.</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6941ffad893919897ed5e11bcc1132bb"> 3965</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_TAG    0x80000000  // If this bit is cleared to 0, </span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;                                            <span class="comment">// the DMA operation involves only </span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;                                            <span class="comment">// data. If this bit is set, the </span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;                                            <span class="comment">// DMA operation includes a TAG </span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;                                            <span class="comment">// (Authentication Result / </span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;                                            <span class="comment">// Digest). For SHA-256 operation, </span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;                                            <span class="comment">// a DMA must be set up for both </span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;                                            <span class="comment">// input data and TAG. For any </span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;                                            <span class="comment">// other selected module, setting </span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;                                            <span class="comment">// this bit only allows a DMA that </span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;                                            <span class="comment">// reads the TAG. No data allowed </span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;                                            <span class="comment">// to be transferred to or from the </span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;                                            <span class="comment">// selected module via the DMA. </span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a85c61010d7c1441df3e5877bfa4da431"> 3978</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_TAG_M  0x80000000</span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2f2e905de18439b0881ea4d18b91641c"> 3979</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_TAG_S  31</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5bdb70f2abc594055b0f7912d4a24513"> 3980</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_HASH   0x00000004  // If set to one, selects the hash </span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;                                            <span class="comment">// engine as destination for the </span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;                                            <span class="comment">// DMA The maximum transfer size to </span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;                                            <span class="comment">// DMA engine is set to 64 bytes </span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;                                            <span class="comment">// for reading and 32 bytes for </span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;                                            <span class="comment">// writing (the latter is only </span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;                                            <span class="comment">// applicable if the hash result is </span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;                                            <span class="comment">// written out through the DMA). </span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#accaec2577e77837d452d9e7177bd6026"> 3988</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_HASH_M 0x00000004</span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a1fb695bfc8a834a24382c47b9305c7f0"> 3989</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_HASH_S 2</span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aed41d3ae80c4b70ee81a133b057b9583"> 3990</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_AES    0x00000002  // If set to one, selects the AES </span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;                                            <span class="comment">// engine as source/destination for </span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;                                            <span class="comment">// the DMA The read and write </span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;                                            <span class="comment">// maximum transfer size to the DMA </span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;                                            <span class="comment">// engine is set to 16 bytes. </span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a94ede6835f9088d8172f8f9042ed41bf"> 3995</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_AES_M  0x00000002</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a3169e36f567c488545c822e7855e54ee"> 3996</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_AES_S  1</span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#acd0e3ef5c8f8f8568cb5e8f4528a76cb"> 3997</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_KEYSTORE \</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">                                0x00000001  // If set to one, selects the Key </span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;                                            <span class="comment">// Store as destination for the DMA </span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;                                            <span class="comment">// The maximum transfer size to DMA </span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;                                            <span class="comment">// engine is set to 32 bytes </span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;                                            <span class="comment">// (however transfers of 16, 24 and </span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;                                            <span class="comment">// 32 bytes are allowed) </span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;</div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a1a4dd6c55c8fd8d5d511a5a5fd36ec54"> 4005</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_KEYSTORE_M \</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a639be3ee541ae122dbf3d12c33143534"> 4007</a></span>&#160;<span class="preprocessor">#define AES_CTRL_ALG_SEL_KEYSTORE_S 0</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">// AES_CTRL_PROT_EN register.</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6f7db497c56230c19aa1cc069a0bcad7"> 4014</a></span>&#160;<span class="preprocessor">#define AES_CTRL_PROT_EN_PROT_EN \</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">                                0x00000001  // If this bit is cleared to 0, </span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;                                            <span class="comment">// m_h_prot[1] on the AHB mater </span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;                                            <span class="comment">// interface always remains 0. If </span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;                                            <span class="comment">// this bit is set to one, the </span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;                                            <span class="comment">// m_h_prot[1] signal on the master </span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;                                            <span class="comment">// AHB bus is asserted to 1 if an </span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;                                            <span class="comment">// AHB read operation is performed, </span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;                                            <span class="comment">// using DMA, with the key store </span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;                                            <span class="comment">// module as destination. </span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;</div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4027b22385ef53f80337e9765eb9e199"> 4025</a></span>&#160;<span class="preprocessor">#define AES_CTRL_PROT_EN_PROT_EN_M \</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a239c3dc22f55cd224825508d4b64c900"> 4027</a></span>&#160;<span class="preprocessor">#define AES_CTRL_PROT_EN_PROT_EN_S 0</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="comment">// AES_CTRL_SW_RESET register.</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a59424437f1a16ba3e40bcd85cfdd1a11"> 4034</a></span>&#160;<span class="preprocessor">#define AES_CTRL_SW_RESET_SW_RESET \</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">                                0x00000001  // If this bit is set to 1, the </span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;                                            <span class="comment">// following modules are reset: - </span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;                                            <span class="comment">// Master control internal state is </span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;                                            <span class="comment">// reset. That includes interrupt, </span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;                                            <span class="comment">// error status register, and </span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;                                            <span class="comment">// result available interrupt </span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;                                            <span class="comment">// generation FSM. - Key store </span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;                                            <span class="comment">// module state is reset. That </span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;                                            <span class="comment">// includes clearing the written </span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;                                            <span class="comment">// area flags; therefore, the keys </span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;                                            <span class="comment">// must be reloaded to the key </span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;                                            <span class="comment">// store module. Writing 0 has no </span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;                                            <span class="comment">// effect. The bit is self cleared </span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;                                            <span class="comment">// after executing the reset. </span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;</div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6d733a2071838f1b96f72724824c9df9"> 4050</a></span>&#160;<span class="preprocessor">#define AES_CTRL_SW_RESET_SW_RESET_M \</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac4af88a474b57c5baea933d66bd00ca2"> 4052</a></span>&#160;<span class="preprocessor">#define AES_CTRL_SW_RESET_SW_RESET_S 0</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="comment">// AES_CTRL_INT_CFG register.</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2df0265522c3692727895b48819de3db"> 4059</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CFG_LEVEL  0x00000001  // If this bit is 0, the interrupt </span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;                                            <span class="comment">// output is a pulse. If this bit </span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;                                            <span class="comment">// is set to 1, the interrupt is a </span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;                                            <span class="comment">// level interrupt that must be </span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;                                            <span class="comment">// cleared by writing the interrupt </span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;                                            <span class="comment">// clear register. This bit is </span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;                                            <span class="comment">// applicable for both interrupt </span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;                                            <span class="comment">// output signals. </span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a372deeb9cca649dfdbaa4189a41ae94c"> 4067</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CFG_LEVEL_M \</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab316e45c5d14552a6770fb7f866bf59c"> 4069</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CFG_LEVEL_S 0</span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="comment">// AES_CTRL_INT_EN register.</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a3f47edb711c7ff5c083bbad2357bf590"> 4076</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_EN_DMA_IN_DONE \</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">                                0x00000002  // If this bit is set to 0, the </span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;                                            <span class="comment">// DMA input done (irq_dma_in_done) </span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;                                            <span class="comment">// interrupt output is disabled and </span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;                                            <span class="comment">// remains 0. If this bit is set to </span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;                                            <span class="comment">// 1, the DMA input done interrupt </span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;                                            <span class="comment">// output is enabled. </span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;</div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a6780b7272125a590c7d31e193879c064"> 4084</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_EN_DMA_IN_DONE_M \</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae3a6bc38f9cf9b033946c7863e2ac9fa"> 4086</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_EN_DMA_IN_DONE_S 1</span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9e65f6b946f7fc2c8038f8858a1839db"> 4087</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_EN_RESULT_AV \</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">                                0x00000001  // If this bit is set to 0, the </span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;                                            <span class="comment">// result available (irq_result_av) </span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;                                            <span class="comment">// interrupt output is disabled and </span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;                                            <span class="comment">// remains 0. If this bit is set to </span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;                                            <span class="comment">// 1, the result available </span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;                                            <span class="comment">// interrupt output is enabled. </span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;</div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a7fb9425c251e9e4597f5023fefbfcf52"> 4095</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_EN_RESULT_AV_M \</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a75bf2e5f5f8cc056e0c7e2f23c5e692f"> 4097</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_EN_RESULT_AV_S 0</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="comment">// AES_CTRL_INT_CLR register.</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a1222edbe53174cbafb1cb6281203e7d6"> 4104</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_DMA_BUS_ERR \</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">                                0x80000000  // If 1 is written to this bit, </span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;                                            <span class="comment">// the DMA bus error status is </span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;                                            <span class="comment">// cleared. Writing 0 has no </span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;                                            <span class="comment">// effect. </span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;</div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a0f92331f9a9f692d30674b50db5d5320"> 4110</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_DMA_BUS_ERR_M \</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">                                0x80000000</span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adff0f496019830286b11e84ffff50a36"> 4112</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_DMA_BUS_ERR_S 31</span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae15c3adb18bdf450ed16a0c98435792c"> 4113</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_KEY_ST_WR_ERR \</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">                                0x40000000  // If 1 is written to this bit, </span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;                                            <span class="comment">// the key store write error status </span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;                                            <span class="comment">// is cleared. Writing 0 has no </span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;                                            <span class="comment">// effect. </span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;</div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a55d6c6cbe6facd8f089322a1f03830bd"> 4119</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_KEY_ST_WR_ERR_M \</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">                                0x40000000</span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a430ef8fdd6ea7aa1ecdeeb33b3dec933"> 4121</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_KEY_ST_WR_ERR_S 30</span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af5407bec68f1697eb36166a36e244c42"> 4122</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_KEY_ST_RD_ERR \</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">                                0x20000000  // If 1 is written to this bit, </span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;                                            <span class="comment">// the key store read error status </span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;                                            <span class="comment">// is cleared. Writing 0 has no </span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;                                            <span class="comment">// effect. </span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;</div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a68ee13fa1e2c22bd8a0f2b3562a93517"> 4128</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_KEY_ST_RD_ERR_M \</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">                                0x20000000</span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad39347b244a6e0d0c75c294baeb77658"> 4130</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_KEY_ST_RD_ERR_S 29</span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a97ee948fa531c9f0eb19daac308462a0"> 4131</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_DMA_IN_DONE \</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">                                0x00000002  // If 1 is written to this bit, </span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;                                            <span class="comment">// the DMA in done </span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;                                            <span class="comment">// (irq_dma_in_done) interrupt </span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;                                            <span class="comment">// output is cleared. Writing 0 has </span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;                                            <span class="comment">// no effect. Note that clearing an </span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;                                            <span class="comment">// interrupt makes sense only if </span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;                                            <span class="comment">// the interrupt output is </span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;                                            <span class="comment">// programmed as level (refer to </span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;                                            <span class="comment">// CTRL_INT_CFG). </span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;</div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#acf0b8548ce334fc00b78317cfb860269"> 4142</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_DMA_IN_DONE_M \</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a49c38a3abd6dbd5db8348c1eba898077"> 4144</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_DMA_IN_DONE_S 1</span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae6d1c11476c2906877759fa88e4ff4c3"> 4145</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_RESULT_AV \</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">                                0x00000001  // If 1 is written to this bit, </span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;                                            <span class="comment">// the result available </span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;                                            <span class="comment">// (irq_result_av) interrupt output </span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;                                            <span class="comment">// is cleared. Writing 0 has no </span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;                                            <span class="comment">// effect. Note that clearing an </span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;                                            <span class="comment">// interrupt makes sense only if </span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;                                            <span class="comment">// the interrupt output is </span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;                                            <span class="comment">// programmed as level (refer to </span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;                                            <span class="comment">// CTRL_INT_CFG). </span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;</div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#afb5ac096052dd7c983686812844db676"> 4156</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_RESULT_AV_M \</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af409634bf0767262761f5146142e4d99"> 4158</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_CLR_RESULT_AV_S 0</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="comment">// AES_CTRL_INT_SET register.</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9779d3bd2c4d11682ae43de9e141452e"> 4165</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_SET_DMA_IN_DONE \</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">                                0x00000002  // If 1 is written to this bit, </span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;                                            <span class="comment">// the DMA data in done </span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;                                            <span class="comment">// (irq_dma_in_done) interrupt </span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;                                            <span class="comment">// output is set to one. Writing 0 </span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;                                            <span class="comment">// has no effect. If the interrupt </span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;                                            <span class="comment">// configuration register is </span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;                                            <span class="comment">// programmed to pulse, clearing </span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;                                            <span class="comment">// the DMA data in done </span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;                                            <span class="comment">// (irq_dma_in_done) interrupt is </span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;                                            <span class="comment">// not needed. If it is programmed </span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;                                            <span class="comment">// to level, clearing the interrupt </span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;                                            <span class="comment">// output should be done by writing </span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;                                            <span class="comment">// the interrupt clear register </span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;                                            <span class="comment">// (CTRL_INT_CLR). </span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;</div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af669943b2bab0841d158110bcf92c8a9"> 4181</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_SET_DMA_IN_DONE_M \</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a50f82f97bc49691915c0f62f7725fa54"> 4183</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_SET_DMA_IN_DONE_S 1</span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a97f8d90191fc4603db2d54a0de278846"> 4184</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_SET_RESULT_AV \</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">                                0x00000001  // If 1 is written to this bit, </span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;                                            <span class="comment">// the result available </span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;                                            <span class="comment">// (irq_result_av) interrupt output </span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;                                            <span class="comment">// is set to one. Writing 0 has no </span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;                                            <span class="comment">// effect. If the interrupt </span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;                                            <span class="comment">// configuration register is </span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;                                            <span class="comment">// programmed to pulse, clearing </span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;                                            <span class="comment">// the result available </span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;                                            <span class="comment">// (irq_result_av) interrupt is not </span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;                                            <span class="comment">// needed. If it is programmed to </span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;                                            <span class="comment">// level, clearing the interrupt </span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;                                            <span class="comment">// output should be done by writing </span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;                                            <span class="comment">// the interrupt clear register </span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;                                            <span class="comment">// (CTRL_INT_CLR). </span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;</div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9c0662fd3cc2b773aeb60551fa0d6e8f"> 4200</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_SET_RESULT_AV_M \</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a0a630fc12267e987aabdd4444c8e534d"> 4202</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_SET_RESULT_AV_S 0</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="comment">// AES_CTRL_INT_STAT register.</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5fdff002c3e3bab33eaee4156d7713b2"> 4209</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_DMA_BUS_ERR \</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">                                0x80000000  // This bit is set when a DMA bus </span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;                                            <span class="comment">// error is detected during a DMA </span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;                                            <span class="comment">// operation. The value of this </span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;                                            <span class="comment">// register is held until it is </span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;                                            <span class="comment">// cleared through the CTRL_INT_CLR </span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;                                            <span class="comment">// register. Note: This error is </span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;                                            <span class="comment">// asserted if an error is detected </span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;                                            <span class="comment">// on the AHB master interface </span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;                                            <span class="comment">// during a DMA operation. </span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;</div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9565f436658d945ed5a65683b38e6150"> 4220</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_DMA_BUS_ERR_M \</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">                                0x80000000</span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac8d6cd9f57d14d0006018d06cbb4950b"> 4222</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_DMA_BUS_ERR_S 31</span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a32e495a7338ebbb8423495b6ee699a52"> 4223</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_KEY_ST_WR_ERR \</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">                                0x40000000  // This bit is set when a write </span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;                                            <span class="comment">// error is detected during the DMA </span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;                                            <span class="comment">// write operation to the key store </span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;                                            <span class="comment">// memory. The value of this </span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;                                            <span class="comment">// register is held until it is </span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;                                            <span class="comment">// cleared through the CTRL_INT_CLR </span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;                                            <span class="comment">// register. Note: This error is </span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;                                            <span class="comment">// asserted if a DMA operation does </span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;                                            <span class="comment">// not cover a full key area or </span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;                                            <span class="comment">// more areas are written than </span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;                                            <span class="comment">// expected. </span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;</div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9b1d9dda47b9d299f69b6f46ffcb891b"> 4236</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_KEY_ST_WR_ERR_M \</span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">                                0x40000000</span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5b83ff585a24dea2ef4957b45d3d977a"> 4238</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_KEY_ST_WR_ERR_S 30</span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4c1a603110b2a5aa9cc46f86f245a999"> 4239</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_KEY_ST_RD_ERR \</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">                                0x20000000  // This bit is set when a read </span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;                                            <span class="comment">// error is detected during the </span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;                                            <span class="comment">// read of a key from the key </span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;                                            <span class="comment">// store, while copying it to the </span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;                                            <span class="comment">// AES core. The value of this </span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;                                            <span class="comment">// register is held until it is </span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;                                            <span class="comment">// cleared through the CTRL_INT_CLR </span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;                                            <span class="comment">// register. Note: This error is </span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;                                            <span class="comment">// asserted if a key location is </span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;                                            <span class="comment">// selected in the key store that </span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;                                            <span class="comment">// is not available. </span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;</div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aeec75f856411ff764e830c9ee50b98ec"> 4252</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_KEY_ST_RD_ERR_M \</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor">                                0x20000000</span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a49ef1af150cb6a339ccc1854b447a6fd"> 4254</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_KEY_ST_RD_ERR_S 29</span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae048223ec78a08e6f2a1781403181f30"> 4255</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_DMA_IN_DONE \</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">                                0x00000002  // This read only bit returns the </span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;                                            <span class="comment">// actual DMA data in done </span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;                                            <span class="comment">// (irq_data_in_done) interrupt </span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;                                            <span class="comment">// status of the DMA data in done </span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;                                            <span class="comment">// interrupt output pin </span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;                                            <span class="comment">// (irq_data_in_done). </span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;</div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a15c18607f69119a08082a2eeb017bde8"> 4263</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_DMA_IN_DONE_M \</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">                                0x00000002</span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad12cee641a937862d209a00460d32ad9"> 4265</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_DMA_IN_DONE_S 1</span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#afabdb036224cf183aadba524e1d60a23"> 4266</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_RESULT_AV \</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">                                0x00000001  // This read only bit returns the </span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;                                            <span class="comment">// actual result available </span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;                                            <span class="comment">// (irq_result_av) interrupt status </span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;                                            <span class="comment">// of the result available </span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;                                            <span class="comment">// interrupt output pin </span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;                                            <span class="comment">// (irq_result_av). </span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;</div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ae82170ed517dc9a33d0e059b6604f15f"> 4274</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_RESULT_AV_M \</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a80f60ced63670c27f3fd281b6d9e728f"> 4276</a></span>&#160;<span class="preprocessor">#define AES_CTRL_INT_STAT_RESULT_AV_S 0</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="comment">// AES_CTRL_OPTIONS register.</span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad0c4e7b6f3dfddbfa8a4a47b942c7175"> 4283</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_TYPE_M 0xFF000000  // This field is 0x01 for the </span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;                                            <span class="comment">// TYPE1 device. </span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af564fc4e0d968017b0a17e03bd3953e0"> 4285</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_TYPE_S 24</span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adb877e2b96fb6ad606c0e97e6fa897b5"> 4286</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AHBINTERFACE \</span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">                                0x00010000  // AHB interface is available If </span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;                                            <span class="comment">// this bit is 0, the EIP-120t has </span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;                                            <span class="comment">// a TCM interface. </span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;</div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#adf4d4ae712f7ba291750e84da656dbcd"> 4291</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AHBINTERFACE_M \</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">                                0x00010000</span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4a683d8c8aee5c5c724bd32b26aab406"> 4293</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AHBINTERFACE_S 16</span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a24c39b64fe69d38e8666d2bdb1bd2cc4"> 4294</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_SHA_256 \</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">                                0x00000100  // The HASH core supports SHA-256. </span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;</div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aa5c35f90797691bef3a0d0251d0218ae"> 4297</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_SHA_256_M \</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">                                0x00000100</span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aa793fcffcf8c1bf960fd471b23dae50b"> 4299</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_SHA_256_S 8</span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a564c1521f00f2c899ea3ce18dfc214bc"> 4300</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_CCM \</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">                                0x00000080  // AES-CCM is available as a </span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;                                            <span class="comment">// single operation. </span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;</div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a3f5b7a1d46a6c1a1fd0650ea4cb85cf1"> 4304</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_CCM_M \</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">                                0x00000080</span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a0c670c542d98d7a25a267dc192080977"> 4306</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_CCM_S 7</span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a0006a169b3c3edc5ea9af5853cd43e7a"> 4307</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_GCM \</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">                                0x00000040  // AES-GCM is available as a </span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;                                            <span class="comment">// single operation. </span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;</div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a5fe6d204352463ecd42617b04de28ab9"> 4311</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_GCM_M \</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">                                0x00000040</span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9c200b79ac8428e17782b1059b565b4a"> 4313</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_GCM_S 6</span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a742109161ea5c9a4f98815bc50156f4b"> 4314</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_256 \</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">                                0x00000020  // AES core supports 256-bit keys </span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;                                            <span class="comment">// Note: If both AES-128 and </span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;                                            <span class="comment">// AES-256 are set to one, the AES </span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;                                            <span class="comment">// core supports 192-bit keys as </span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;                                            <span class="comment">// well. </span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;</div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#acc4b49f8130a240872bfd9487c3bb1fc"> 4321</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_256_M \</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">                                0x00000020</span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#abe20aef39b926b5d5bf177bf686d60c9"> 4323</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_256_S 5</span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a222d3d38b9f05fc19e5c245596b184ea"> 4324</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_128 \</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">                                0x00000010  // AES core supports 128-bit keys. </span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;</div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a2e4059917468c54ab87e8acae04e7795"> 4327</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_128_M \</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">                                0x00000010</span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aaec525944ca02bd4267e418ddc6adb82"> 4329</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_128_S 4</span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a25cae517928966a3a568d92282ae8b7b"> 4330</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_HASH   0x00000004  // HASH Core is available. </span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aec05c9e0180da69f5b97bce202b6ff0c"> 4331</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_HASH_M 0x00000004</span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4686d21239a70d584d3ae5ec13758fc7"> 4332</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_HASH_S 2</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ac019bc9a1ae4c4a12893eec1115cb667"> 4333</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES    0x00000002  // AES core is available. </span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9d60e13fff7ffabde10de84c342d8581"> 4334</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_M  0x00000002</span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a81326315399431d39155f8b4fdc8b477"> 4335</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_AES_S  1</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a0dc89b27447333c73dd4a946841adcf0"> 4336</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_KEYSTORE \</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">                                0x00000001  // KEY STORE is available. </span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;</div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a3af2f3fa402fd29a8c24a34c8d105d8c"> 4339</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_KEYSTORE_M \</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aaa66c13b0574d412571dc4eebf8fe0c8"> 4341</a></span>&#160;<span class="preprocessor">#define AES_CTRL_OPTIONS_KEYSTORE_S 0</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="comment">// AES_CTRL_VERSION register.</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ad5e934d2a4185a6f7b8d28373ce0250b"> 4348</a></span>&#160;<span class="preprocessor">#define AES_CTRL_VERSION_MAJOR_VERSION_M \</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">                                0x0F000000  // Major version number </span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;</div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#af738c9d31c2e3aa0bbf5522600033e86"> 4351</a></span>&#160;<span class="preprocessor">#define AES_CTRL_VERSION_MAJOR_VERSION_S 24</span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#aea213324677caa76e9b71a9961d60954"> 4352</a></span>&#160;<span class="preprocessor">#define AES_CTRL_VERSION_MINOR_VERSION_M \</span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">                                0x00F00000  // Minor version number </span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;</div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9f4316c0310f00e76a8f4acecbc61dae"> 4355</a></span>&#160;<span class="preprocessor">#define AES_CTRL_VERSION_MINOR_VERSION_S 20</span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a005aa24b400a5a66efee3621d52b4596"> 4356</a></span>&#160;<span class="preprocessor">#define AES_CTRL_VERSION_PATCH_LEVEL_M \</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">                                0x000F0000  // Patch level Starts at 0 at </span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;                                            <span class="comment">// first delivery of this version </span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;</div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a459da3ae24c00126d0204390b66bb03d"> 4360</a></span>&#160;<span class="preprocessor">#define AES_CTRL_VERSION_PATCH_LEVEL_S 16</span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a533da1e631840f7e11e6fbf5602a280a"> 4361</a></span>&#160;<span class="preprocessor">#define AES_CTRL_VERSION_EIP_NUMBER_COMPL_M \</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">                                0x0000FF00  // These bits simply contain the </span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;                                            <span class="comment">// complement of bits [7:0] (0x87), </span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;                                            <span class="comment">// used by a driver to ascertain </span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;                                            <span class="comment">// that the EIP-120t register is </span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;                                            <span class="comment">// indeed read. </span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;</div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a4b489b8664b665cdb3c5ac3c4160d46a"> 4368</a></span>&#160;<span class="preprocessor">#define AES_CTRL_VERSION_EIP_NUMBER_COMPL_S 8</span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#ab14302584bdc3a7f392d0ab505623b52"> 4369</a></span>&#160;<span class="preprocessor">#define AES_CTRL_VERSION_EIP_NUMBER_M \</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">                                0x000000FF  // These bits encode the EIP </span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;                                            <span class="comment">// number for the EIP-120t, this </span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;                                            <span class="comment">// field contains the value 120 </span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;                                            <span class="comment">// (decimal) or 0x78. </span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;</div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="hw__aes_8h.html#a9d863b5c796277d9651985e87f51032b"> 4375</a></span>&#160;<span class="preprocessor">#define AES_CTRL_VERSION_EIP_NUMBER_S 0</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#endif // __HW_AES_H__</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 23 2016 12:18:56 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
