From d9a4fc2b767e786a685f5bfd741d94ad09e26e51 Mon Sep 17 00:00:00 2001
From: Kay Potthoff <Kay.Potthoff@microsys.de>
Date: Tue, 16 Mar 2021 13:57:37 +0100
Subject: [PATCH 03/38] s32g274acpcis: added support for S32G274ACPCIS
Organization: MicroSys Electronics GmbH

Added support for S32G274ACPCIS.

Signed-off-by: Kay Potthoff <Kay.Potthoff@microsys.de>
---
 arch/arm/dts/s32g274acpcis.dts               |  203 +++
 board/microsys/s32g274acpcis/Kconfig         |  125 ++
 board/microsys/s32g274acpcis/Makefile        |   40 +
 board/microsys/s32g274acpcis/pincfg.c        |  315 ++++
 board/microsys/s32g274acpcis/pincfg.h        |   46 +
 board/microsys/s32g274acpcis/s32-gen1.cfg    |   12 +
 board/microsys/s32g274acpcis/s32g274acpcis.c |  137 ++
 configs/s32g274acpcis_defconfig              | 1463 +++++++++++++++++
 configs/s32g274acpcis_qspi_defconfig         | 1464 ++++++++++++++++++
 include/configs/s32g274acpcis.h              |  164 ++
 10 files changed, 3969 insertions(+)
 create mode 100644 arch/arm/dts/s32g274acpcis.dts
 create mode 100644 board/microsys/s32g274acpcis/Kconfig
 create mode 100644 board/microsys/s32g274acpcis/Makefile
 create mode 100644 board/microsys/s32g274acpcis/pincfg.c
 create mode 100644 board/microsys/s32g274acpcis/pincfg.h
 create mode 100644 board/microsys/s32g274acpcis/s32-gen1.cfg
 create mode 100644 board/microsys/s32g274acpcis/s32g274acpcis.c
 create mode 100644 configs/s32g274acpcis_defconfig
 create mode 100644 configs/s32g274acpcis_qspi_defconfig
 create mode 100644 include/configs/s32g274acpcis.h

diff --git a/arch/arm/dts/s32g274acpcis.dts b/arch/arm/dts/s32g274acpcis.dts
new file mode 100644
index 000000000000..a9ee042338ff
--- /dev/null
+++ b/arch/arm/dts/s32g274acpcis.dts
@@ -0,0 +1,203 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2017-2019 NXP
+ * Copyright (C) 2020 MicroSys Electronics GmbH
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+/dts-v1/;
+#include "fsl-s32g274a.dtsi"
+
+/ {
+    model = "MicroSys CPCI-S-S32G";
+    compatible = "fsl,s32g275-simu", "fsl,s32g275", "fsl,s32gen1",
+                 "arm,vexpress,v2p-aarch64", "arm,vexpress";
+
+	aliases {
+		usb0 = &usbotg;
+	};
+
+    memory@80000000 {
+        device_type = "memory";
+        reg = <0 0x80000000 0 0x80000000>;
+    };
+
+    memory@880000000 {
+        device_type = "memory";
+        reg = <0x8 0x80000000 0 0x80000000>;
+    };
+
+    sram@34000000 {
+        device_type = "memory";
+        reg = <0 0x34000000 0 0x800000>;
+    };
+
+	usbotg: usb@44064000 {
+		compatible = "fsl,imx27-usb";
+		reg = <0x0 0x44064000 0x0 0x200>;
+		phys = <&saf1508_phy>;
+		dr_mode = "otg";
+	};
+
+	saf1508_phy: usb_phy@44064000 {
+		compatible = "nxp,saf1508bet";
+		reg = <0x0 0x44064000 0x0 0x200>;
+		#phy-cells = <0>;
+	};
+
+    leds {
+        compatible = "gpio-leds";
+        user0 {
+            label = "user0";
+            gpios = <&gpio43_0 4 0>;
+            default-state = "off";
+        };
+    };
+};
+
+&usbotg {
+    status = "okay";
+};
+
+&qspi {
+    compatible = "fsl,s32gen1-qspi";
+    status = "okay";
+    spi-max-frequency = <200000000>;
+
+    /delete-node/ mx25uw51245g@0;
+
+    mt35xu512aba@0 {
+        #address-cells = <1>;
+        #size-cells = <1>;
+        compatible = "jedec,spi-nor";
+        spi-max-frequency = <200000000>;
+        spi-tx-bus-width = <8>;
+        spi-rx-bus-width = <8>;
+        reg = <0>;
+    };
+};
+
+&dspi1 {
+	/*status = "okay";*/
+};
+
+&dspi5 {
+	status = "okay";
+};
+
+&usdhc0 {
+	status = "okay";
+};
+
+&gmac0 {
+	status = "okay";
+	phy-mode = "rgmii";
+	phy-handle = <&mdio_c_phy1>;
+};
+
+&gmac0_mdio {
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	mdio_c_phy1: ethernet-phy@1 {
+		reg = <1>;
+		max-speed = <1000>;
+	};
+};
+
+&pfe {
+	status = "okay";
+};
+
+&pcie1 {
+    status = "disabled";
+};
+
+&i2c0 {
+	clock-frequency=<100000>;
+	status = "okay";
+
+    gpio43_0: gpio@43 {
+        compatible = "fcs,fxl6408";
+        reg = <0x43>;
+        #gpio-cells = <2>;
+        direction = [10];
+        input-default-state = [0f];
+        output-default-state = [00];
+        pull-config = [10 0f]; /* pull-enable / pull-up/down */
+        u-boot,i2c-offset-len = <1>; /* one address byte */
+    };
+
+	// PCA9561: EEPROM DIP switch
+    pca9561: dip@4d {
+        compatible = "nxp,pca9561";
+        reg = <0x4d>;
+    };
+
+	eeprom@50 {
+        compatible = "atmel,24c01a";
+        reg = <0x50>;
+    };
+
+    pcf85263: rtc@51 {
+        compatible = "pcf85263";
+        reg = <0x51>;
+    };
+
+    at24c128: eeprom@54 {
+        compatible = "atmel,24c128";
+        reg = <0x54>;
+        u-boot,i2c-offset-len = <2>; /* two address bytes */
+        pagesize = <64>;
+        page-write-delay = <5000>; /* 5ms delay when writing */
+        max-speed = <400000>;
+    };
+
+    eeprom@56 {
+        compatible = "atmel,24c01a";
+        reg = <0x56>;
+    };
+};
+
+&i2c1 {
+	clock-frequency=<100000>;
+	status = "okay";
+
+    gpio43_1: gpio@43_1 {
+        compatible = "fcs,fxl6408";
+        reg = <0x43>;
+        #gpio-cells = <2>;
+        direction = [80];
+        input-default-state = [7e];
+        output-default-state = [80];
+        pull-config = [80 fe]; /* pull-enable / pull-up/down */
+        u-boot,i2c-offset-len = <1>; /* one address byte */
+    };
+};
+
+&i2c2 {
+	clock-frequency=<100000>;
+	status = "okay";
+};
+
+&i2c4 {
+	clock-frequency=<100000>;
+	status = "okay";
+
+    vr5510 {
+        compatible = "fsl,vr5510";
+        reg = <0x20>;
+        status = "okay";
+    };
+
+    vr5510_fsu {
+        compatible = "fsl,vr5510";
+        reg = <0x21>;
+        status = "okay";
+    };
+
+};
diff --git a/board/microsys/s32g274acpcis/Kconfig b/board/microsys/s32g274acpcis/Kconfig
new file mode 100644
index 000000000000..ea6ea77a2828
--- /dev/null
+++ b/board/microsys/s32g274acpcis/Kconfig
@@ -0,0 +1,125 @@
+# Copyright (C) 2020 MicroSys Electronics GmbH
+
+if TARGET_S32G274ACPCIS
+
+config SYS_VENDOR
+    string
+    default "microsys"
+
+config SYS_DATA_BASE
+    hex "Data Base"
+    default 0x34000000 if TARGET_S32G274ACPCIS
+    help
+      U-boot data base address (normally SRAM base address)
+
+config SYS_MEM_SIZE
+    hex "RAM Memory Size"
+    default 0x00800000 if TARGET_S32G274ACPCIS
+    help
+      U-boot SRAM size (8 MB for Gen1, 4 MB for older architectures)
+
+config EXTRA_KERNEL_BOOT_ARGS
+    string "Additional boot arguments for Linux kernel"
+    default ""
+
+config SYS_CONFIG_NAME
+    string
+    default "s32g274acpcis"
+
+config S32_GEN1
+    bool "S32 GEN1 Common Chassis"
+    default y
+    help
+      Platform Selection
+
+config SYS_BOARD
+    string
+    default "s32g274acpcis"
+
+# Size of SRAM area used by U-boot during the first boot stage. This includes
+# all of the sections in the System.map, plus the runtime stack which
+# is constructed starting from this offset downwards. Note this has nothing
+# to do with the memory layout after relocation to DDR, which includes
+# heap and other zones reservations.
+config UBOOT_SRAM_FOOTPRINT
+	hex
+	default 0x200000
+
+# DDR0(256MB) and DDR1(256MB).
+# U-boot uses only one DDR slot.
+
+config SYS_DDR_SIZE
+    hex "DDR Size"
+    default 0x10000000
+
+config PHY_RGMII_DIRECT_CONNECTED
+    bool "Enable fixed PHY for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+    default n
+    help
+      Adds the platform "fixed" MDIO Bus to cover the boards that
+      use PHYs that are not connected to the real MDIO bus.
+
+config XEN_SUPPORT
+    bool "Enable Xen EL2 Booting and set environment variables in order to boot directly into Xen Hypervisor"
+    default n
+    help
+      Skip the enablement of CONFIG_ARMV8_SWITCH_TO_EL1 and set Xen Image,
+      fdts load addresses and u-boot environment variables in order for u-boot
+      to directly load the Xen Image which will use a given Kernel Image as
+      Dom0.
+
+menu "MicroSys"
+
+choice
+    prompt "Carrier Board CRX"
+    default CARRIER_CPCISS32G
+
+config CARRIER_CPCISS32G
+    bool "CPCI-S-S32G Carrier Board"
+
+endchoice
+
+endmenu
+
+#choice
+#	prompt "Select boot flow configuration"
+#	default S32_STANDALONE_BOOT_FLOW
+#	help
+#	  In secure boot and power management aware scenarios, there would be a
+#	  Trusted Firmware running at EL3 just before U-Boot, while the latter
+#	  runs at EL2 or EL1. Running in the non-secure world prevents U-Boot
+#	  from configuring certain registers, in particular secure GICv3.
+#	  While the secure boot feature and the Trusted Firmware are still in
+#	  development, this choice will enable the U-Boot and firmware developer
+#	  to switch between TF-A and standalone boot flows. The default
+#	  is standalone, to allow for backward compatibility with the existing,
+#	  stable configurations.
+#
+#	config S32_STANDALONE_BOOT_FLOW
+#		bool "Standalone boot flow"
+#		help
+#		  U-Boot runs at EL3 as the first component in the boot flow.
+#		  This boot flow does not accommodate an ARM Trusted Firmware
+#		  (TF-A) for this platform.
+#
+#	config S32_ATF_BOOT_FLOW
+#		bool "Boot flow with TF-A"
+#		help
+#		  U-Boot is started by the ARM Trusted Firmware (TF-A) and runs
+#		  in the non-secure world.
+#endchoice
+
+endif
+
+config S32GEN1_HWCONFIG
+    string "S32GEN1 HWConfig definition"
+    depends on S32_GEN1 && (PCIE_S32GEN1 || FSL_PFENG)
+    default "pcie0:mode=rc,clock=ext;pcie1:mode=sgmii" if PCIE_S32GEN1 && FSL_PFENG
+    default "pcie0:mode=sgmii;pcie1:mode=sgmii" if (!PCIE_S32GEN1 && FSL_PFENG)
+    default "pcie0:mode=rc,clock=ext;pcie1:mode=ep,clock=int" if (PCIE_S32GEN1 && !FSL_PFENG)
+    default ""
+    help
+      The configuration for the PCIe controllers, stored in
+      the variable 'hwconfig'
+      It configures the mode (RC, EP, SGMII) or the clock type
+      (internal or external)
diff --git a/board/microsys/s32g274acpcis/Makefile b/board/microsys/s32g274acpcis/Makefile
new file mode 100644
index 000000000000..5cf5ec283baa
--- /dev/null
+++ b/board/microsys/s32g274acpcis/Makefile
@@ -0,0 +1,40 @@
+#
+# (C) Copyright 2013-2015 Freescale Semiconductor, Inc.
+# Copyright 2018-2020 NXP
+# Copyright (C) 2020 MicroSys Electronics GmbH
+#
+# SPDX-License-Identifier:	GPL-2.0+
+#
+
+MPXS32G274A_PATH = ../mpxs32g274a
+MPXS32G274A_COMMON_OBJ = dq_swap_cfg.o
+MPXS32G274A_COMMON_OBJ += mpxs32g274a.o pinctl.o
+
+NXP_S32_PATH = ../../freescale/s32-gen1
+NXP_S32_OBJ = $(addprefix $(NXP_S32_PATH)/s32g274a/,ddrc_cfg.o dmem_cfg.o phy_cfg.o pie_cfg.o)
+NXP_S32_OBJ += $(addprefix $(NXP_S32_PATH)/,ddrss_cfg.o imem_cfg.o ddr_init.o ddr_utils.o)
+
+ccflags-$(CONFIG_S32_GEN1) += -Iarch/$(ARCH)/cpu/armv8/s32
+ccflags-$(CONFIG_S32_GEN1) += -Iboard/freescale/s32-gen1
+ccflags-$(CONFIG_S32_GEN1) += -Idrivers/clk/s32/include
+
+ccflags-$(CONFIG_S32_GEN1) += -Iboard/$(CONFIG_SYS_VENDOR)/$(CONFIG_SYS_BOARD) -Iboard/$(CONFIG_SYS_VENDOR)/mpxs32g274a
+obj-y := $(MPXS32G274A_PATH)/common.o
+
+obj-$(CONFIG_S32G274A) += $(MPXS32G274A_PATH)/s32g274a.o $(NXP_S32_OBJ)
+
+ifeq (,$(CONFIG_OF_EMBED)$(CONFIG_OF_SEPARATE))
+	obj-y	+= ../../../tools/lib/fdtdec.o ../../../drivers/core/ofnode.o
+endif
+
+obj-$(CONFIG_NETDEVICES) += $(MPXS32G274A_PATH)/eth.o
+
+obj-$(CONFIG_TARGET_S32G274ACPCIS) += s32g274acpcis.o pincfg.o
+
+ifneq ($(filter y,$(CONFIG_TARGET_S32G274ACPCIS)),)
+obj-$(CONFIG_SYS_FSL_DDRSS) += $(addprefix $(MPXS32G274A_PATH)/, $(MPXS32G274A_COMMON_OBJ))
+endif
+
+#obj-$(CONFIG_SYS_FSL_DDRSS) += ddrss_regconf.o ddrss_firmware.o
+
+#########################################################################
diff --git a/board/microsys/s32g274acpcis/pincfg.c b/board/microsys/s32g274acpcis/pincfg.c
new file mode 100644
index 000000000000..601eb8ba4daf
--- /dev/null
+++ b/board/microsys/s32g274acpcis/pincfg.c
@@ -0,0 +1,315 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2020 MicroSys Electronics GmbH
+ *
+ */
+
+#include "pincfg.h"
+
+PIN(pb00, CR('B', 0),
+        PIN_INOUT(I2C_SDA_O, CR('B', 0), 1, 565, 2)  // I2C0_SDA_O/I2C0_SDA_I
+);
+
+PIN(pb01, CR('B', 1),
+        PIN_INOUT(I2C_SCLK_O, CR('B', 1), 1, 566, 2)  // I2C0_SCLK_O/I2C0_SCLK_I
+);
+
+PIN(pb03, CR('B', 3),
+        PIN_INOUT(I2C_SCLK_O, CR('B', 3), 1, 717, 2) // I2C1_SCLK_O/I2C1_SCLK_I
+);
+
+PIN(pb04, CR('B', 4),
+        PIN_INOUT(I2C_SDA_O, CR('B', 4), 1, 718, 2) // I2C1_SDA_O/I2C1_SDA_I
+);
+
+PIN(pb05, CR('B', 5),
+        PIN_INOUT(I2C_SCLK_O, CR('B', 5), 1, 719, 2) // I2C2_SCLK_O/I2C2_SCLK_I
+);
+
+PIN(pb06, CR('B', 6),
+        PIN_INOUT(I2C_SDA_O, CR('B', 6), 1, 720, 2) // I2C2_SDA_O/I2C2_SDA_I
+);
+
+PIN(pc11, CR('C', 11),                            // GPIO[27]
+        PIN_OUTPUT(CAN_TX_O, CR('C', 11), 2)      // CAN2_TX
+);
+
+PIN(pc12, CR('C', 12),                            // GPIO[28]
+        PIN_INPUT(CAN_RX_I, 632, 2)               // CAN2_RX
+);
+
+PIN(pj01, CR('J', 01),                            // GPIO[29]
+        PIN_OUTPUT(CAN_TX_O, CR('J', 01), 1)      // CAN3_TX
+);
+
+PIN(pj02, CR('J', 02),                            // GPIO[30]
+        PIN_INPUT(CAN_RX_I, 633, 3)               // CAN3_RX
+);
+
+PIN(pc01, CR('C', 1),
+        PIN_INOUT(I2C_SDA_O, CR('C', 1), 1, 724, 3)  // I2C4_SDA_O/I2C4_SDA_I
+);
+
+PIN(pc02, CR('C', 2),
+        PIN_INOUT(I2C_SCLK_O, CR('C', 2), 2, 723, 3)  // I2C4_SCLK_O/I2C4_SCLK_I
+);
+
+PIN(pc09, CR('C', 9),                       // GPIO[41]
+        PIN_OUTPUT(LIN_TX_O, CR('C', 9), 1) // LIN0_TX_O
+);
+
+PIN(pc10, CR('C', 10),                               // GPIO[42]
+        PIN_INOUT(LIN_RX_O, CR('C', 10), 2, 512, 2)  // LIN0_RX_O/LIN0_RX_I
+);
+
+const pin_t pe02[] = {
+    [GPIO_IDX] = {.num = CR('E', 02),.mux = SIUL2_MSCR_MUX_MODE(0)},    // GPIO[66]
+    [TX_CLK_O] = {.num = CR('E', 02),.mux = SIUL2_MSCR_MUX_MODE(1)},    // PFE_MAC0_TX_CLK_O
+};
+
+const pin_t pe03[] = {
+    [GPIO_IDX] = {.num = CR('E', 03),.mux = SIUL2_MSCR_MUX_MODE(0)},    // GPIO[67]
+    [TX_EN_O] = {.num = CR('E', 03),.mux = SIUL2_MSCR_MUX_MODE(1)}, // PFE_MAC0_TX_EN_O
+};
+
+const pin_t pe04[] = {
+    [GPIO_IDX] = {.num = CR('E', 4),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[68]
+    [TX_D_O] = {.num = CR('E', 4),.mux = SIUL2_MSCR_MUX_MODE(1)},   // PFE_MAC0_TXD_O[0]
+};
+
+const pin_t pe05[] = {
+    [GPIO_IDX] = {.num = CR('E', 5),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[69]
+    [TX_D_O] = {.num = CR('E', 5),.mux = SIUL2_MSCR_MUX_MODE(1)},   // PFE_MAC0_TXD_O[1]
+};
+
+const pin_t pe06[] = {
+    [GPIO_IDX] = {.num = CR('E', 6),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[70]
+    [TX_D_O] = {.num = CR('E', 6),.mux = SIUL2_MSCR_MUX_MODE(1)},   // PFE_MAC0_TXD_O[2]
+};
+
+const pin_t pe07[] = {
+    [GPIO_IDX] = {.num = CR('E', 7),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[71]
+    [TX_D_O] = {.num = CR('E', 7),.mux = SIUL2_MSCR_MUX_MODE(1)},   // PFE_MAC0_TXD_O[3]
+};
+
+const pin_t pe08[] = {
+    [GPIO_IDX] = {.num = CR('E', 8),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[72]
+    [RX_CLK_O] = {.num = CR('E', 8),.mux = SIUL2_MSCR_MUX_MODE(1)}, // PFE_MAC0_RX_CLK_O
+    [RX_CLK_I] = {.num = 529,.mux = SIUL2_MSCR_MUX_MODE(2)},    // PFE_MAC0_RX_CLK_I
+};
+
+const pin_t pe09[] = {
+    [GPIO_IDX] = {.num = CR('E', 9),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[73]
+    [RX_DV_O] = {.num = CR('E', 9),.mux = SIUL2_MSCR_MUX_MODE(6)},  // PFE_MAC0_RXDV_O
+    [RX_DV_I] = {.num = 530,.mux = SIUL2_MSCR_MUX_MODE(2)}, // PFE_MAC0_RXDV_I
+};
+
+const pin_t pe10[] = {
+    [GPIO_IDX] = {.num = CR('E', 10),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[74]
+    [RX_D_O] = {.num = CR('E', 10),.mux = SIUL2_MSCR_MUX_MODE(6)},   // GMAC0_RXD_O[0]
+    [RX_D_I] = {.num = 531,.mux = SIUL2_MSCR_MUX_MODE(2)},  // GMAC0_RXD_I[0]
+};
+
+const pin_t pe11[] = {
+    [GPIO_IDX] = {.num = CR('E', 11),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[75]
+    [RX_D_O] = {.num = CR('E', 11),.mux = SIUL2_MSCR_MUX_MODE(6)},   // GMAC0_RXD_O[1]
+    [RX_D_I] = {.num = 532,.mux = SIUL2_MSCR_MUX_MODE(2)},  // GMAC0_RXD_I[1]
+};
+
+const pin_t pe12[] = {
+    [GPIO_IDX] = {.num = CR('E', 12),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[76]
+    [RX_D_O] = {.num = CR('E', 12),.mux = SIUL2_MSCR_MUX_MODE(6)},   // GMAC0_RXD_O[2]
+    [RX_D_I] = {.num = 533,.mux = SIUL2_MSCR_MUX_MODE(2)},  // GMAC0_RXD_I[2]
+};
+
+const pin_t pe13[] = {
+    [GPIO_IDX] = {.num = CR('E', 13),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[77]
+    [RX_D_O] = {.num = CR('E', 13),.mux = SIUL2_MSCR_MUX_MODE(6)},   // GMAC0_RXD_O[3]
+    [RX_D_I] = {.num = 534,.mux = SIUL2_MSCR_MUX_MODE(2)},  // GMAC0_RXD_I[3]
+};
+
+const pin_t pd12[] = {
+    [GPIO_IDX] = {.num = CR('D', 12),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[60]
+    [MDC_O] = {.num = CR('D', 12),.mux = SIUL2_MSCR_MUX_MODE(1)},    // GMAC0_MDC
+};
+
+const pin_t pd13[] = {
+    [GPIO_IDX] = {.num = CR('D', 13),.mux = SIUL2_MSCR_MUX_MODE(0)},    // GPIO[61]
+    [MDIO_O] = {.num = CR('D', 13),.mux = SIUL2_MSCR_MUX_MODE(1)},  // GMAC0_MDO
+    [MDIO_I] = {.num = 527,.mux = SIUL2_MSCR_MUX_MODE(2)},  // GMAC0_MDI
+};
+
+const pin_t ph01[] = {
+    [GPIO_IDX] = {.num = CR('H', 1),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[113]
+    [TX_D_O] = {.num = CR('H', 1),.mux = SIUL2_MSCR_MUX_MODE(2)},   // PFE_MAC2_TXD_O[1]
+};
+
+const pin_t ph02[] = {
+    [GPIO_IDX] = {.num = CR('H', 2),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[114]
+    [TX_D_O] = {.num = CR('H', 2),.mux = SIUL2_MSCR_MUX_MODE(2)},   // PFE_MAC2_TXD_O[2]
+};
+
+const pin_t ph03[] = {
+    [GPIO_IDX] = {.num = CR('H', 3),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[115]
+    [TX_D_O] = {.num = CR('H', 3),.mux = SIUL2_MSCR_MUX_MODE(2)},   // PFE_MAC2_TXD_O[3]
+};
+
+const pin_t ph04[] = {
+    [GPIO_IDX] = {.num = CR('H', 4),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[116]
+    [RX_CLK_O] = {.num = CR('H', 4),.mux = SIUL2_MSCR_MUX_MODE(4)}, // PFE_MAC2_RX_CLK_O
+    [RX_CLK_I] = {.num = 879,.mux = SIUL2_MSCR_MUX_MODE(3)},    // PFE_MAC2_RX_CLK_I
+};
+
+const pin_t ph05[] = {
+    [GPIO_IDX] = {.num = CR('H', 5),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[117]
+    [RX_DV_O] = {.num = CR('H', 5),.mux = SIUL2_MSCR_MUX_MODE(3)},  // PFE_MAC2_RXDV_O
+    [RX_DV_I] = {.num = 885,.mux = SIUL2_MSCR_MUX_MODE(3)}, // PFE_MAC2_RXDV_I
+};
+
+const pin_t ph06[] = {
+    [GPIO_IDX] = {.num = CR('H', 6),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[118]
+    [RX_D_O] = {.num = CR('H', 6),.mux = SIUL2_MSCR_MUX_MODE(4)},   // PFE_MAC2_RXD_O[0]
+    [RX_D_I] = {.num = 881,.mux = SIUL2_MSCR_MUX_MODE(3)},  // PFE_MAC2_RXD_I[0]
+};
+
+const pin_t ph07[] = {
+    [GPIO_IDX] = {.num = CR('H', 7),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[119]
+    [RX_D_O] = {.num = CR('H', 7),.mux = SIUL2_MSCR_MUX_MODE(4)},   // PFE_MAC2_RXD_O[1]
+    [RX_D_I] = {.num = 882,.mux = SIUL2_MSCR_MUX_MODE(3)},  // PFE_MAC2_RXD_I[1]
+};
+
+const pin_t ph08[] = {
+    [GPIO_IDX] = {.num = CR('H', 8),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[120]
+    [RX_D_O] = {.num = CR('H', 8),.mux = SIUL2_MSCR_MUX_MODE(5)},   // PFE_MAC2_RXD_O[2]
+    [RX_D_I] = {.num = 883,.mux = SIUL2_MSCR_MUX_MODE(3)},  // PFE_MAC2_RXD_I[2]
+};
+
+const pin_t ph09[] = {
+    [GPIO_IDX] = {.num = CR('H', 9),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[121]
+    [RX_D_O] = {.num = CR('H', 9),.mux = SIUL2_MSCR_MUX_MODE(3)},   // PFE_MAC2_RXD_O[3]
+    [RX_D_I] = {.num = 884,.mux = SIUL2_MSCR_MUX_MODE(3)},  // PFE_MAC2_RXD_I[3]
+};
+
+const pin_t ph10[] = {
+    [GPIO_IDX] = {.num = CR('H', 10),.mux = SIUL2_MSCR_MUX_MODE(0)},    // GPIO[122]
+    [TX_CLK_O] = {.num = CR('H', 10),.mux = SIUL2_MSCR_MUX_MODE(2)},    // PFE_MAC2_TX_CLK_O
+};
+
+const pin_t pe14[] = {
+    [GPIO_IDX] = {.num = CR('E', 14),.mux = SIUL2_MSCR_MUX_MODE(0)},    // GPIO[78]
+    [TX_EN_O] = {.num = CR('E', 14),.mux = SIUL2_MSCR_MUX_MODE(2)}, // PFE_MAC2_TX_EN_O
+};
+
+const pin_t pe15[] = {
+    [GPIO_IDX] = {.num = CR('E', 15),.mux = SIUL2_MSCR_MUX_MODE(0)},    // GPIO[79]
+    [MDIO_O] = {.num = CR('E', 15),.mux = SIUL2_MSCR_MUX_MODE(2)},  // PFE_MAC2_MDO
+    [MDIO_I] = {.num = 877,.mux = SIUL2_MSCR_MUX_MODE(3)},  // PFE_MAC2_MDI
+};
+
+const pin_t pf02[] = {
+    [GPIO_IDX] = {.num = CR('F', 2),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[82]
+    [MDC_O] = {.num = CR('F', 2),.mux = SIUL2_MSCR_MUX_MODE(2)},    // PFE_MAC2_MDC
+};
+
+PIN(clkout0, CR('F', 3), // GPIO[83]
+        PIN_OUTPUT(CLKOUT0, CR('F', 3), 1) // CLKOUT0
+);
+
+static const pin_t pf04[] = {
+    [GPIO_IDX] = {.num = CR('F', 4),.mux = SIUL2_MSCR_MUX_MODE(0)}, // GPIO[84]
+    [CLKOUT1] = {.num = CR('F', 4),.mux = SIUL2_MSCR_MUX_MODE(1)},    // CLKOUT1
+};
+
+PIN(pj00, CR('J', 0), // GPIO[144]
+        PIN_OUTPUT(TX_D_O, CR('J', 0), 2) // PFE_MAC2_TXD_O[0]
+);
+
+PIN(pa13, CR('A', 13),                       // GPIO[13]
+        PIN_OUTPUT(DSPI_SCK, CR('A', 13), 1) // DSPI0_SCK
+);
+
+PIN(pa14, CR('A', 14),               // GPIO[14]
+        PIN_INOUT(DSPI_SIN, CR('A', 14), 0, 982, 2)  // DSPI0_SIN
+);
+
+PIN(pa15, CR('A', 15),                        // GPIO[15]
+        PIN_OUTPUT(DSPI_SOUT, CR('A', 15), 1) // DSPI0_SOUT
+);
+
+PIN(pb09, CR('B', 9),                       // GPIO[25]
+        PIN_OUTPUT(DSPI_PCS, CR('B', 9), 5) // DSPI0_PCS1
+);
+
+PIN(pb10, CR('B', 10),                       // GPIO[26]
+        PIN_OUTPUT(DSPI_PCS, CR('B', 10), 3) // DSPI0_PCS2
+);
+
+PIN(eirq12, CR('B', 15),               // GPIO[31]
+        PIN_INPUT(1, 922, 2)  // EIRQ[12]
+);
+
+static const pin_t *clkout1 = pf04;
+
+//static const dspi_cr_t dspi[] = {
+//        [0] = { .sck = pa13, .sin = pa14, .sout = pa15,
+//                .cs = { pb09, pb10, 0 }},
+//};
+
+static const can_cr_t can[] = {
+        [0] = { .tx = pc11, .rx = pc12 },
+        [1] = { .tx = pj01, .rx = pj02 },
+};
+
+const lin_cr_t uart0 = { .tx=pc09, .rx=pc10 };
+
+const mac_rgmii_t mac[] = {
+        [GMAC0] = { .tx_clk = pe02, .tx_en = pe03,
+                .tx_d = { pe04, pe05, pe06, pe07 },
+                .rx_clk = pe08, .rx_dv  = pe09,
+                .rx_d = { pe10, pe11, pe12, pe13 },
+                .mdc = pd12, .mdio = pd13 },
+        [PFEMAC2] = { .tx_clk = ph10, .tx_en = pe14,
+                .tx_d = { pj00, ph01, ph02, ph03 },
+                .rx_clk = ph04, .rx_dv  = ph05,
+                .rx_d = { ph06, ph07, ph08, ph09 },
+                .mdc = pf02, .mdio = pe15 },
+};
+
+const i2c_cr_t i2c_bus[] = {
+        [0] = { .sda=pb00, .sclk=pb01 }, // I2C0
+        [1] = { .sda=pb04, .sclk=pb03 }, // I2C1
+        [2] = { .sda=pb06, .sclk=pb05 }, // I2C2
+        [3] = { .sda=pc01, .sclk=pc02 }, // I2C4
+};
+
+void set_platform_cr(void)
+{
+    set_cr(clkout0[CLKOUT0].num,
+           (SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_OBE_EN |
+                   clkout0[CLKOUT0].mux));
+    set_cr(clkout1[CLKOUT1].num,
+           (SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_OBE_EN |
+                   clkout1[CLKOUT1].mux));
+
+    set_cr(eirq12[0].num, (SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_IBE_EN));
+    set_cr(eirq12[1].num, eirq12[1].mux);
+
+    set_rgmii_cr(&mac[PFEMAC2]);
+
+    set_can_cr(&can[0]);
+    set_can_cr(&can[1]);
+}
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/s32g274acpcis/pincfg.h b/board/microsys/s32g274acpcis/pincfg.h
new file mode 100644
index 000000000000..62386a679e0e
--- /dev/null
+++ b/board/microsys/s32g274acpcis/pincfg.h
@@ -0,0 +1,46 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2020 MicroSys Electronics GmbH
+ *
+ */
+
+#ifndef PINCFG_H
+#define PINCFG_H
+
+#include <common.h>
+
+#include "pinctl.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define GMAC0   0
+#define PFEMAC2 1
+#define NUM_I2C_BUS 4
+
+    extern const i2c_cr_t i2c_bus[];
+    extern const mac_rgmii_t mac[];
+    extern const lin_cr_t uart0;
+
+    extern void set_platform_cr(void);
+
+
+#ifdef __cplusplus
+}                               /* extern "C" */
+#endif
+#endif                          /* PINCFG_H */
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/s32g274acpcis/s32-gen1.cfg b/board/microsys/s32g274acpcis/s32-gen1.cfg
new file mode 100644
index 000000000000..1e46ab87ba7b
--- /dev/null
+++ b/board/microsys/s32g274acpcis/s32-gen1.cfg
@@ -0,0 +1,12 @@
+/*
+ * Copyright 2016,2019 NXP
+ * SPDX-License-Identifier:	GPL-2.0+
+ *
+ * Refer to docs/README.s32gen1image for more details about how
+ * to configure the s32gen1image Device Configuration Data.
+ */
+
+ NOP
+ NOP
+ NOP
+ NOP
diff --git a/board/microsys/s32g274acpcis/s32g274acpcis.c b/board/microsys/s32g274acpcis/s32g274acpcis.c
new file mode 100644
index 000000000000..4a388b113a05
--- /dev/null
+++ b/board/microsys/s32g274acpcis/s32g274acpcis.c
@@ -0,0 +1,137 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/*
+ * Copyright 2018-2020 NXP
+ * Copyright (C) 2020 MicroSys Electronics GmbH
+ */
+#include <asm/arch/soc.h>
+#include <board_common.h>
+#include <common.h>
+#include <s32g274a_common.h>
+#include <miiphy.h>
+#include <phy.h>
+#include <i2c.h>
+
+#include "pincfg.h"
+#include "mpxs32g274a.h"
+
+int last_stage_init(void)
+{
+    struct udevice *eth;
+    struct phy_device *phy;
+    struct mii_dev *bus;
+
+    eth = eth_get_dev_by_name("eth_pfeng");
+    bus = miiphy_get_dev_by_name("pfeng_emac_2");
+    if (eth && bus) {
+
+//        phy = phy_connect_fixed(bus, eth, PHY_INTERFACE_MODE_SGMII);
+//        if (phy) phy_config(phy);
+
+        phy = phy_connect(bus, 0x06, eth, PHY_INTERFACE_MODE_RGMII);
+        if (phy) phy_config(phy);
+
+        phy = phy_connect(bus, 0x03, eth, PHY_INTERFACE_MODE_SGMII);
+        if (phy) phy_config(phy);
+
+        phy = phy_connect(bus, 0x00, eth, PHY_INTERFACE_MODE_RGMII);
+        if (phy) phy_config(phy);
+
+//        phy = phy_connect(bus, 0x06, eth, PHY_INTERFACE_MODE_RGMII);
+//        if (phy) phy_config(phy);
+    }
+
+    /*
+     * Configure CLKOUT0
+     *
+     * CLKOUT0 is routed to SJA1124_CLK. Because FXOSC runs at 40MHz we need to
+     * divide it by 4. This leads to a register setup value of 3; real divider
+     * is then DIV+1.
+     */
+//    puts("Setting up CLKOUT0\n");
+//    //mux_source_clk_config(MC_CGM0_BASE_ADDR, 1, MC_CGM_MUXn_CSC_SEL_FXOSC);
+//    mux_div_clk_config(MC_CGM0_BASE_ADDR, 1, 0, 3);
+
+    return 0;
+}
+
+#ifdef CONFIG_SAF1508BET_USB_PHY
+struct usb_data_iomux {
+    u32 mscr;
+    u32 imcr;
+};
+
+static const struct usb_data_iomux usb_data_pins[] = {
+    {
+        .mscr = SIUL2_MSCR_S32_G1_PD14_USB_ULPI_DATA_O0,
+        .imcr = SIUL2_MSCR_S32_G1_PD14_USB_ULPI_DATA_I0_IN,
+    },
+    {
+        .mscr = SIUL2_MSCR_S32_G1_PD15_USB_ULPI_DATA_O1,
+        .imcr = SIUL2_MSCR_S32_G1_PD15_USB_ULPI_DATA_I1_IN,
+    },
+    {
+        .mscr = SIUL2_MSCR_S32_G1_PE0_USB_ULPI_DATA_O2,
+        .imcr = SIUL2_MSCR_S32_G1_PE0_USB_ULPI_DATA_I2_IN,
+    },
+    {
+        .mscr = SIUL2_MSCR_S32_G1_PE1_USB_ULPI_DATA_O3,
+        .imcr = SIUL2_MSCR_S32_G1_PE1_USB_ULPI_DATA_I3_IN,
+    },
+    {
+        .mscr = SIUL2_MSCR_S32_G1_PL12_USB_ULPI_DATA_O4,
+        .imcr = SIUL2_MSCR_S32_G1_PL12_USB_ULPI_DATA_I4_IN,
+    },
+    {
+        .mscr = SIUL2_MSCR_S32_G1_PL13_USB_ULPI_DATA_O5,
+        .imcr = SIUL2_MSCR_S32_G1_PL13_USB_ULPI_DATA_I5_IN,
+    },
+    {
+        .mscr = SIUL2_MSCR_S32_G1_PL14_USB_ULPI_DATA_O6,
+        .imcr = SIUL2_MSCR_S32_G1_PL14_USB_ULPI_DATA_I6_IN,
+    },
+    {
+        .mscr = SIUL2_MSCR_S32_G1_PH0_USB_ULPI_DATA_O7,
+        .imcr = SIUL2_MSCR_S32_G1_PH0_USB_ULPI_DATA_I7_IN,
+    },
+};
+
+void setup_iomux_usb(void)
+{
+    size_t i;
+    const struct usb_data_iomux *data_pin;
+
+    for (i = 0; i < ARRAY_SIZE(usb_data_pins); i++) {
+        data_pin = &usb_data_pins[i];
+        if (i < 4)
+            writel(SIUL2_MSCR_S32G_PAD_CTL_USB_DATA,
+                   SIUL2_0_MSCRn(data_pin->mscr));
+        else
+            writel(SIUL2_MSCR_S32G_PAD_CTL_USB_DATA,
+                   SIUL2_1_MSCRn(data_pin->mscr));
+        writel(SIUL2_MSCR_MUX_MODE_ALT2, SIUL2_1_IMCRn(data_pin->imcr));
+    }
+
+    /* USB ULPI Clock In */
+    writel(SIUL2_IMCR_S32G_PAD_CTL_USB_DATA,
+           SIUL2_1_MSCRn(SIUL2_MSCR_S32_G1_PL8_USB_ULPI_CLK_OUT));
+    writel(SIUL2_MSCR_MUX_MODE_ALT2,
+           SIUL2_1_IMCRn(SIUL2_MSCR_S32_G1_PL8_USB_ULPI_CLK_IN));
+
+    /* USB ULPI Bus Direction */
+    writel(SIUL2_IMCR_S32G_PAD_CTL_USB_DATA,
+           SIUL2_1_MSCRn(SIUL2_MSCR_S32_G1_PL9_USB_ULPI_DIR_OUT));
+    writel(SIUL2_MSCR_MUX_MODE_ALT2,
+           SIUL2_1_IMCRn(SIUL2_MSCR_S32_G1_PL9_USB_ULPI_DIR_IN));
+
+    /* USB ULPI End Transfer */
+    writel(SIUL2_MSCR_S32G_PAD_CTL_USB_STP,
+           SIUL2_1_MSCRn(SIUL2_MSCR_S32_G1_PL10_USB_ULPI_STP));
+
+    /* USB ULPI Data Flow Control */
+    writel(SIUL2_IMCR_S32G_PAD_CTL_USB_DATA,
+           SIUL2_1_MSCRn(SIUL2_MSCR_S32_G1_PL11_USB_ULPI_NXT_OUT));
+    writel(SIUL2_MSCR_MUX_MODE_ALT2,
+           SIUL2_1_IMCRn(SIUL2_MSCR_S32_G1_PL11_USB_ULPI_NXT_IN));
+}
+#endif
+
diff --git a/configs/s32g274acpcis_defconfig b/configs/s32g274acpcis_defconfig
new file mode 100644
index 000000000000..466b0c7a9b99
--- /dev/null
+++ b/configs/s32g274acpcis_defconfig
@@ -0,0 +1,1463 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274acpcis"
+CONFIG_SYS_CONFIG_NAME="s32g274acpcis"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_TARGET_SAC58R is not set
+# CONFIG_TARGET_SAC58RFVB is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+CONFIG_ARCH_S32=y
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_SYS_TEXT_BASE=0x340a0000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_NR_DRAM_BANKS=3
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+CONFIG_BAUDRATE=115200
+# CONFIG_TARGET_S32V234CCPB is not set
+# CONFIG_TARGET_S32V234EVB is not set
+# CONFIG_TARGET_S32V234PCIE is not set
+# CONFIG_TARGET_MPXS32V234 is not set
+# CONFIG_TARGET_CAMPPS32V2 is not set
+# CONFIG_TARGET_S32G274ASBC is not set
+CONFIG_TARGET_S32G274ACPCIS=y
+# CONFIG_TARGET_S32V344EVB is not set
+# CONFIG_TARGET_S32V344SIM is not set
+# CONFIG_TARGET_S32R45EVB is not set
+# CONFIG_TARGET_S32R45SIM is not set
+# CONFIG_TARGET_S32R45EMU is not set
+# CONFIG_TARGET_S32G274AEVB is not set
+# CONFIG_TARGET_S32G274ARDB is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274ASIM is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+# CONFIG_S32_LPDDR2 is not set
+CONFIG_S32_LPDDR4=y
+# CONFIG_S32_DDR3 is not set
+CONFIG_DDR_HANDSHAKE_AT_RESET=y
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+CONFIG_S32_GEN1=y
+CONFIG_SYS_ERRATUM_ERR050543=y
+CONFIG_UBOOT_SRAM_FOOTPRINT=0x200000
+CONFIG_DTB_SRAM_ADDR=0x34090000
+CONFIG_S32_STANDALONE_BOOT_FLOW=y
+# CONFIG_S32_ATF_BOOT_FLOW is not set
+CONFIG_S32GEN1_HWCONFIG="pcie0:mode=rc,clock=ext;pcie1:mode=sgmii,clock=ext,fmhz=125,xpcs_mode=0"
+CONFIG_SYS_DATA_BASE=0x34000000
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_S32_SKIP_RELOC is not set
+CONFIG_SYS_DDR_SIZE=0x10000000
+
+#
+# MicroSys
+#
+CONFIG_CARRIER_CPCISS32G=y
+CONFIG_ARMV8_MULTIENTRY=y
+# CONFIG_ARMV8_SET_SMPEN is not set
+CONFIG_ARMV8_SPIN_TABLE=y
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+CONFIG_MKIMAGE_T="s32gen1image"
+
+#
+# ARM debug
+#
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_ENV_VARS_UBOOT_CONFIG=y
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+# CONFIG_SYS_MALLOC_F is not set
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+CONFIG_TOOLS_DEBUG=y
+CONFIG_PHYS_64BIT=y
+CONFIG_BUILD_TARGET=""
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+# CONFIG_OF_BOARD_SETUP is not set
+# CONFIG_OF_SYSTEM_SETUP is not set
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+# CONFIG_QSPI_BOOT is not set
+# CONFIG_SATA_BOOT is not set
+CONFIG_SD_BOOT=y
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_BOOTARGS=""
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+CONFIG_MENU=y
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE="s32g274acpcis"
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+CONFIG_ARCH_EARLY_INIT_R=y
+CONFIG_ARCH_MISC_INIT=y
+CONFIG_BOARD_EARLY_INIT_F=y
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+# CONFIG_CMD_CPU is not set
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+# CONFIG_CMD_ADC is not set
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CUSTOM_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+# CONFIG_CMD_FUSE is not set
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+# CONFIG_CMD_PINMUX is not set
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_PXE=y
+CONFIG_BOOTP_PXE_CLIENTARCH=0x16
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+CONFIG_CMD_PXE=y
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+# CONFIG_CMD_CACHE is not set
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+# CONFIG_CMD_DATE is not set
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+# CONFIG_MP is not set
+# CONFIG_CMD_TIMER is not set
+CONFIG_CMD_SYSBOOT=y
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+CONFIG_ISO_PARTITION=y
+# CONFIG_AMIGA_PARTITION is not set
+CONFIG_EFI_PARTITION=y
+CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=128
+CONFIG_EFI_PARTITION_ENTRIES_OFF=0
+CONFIG_PARTITION_UUIDS=y
+# CONFIG_PARTITION_TYPE_GUID is not set
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+# CONFIG_OF_BOARD_FIXUP is not set
+# CONFIG_OF_LIVE is not set
+# CONFIG_OF_SEPARATE is not set
+CONFIG_OF_EMBED=y
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+CONFIG_DEFAULT_DEVICE_TREE="s32g274acpcis"
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_MMC is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+# CONFIG_DM_DEVICE_REMOVE is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_DM_DEV_READ_INLINE=y
+# CONFIG_ADC is not set
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+# CONFIG_CPU is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_FSL_CSE3 is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_HSE_SECBOOT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+CONFIG_SYS_FSL_DDRSS=y
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+# CONFIG_SUPPORT_EMMC_BOOT is not set
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+# CONFIG_MMC_HS400_ES_SUPPORT is not set
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+# CONFIG_MMC_HS400_SUPPORT is not set
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+# CONFIG_MMC_HS200_SUPPORT is not set
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+# CONFIG_MTD is not set
+# CONFIG_DM_MTD is not set
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_MTD_RAW_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_BUS=0
+CONFIG_SF_DEFAULT_CS=0
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SPI_FLASH_BAR is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+# CONFIG_DM_MDIO is not set
+CONFIG_NETDEVICES=y
+CONFIG_FSL_PFENG=y
+CONFIG_FSL_PFENG_FW_LOC_SDCARD=y
+# CONFIG_FSL_PFENG_FW_LOC_QSPI is not set
+CONFIG_FSL_PFENG_FW_NAME="s32g_pfe_class.fw"
+CONFIG_FSL_PFENG_FW_PART="0:1"
+# CONFIG_FSL_PFENG_EMAC_0_RGMII is not set
+# CONFIG_FSL_PFENG_EMAC_1_RGMII is not set
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_NVME is not set
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+CONFIG_SERDES_S32GEN1=y
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+# CONFIG_SAF1508BET_USB_PHY is not set
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+# CONFIG_PINCTRL is not set
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+# CONFIG_DM_REGULATOR is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+# CONFIG_DM_RESET is not set
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+# CONFIG_DM_RTC is not set
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_SPECIFY_CONSOLE_INDEX=y
+CONFIG_CONS_INDEX=1
+# CONFIG_DM_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL010_SERIAL is not set
+# CONFIG_PL011_SERIAL is not set
+CONFIG_FSL_LINFLEX_MODULE=0
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_SJA1105 is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+# CONFIG_SYSRESET is not set
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+# CONFIG_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+# CONFIG_EFI_LOADER is not set
+# CONFIG_TEST_FDTDEC is not set
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g274acpcis_qspi_defconfig b/configs/s32g274acpcis_qspi_defconfig
new file mode 100644
index 000000000000..49cfb116c798
--- /dev/null
+++ b/configs/s32g274acpcis_qspi_defconfig
@@ -0,0 +1,1464 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_FLASH_BOOT is not set
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274acpcis"
+CONFIG_SYS_CONFIG_NAME="s32g274acpcis"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_TARGET_SAC58R is not set
+# CONFIG_TARGET_SAC58RFVB is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+CONFIG_ARCH_S32=y
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_SYS_TEXT_BASE=0x340a0000
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_NR_DRAM_BANKS=3
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+CONFIG_BAUDRATE=115200
+# CONFIG_TARGET_S32V234CCPB is not set
+# CONFIG_TARGET_S32V234EVB is not set
+# CONFIG_TARGET_S32V234PCIE is not set
+# CONFIG_TARGET_MPXS32V234 is not set
+# CONFIG_TARGET_CAMPPS32V2 is not set
+# CONFIG_TARGET_S32G274ASBC is not set
+CONFIG_TARGET_S32G274ACPCIS=y
+# CONFIG_TARGET_S32V344EVB is not set
+# CONFIG_TARGET_S32V344SIM is not set
+# CONFIG_TARGET_S32R45EVB is not set
+# CONFIG_TARGET_S32R45SIM is not set
+# CONFIG_TARGET_S32R45EMU is not set
+# CONFIG_TARGET_S32G274AEVB is not set
+# CONFIG_TARGET_S32G274ARDB is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274ASIM is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+# CONFIG_S32_LPDDR2 is not set
+CONFIG_S32_LPDDR4=y
+# CONFIG_S32_DDR3 is not set
+CONFIG_DDR_HANDSHAKE_AT_RESET=y
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+CONFIG_S32_GEN1=y
+CONFIG_SYS_ERRATUM_ERR050543=y
+CONFIG_UBOOT_SRAM_FOOTPRINT=0x200000
+CONFIG_DTB_SRAM_ADDR=0x34090000
+CONFIG_S32_STANDALONE_BOOT_FLOW=y
+# CONFIG_S32_ATF_BOOT_FLOW is not set
+CONFIG_S32GEN1_HWCONFIG="pcie0:mode=rc,clock=ext;pcie1:mode=sgmii,clock=ext,fmhz=125,xpcs_mode=0"
+CONFIG_SYS_DATA_BASE=0x34000000
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_S32_SKIP_RELOC is not set
+CONFIG_SYS_DDR_SIZE=0x10000000
+
+#
+# MicroSys
+#
+CONFIG_CARRIER_CPCISS32G=y
+CONFIG_ARMV8_MULTIENTRY=y
+# CONFIG_ARMV8_SET_SMPEN is not set
+CONFIG_ARMV8_SPIN_TABLE=y
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+CONFIG_MKIMAGE_T="s32gen1image"
+
+#
+# ARM debug
+#
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_ENV_VARS_UBOOT_CONFIG=y
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+# CONFIG_SYS_MALLOC_F is not set
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+CONFIG_TOOLS_DEBUG=y
+CONFIG_PHYS_64BIT=y
+CONFIG_BUILD_TARGET=""
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+# CONFIG_OF_BOARD_SETUP is not set
+# CONFIG_OF_SYSTEM_SETUP is not set
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+CONFIG_QSPI_BOOT=y
+# CONFIG_SATA_BOOT is not set
+# CONFIG_SD_BOOT is not set
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_BOOTARGS=""
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+CONFIG_MENU=y
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE="s32g274acpcis"
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+CONFIG_ARCH_EARLY_INIT_R=y
+CONFIG_ARCH_MISC_INIT=y
+CONFIG_BOARD_EARLY_INIT_F=y
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+# CONFIG_CMD_CPU is not set
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+# CONFIG_CMD_ADC is not set
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CUSTOM_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+# CONFIG_CMD_FUSE is not set
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+# CONFIG_CMD_PINMUX is not set
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_PXE=y
+CONFIG_BOOTP_PXE_CLIENTARCH=0x16
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+CONFIG_CMD_PXE=y
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+# CONFIG_CMD_CACHE is not set
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+# CONFIG_CMD_DATE is not set
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+# CONFIG_MP is not set
+# CONFIG_CMD_TIMER is not set
+CONFIG_CMD_SYSBOOT=y
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+CONFIG_ISO_PARTITION=y
+# CONFIG_AMIGA_PARTITION is not set
+CONFIG_EFI_PARTITION=y
+CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=128
+CONFIG_EFI_PARTITION_ENTRIES_OFF=0
+CONFIG_PARTITION_UUIDS=y
+# CONFIG_PARTITION_TYPE_GUID is not set
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+# CONFIG_OF_BOARD_FIXUP is not set
+# CONFIG_OF_LIVE is not set
+# CONFIG_OF_SEPARATE is not set
+CONFIG_OF_EMBED=y
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+CONFIG_DEFAULT_DEVICE_TREE="s32g274acpcis"
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_MMC is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+# CONFIG_DM_DEVICE_REMOVE is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_DM_DEV_READ_INLINE=y
+# CONFIG_ADC is not set
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+# CONFIG_CPU is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_FSL_CSE3 is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_HSE_SECBOOT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+CONFIG_SYS_FSL_DDRSS=y
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+# CONFIG_SUPPORT_EMMC_BOOT is not set
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+# CONFIG_MMC_HS400_ES_SUPPORT is not set
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+# CONFIG_MMC_HS400_SUPPORT is not set
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+# CONFIG_MMC_HS200_SUPPORT is not set
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+# CONFIG_MTD is not set
+# CONFIG_DM_MTD is not set
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_MTD_RAW_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_BUS=0
+CONFIG_SF_DEFAULT_CS=0
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SPI_FLASH_BAR is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+# CONFIG_DM_MDIO is not set
+CONFIG_NETDEVICES=y
+CONFIG_FSL_PFENG=y
+CONFIG_FSL_PFENG_FW_LOC_SDCARD=y
+# CONFIG_FSL_PFENG_FW_LOC_QSPI is not set
+CONFIG_FSL_PFENG_FW_NAME="s32g_pfe_class.fw"
+CONFIG_FSL_PFENG_FW_PART="qspi@6:0:0x200000"
+# CONFIG_FSL_PFENG_EMAC_0_RGMII is not set
+# CONFIG_FSL_PFENG_EMAC_1_RGMII is not set
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_NVME is not set
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+CONFIG_SERDES_S32GEN1=y
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+# CONFIG_SAF1508BET_USB_PHY is not set
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+# CONFIG_PINCTRL is not set
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+# CONFIG_DM_REGULATOR is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+# CONFIG_DM_RESET is not set
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+# CONFIG_DM_RTC is not set
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_SPECIFY_CONSOLE_INDEX=y
+CONFIG_CONS_INDEX=1
+# CONFIG_DM_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL010_SERIAL is not set
+# CONFIG_PL011_SERIAL is not set
+CONFIG_FSL_LINFLEX_MODULE=0
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_SJA1105 is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+# CONFIG_SYSRESET is not set
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+# CONFIG_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+# CONFIG_EFI_LOADER is not set
+# CONFIG_TEST_FDTDEC is not set
+# CONFIG_UNIT_TEST is not set
diff --git a/include/configs/s32g274acpcis.h b/include/configs/s32g274acpcis.h
new file mode 100644
index 000000000000..7cf69ca6f48a
--- /dev/null
+++ b/include/configs/s32g274acpcis.h
@@ -0,0 +1,164 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2020 MicroSys Electronics GmbH
+ */
+
+#ifndef __S32G274ACPCIS_H
+#define __S32G274ACPCIS_H
+
+#define CONFIG_BOARD_EARLY_INIT_R
+
+/*
+ * In secure boot scenarios, there would be a Trusted Firmware running at
+ * EL3 just before U-Boot, while the latter runs at EL2. Running at EL2
+ * prevents U-Boot from configuring certain registers, in particular
+ * secure GICv3 registers.
+ * While the secure boot feature and the Trusted Firmware are still in
+ * development, this choice will enable the U-Boot and firmware developer
+ * switch between EL3 and EL2 execution levels. The default is EL3, to
+ * allow for backward compatibility with existing, stable configurations.
+ *
+ * CONFIG_S32_RUN_AT_EL3: U-Boot runs at EL3 (no TF-A)
+ *     U-Boot runs at EL3 as the first component in the boot flow.
+ *     This boot flow does not accommodate an ARM Trusted Firmware
+ *     (TF-A) for this platform.
+ *
+ * CONFIG_S32_RUN_AT_EL2: U-Boot runs at EL2 (with TF-A)
+ *     U-Boot runs at EL2 and is started by the ARM Trusted Firmware
+ *     (TF-A) for this platform.
+ */
+#ifdef CONFIG_TFABOOT
+#define CONFIG_S32_RUN_AT_EL3
+#else
+#ifndef CONFIG_S32_STANDALONE_BOOT_FLOW
+#define CONFIG_S32_STANDALONE_BOOT_FLOW
+#endif
+#endif
+
+/*
+ * This include has to be here after the definition of
+ * CONFIG_S32_STANDALONE_BOOT_FLOW or CONFIG_S32_RUN_AT_EL3.
+ */
+#include <configs/s32g274a.h>
+
+#define CONFIG_S32G274A
+#undef LOADADDR
+#define LOADADDR 0x90000000
+
+#if defined(CONFIG_USB)
+#define CONFIG_USB_EHCI_MX6
+#define CONFIG_MXC_USB_PORTSC        PORT_PTS_ULPI
+#endif
+
+//#undef CONFIG_SYS_DDR_SIZE
+//#define CONFIG_SYS_DDR_SIZE 0x40000000
+
+#ifndef CONFIG_PRAM
+#define CONFIG_PRAM 2048        /* 2MB */
+#endif
+
+#ifndef CONFIG_SYS_I2C_MXC_I2C1
+#define CONFIG_SYS_I2C_MXC_I2C1
+#endif
+#ifndef CONFIG_SYS_I2C_MXC_I2C2
+#define CONFIG_SYS_I2C_MXC_I2C2
+#endif
+#ifndef CONFIG_SYS_I2C_MXC_I2C3
+#define CONFIG_SYS_I2C_MXC_I2C3
+#endif
+#ifndef CONFIG_SYS_I2C_MXC_I2C5
+#define CONFIG_SYS_I2C_MXC_I2C5
+#endif
+
+/*
+ * EEPROM for environment is 54@I2C0 (BR24G128)
+ */
+#define CONFIG_SYS_I2C_SPEED 100000
+#define CONFIG_I2C_ENV_EEPROM_BUS             0
+#undef CONFIG_SYS_I2C_EEPROM_ADDR
+#define CONFIG_SYS_I2C_EEPROM_ADDR            0x54
+#undef CONFIG_SYS_I2C_EEPROM_ADDR_LEN
+#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN        2
+#undef CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS
+#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
+#undef CONFIG_SYS_EEPROM_SIZE
+#define CONFIG_SYS_EEPROM_SIZE                (16*1024)
+#undef CONFIG_ENV_OFFSET
+#define CONFIG_ENV_OFFSET                     0x2000
+
+#undef CONFIG_ENV_SIZE
+#define CONFIG_ENV_SIZE                       0x2000
+#ifndef CONFIG_CMD_EEPROM
+#define CONFIG_CMD_EEPROM
+#endif
+
+/*
+ * SJA1110
+ * =======
+ *
+ * CS1: SPI_HAP_SS0: Switch Subsystem
+ * CS2: SPI_HAP_SS1: Microcontroller Subsystem
+ */
+//#define CONFIG_SYS_DSPI_CTAR1 (DSPI_CTAR_TRSZ(0xf) | DSPI_CTAR_CPHA)
+//#define CONFIG_SYS_DSPI_CTAR2 (DSPI_CTAR_TRSZ(0xf) | DSPI_CTAR_CPHA)
+
+#define BOOTARGS_SD                                                                          \
+    "bootargs_sd=console=ttyLF0,115200 " CONFIG_BOOTARGS_LOGLEVEL   \
+        " root=/dev/mmcblk0p1 rootwait rw earlycon "                                                         \
+        CONFIG_EXTRA_KERNEL_BOOT_ARGS "\0"
+
+#define BOOTFIT_SD \
+    "bootfit_sd=setenv bootargs ${bootargs_sd}; ext4load mmc ${mmcdev}:1 ${loadaddr} boot/fitImage.itb; bootm ${loadaddr}${kconfig}\0"
+
+#define BOOTIMG_SD \
+    "bootimg_sd=setenv bootargs ${bootargs_sd}; ext4load mmc ${mmcdev}:1 ${loadaddr} boot/Image; ext4load mmc ${mmcdev}:1 ${fdt_addr} boot/s32g274cpcis.dtb; bootm ${loadaddr} - ${fdt_addr}\0"
+
+#undef CONFIG_EXTRA_ENV_SETTINGS
+
+//#define PFENG_EXTRA_BOOT_ARGS " nohz=off "
+#undef PFENG_MODE
+#define PFENG_MODE "enable,sgmii,sgmii,rgmii"
+#undef PFENG_EMAC
+#define PFENG_EMAC "0"
+
+#define PFE_EXTRA_ENV_SETTINGS \
+    "pfeng_mode=" PFENG_MODE "\0" \
+    "pfeaddr=00:01:be:be:ef:11\0" \
+    "pfe1addr=00:01:be:be:ef:22\0" \
+    "pfe2addr=00:01:be:be:ef:33\0" \
+    "ethact=eth_pfeng\0" \
+    "pfengemac=" PFENG_EMAC "\0"
+
+#define PFE_INIT_CMD "pfeng stop; "
+
+#undef CONFIG_S32GEN1_HWCONFIG
+#define CONFIG_S32GEN1_HWCONFIG "pcie0:mode=rc,clock=ext,fmhz=100;pcie1:mode=sgmii,clock=ext,fmhz=125,xpcs_mode=both"
+
+#define CONFIG_EXTRA_ENV_SETTINGS                                 \
+    CONFIG_BOARD_EXTRA_ENV_SETTINGS                               \
+    CONFIG_DCU_EXTRA_ENV_SETTINGS                                 \
+    CONFIG_FSL_CSE3_SETTINGS                                      \
+    XEN_EXTRA_ENV_SETTINGS                                        \
+    PFE_EXTRA_ENV_SETTINGS                                        \
+    "fdt_addr=" __stringify(FDT_ADDR) "\0"                        \
+    "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0"            \
+    "mmcroot=/dev/mmcblk0p1 rootwait rw\0"                        \
+    "console=ttyLF" __stringify(CONFIG_FSL_LINFLEX_MODULE) "\0"   \
+    BOOTARGS_SD                                                   \
+    BOOTFIT_SD \
+    BOOTIMG_SD \
+    PCIE_EXTRA_ENV_SETTINGS
+
+#undef CONFIG_BOOTCOMMAND
+
+#if defined(CONFIG_FLASH_BOOT)
+#define CONFIG_BOOTCOMMAND \
+    PFE_INIT_CMD "run bootcmd_flash"
+#elif defined(CONFIG_SD_BOOT)
+#define CONFIG_BOOTCOMMAND                                   \
+    PFE_INIT_CMD "mmc dev ${mmcdev}; if mmc rescan; then "   \
+               "run bootfit_sd; "                            \
+       "fi"
+#endif
+
+#endif
--
2.30.2

