{
    "code": "module TopModule (\n    input wire clk,        // Clock signal, triggers state transitions on the rising edge\n    input wire reset,      // Active-high synchronous reset\n    input wire j,          // Input signal j\n    input wire k,          // Input signal k\n    output reg out         // Output signal, declared as reg for state retention\n);\n\n    // State Encoding\n    typedef enum logic {\n        OFF = 1'b0,\n        ON  = 1'b1\n    } state_t;\n\n    state_t state;\n\n    always @(posedge clk) begin\n        if (reset) begin\n            state <= OFF;\n            out <= 1'b0;\n        end else begin\n            case (state)\n                OFF: begin\n                    out <= 1'b0;\n                    if (j) state <= ON;\n                end\n                ON: begin\n                    out <= 1'b1;\n                    if (k) state <= OFF;\n                end\n            endcase\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 94,
        "passfail": "R"
    },
    "iterations_used": 1
}