
attinny13.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000176  00000000  00000000  00000094  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00800060  00000176  0000020a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00800062  00000178  0000020c  2**0
                  ALLOC
  3 .noinit       00000000  00800062  00800062  0000020c  2**0
                  CONTENTS
  4 .eeprom       00000000  00810000  00810000  0000020c  2**0
                  CONTENTS
  5 .stab         00000354  00000000  00000000  0000020c  2**2
                  CONTENTS, READONLY, DEBUGGING
  6 .stabstr      00000084  00000000  00000000  00000560  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000014  00000000  00000000  000005e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 0000007f  00000000  00000000  000005f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000003c1  00000000  00000000  00000677  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000013a  00000000  00000000  00000a38  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000024a  00000000  00000000  00000b72  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00000126  00000000  00000000  00000dbc  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
   0:	09 c0       	rjmp	.+18     	; 0x14 <__ctors_end>
   2:	21 c0       	rjmp	.+66     	; 0x46 <__bad_interrupt>
   4:	20 c0       	rjmp	.+64     	; 0x46 <__bad_interrupt>
   6:	1f c0       	rjmp	.+62     	; 0x46 <__bad_interrupt>
   8:	1e c0       	rjmp	.+60     	; 0x46 <__bad_interrupt>
   a:	1d c0       	rjmp	.+58     	; 0x46 <__bad_interrupt>
   c:	1c c0       	rjmp	.+56     	; 0x46 <__bad_interrupt>
   e:	1b c0       	rjmp	.+54     	; 0x46 <__bad_interrupt>
  10:	1a c0       	rjmp	.+52     	; 0x46 <__bad_interrupt>
  12:	19 c0       	rjmp	.+50     	; 0x46 <__bad_interrupt>

00000014 <__ctors_end>:
  14:	11 24       	eor	r1, r1
  16:	1f be       	out	0x3f, r1	; 63
  18:	cf e9       	ldi	r28, 0x9F	; 159
  1a:	cd bf       	out	0x3d, r28	; 61

0000001c <__do_copy_data>:
  1c:	10 e0       	ldi	r17, 0x00	; 0
  1e:	a0 e6       	ldi	r26, 0x60	; 96
  20:	b0 e0       	ldi	r27, 0x00	; 0
  22:	e6 e7       	ldi	r30, 0x76	; 118
  24:	f1 e0       	ldi	r31, 0x01	; 1
  26:	03 c0       	rjmp	.+6      	; 0x2e <.do_copy_data_start>

00000028 <.do_copy_data_loop>:
  28:	c8 95       	lpm
  2a:	31 96       	adiw	r30, 0x01	; 1
  2c:	0d 92       	st	X+, r0

0000002e <.do_copy_data_start>:
  2e:	a2 36       	cpi	r26, 0x62	; 98
  30:	b1 07       	cpc	r27, r17
  32:	d1 f7       	brne	.-12     	; 0x28 <.do_copy_data_loop>

00000034 <__do_clear_bss>:
  34:	10 e0       	ldi	r17, 0x00	; 0
  36:	a2 e6       	ldi	r26, 0x62	; 98
  38:	b0 e0       	ldi	r27, 0x00	; 0
  3a:	01 c0       	rjmp	.+2      	; 0x3e <.do_clear_bss_start>

0000003c <.do_clear_bss_loop>:
  3c:	1d 92       	st	X+, r1

0000003e <.do_clear_bss_start>:
  3e:	a2 36       	cpi	r26, 0x62	; 98
  40:	b1 07       	cpc	r27, r17
  42:	e1 f7       	brne	.-8      	; 0x3c <.do_clear_bss_loop>
  44:	6e c0       	rjmp	.+220    	; 0x122 <main>

00000046 <__bad_interrupt>:
  46:	dc cf       	rjmp	.-72     	; 0x0 <__vectors>

00000048 <keydown>:


char keydown()
{
   _test_key(B,3);
  48:	b3 99       	sbic	0x16, 3	; 22
  4a:	09 c0       	rjmp	.+18     	; 0x5e <keydown+0x16>
		__ticks = 1;
	else if (__tmp > 65535)
		__ticks = 0;	/* i.e. 65536 */
	else
		__ticks = (uint16_t)__tmp;
  4c:	88 eb       	ldi	r24, 0xB8	; 184
  4e:	9b e0       	ldi	r25, 0x0B	; 11
  50:	01 97       	sbiw	r24, 0x01	; 1
  52:	f1 f7       	brne	.-4      	; 0x50 <keydown+0x8>
  54:	b3 99       	sbic	0x16, 3	; 22
  56:	03 c0       	rjmp	.+6      	; 0x5e <keydown+0x16>
  58:	81 e0       	ldi	r24, 0x01	; 1
  5a:	90 e0       	ldi	r25, 0x00	; 0
  5c:	08 95       	ret
  5e:	80 e0       	ldi	r24, 0x00	; 0
  60:	90 e0       	ldi	r25, 0x00	; 0
}
  62:	08 95       	ret

00000064 <led_test>:



char mod=2;

void led_test()
{
  64:	e0 e0       	ldi	r30, 0x00	; 0
  66:	f0 e0       	ldi	r31, 0x00	; 0
  68:	22 e0       	ldi	r18, 0x02	; 2
	/* 往前步进 */
    char i;
		for (i = 0; i < 3; i++){

			PORTB = 0;
  6a:	18 ba       	out	0x18, r1	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
  6c:	8e 2f       	mov	r24, r30
  6e:	9f 2f       	mov	r25, r31
  70:	01 97       	sbiw	r24, 0x01	; 1
  72:	f1 f7       	brne	.-4      	; 0x70 <led_test+0xc>
			_delay_ms(200);
 		    LED_Off(0);
  74:	c0 9a       	sbi	0x18, 0	; 24
			LED_Off(1);
  76:	c1 9a       	sbi	0x18, 1	; 24
 		    LED_Off(2);
  78:	c2 9a       	sbi	0x18, 2	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
  7a:	8e 2f       	mov	r24, r30
  7c:	9f 2f       	mov	r25, r31
  7e:	01 97       	sbiw	r24, 0x01	; 1
  80:	f1 f7       	brne	.-4      	; 0x7e <led_test+0x1a>
  82:	21 50       	subi	r18, 0x01	; 1
  84:	27 ff       	sbrs	r18, 7
  86:	f1 cf       	rjmp	.-30     	; 0x6a <led_test+0x6>
  88:	08 95       	ret

0000008a <sharp_flash>:

			_delay_ms(200);
		}

	

}	

void sharp_flash()
{
  8a:	cf 93       	push	r28
  8c:	df 93       	push	r29
  8e:	80 91 61 00 	lds	r24, 0x0061
  92:	99 27       	eor	r25, r25
  94:	68 2f       	mov	r22, r24
  96:	79 2f       	mov	r23, r25
  98:	62 70       	andi	r22, 0x02	; 2
  9a:	70 70       	andi	r23, 0x00	; 0
  9c:	48 2f       	mov	r20, r24
  9e:	59 2f       	mov	r21, r25
  a0:	44 70       	andi	r20, 0x04	; 4
  a2:	50 70       	andi	r21, 0x00	; 0
  a4:	a0 e1       	ldi	r26, 0x10	; 16
  a6:	b7 e2       	ldi	r27, 0x27	; 39
  a8:	c0 e0       	ldi	r28, 0x00	; 0
  aa:	d0 e0       	ldi	r29, 0x00	; 0
  ac:	26 e0       	ldi	r18, 0x06	; 6
    char x;

    for(x=0;x<7;x++){
       //LED_On(mod&1?0:7);
	   LED_On(mod&2?1:7);
  ae:	88 b3       	in	r24, 0x18	; 24
  b0:	99 27       	eor	r25, r25
  b2:	61 15       	cp	r22, r1
  b4:	71 05       	cpc	r23, r1
  b6:	11 f0       	breq	.+4      	; 0xbc <__stack+0x1d>
  b8:	8d 7f       	andi	r24, 0xFD	; 253
  ba:	01 c0       	rjmp	.+2      	; 0xbe <__stack+0x1f>
  bc:	8f 77       	andi	r24, 0x7F	; 127
  be:	88 bb       	out	0x18, r24	; 24
	   LED_On(mod&4?2:7);
  c0:	88 b3       	in	r24, 0x18	; 24
  c2:	99 27       	eor	r25, r25
  c4:	41 15       	cp	r20, r1
  c6:	51 05       	cpc	r21, r1
  c8:	11 f0       	breq	.+4      	; 0xce <__stack+0x2f>
  ca:	8b 7f       	andi	r24, 0xFB	; 251
  cc:	01 c0       	rjmp	.+2      	; 0xd0 <__stack+0x31>
  ce:	8f 77       	andi	r24, 0x7F	; 127
  d0:	88 bb       	out	0x18, r24	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
  d2:	8a 2f       	mov	r24, r26
  d4:	9b 2f       	mov	r25, r27
  d6:	01 97       	sbiw	r24, 0x01	; 1
  d8:	f1 f7       	brne	.-4      	; 0xd6 <__stack+0x37>

       _delay_ms(10);
	   //LED_Off(0);
	   LED_Off(1);
  da:	c1 9a       	sbi	0x18, 1	; 24
 	   LED_Off(2);
  dc:	c2 9a       	sbi	0x18, 2	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
  de:	8a 2f       	mov	r24, r26
  e0:	9b 2f       	mov	r25, r27
  e2:	01 97       	sbiw	r24, 0x01	; 1
  e4:	f1 f7       	brne	.-4      	; 0xe2 <__stack+0x43>
  e6:	21 50       	subi	r18, 0x01	; 1
  e8:	27 ff       	sbrs	r18, 7
  ea:	e1 cf       	rjmp	.-62     	; 0xae <__stack+0xf>
  ec:	df 91       	pop	r29
  ee:	cf 91       	pop	r28
  f0:	08 95       	ret

000000f2 <pwm_init>:
	   	_delay_ms(10);
	}
   
}

/*fast pwm mode*/
/*  9.6M  about 1000000/9.6M  104.17 ns*/

#define PWM_CYCLE  254
unsigned char duty=128; 


/* FAST PWM mode
The counter counts from BOTTOM to TOP then restarts from BOTTOM. 


---------------
TCCR0A :  COM0A1 COM0A0 

WGM2:0 
TOP is defined as 0xFF when WGM2:0 = 3  *
and OCR0A when WGM2:0 = 7

COM01 COM00: 
1       0     Clear OC0A on Compare Match, set OC0A at TOP *

------------------
TCCR0B :
WGM20  

CS02 CS01 CS00 ：
0     1      0       clkI/O/8 (From prescaler)


------------------
TCNT0  -

OCR0A C Output Compare Register , cmpare to TCN0

GTCCR C General Timer/Counter Control Register
             Bit              7            0
                            TSM          PSR10     
             Read/Write     R/W           R/W
             Initial Value    0             0
            Bit 7 C TSM: Timer/Counter Synchronization Mode
            Writing the TSM bit to one activates the Timer/Counter Synchronization mode. In this mode, the
            value that is written to the PSR10 bit is kept, hence keeping the Prescaler Reset signal asserted.
            This ensures that the Timer/Counter is halted and can be configured without the risk of advanc-
            ing during configuration. When the TSM bit is written to zero, the PSR10 bit is cleared by
            hardware, and the Timer/Counter start counting.
            Bit 0 C PSR10: Prescaler Reset Timer/Counter0
            When this bit is one, the Timer/Counter0 prescaler will be Reset. This bit is normally cleared
            immediately by hardware, except ifexcept )

*/

#define _NM_MASK8(n,m)    (0xFF<<(n))&(0xFF>>(7-(m)))
                          /*n=2, m=3*/
				          /* xxxx XX00  &  0000 XXXX*/


#define  _clear_nm8(x,n,m)  x&= ~( _NM_MASK8(n,m))
#define  _nm8(val,n,m)      (val<<(n))&(_NM_MASK8(n,m))
#define  _set_nm8(x,val,n,m) _clear_nm8(x,n,m); \
							x |= _nm8(val,n,m)

void pwm_init()
{
  TCCR0A  =  ( _nm8(3,WGM00,WGM01) ) |  ( _nm8(0b10, COM0A0,COM0A1) );  
  f2:	83 e8       	ldi	r24, 0x83	; 131
  f4:	8f bd       	out	0x2f, r24	; 47
  TCCR0B  =  _nm8(0b001, CS00,CS02);     
  f6:	81 e0       	ldi	r24, 0x01	; 1
  f8:	83 bf       	out	0x33, r24	; 51
  TCNT0  = 0;
  fa:	12 be       	out	0x32, r1	; 50
  OCR0A = 0 ;  /* duty = 0; */
  fc:	16 be       	out	0x36, r1	; 54

  GTCCR = 1; /*reset prescaler*/
  fe:	88 bd       	out	0x28, r24	; 40
 100:	08 95       	ret

00000102 <pwm_setduty>:

}

void pwm_setduty(unsigned char duty)
{
  OCR0A = duty;
 102:	86 bf       	out	0x36, r24	; 54
 104:	08 95       	ret

00000106 <pwm_demo>:
}

void pwm_demo()
{
	_set_bit(PORTB, 2);//led
 106:	c2 9a       	sbi	0x18, 2	; 24
	_clear_bit(PORTB,1);
 108:	c1 98       	cbi	0x18, 1	; 24
	_clear_bit(PORTB,0); //pwm 
 10a:	c0 98       	cbi	0x18, 0	; 24
		__ticks = 1;
	else if (__tmp > 65535)
		__ticks = 0;	/* i.e. 65536 */
	else
		__ticks = (uint16_t)__tmp;
 10c:	80 ed       	ldi	r24, 0xD0	; 208
 10e:	97 e0       	ldi	r25, 0x07	; 7
 110:	01 97       	sbiw	r24, 0x01	; 1
 112:	f1 f7       	brne	.-4      	; 0x110 <pwm_demo+0xa>
	_delay_ms(2);
       
	_set_bit(PORTB, 0); //pwm
 114:	c0 9a       	sbi	0x18, 0	; 24
    _clear_bit(PORTB, 2);//led
 116:	c2 98       	cbi	0x18, 2	; 24
	_set_bit(PORTB,1);
 118:	c1 9a       	sbi	0x18, 1	; 24
	double __tmp = ((F_CPU) / 3e6) * __us;
	if (__tmp < 1.0)
		__ticks = 1;
	else if (__tmp > 255)
		__ticks = 0;	/* i.e. 256 */
 11a:	80 e0       	ldi	r24, 0x00	; 0
 11c:	8a 95       	dec	r24
 11e:	f1 f7       	brne	.-4      	; 0x11c <pwm_demo+0x16>
 120:	08 95       	ret

00000122 <main>:
	_delay_us(500);

}
int main()
{
 122:	cf e9       	ldi	r28, 0x9F	; 159
 124:	d0 e0       	ldi	r29, 0x00	; 0
 126:	de bf       	out	0x3e, r29	; 62
 128:	cd bf       	out	0x3d, r28	; 61

	DDRB = 0xFF;	/* 定义B口为输出*/
 12a:	8f ef       	ldi	r24, 0xFF	; 255
 12c:	87 bb       	out	0x17, r24	; 23
	PORTB = 0xFF;	/* 关闭全部LED */
 12e:	88 bb       	out	0x18, r24	; 24

  
    led_test();
 130:	99 df       	rcall	.-206    	; 0x64 <led_test>
    _key_init(B,3);	
 132:	bb 98       	cbi	0x17, 3	; 23
 134:	c3 9a       	sbi	0x18, 3	; 24

    
	pwm_init();
 136:	dd df       	rcall	.-70     	; 0xf2 <pwm_init>

    
	while (1){
	           
       // sharp_flash();
	    //pwm_demo();
        if( keydown()){
 138:	87 df       	rcall	.-242    	; 0x48 <keydown>
 13a:	88 23       	and	r24, r24
 13c:	e9 f3       	breq	.-6      	; 0x138 <main+0x16>
		  //_set_bit(PORTB,1);
		  duty+=1;
 13e:	90 91 60 00 	lds	r25, 0x0060
 142:	9f 5f       	subi	r25, 0xFF	; 255
 144:	90 93 60 00 	sts	0x0060, r25
		  mod++;
 148:	80 91 61 00 	lds	r24, 0x0061
 14c:	8f 5f       	subi	r24, 0xFF	; 255
 14e:	80 93 61 00 	sts	0x0061, r24
		  if(mod>=7)mod=2;
 152:	87 30       	cpi	r24, 0x07	; 7
 154:	18 f0       	brcs	.+6      	; 0x15c <main+0x3a>
 156:	82 e0       	ldi	r24, 0x02	; 2
 158:	80 93 61 00 	sts	0x0061, r24

		  pwm_setduty(duty);
 15c:	89 2f       	mov	r24, r25
 15e:	d1 df       	rcall	.-94     	; 0x102 <pwm_setduty>
		  if(duty>=0xFF)
 160:	80 91 60 00 	lds	r24, 0x0060
 164:	8f 3f       	cpi	r24, 0xFF	; 255
 166:	11 f4       	brne	.+4      	; 0x16c <main+0x4a>
		     duty=0;
 168:	10 92 60 00 	sts	0x0060, r1
		__ticks = 1;
	else if (__tmp > 65535)
		__ticks = 0;	/* i.e. 65536 */
	else
		__ticks = (uint16_t)__tmp;
 16c:	88 eb       	ldi	r24, 0xB8	; 184
 16e:	9b e0       	ldi	r25, 0x0B	; 11
 170:	01 97       	sbiw	r24, 0x01	; 1
 172:	f1 f7       	brne	.-4      	; 0x170 <main+0x4e>
 174:	e1 cf       	rjmp	.-62     	; 0x138 <main+0x16>
