{"Source Block": ["hdl/library/axi_ad9162/axi_ad9162_core.v@90:100@HdlStmAssign", "    wire              up_rack_s;\n    wire              up_wack_s;\n    \n    // dac valid\n    \n    assign dac_valid = 1'b1;\n    \n    // processor read interface\n    \n    always @(negedge up_rstn or posedge up_clk) begin\n      if (up_rstn == 0) begin\n"], "Clone Blocks": [["hdl/library/axi_ad9739a/axi_ad9739a_core.v@97:107", "  wire              up_rack_s;\n  wire              up_wack_s;\n\n  // defaults\n\n  assign dac_valid = 1'b1;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"]], "Diff Content": {"Delete": [[95, "    assign dac_valid = 1'b1;\n"]], "Add": []}}