void F_1 ( unsigned long * V_1 , struct V_2 * V_3 )\r\n{\r\nstruct V_4 * V_5 ;\r\nint V_6 ;\r\nV_1 [ V_7 ] = 0 ;\r\nfor ( V_6 = 0 ; V_6 < 15 ; V_6 ++ )\r\nV_1 [ V_8 + V_6 ] = V_3 -> V_9 [ V_10 + V_6 ] ;\r\nV_5 = (struct V_4 * ) ( V_3 -> V_9 [ V_11 ] + V_12 ) ;\r\nfor ( V_6 = 0 ; V_6 < 8 ; V_6 ++ )\r\nV_1 [ V_13 + V_6 ] = V_5 -> V_14 [ V_6 ] ;\r\nfor ( V_6 = 0 ; V_6 < 8 ; V_6 ++ )\r\nV_1 [ V_15 + V_6 ] = V_5 -> V_16 [ V_6 ] ;\r\nfor ( V_6 = V_17 ; V_6 <= V_18 ; V_6 ++ )\r\nV_1 [ V_6 ] = 0 ;\r\nV_1 [ V_19 ] = V_3 -> V_20 ;\r\nV_1 [ V_21 ] = V_3 -> V_22 ;\r\nV_1 [ V_23 ] = V_3 -> V_24 ;\r\nV_1 [ V_25 ] = 0 ;\r\nV_1 [ V_26 ] = 0 ;\r\nV_1 [ V_27 ] = V_3 -> V_28 ;\r\n}\r\nvoid F_2 ( unsigned long * V_1 , struct V_29 * V_30 )\r\n{\r\nstruct V_31 * V_32 = F_3 ( V_30 ) ;\r\nextern unsigned int V_33 ;\r\nextern unsigned int V_34 ;\r\nstruct V_4 * V_5 ;\r\nunsigned long V_35 , V_36 ;\r\nint V_6 ;\r\nfor ( V_6 = V_7 ; V_6 < V_37 ; V_6 ++ )\r\nV_1 [ V_6 ] = 0 ;\r\nV_1 [ V_37 ] = ( unsigned long ) V_32 ;\r\nV_1 [ V_38 ] = ( unsigned long ) V_30 ;\r\nfor ( V_6 = V_39 ; V_6 < V_40 ; V_6 ++ )\r\nV_1 [ V_6 ] = 0 ;\r\nV_1 [ V_40 ] = V_32 -> V_41 ;\r\nV_1 [ V_42 ] = 0 ;\r\nV_5 = (struct V_4 * ) ( V_32 -> V_41 + V_12 ) ;\r\nfor ( V_6 = 0 ; V_6 < 8 ; V_6 ++ )\r\nV_1 [ V_13 + V_6 ] = V_5 -> V_14 [ V_6 ] ;\r\nfor ( V_6 = 0 ; V_6 < 8 ; V_6 ++ )\r\nV_1 [ V_15 + V_6 ] = V_5 -> V_16 [ V_6 ] ;\r\nfor ( V_6 = V_17 ; V_6 <= V_18 ; V_6 ++ )\r\nV_1 [ V_6 ] = 0 ;\r\nif ( V_32 -> V_43 )\r\nV_35 = ( unsigned long ) & V_34 ;\r\nelse\r\nV_35 = ( unsigned long ) & V_33 ;\r\nV_1 [ V_19 ] = V_35 ;\r\nV_1 [ V_21 ] = V_35 + 4 ;\r\nV_36 = F_4 ( V_32 ) [ V_44 ] ;\r\nV_1 [ V_23 ] = ( V_45 | V_46 | V_36 ) ;\r\nV_1 [ V_25 ] = 0 ;\r\nV_1 [ V_26 ] = 0 ;\r\nV_1 [ V_27 ] = 0 ;\r\n}\r\nvoid F_5 ( unsigned long * V_1 , struct V_2 * V_3 )\r\n{\r\nstruct V_4 * V_5 ;\r\nint V_6 ;\r\nfor ( V_6 = 0 ; V_6 < 15 ; V_6 ++ )\r\nV_3 -> V_9 [ V_10 + V_6 ] = V_1 [ V_8 + V_6 ] ;\r\nif ( V_3 -> V_24 != V_1 [ V_23 ] ) {\r\nunsigned long V_36 = V_3 -> V_24 & V_47 ;\r\nV_3 -> V_24 = ( V_1 [ V_23 ] & ~ V_47 ) | V_36 ;\r\n}\r\nV_3 -> V_20 = V_1 [ V_19 ] ;\r\nV_3 -> V_22 = V_1 [ V_21 ] ;\r\nV_3 -> V_28 = V_1 [ V_27 ] ;\r\nV_5 = (struct V_4 * ) ( V_3 -> V_9 [ V_11 ] + V_12 ) ;\r\nfor ( V_6 = 0 ; V_6 < 8 ; V_6 ++ )\r\nV_5 -> V_14 [ V_6 ] = V_1 [ V_13 + V_6 ] ;\r\nfor ( V_6 = 0 ; V_6 < 8 ; V_6 ++ )\r\nV_5 -> V_16 [ V_6 ] = V_1 [ V_15 + V_6 ] ;\r\n}\r\nvoid T_1 F_6 ( int V_48 , struct V_2 * V_3 )\r\n{\r\nunsigned long V_49 ;\r\n__asm__ __volatile__("rdpr %%pstate, %0\n\t"\r\n"wrpr %0, %1, %%pstate"\r\n: "=r" (flags)\r\n: "i" (PSTATE_IE));\r\nF_7 () ;\r\nif ( F_8 ( & V_50 ) != - 1 )\r\nF_9 ( F_10 () , V_3 ) ;\r\n__asm__ __volatile__("wrpr %0, 0, %%pstate"\r\n: : "r" (flags));\r\n}\r\nint F_11 ( int V_51 , int V_52 , int V_53 ,\r\nchar * V_54 , char * V_55 ,\r\nstruct V_2 * V_56 )\r\n{\r\nunsigned long V_57 ;\r\nchar * V_58 ;\r\nswitch ( V_54 [ 0 ] ) {\r\ncase 'c' :\r\nV_58 = & V_54 [ 1 ] ;\r\nif ( F_12 ( & V_58 , & V_57 ) ) {\r\nV_56 -> V_20 = V_57 ;\r\nV_56 -> V_22 = V_57 + 4 ;\r\n}\r\ncase 'D' :\r\ncase 'k' :\r\nif ( V_56 -> V_20 == ( unsigned long ) V_59 ) {\r\nV_56 -> V_20 = V_56 -> V_22 ;\r\nV_56 -> V_22 += 4 ;\r\n}\r\nreturn 0 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nT_2 void F_13 ( unsigned long V_60 , struct V_2 * V_3 )\r\n{\r\nenum V_61 V_62 = F_14 () ;\r\nunsigned long V_49 ;\r\nif ( F_15 ( V_3 ) ) {\r\nF_16 ( V_3 , V_60 ) ;\r\ngoto V_63;\r\n}\r\nF_7 () ;\r\nF_17 ( V_49 ) ;\r\nF_18 ( 0x172 , V_64 , 0 , V_3 ) ;\r\nF_19 ( V_49 ) ;\r\nV_63:\r\nF_20 ( V_62 ) ;\r\n}\r\nint F_21 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid F_22 ( void )\r\n{\r\n}\r\nvoid F_23 ( struct V_2 * V_3 , unsigned long V_65 )\r\n{\r\nV_3 -> V_20 = V_65 ;\r\nV_3 -> V_22 = V_3 -> V_20 + 4 ;\r\n}
