vendor_name = ModelSim
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/ONEPULSE.VHD
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DEBOUNCE.VHD
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_HEX_decoder.vhd
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/CLK_DIV.VHD
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.qip
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/DE2_Board_top_level.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/altsyncram_tvr1.tdf
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/matlab source/lcd.mif
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/lpm_divide_85m.tdf
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/sign_div_unsign_fkh.tdf
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/alt_u_div_00f.tdf
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/add_sub_lkc.tdf
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/add_sub_mkc.tdf
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/lpm_divide_1dm.tdf
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/sign_div_unsign_bkh.tdf
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/alt_u_div_ove.tdf
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/lpm_divide_4dm.tdf
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/sign_div_unsign_ekh.tdf
source_file = 1, C:/Users/z68j959/Documents/GitHub/EELE466/db/alt_u_div_uve.tdf
design_name = DE2_Board_top_level
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[16]\, lcd_display_0|CLK_COUNT_400HZ[16], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[13]\, lcd_display_0|CLK_COUNT_400HZ[13], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[6]\, lcd_display_0|CLK_COUNT_400HZ[6], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[4]\, lcd_display_0|CLK_COUNT_400HZ[4], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[2]\, lcd_display_0|CLK_COUNT_400HZ[2], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[0]\, lcd_display_0|CLK_COUNT_400HZ[0], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[0]~20\, lcd_display_0|CLK_COUNT_400HZ[0]~20, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[2]~24\, lcd_display_0|CLK_COUNT_400HZ[2]~24, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[4]~28\, lcd_display_0|CLK_COUNT_400HZ[4]~28, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[6]~32\, lcd_display_0|CLK_COUNT_400HZ[6]~32, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[13]~46\, lcd_display_0|CLK_COUNT_400HZ[13]~46, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[16]~52\, lcd_display_0|CLK_COUNT_400HZ[16]~52, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[27]~54\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[27]~54, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[26]~56\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[26]~56, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[25]~58\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[25]~58, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[24]~60\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[24]~60, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[34]~64\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[34]~64, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[33]~65\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[33]~65, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[32]~68\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[32]~68, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[44]~70\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[44]~70, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[41]~73\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[41]~73, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[40]~75\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[40]~75, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[48]~77\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[48]~77, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[53]~80\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[53]~80, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[49]~85\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[49]~85, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[18]~37\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[18]~37, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[17]~39\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[17]~39, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[16]~40\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[16]~40, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[15]~43\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[15]~43, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[23]~44\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[23]~44, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[22]~45\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[22]~45, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[21]~47\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[21]~47, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[20]~49\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[20]~49, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[28]~50\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[28]~50, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[27]~51\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[27]~51, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[26]~53\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[26]~53, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[25]~55\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[25]~55, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[31]~59\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[31]~59, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[30]~61\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[30]~61, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[48]~0\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[48]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[54]~2\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[54]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[52]~4\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[52]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[51]~5\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[51]~5, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[50]~7\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[50]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[49]~9\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[49]~9, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[54]~0\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[54]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[53]~2\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[53]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[52]~5\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[52]~5, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[51]~6\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[51]~6, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[50]~9\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[50]~9, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[49]~10\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[49]~10, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[48]~0\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[48]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[51]~6\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[51]~6, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[50]~7\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[50]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[33]~0\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[33]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[32]~3\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[32]~3, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[31]~4\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[31]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[30]~6\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[30]~6, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector15~0\, lcd_display_0|Selector15~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector8~5\, lcd_display_0|Selector8~5, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.RESET3\, lcd_display_0|state.RESET3, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.RESET2\, lcd_display_0|state.RESET2, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|next_command.RESET3\, lcd_display_0|next_command.RESET3, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state~34\, lcd_display_0|state~34, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|next_command.RESET2\, lcd_display_0|next_command.RESET2, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state~37\, lcd_display_0|state~37, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector17~0\, lcd_display_0|Selector17~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector19~0\, lcd_display_0|Selector19~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector18~0\, lcd_display_0|Selector18~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[45]~89\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[45]~89, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[43]~91\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[43]~91, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[54]~92\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[54]~92, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[52]~94\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[52]~94, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[51]~95\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[51]~95, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[33]~63\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[33]~63, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[36]~96\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[36]~96, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[35]~97\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[35]~97, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[42]~99\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[42]~99, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[32]~67\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[32]~67, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector7~2\, lcd_display_0|Selector7~2, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector5~2\, lcd_display_0|Selector5~2, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector9~3\, lcd_display_0|Selector9~3, DE2_Board_top_level, 1
instance = comp, \CLOCK_50~I\, CLOCK_50, DE2_Board_top_level, 1
instance = comp, \CLOCK_50~clkctrl\, CLOCK_50~clkctrl, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CHAR_COUNT[0]~5\, lcd_display_0|CHAR_COUNT[0]~5, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.RESET1~feeder\, lcd_display_0|state.RESET1~feeder, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[1]~22\, lcd_display_0|CLK_COUNT_400HZ[1]~22, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[1]\, lcd_display_0|CLK_COUNT_400HZ[1], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[3]~26\, lcd_display_0|CLK_COUNT_400HZ[3]~26, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[3]\, lcd_display_0|CLK_COUNT_400HZ[3], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[5]~30\, lcd_display_0|CLK_COUNT_400HZ[5]~30, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[5]\, lcd_display_0|CLK_COUNT_400HZ[5], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[7]~34\, lcd_display_0|CLK_COUNT_400HZ[7]~34, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[7]\, lcd_display_0|CLK_COUNT_400HZ[7], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[8]~36\, lcd_display_0|CLK_COUNT_400HZ[8]~36, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[8]\, lcd_display_0|CLK_COUNT_400HZ[8], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[9]~38\, lcd_display_0|CLK_COUNT_400HZ[9]~38, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[9]\, lcd_display_0|CLK_COUNT_400HZ[9], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[10]~40\, lcd_display_0|CLK_COUNT_400HZ[10]~40, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[10]~feeder\, lcd_display_0|CLK_COUNT_400HZ[10]~feeder, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[10]\, lcd_display_0|CLK_COUNT_400HZ[10], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|LessThan0~2\, lcd_display_0|LessThan0~2, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|LessThan0~3\, lcd_display_0|LessThan0~3, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[11]~42\, lcd_display_0|CLK_COUNT_400HZ[11]~42, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[11]~feeder\, lcd_display_0|CLK_COUNT_400HZ[11]~feeder, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[11]\, lcd_display_0|CLK_COUNT_400HZ[11], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[12]~44\, lcd_display_0|CLK_COUNT_400HZ[12]~44, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[12]\, lcd_display_0|CLK_COUNT_400HZ[12], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[14]~48\, lcd_display_0|CLK_COUNT_400HZ[14]~48, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[14]\, lcd_display_0|CLK_COUNT_400HZ[14], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[15]~50\, lcd_display_0|CLK_COUNT_400HZ[15]~50, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[15]\, lcd_display_0|CLK_COUNT_400HZ[15], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|LessThan0~1\, lcd_display_0|LessThan0~1, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[17]~54\, lcd_display_0|CLK_COUNT_400HZ[17]~54, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[17]\, lcd_display_0|CLK_COUNT_400HZ[17], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[18]~56\, lcd_display_0|CLK_COUNT_400HZ[18]~56, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[18]\, lcd_display_0|CLK_COUNT_400HZ[18], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[19]~58\, lcd_display_0|CLK_COUNT_400HZ[19]~58, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_COUNT_400HZ[19]\, lcd_display_0|CLK_COUNT_400HZ[19], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|LessThan0~0\, lcd_display_0|LessThan0~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|LessThan0~4\, lcd_display_0|LessThan0~4, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_400HZ_Enable~feeder\, lcd_display_0|CLK_400HZ_Enable~feeder, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CLK_400HZ_Enable\, lcd_display_0|CLK_400HZ_Enable, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.RESET1\, lcd_display_0|state.RESET1, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector26~0\, lcd_display_0|Selector26~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|LCD_RS~0\, lcd_display_0|LCD_RS~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.DROP_LCD_E\, lcd_display_0|state.DROP_LCD_E, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.HOLD\, lcd_display_0|state.HOLD, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CHAR_COUNT[1]~7\, lcd_display_0|CHAR_COUNT[1]~7, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CHAR_COUNT[2]~9\, lcd_display_0|CHAR_COUNT[2]~9, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector24~0\, lcd_display_0|Selector24~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CHAR_COUNT[2]\, lcd_display_0|CHAR_COUNT[2], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CHAR_COUNT[3]~11\, lcd_display_0|CHAR_COUNT[3]~11, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector23~0\, lcd_display_0|Selector23~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CHAR_COUNT[3]\, lcd_display_0|CHAR_COUNT[3], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Equal2~0\, lcd_display_0|Equal2~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CHAR_COUNT[4]~13\, lcd_display_0|CHAR_COUNT[4]~13, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector22~0\, lcd_display_0|Selector22~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CHAR_COUNT[4]\, lcd_display_0|CHAR_COUNT[4], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector17~1\, lcd_display_0|Selector17~1, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|next_command.RETURN_HOME\, lcd_display_0|next_command.RETURN_HOME, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state~29\, lcd_display_0|state~29, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.RETURN_HOME\, lcd_display_0|state.RETURN_HOME, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector15~1\, lcd_display_0|Selector15~1, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|next_command.Print_String\, lcd_display_0|next_command.Print_String, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state~28\, lcd_display_0|state~28, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.Print_String\, lcd_display_0|state.Print_String, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CHAR_COUNT[0]\, lcd_display_0|CHAR_COUNT[0], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector25~0\, lcd_display_0|Selector25~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|CHAR_COUNT[1]\, lcd_display_0|CHAR_COUNT[1], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector9~2\, lcd_display_0|Selector9~2, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector9~4\, lcd_display_0|Selector9~4, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|DATA_BUS_VALUE[0]\, lcd_display_0|DATA_BUS_VALUE[0], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector8~7\, lcd_display_0|Selector8~7, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector8~6\, lcd_display_0|Selector8~6, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|DATA_BUS_VALUE[1]\, lcd_display_0|DATA_BUS_VALUE[1], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector21~0\, lcd_display_0|Selector21~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|next_command.DISPLAY_CLEAR\, lcd_display_0|next_command.DISPLAY_CLEAR, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state~32\, lcd_display_0|state~32, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.DISPLAY_CLEAR\, lcd_display_0|state.DISPLAY_CLEAR, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector13~0\, lcd_display_0|Selector13~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|next_command.DISPLAY_ON\, lcd_display_0|next_command.DISPLAY_ON, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state~33\, lcd_display_0|state~33, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.DISPLAY_ON\, lcd_display_0|state.DISPLAY_ON, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector14~0\, lcd_display_0|Selector14~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|next_command.MODE_SET\, lcd_display_0|next_command.MODE_SET, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state~30\, lcd_display_0|state~30, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.MODE_SET\, lcd_display_0|state.MODE_SET, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector7~4\, lcd_display_0|Selector7~4, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector7~5\, lcd_display_0|Selector7~5, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|DATA_BUS_VALUE[2]\, lcd_display_0|DATA_BUS_VALUE[2], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector6~12\, lcd_display_0|Selector6~12, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector12~0\, lcd_display_0|Selector12~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|next_command.FUNC_SET\, lcd_display_0|next_command.FUNC_SET, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state~36\, lcd_display_0|state~36, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.FUNC_SET\, lcd_display_0|state.FUNC_SET, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector20~0\, lcd_display_0|Selector20~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|next_command.DISPLAY_OFF\, lcd_display_0|next_command.DISPLAY_OFF, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state~35\, lcd_display_0|state~35, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.DISPLAY_OFF\, lcd_display_0|state.DISPLAY_OFF, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector6~13\, lcd_display_0|Selector6~13, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector6~3\, lcd_display_0|Selector6~3, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector6~15\, lcd_display_0|Selector6~15, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector6~14\, lcd_display_0|Selector6~14, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|DATA_BUS_VALUE[3]\, lcd_display_0|DATA_BUS_VALUE[3], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector16~0\, lcd_display_0|Selector16~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector16~1\, lcd_display_0|Selector16~1, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|next_command.LINE2\, lcd_display_0|next_command.LINE2, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state~31\, lcd_display_0|state~31, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|state.LINE2\, lcd_display_0|state.LINE2, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector5~3\, lcd_display_0|Selector5~3, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector5~4\, lcd_display_0|Selector5~4, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector5~5\, lcd_display_0|Selector5~5, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|DATA_BUS_VALUE[5]~0\, lcd_display_0|DATA_BUS_VALUE[5]~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|DATA_BUS_VALUE[4]\, lcd_display_0|DATA_BUS_VALUE[4], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector4~3\, lcd_display_0|Selector4~3, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector4~10\, lcd_display_0|Selector4~10, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector4~9\, lcd_display_0|Selector4~9, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|DATA_BUS_VALUE[5]\, lcd_display_0|DATA_BUS_VALUE[5], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector3~3\, lcd_display_0|Selector3~3, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector3~2\, lcd_display_0|Selector3~2, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector3~4\, lcd_display_0|Selector3~4, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|DATA_BUS_VALUE[6]\, lcd_display_0|DATA_BUS_VALUE[6], DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector2~0\, lcd_display_0|Selector2~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|DATA_BUS_VALUE[7]\, lcd_display_0|DATA_BUS_VALUE[7], DE2_Board_top_level, 1
instance = comp, \SW[0]~I\, SW[0], DE2_Board_top_level, 1
instance = comp, \SW[1]~I\, SW[1], DE2_Board_top_level, 1
instance = comp, \SW[2]~I\, SW[2], DE2_Board_top_level, 1
instance = comp, \SW[3]~I\, SW[3], DE2_Board_top_level, 1
instance = comp, \SW[4]~I\, SW[4], DE2_Board_top_level, 1
instance = comp, \SW[5]~I\, SW[5], DE2_Board_top_level, 1
instance = comp, \SW[6]~I\, SW[6], DE2_Board_top_level, 1
instance = comp, \SW[7]~I\, SW[7], DE2_Board_top_level, 1
instance = comp, \SW[8]~I\, SW[8], DE2_Board_top_level, 1
instance = comp, \SW[9]~I\, SW[9], DE2_Board_top_level, 1
instance = comp, \SW[10]~I\, SW[10], DE2_Board_top_level, 1
instance = comp, \SW[11]~I\, SW[11], DE2_Board_top_level, 1
instance = comp, \SW[12]~I\, SW[12], DE2_Board_top_level, 1
instance = comp, \SW[13]~I\, SW[13], DE2_Board_top_level, 1
instance = comp, \SW[14]~I\, SW[14], DE2_Board_top_level, 1
instance = comp, \SW[15]~I\, SW[15], DE2_Board_top_level, 1
instance = comp, \SW[16]~I\, SW[16], DE2_Board_top_level, 1
instance = comp, \SW[17]~I\, SW[17], DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[27]~55\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[27]~55, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[26]~57\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[26]~57, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[25]~59\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[25]~59, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[24]~61\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[24]~61, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[36]~62\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[36]~62, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[35]~63\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[35]~63, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[34]~98\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[34]~98, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[33]~66\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[33]~66, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[32]~67\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[32]~67, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[45]~69\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[45]~69, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[44]~90\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[44]~90, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[43]~71\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[43]~71, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[42]~72\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[42]~72, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[41]~74\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[41]~74, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[40]~76\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[40]~76, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[54]~79\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[54]~79, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[53]~93\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[53]~93, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[52]~81\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[52]~81, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[51]~82\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[51]~82, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[50]~83\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[50]~83, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[49]~84\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[49]~84, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[48]~78\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[48]~78, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[58]~87\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[58]~87, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[50]~100\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[50]~100, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[59]~88\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[59]~88, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[57]~86\, bit8_to_3xBCD_data|Mod0|auto_generated|divider|divider|StageOut[57]~86, DE2_Board_top_level, 1
instance = comp, \hex0_decoder|Mux6~0\, hex0_decoder|Mux6~0, DE2_Board_top_level, 1
instance = comp, \hex0_decoder|Mux5~0\, hex0_decoder|Mux5~0, DE2_Board_top_level, 1
instance = comp, \hex0_decoder|Mux4~0\, hex0_decoder|Mux4~0, DE2_Board_top_level, 1
instance = comp, \hex0_decoder|Mux3~0\, hex0_decoder|Mux3~0, DE2_Board_top_level, 1
instance = comp, \hex0_decoder|Mux2~0\, hex0_decoder|Mux2~0, DE2_Board_top_level, 1
instance = comp, \hex0_decoder|Mux1~0\, hex0_decoder|Mux1~0, DE2_Board_top_level, 1
instance = comp, \hex0_decoder|Mux0~0\, hex0_decoder|Mux0~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[18]~36\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[18]~36, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[17]~38\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[17]~38, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[16]~41\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[16]~41, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[15]~42\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[15]~42, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[23]~64\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[23]~64, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[22]~65\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[22]~65, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[21]~46\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[21]~46, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[20]~48\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[20]~48, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[28]~62\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[28]~62, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[27]~66\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[27]~66, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[26]~52\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[26]~52, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[25]~54\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[25]~54, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[48]~1\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[48]~1, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[53]~3\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[53]~3, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[51]~6\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[51]~6, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[50]~8\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[50]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[49]~10\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[49]~10, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[57]~11\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[57]~11, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[58]~12\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[58]~12, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[33]~56\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[33]~56, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[32]~57\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[32]~57, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[31]~58\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[31]~58, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[30]~60\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|StageOut[30]~60, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, bit8_to_3xBCD_data|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[59]~13\, bit8_to_3xBCD_data|Mod1|auto_generated|divider|divider|StageOut[59]~13, DE2_Board_top_level, 1
instance = comp, \hex1_decoder|Mux6~0\, hex1_decoder|Mux6~0, DE2_Board_top_level, 1
instance = comp, \hex1_decoder|Mux5~0\, hex1_decoder|Mux5~0, DE2_Board_top_level, 1
instance = comp, \hex1_decoder|Mux4~0\, hex1_decoder|Mux4~0, DE2_Board_top_level, 1
instance = comp, \hex1_decoder|Mux3~0\, hex1_decoder|Mux3~0, DE2_Board_top_level, 1
instance = comp, \hex1_decoder|Mux2~0\, hex1_decoder|Mux2~0, DE2_Board_top_level, 1
instance = comp, \hex1_decoder|Mux1~0\, hex1_decoder|Mux1~0, DE2_Board_top_level, 1
instance = comp, \hex1_decoder|Mux0~0\, hex1_decoder|Mux0~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[54]~1\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[54]~1, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[53]~3\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[53]~3, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[52]~4\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[52]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[51]~7\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[51]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[50]~8\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[50]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[49]~11\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|StageOut[49]~11, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\, bit8_to_3xBCD_data|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, DE2_Board_top_level, 1
instance = comp, \hex2_decoder|Mux6~0\, hex2_decoder|Mux6~0, DE2_Board_top_level, 1
instance = comp, \hex2_decoder|Mux4~0\, hex2_decoder|Mux4~0, DE2_Board_top_level, 1
instance = comp, \hex2_decoder|Mux1~0\, hex2_decoder|Mux1~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[49]~10\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[49]~10, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[54]~2\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[54]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[53]~3\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[53]~3, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[52]~4\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[52]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[51]~5\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[51]~5, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[50]~8\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[50]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[48]~1\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[48]~1, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[49]~9\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[49]~9, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[58]~12\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[58]~12, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[57]~11\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[57]~11, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[59]~13\, bit8_to_3xBCD_addr|Mod0|auto_generated|divider|divider|StageOut[59]~13, DE2_Board_top_level, 1
instance = comp, \hex4_decoder|Mux6~0\, hex4_decoder|Mux6~0, DE2_Board_top_level, 1
instance = comp, \hex4_decoder|Mux5~0\, hex4_decoder|Mux5~0, DE2_Board_top_level, 1
instance = comp, \hex4_decoder|Mux4~0\, hex4_decoder|Mux4~0, DE2_Board_top_level, 1
instance = comp, \hex4_decoder|Mux3~0\, hex4_decoder|Mux3~0, DE2_Board_top_level, 1
instance = comp, \hex4_decoder|Mux2~0\, hex4_decoder|Mux2~0, DE2_Board_top_level, 1
instance = comp, \hex4_decoder|Mux1~0\, hex4_decoder|Mux1~0, DE2_Board_top_level, 1
instance = comp, \hex4_decoder|Mux0~0\, hex4_decoder|Mux0~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[33]~1\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[33]~1, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[32]~2\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[32]~2, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[31]~5\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[31]~5, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[30]~7\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|StageOut[30]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE2_Board_top_level, 1
instance = comp, \bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, bit8_to_3xBCD_addr|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, DE2_Board_top_level, 1
instance = comp, \hex5_decoder|Mux6~0\, hex5_decoder|Mux6~0, DE2_Board_top_level, 1
instance = comp, \hex5_decoder|Mux4~0\, hex5_decoder|Mux4~0, DE2_Board_top_level, 1
instance = comp, \hex5_decoder|Mux1~0\, hex5_decoder|Mux1~0, DE2_Board_top_level, 1
instance = comp, \hex6_decoder|Mux6~0\, hex6_decoder|Mux6~0, DE2_Board_top_level, 1
instance = comp, \hex6_decoder|Mux5~0\, hex6_decoder|Mux5~0, DE2_Board_top_level, 1
instance = comp, \hex6_decoder|Mux4~0\, hex6_decoder|Mux4~0, DE2_Board_top_level, 1
instance = comp, \hex6_decoder|Mux3~0\, hex6_decoder|Mux3~0, DE2_Board_top_level, 1
instance = comp, \hex6_decoder|Mux2~0\, hex6_decoder|Mux2~0, DE2_Board_top_level, 1
instance = comp, \hex6_decoder|Mux1~0\, hex6_decoder|Mux1~0, DE2_Board_top_level, 1
instance = comp, \hex6_decoder|Mux0~0\, hex6_decoder|Mux0~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|LCD_E~0\, lcd_display_0|LCD_E~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|LCD_E\, lcd_display_0|LCD_E, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|Selector1~0\, lcd_display_0|Selector1~0, DE2_Board_top_level, 1
instance = comp, \lcd_display_0|LCD_RS\, lcd_display_0|LCD_RS, DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[0]~I\, DRAM_DQ[0], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[1]~I\, DRAM_DQ[1], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[2]~I\, DRAM_DQ[2], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[3]~I\, DRAM_DQ[3], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[4]~I\, DRAM_DQ[4], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[5]~I\, DRAM_DQ[5], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[6]~I\, DRAM_DQ[6], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[7]~I\, DRAM_DQ[7], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[8]~I\, DRAM_DQ[8], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[9]~I\, DRAM_DQ[9], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[10]~I\, DRAM_DQ[10], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[11]~I\, DRAM_DQ[11], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[12]~I\, DRAM_DQ[12], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[13]~I\, DRAM_DQ[13], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[14]~I\, DRAM_DQ[14], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[15]~I\, DRAM_DQ[15], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[0]~I\, LCD_DATA[0], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[1]~I\, LCD_DATA[1], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[2]~I\, LCD_DATA[2], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[3]~I\, LCD_DATA[3], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[4]~I\, LCD_DATA[4], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[5]~I\, LCD_DATA[5], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[6]~I\, LCD_DATA[6], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[7]~I\, LCD_DATA[7], DE2_Board_top_level, 1
instance = comp, \GPIO_0[0]~I\, GPIO_0[0], DE2_Board_top_level, 1
instance = comp, \GPIO_0[1]~I\, GPIO_0[1], DE2_Board_top_level, 1
instance = comp, \GPIO_0[2]~I\, GPIO_0[2], DE2_Board_top_level, 1
instance = comp, \GPIO_0[3]~I\, GPIO_0[3], DE2_Board_top_level, 1
instance = comp, \GPIO_0[4]~I\, GPIO_0[4], DE2_Board_top_level, 1
instance = comp, \GPIO_0[5]~I\, GPIO_0[5], DE2_Board_top_level, 1
instance = comp, \GPIO_0[6]~I\, GPIO_0[6], DE2_Board_top_level, 1
instance = comp, \GPIO_0[7]~I\, GPIO_0[7], DE2_Board_top_level, 1
instance = comp, \GPIO_0[8]~I\, GPIO_0[8], DE2_Board_top_level, 1
instance = comp, \GPIO_0[9]~I\, GPIO_0[9], DE2_Board_top_level, 1
instance = comp, \GPIO_0[10]~I\, GPIO_0[10], DE2_Board_top_level, 1
instance = comp, \GPIO_0[11]~I\, GPIO_0[11], DE2_Board_top_level, 1
instance = comp, \GPIO_0[12]~I\, GPIO_0[12], DE2_Board_top_level, 1
instance = comp, \GPIO_0[13]~I\, GPIO_0[13], DE2_Board_top_level, 1
instance = comp, \GPIO_0[14]~I\, GPIO_0[14], DE2_Board_top_level, 1
instance = comp, \GPIO_0[15]~I\, GPIO_0[15], DE2_Board_top_level, 1
instance = comp, \GPIO_0[16]~I\, GPIO_0[16], DE2_Board_top_level, 1
instance = comp, \GPIO_0[17]~I\, GPIO_0[17], DE2_Board_top_level, 1
instance = comp, \GPIO_0[18]~I\, GPIO_0[18], DE2_Board_top_level, 1
instance = comp, \GPIO_0[19]~I\, GPIO_0[19], DE2_Board_top_level, 1
instance = comp, \GPIO_0[20]~I\, GPIO_0[20], DE2_Board_top_level, 1
instance = comp, \GPIO_0[21]~I\, GPIO_0[21], DE2_Board_top_level, 1
instance = comp, \GPIO_0[22]~I\, GPIO_0[22], DE2_Board_top_level, 1
instance = comp, \GPIO_0[23]~I\, GPIO_0[23], DE2_Board_top_level, 1
instance = comp, \GPIO_0[24]~I\, GPIO_0[24], DE2_Board_top_level, 1
instance = comp, \GPIO_0[25]~I\, GPIO_0[25], DE2_Board_top_level, 1
instance = comp, \GPIO_0[26]~I\, GPIO_0[26], DE2_Board_top_level, 1
instance = comp, \GPIO_0[27]~I\, GPIO_0[27], DE2_Board_top_level, 1
instance = comp, \GPIO_0[28]~I\, GPIO_0[28], DE2_Board_top_level, 1
instance = comp, \GPIO_0[29]~I\, GPIO_0[29], DE2_Board_top_level, 1
instance = comp, \GPIO_0[30]~I\, GPIO_0[30], DE2_Board_top_level, 1
instance = comp, \GPIO_0[31]~I\, GPIO_0[31], DE2_Board_top_level, 1
instance = comp, \GPIO_0[32]~I\, GPIO_0[32], DE2_Board_top_level, 1
instance = comp, \GPIO_0[33]~I\, GPIO_0[33], DE2_Board_top_level, 1
instance = comp, \GPIO_0[34]~I\, GPIO_0[34], DE2_Board_top_level, 1
instance = comp, \GPIO_0[35]~I\, GPIO_0[35], DE2_Board_top_level, 1
instance = comp, \GPIO_1[0]~I\, GPIO_1[0], DE2_Board_top_level, 1
instance = comp, \GPIO_1[1]~I\, GPIO_1[1], DE2_Board_top_level, 1
instance = comp, \GPIO_1[2]~I\, GPIO_1[2], DE2_Board_top_level, 1
instance = comp, \GPIO_1[3]~I\, GPIO_1[3], DE2_Board_top_level, 1
instance = comp, \GPIO_1[4]~I\, GPIO_1[4], DE2_Board_top_level, 1
instance = comp, \GPIO_1[5]~I\, GPIO_1[5], DE2_Board_top_level, 1
instance = comp, \GPIO_1[6]~I\, GPIO_1[6], DE2_Board_top_level, 1
instance = comp, \GPIO_1[7]~I\, GPIO_1[7], DE2_Board_top_level, 1
instance = comp, \GPIO_1[8]~I\, GPIO_1[8], DE2_Board_top_level, 1
instance = comp, \GPIO_1[9]~I\, GPIO_1[9], DE2_Board_top_level, 1
instance = comp, \GPIO_1[10]~I\, GPIO_1[10], DE2_Board_top_level, 1
instance = comp, \GPIO_1[11]~I\, GPIO_1[11], DE2_Board_top_level, 1
instance = comp, \GPIO_1[12]~I\, GPIO_1[12], DE2_Board_top_level, 1
instance = comp, \GPIO_1[13]~I\, GPIO_1[13], DE2_Board_top_level, 1
instance = comp, \GPIO_1[14]~I\, GPIO_1[14], DE2_Board_top_level, 1
instance = comp, \GPIO_1[15]~I\, GPIO_1[15], DE2_Board_top_level, 1
instance = comp, \GPIO_1[16]~I\, GPIO_1[16], DE2_Board_top_level, 1
instance = comp, \GPIO_1[17]~I\, GPIO_1[17], DE2_Board_top_level, 1
instance = comp, \GPIO_1[18]~I\, GPIO_1[18], DE2_Board_top_level, 1
instance = comp, \GPIO_1[19]~I\, GPIO_1[19], DE2_Board_top_level, 1
instance = comp, \GPIO_1[20]~I\, GPIO_1[20], DE2_Board_top_level, 1
instance = comp, \GPIO_1[21]~I\, GPIO_1[21], DE2_Board_top_level, 1
instance = comp, \GPIO_1[22]~I\, GPIO_1[22], DE2_Board_top_level, 1
instance = comp, \GPIO_1[23]~I\, GPIO_1[23], DE2_Board_top_level, 1
instance = comp, \GPIO_1[24]~I\, GPIO_1[24], DE2_Board_top_level, 1
instance = comp, \GPIO_1[25]~I\, GPIO_1[25], DE2_Board_top_level, 1
instance = comp, \GPIO_1[26]~I\, GPIO_1[26], DE2_Board_top_level, 1
instance = comp, \GPIO_1[27]~I\, GPIO_1[27], DE2_Board_top_level, 1
instance = comp, \GPIO_1[28]~I\, GPIO_1[28], DE2_Board_top_level, 1
instance = comp, \GPIO_1[29]~I\, GPIO_1[29], DE2_Board_top_level, 1
instance = comp, \GPIO_1[30]~I\, GPIO_1[30], DE2_Board_top_level, 1
instance = comp, \GPIO_1[31]~I\, GPIO_1[31], DE2_Board_top_level, 1
instance = comp, \GPIO_1[32]~I\, GPIO_1[32], DE2_Board_top_level, 1
instance = comp, \GPIO_1[33]~I\, GPIO_1[33], DE2_Board_top_level, 1
instance = comp, \GPIO_1[34]~I\, GPIO_1[34], DE2_Board_top_level, 1
instance = comp, \GPIO_1[35]~I\, GPIO_1[35], DE2_Board_top_level, 1
instance = comp, \PS2_DAT~I\, PS2_DAT, DE2_Board_top_level, 1
instance = comp, \I2C_SDAT~I\, I2C_SDAT, DE2_Board_top_level, 1
instance = comp, \ENET_DATA[0]~I\, ENET_DATA[0], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[1]~I\, ENET_DATA[1], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[2]~I\, ENET_DATA[2], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[3]~I\, ENET_DATA[3], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[4]~I\, ENET_DATA[4], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[5]~I\, ENET_DATA[5], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[6]~I\, ENET_DATA[6], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[7]~I\, ENET_DATA[7], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[8]~I\, ENET_DATA[8], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[9]~I\, ENET_DATA[9], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[10]~I\, ENET_DATA[10], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[11]~I\, ENET_DATA[11], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[12]~I\, ENET_DATA[12], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[13]~I\, ENET_DATA[13], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[14]~I\, ENET_DATA[14], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[15]~I\, ENET_DATA[15], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[0]~I\, OTG_DATA[0], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[1]~I\, OTG_DATA[1], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[2]~I\, OTG_DATA[2], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[3]~I\, OTG_DATA[3], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[4]~I\, OTG_DATA[4], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[5]~I\, OTG_DATA[5], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[6]~I\, OTG_DATA[6], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[7]~I\, OTG_DATA[7], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[8]~I\, OTG_DATA[8], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[9]~I\, OTG_DATA[9], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[10]~I\, OTG_DATA[10], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[11]~I\, OTG_DATA[11], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[12]~I\, OTG_DATA[12], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[13]~I\, OTG_DATA[13], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[14]~I\, OTG_DATA[14], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[15]~I\, OTG_DATA[15], DE2_Board_top_level, 1
instance = comp, \OTG_FSPEED~I\, OTG_FSPEED, DE2_Board_top_level, 1
instance = comp, \OTG_LSPEED~I\, OTG_LSPEED, DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[0]~I\, SRAM_DQ[0], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[1]~I\, SRAM_DQ[1], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[2]~I\, SRAM_DQ[2], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[3]~I\, SRAM_DQ[3], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[4]~I\, SRAM_DQ[4], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[5]~I\, SRAM_DQ[5], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[6]~I\, SRAM_DQ[6], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[7]~I\, SRAM_DQ[7], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[8]~I\, SRAM_DQ[8], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[9]~I\, SRAM_DQ[9], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[10]~I\, SRAM_DQ[10], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[11]~I\, SRAM_DQ[11], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[12]~I\, SRAM_DQ[12], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[13]~I\, SRAM_DQ[13], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[14]~I\, SRAM_DQ[14], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[15]~I\, SRAM_DQ[15], DE2_Board_top_level, 1
instance = comp, \FL_DQ[0]~I\, FL_DQ[0], DE2_Board_top_level, 1
instance = comp, \FL_DQ[1]~I\, FL_DQ[1], DE2_Board_top_level, 1
instance = comp, \FL_DQ[2]~I\, FL_DQ[2], DE2_Board_top_level, 1
instance = comp, \FL_DQ[3]~I\, FL_DQ[3], DE2_Board_top_level, 1
instance = comp, \FL_DQ[4]~I\, FL_DQ[4], DE2_Board_top_level, 1
instance = comp, \FL_DQ[5]~I\, FL_DQ[5], DE2_Board_top_level, 1
instance = comp, \FL_DQ[6]~I\, FL_DQ[6], DE2_Board_top_level, 1
instance = comp, \FL_DQ[7]~I\, FL_DQ[7], DE2_Board_top_level, 1
instance = comp, \SD_DAT~I\, SD_DAT, DE2_Board_top_level, 1
instance = comp, \CLOCK_27~I\, CLOCK_27, DE2_Board_top_level, 1
instance = comp, \EXT_CLOCK~I\, EXT_CLOCK, DE2_Board_top_level, 1
instance = comp, \KEY[0]~I\, KEY[0], DE2_Board_top_level, 1
instance = comp, \KEY[1]~I\, KEY[1], DE2_Board_top_level, 1
instance = comp, \KEY[2]~I\, KEY[2], DE2_Board_top_level, 1
instance = comp, \KEY[3]~I\, KEY[3], DE2_Board_top_level, 1
instance = comp, \LEDR[0]~I\, LEDR[0], DE2_Board_top_level, 1
instance = comp, \LEDR[1]~I\, LEDR[1], DE2_Board_top_level, 1
instance = comp, \LEDR[2]~I\, LEDR[2], DE2_Board_top_level, 1
instance = comp, \LEDR[3]~I\, LEDR[3], DE2_Board_top_level, 1
instance = comp, \LEDR[4]~I\, LEDR[4], DE2_Board_top_level, 1
instance = comp, \LEDR[5]~I\, LEDR[5], DE2_Board_top_level, 1
instance = comp, \LEDR[6]~I\, LEDR[6], DE2_Board_top_level, 1
instance = comp, \LEDR[7]~I\, LEDR[7], DE2_Board_top_level, 1
instance = comp, \LEDR[8]~I\, LEDR[8], DE2_Board_top_level, 1
instance = comp, \LEDR[9]~I\, LEDR[9], DE2_Board_top_level, 1
instance = comp, \LEDR[10]~I\, LEDR[10], DE2_Board_top_level, 1
instance = comp, \LEDR[11]~I\, LEDR[11], DE2_Board_top_level, 1
instance = comp, \LEDR[12]~I\, LEDR[12], DE2_Board_top_level, 1
instance = comp, \LEDR[13]~I\, LEDR[13], DE2_Board_top_level, 1
instance = comp, \LEDR[14]~I\, LEDR[14], DE2_Board_top_level, 1
instance = comp, \LEDR[15]~I\, LEDR[15], DE2_Board_top_level, 1
instance = comp, \LEDR[16]~I\, LEDR[16], DE2_Board_top_level, 1
instance = comp, \LEDR[17]~I\, LEDR[17], DE2_Board_top_level, 1
instance = comp, \LEDG[0]~I\, LEDG[0], DE2_Board_top_level, 1
instance = comp, \LEDG[1]~I\, LEDG[1], DE2_Board_top_level, 1
instance = comp, \LEDG[2]~I\, LEDG[2], DE2_Board_top_level, 1
instance = comp, \LEDG[3]~I\, LEDG[3], DE2_Board_top_level, 1
instance = comp, \LEDG[4]~I\, LEDG[4], DE2_Board_top_level, 1
instance = comp, \LEDG[5]~I\, LEDG[5], DE2_Board_top_level, 1
instance = comp, \LEDG[6]~I\, LEDG[6], DE2_Board_top_level, 1
instance = comp, \LEDG[7]~I\, LEDG[7], DE2_Board_top_level, 1
instance = comp, \LEDG[8]~I\, LEDG[8], DE2_Board_top_level, 1
instance = comp, \HEX0[0]~I\, HEX0[0], DE2_Board_top_level, 1
instance = comp, \HEX0[1]~I\, HEX0[1], DE2_Board_top_level, 1
instance = comp, \HEX0[2]~I\, HEX0[2], DE2_Board_top_level, 1
instance = comp, \HEX0[3]~I\, HEX0[3], DE2_Board_top_level, 1
instance = comp, \HEX0[4]~I\, HEX0[4], DE2_Board_top_level, 1
instance = comp, \HEX0[5]~I\, HEX0[5], DE2_Board_top_level, 1
instance = comp, \HEX0[6]~I\, HEX0[6], DE2_Board_top_level, 1
instance = comp, \HEX1[0]~I\, HEX1[0], DE2_Board_top_level, 1
instance = comp, \HEX1[1]~I\, HEX1[1], DE2_Board_top_level, 1
instance = comp, \HEX1[2]~I\, HEX1[2], DE2_Board_top_level, 1
instance = comp, \HEX1[3]~I\, HEX1[3], DE2_Board_top_level, 1
instance = comp, \HEX1[4]~I\, HEX1[4], DE2_Board_top_level, 1
instance = comp, \HEX1[5]~I\, HEX1[5], DE2_Board_top_level, 1
instance = comp, \HEX1[6]~I\, HEX1[6], DE2_Board_top_level, 1
instance = comp, \HEX2[0]~I\, HEX2[0], DE2_Board_top_level, 1
instance = comp, \HEX2[1]~I\, HEX2[1], DE2_Board_top_level, 1
instance = comp, \HEX2[2]~I\, HEX2[2], DE2_Board_top_level, 1
instance = comp, \HEX2[3]~I\, HEX2[3], DE2_Board_top_level, 1
instance = comp, \HEX2[4]~I\, HEX2[4], DE2_Board_top_level, 1
instance = comp, \HEX2[5]~I\, HEX2[5], DE2_Board_top_level, 1
instance = comp, \HEX2[6]~I\, HEX2[6], DE2_Board_top_level, 1
instance = comp, \HEX3[0]~I\, HEX3[0], DE2_Board_top_level, 1
instance = comp, \HEX3[1]~I\, HEX3[1], DE2_Board_top_level, 1
instance = comp, \HEX3[2]~I\, HEX3[2], DE2_Board_top_level, 1
instance = comp, \HEX3[3]~I\, HEX3[3], DE2_Board_top_level, 1
instance = comp, \HEX3[4]~I\, HEX3[4], DE2_Board_top_level, 1
instance = comp, \HEX3[5]~I\, HEX3[5], DE2_Board_top_level, 1
instance = comp, \HEX3[6]~I\, HEX3[6], DE2_Board_top_level, 1
instance = comp, \HEX4[0]~I\, HEX4[0], DE2_Board_top_level, 1
instance = comp, \HEX4[1]~I\, HEX4[1], DE2_Board_top_level, 1
instance = comp, \HEX4[2]~I\, HEX4[2], DE2_Board_top_level, 1
instance = comp, \HEX4[3]~I\, HEX4[3], DE2_Board_top_level, 1
instance = comp, \HEX4[4]~I\, HEX4[4], DE2_Board_top_level, 1
instance = comp, \HEX4[5]~I\, HEX4[5], DE2_Board_top_level, 1
instance = comp, \HEX4[6]~I\, HEX4[6], DE2_Board_top_level, 1
instance = comp, \HEX5[0]~I\, HEX5[0], DE2_Board_top_level, 1
instance = comp, \HEX5[1]~I\, HEX5[1], DE2_Board_top_level, 1
instance = comp, \HEX5[2]~I\, HEX5[2], DE2_Board_top_level, 1
instance = comp, \HEX5[3]~I\, HEX5[3], DE2_Board_top_level, 1
instance = comp, \HEX5[4]~I\, HEX5[4], DE2_Board_top_level, 1
instance = comp, \HEX5[5]~I\, HEX5[5], DE2_Board_top_level, 1
instance = comp, \HEX5[6]~I\, HEX5[6], DE2_Board_top_level, 1
instance = comp, \HEX6[0]~I\, HEX6[0], DE2_Board_top_level, 1
instance = comp, \HEX6[1]~I\, HEX6[1], DE2_Board_top_level, 1
instance = comp, \HEX6[2]~I\, HEX6[2], DE2_Board_top_level, 1
instance = comp, \HEX6[3]~I\, HEX6[3], DE2_Board_top_level, 1
instance = comp, \HEX6[4]~I\, HEX6[4], DE2_Board_top_level, 1
instance = comp, \HEX6[5]~I\, HEX6[5], DE2_Board_top_level, 1
instance = comp, \HEX6[6]~I\, HEX6[6], DE2_Board_top_level, 1
instance = comp, \HEX7[0]~I\, HEX7[0], DE2_Board_top_level, 1
instance = comp, \HEX7[1]~I\, HEX7[1], DE2_Board_top_level, 1
instance = comp, \HEX7[2]~I\, HEX7[2], DE2_Board_top_level, 1
instance = comp, \HEX7[3]~I\, HEX7[3], DE2_Board_top_level, 1
instance = comp, \HEX7[4]~I\, HEX7[4], DE2_Board_top_level, 1
instance = comp, \HEX7[5]~I\, HEX7[5], DE2_Board_top_level, 1
instance = comp, \HEX7[6]~I\, HEX7[6], DE2_Board_top_level, 1
instance = comp, \LCD_RW~I\, LCD_RW, DE2_Board_top_level, 1
instance = comp, \LCD_EN~I\, LCD_EN, DE2_Board_top_level, 1
instance = comp, \LCD_RS~I\, LCD_RS, DE2_Board_top_level, 1
instance = comp, \LCD_ON~I\, LCD_ON, DE2_Board_top_level, 1
instance = comp, \LCD_BLON~I\, LCD_BLON, DE2_Board_top_level, 1
instance = comp, \VGA_R[0]~I\, VGA_R[0], DE2_Board_top_level, 1
instance = comp, \VGA_R[1]~I\, VGA_R[1], DE2_Board_top_level, 1
instance = comp, \VGA_R[2]~I\, VGA_R[2], DE2_Board_top_level, 1
instance = comp, \VGA_R[3]~I\, VGA_R[3], DE2_Board_top_level, 1
instance = comp, \VGA_R[4]~I\, VGA_R[4], DE2_Board_top_level, 1
instance = comp, \VGA_R[5]~I\, VGA_R[5], DE2_Board_top_level, 1
instance = comp, \VGA_R[6]~I\, VGA_R[6], DE2_Board_top_level, 1
instance = comp, \VGA_R[7]~I\, VGA_R[7], DE2_Board_top_level, 1
instance = comp, \VGA_R[8]~I\, VGA_R[8], DE2_Board_top_level, 1
instance = comp, \VGA_R[9]~I\, VGA_R[9], DE2_Board_top_level, 1
instance = comp, \VGA_G[0]~I\, VGA_G[0], DE2_Board_top_level, 1
instance = comp, \VGA_G[1]~I\, VGA_G[1], DE2_Board_top_level, 1
instance = comp, \VGA_G[2]~I\, VGA_G[2], DE2_Board_top_level, 1
instance = comp, \VGA_G[3]~I\, VGA_G[3], DE2_Board_top_level, 1
instance = comp, \VGA_G[4]~I\, VGA_G[4], DE2_Board_top_level, 1
instance = comp, \VGA_G[5]~I\, VGA_G[5], DE2_Board_top_level, 1
instance = comp, \VGA_G[6]~I\, VGA_G[6], DE2_Board_top_level, 1
instance = comp, \VGA_G[7]~I\, VGA_G[7], DE2_Board_top_level, 1
instance = comp, \VGA_G[8]~I\, VGA_G[8], DE2_Board_top_level, 1
instance = comp, \VGA_G[9]~I\, VGA_G[9], DE2_Board_top_level, 1
instance = comp, \VGA_B[0]~I\, VGA_B[0], DE2_Board_top_level, 1
instance = comp, \VGA_B[1]~I\, VGA_B[1], DE2_Board_top_level, 1
instance = comp, \VGA_B[2]~I\, VGA_B[2], DE2_Board_top_level, 1
instance = comp, \VGA_B[3]~I\, VGA_B[3], DE2_Board_top_level, 1
instance = comp, \VGA_B[4]~I\, VGA_B[4], DE2_Board_top_level, 1
instance = comp, \VGA_B[5]~I\, VGA_B[5], DE2_Board_top_level, 1
instance = comp, \VGA_B[6]~I\, VGA_B[6], DE2_Board_top_level, 1
instance = comp, \VGA_B[7]~I\, VGA_B[7], DE2_Board_top_level, 1
instance = comp, \VGA_B[8]~I\, VGA_B[8], DE2_Board_top_level, 1
instance = comp, \VGA_B[9]~I\, VGA_B[9], DE2_Board_top_level, 1
instance = comp, \VGA_CLK~I\, VGA_CLK, DE2_Board_top_level, 1
instance = comp, \VGA_BLANK~I\, VGA_BLANK, DE2_Board_top_level, 1
instance = comp, \VGA_HS~I\, VGA_HS, DE2_Board_top_level, 1
instance = comp, \VGA_VS~I\, VGA_VS, DE2_Board_top_level, 1
instance = comp, \VGA_SYNC~I\, VGA_SYNC, DE2_Board_top_level, 1
instance = comp, \AUD_XCK~I\, AUD_XCK, DE2_Board_top_level, 1
instance = comp, \AUD_BCLK~I\, AUD_BCLK, DE2_Board_top_level, 1
instance = comp, \AUD_DACDAT~I\, AUD_DACDAT, DE2_Board_top_level, 1
instance = comp, \AUD_DACLRCK~I\, AUD_DACLRCK, DE2_Board_top_level, 1
instance = comp, \AUD_ADCDAT~I\, AUD_ADCDAT, DE2_Board_top_level, 1
instance = comp, \AUD_ADCLRCL~I\, AUD_ADCLRCL, DE2_Board_top_level, 1
instance = comp, \UART_RXD~I\, UART_RXD, DE2_Board_top_level, 1
instance = comp, \UART_TXD~I\, UART_TXD, DE2_Board_top_level, 1
instance = comp, \PS2_CLK~I\, PS2_CLK, DE2_Board_top_level, 1
instance = comp, \I2C_SCLK~I\, I2C_SCLK, DE2_Board_top_level, 1
instance = comp, \ENET_CLK~I\, ENET_CLK, DE2_Board_top_level, 1
instance = comp, \ENET_CMD~I\, ENET_CMD, DE2_Board_top_level, 1
instance = comp, \ENET_CS_N~I\, ENET_CS_N, DE2_Board_top_level, 1
instance = comp, \ENET_INT~I\, ENET_INT, DE2_Board_top_level, 1
instance = comp, \ENET_RD_N~I\, ENET_RD_N, DE2_Board_top_level, 1
instance = comp, \ENET_WR_N~I\, ENET_WR_N, DE2_Board_top_level, 1
instance = comp, \ENET_RST_N~I\, ENET_RST_N, DE2_Board_top_level, 1
instance = comp, \TD_DATA[0]~I\, TD_DATA[0], DE2_Board_top_level, 1
instance = comp, \TD_DATA[1]~I\, TD_DATA[1], DE2_Board_top_level, 1
instance = comp, \TD_DATA[2]~I\, TD_DATA[2], DE2_Board_top_level, 1
instance = comp, \TD_DATA[3]~I\, TD_DATA[3], DE2_Board_top_level, 1
instance = comp, \TD_DATA[4]~I\, TD_DATA[4], DE2_Board_top_level, 1
instance = comp, \TD_DATA[5]~I\, TD_DATA[5], DE2_Board_top_level, 1
instance = comp, \TD_DATA[6]~I\, TD_DATA[6], DE2_Board_top_level, 1
instance = comp, \TD_DATA[7]~I\, TD_DATA[7], DE2_Board_top_level, 1
instance = comp, \TD_HS~I\, TD_HS, DE2_Board_top_level, 1
instance = comp, \TD_VS~I\, TD_VS, DE2_Board_top_level, 1
instance = comp, \TD_CLK27~I\, TD_CLK27, DE2_Board_top_level, 1
instance = comp, \TD_RESET~I\, TD_RESET, DE2_Board_top_level, 1
instance = comp, \OTG_ADDR[0]~I\, OTG_ADDR[0], DE2_Board_top_level, 1
instance = comp, \OTG_ADDR[1]~I\, OTG_ADDR[1], DE2_Board_top_level, 1
instance = comp, \OTG_CS_N~I\, OTG_CS_N, DE2_Board_top_level, 1
instance = comp, \OTG_RD_N~I\, OTG_RD_N, DE2_Board_top_level, 1
instance = comp, \OTG_WR_N~I\, OTG_WR_N, DE2_Board_top_level, 1
instance = comp, \OTG_RST_N~I\, OTG_RST_N, DE2_Board_top_level, 1
instance = comp, \OTG_INT0~I\, OTG_INT0, DE2_Board_top_level, 1
instance = comp, \OTG_INT1~I\, OTG_INT1, DE2_Board_top_level, 1
instance = comp, \OTG_DREQ0~I\, OTG_DREQ0, DE2_Board_top_level, 1
instance = comp, \OTG_DREQ1~I\, OTG_DREQ1, DE2_Board_top_level, 1
instance = comp, \OTG_DACK0_N~I\, OTG_DACK0_N, DE2_Board_top_level, 1
instance = comp, \OTG_DACK1_N~I\, OTG_DACK1_N, DE2_Board_top_level, 1
instance = comp, \IRDA_TXD~I\, IRDA_TXD, DE2_Board_top_level, 1
instance = comp, \IRDA_RXD~I\, IRDA_RXD, DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[0]~I\, DRAM_ADDR[0], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[1]~I\, DRAM_ADDR[1], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[2]~I\, DRAM_ADDR[2], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[3]~I\, DRAM_ADDR[3], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[4]~I\, DRAM_ADDR[4], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[5]~I\, DRAM_ADDR[5], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[6]~I\, DRAM_ADDR[6], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[7]~I\, DRAM_ADDR[7], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[8]~I\, DRAM_ADDR[8], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[9]~I\, DRAM_ADDR[9], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[10]~I\, DRAM_ADDR[10], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[11]~I\, DRAM_ADDR[11], DE2_Board_top_level, 1
instance = comp, \DRAM_BA_0~I\, DRAM_BA_0, DE2_Board_top_level, 1
instance = comp, \DRAM_BA_1~I\, DRAM_BA_1, DE2_Board_top_level, 1
instance = comp, \DRAM_LDQM~I\, DRAM_LDQM, DE2_Board_top_level, 1
instance = comp, \DRAM_UDQM~I\, DRAM_UDQM, DE2_Board_top_level, 1
instance = comp, \DRAM_RAS_N~I\, DRAM_RAS_N, DE2_Board_top_level, 1
instance = comp, \DRAM_CAS_N~I\, DRAM_CAS_N, DE2_Board_top_level, 1
instance = comp, \DRAM_CKE~I\, DRAM_CKE, DE2_Board_top_level, 1
instance = comp, \DRAM_CLK~I\, DRAM_CLK, DE2_Board_top_level, 1
instance = comp, \DRAM_WE_N~I\, DRAM_WE_N, DE2_Board_top_level, 1
instance = comp, \DRAM_CS_N~I\, DRAM_CS_N, DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[0]~I\, SRAM_ADDR[0], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[1]~I\, SRAM_ADDR[1], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[2]~I\, SRAM_ADDR[2], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[3]~I\, SRAM_ADDR[3], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[4]~I\, SRAM_ADDR[4], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[5]~I\, SRAM_ADDR[5], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[6]~I\, SRAM_ADDR[6], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[7]~I\, SRAM_ADDR[7], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[8]~I\, SRAM_ADDR[8], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[9]~I\, SRAM_ADDR[9], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[10]~I\, SRAM_ADDR[10], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[11]~I\, SRAM_ADDR[11], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[12]~I\, SRAM_ADDR[12], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[13]~I\, SRAM_ADDR[13], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[14]~I\, SRAM_ADDR[14], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[15]~I\, SRAM_ADDR[15], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[16]~I\, SRAM_ADDR[16], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[17]~I\, SRAM_ADDR[17], DE2_Board_top_level, 1
instance = comp, \SRAM_WE_N~I\, SRAM_WE_N, DE2_Board_top_level, 1
instance = comp, \SRAM_OE_N~I\, SRAM_OE_N, DE2_Board_top_level, 1
instance = comp, \SRAM_UB_N~I\, SRAM_UB_N, DE2_Board_top_level, 1
instance = comp, \SRAM_LB_N~I\, SRAM_LB_N, DE2_Board_top_level, 1
instance = comp, \SRAM_CE_N~I\, SRAM_CE_N, DE2_Board_top_level, 1
instance = comp, \FL_ADDR[0]~I\, FL_ADDR[0], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[1]~I\, FL_ADDR[1], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[2]~I\, FL_ADDR[2], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[3]~I\, FL_ADDR[3], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[4]~I\, FL_ADDR[4], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[5]~I\, FL_ADDR[5], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[6]~I\, FL_ADDR[6], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[7]~I\, FL_ADDR[7], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[8]~I\, FL_ADDR[8], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[9]~I\, FL_ADDR[9], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[10]~I\, FL_ADDR[10], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[11]~I\, FL_ADDR[11], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[12]~I\, FL_ADDR[12], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[13]~I\, FL_ADDR[13], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[14]~I\, FL_ADDR[14], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[15]~I\, FL_ADDR[15], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[16]~I\, FL_ADDR[16], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[17]~I\, FL_ADDR[17], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[18]~I\, FL_ADDR[18], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[19]~I\, FL_ADDR[19], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[20]~I\, FL_ADDR[20], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[21]~I\, FL_ADDR[21], DE2_Board_top_level, 1
instance = comp, \FL_CE_N~I\, FL_CE_N, DE2_Board_top_level, 1
instance = comp, \FL_OE_N~I\, FL_OE_N, DE2_Board_top_level, 1
instance = comp, \FL_RST_N~I\, FL_RST_N, DE2_Board_top_level, 1
instance = comp, \FL_WE_N~I\, FL_WE_N, DE2_Board_top_level, 1
instance = comp, \SD_DAT3~I\, SD_DAT3, DE2_Board_top_level, 1
instance = comp, \SD_CMD~I\, SD_CMD, DE2_Board_top_level, 1
instance = comp, \SD_CLK~I\, SD_CLK, DE2_Board_top_level, 1
