#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun 25 17:58:39 2020
# Process ID: 5948
# Current directory: J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.runs/synth_1
# Command line: vivado.exe -log Master.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Master.tcl
# Log file: J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.runs/synth_1/Master.vds
# Journal file: J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Master.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 473.016 ; gain = 182.969
Command: synth_design -top Master -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 997.137 ; gain = 234.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Master' [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/new/Master.v:23]
	Parameter SPI_MODE bound to: 0 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 64 - type: integer 
	Parameter MAX_BYTES_PER_CS bound to: 3 - type: integer 
	Parameter CS_INACTIVE_CLKS bound to: 10 - type: integer 
	Parameter turn_on bound to: 8'b00000001 
	Parameter turn_off bound to: 8'b00000010 
	Parameter read_light_status bound to: 8'b01000000 
	Parameter read_light_intensity bound to: 8'b10000000 
	Parameter wait_for_read bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'SPI_Master_With_Single_CS' [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/imports/source/SPI_Master_With_Single_CS.v:35]
	Parameter SPI_MODE bound to: 0 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 64 - type: integer 
	Parameter MAX_BYTES_PER_CS bound to: 3 - type: integer 
	Parameter CS_INACTIVE_CLKS bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSFER bound to: 2'b01 
	Parameter CS_INACTIVE bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/imports/source/SPI_Master.v:33]
	Parameter SPI_MODE bound to: 0 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (1#1) [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/imports/source/SPI_Master.v:33]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master_With_Single_CS' (2#1) [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/imports/source/SPI_Master_With_Single_CS.v:35]
WARNING: [Synth 8-689] width (3) of port connection 'i_TX_Count' does not match port width (2) of module 'SPI_Master_With_Single_CS' [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/new/Master.v:83]
WARNING: [Synth 8-689] width (3) of port connection 'o_RX_Count' does not match port width (2) of module 'SPI_Master_With_Single_CS' [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/new/Master.v:89]
INFO: [Synth 8-6157] synthesizing module 'seg_disp' [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/new/seg_disp.v:23]
	Parameter seg_0 bound to: 7'b1000000 
	Parameter seg_1 bound to: 7'b1111001 
	Parameter seg_2 bound to: 7'b0100100 
	Parameter seg_3 bound to: 7'b0110000 
	Parameter seg_4 bound to: 7'b0011001 
	Parameter seg_5 bound to: 7'b0010010 
	Parameter seg_6 bound to: 7'b0000010 
	Parameter seg_7 bound to: 7'b1111000 
	Parameter seg_8 bound to: 7'b0000000 
	Parameter seg_9 bound to: 7'b0010000 
	Parameter delay_time bound to: 21'b000011000011010100000 
INFO: [Synth 8-6155] done synthesizing module 'seg_disp' (3#1) [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/new/seg_disp.v:23]
WARNING: [Synth 8-6104] Input port 'sw' has an internal driver [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/new/Master.v:205]
WARNING: [Synth 8-3848] Net led in module/entity Master does not have driver. [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/new/Master.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Master' (4#1) [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/sources_1/new/Master.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1069.816 ; gain = 306.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1069.816 ; gain = 306.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1069.816 ; gain = 306.832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1069.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/constrs_1/new/Basys-3-master.xdc]
Finished Parsing XDC File [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/constrs_1/new/Basys-3-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.srcs/constrs_1/new/Basys-3-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Master_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Master_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1169.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1169.785 ; gain = 406.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1169.785 ; gain = 406.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1169.785 ; gain = 406.801
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_CS_reg' in module 'SPI_Master_With_Single_CS'
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'seg_disp'
INFO: [Synth 8-802] inferred FSM for state register 'r_an_reg' in module 'seg_disp'
INFO: [Synth 8-5544] ROM "r_input_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                TRANSFER |                              010 |                               01
             CS_INACTIVE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_CS_reg' using encoding 'one-hot' in module 'SPI_Master_With_Single_CS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE4 |                             0111 |                             0111
                 iSTATE6 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'sequential' in module 'seg_disp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                             0000
*
                 iSTATE2 |                              001 |                             0111
                  iSTATE |                              010 |                             1110
                 iSTATE0 |                              011 |                             1101
                 iSTATE1 |                              100 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_an_reg' using encoding 'sequential' in module 'seg_disp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1169.785 ; gain = 406.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   5 Input     21 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Master 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module SPI_Master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module SPI_Master_With_Single_CS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module seg_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 5     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     21 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Master has port dp driven by constant 0
INFO: [Synth 8-3886] merging instance 'r_Master_TX_Count_reg[2]' (FDRE) to 'r_Master_TX_Byte_reg[5]'
INFO: [Synth 8-3886] merging instance 'r_Master_TX_Byte_reg[5]' (FDRE) to 'r_Master_TX_Byte_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_Master_TX_Byte_reg[4]' (FDRE) to 'r_Master_TX_Byte_reg[2]'
INFO: [Synth 8-3886] merging instance 'r_Master_TX_Byte_reg[3]' (FDRE) to 'r_Master_TX_Byte_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_Master_TX_Byte_reg[2] )
INFO: [Synth 8-3886] merging instance 'SPI/SPI_Master_Inst/r_TX_Byte_reg[5]' (FDCE) to 'SPI/SPI_Master_Inst/r_TX_Byte_reg[4]'
INFO: [Synth 8-3886] merging instance 'SPI/SPI_Master_Inst/r_TX_Byte_reg[4]' (FDCE) to 'SPI/SPI_Master_Inst/r_TX_Byte_reg[3]'
INFO: [Synth 8-3886] merging instance 'SPI/SPI_Master_Inst/r_TX_Byte_reg[3]' (FDCE) to 'SPI/SPI_Master_Inst/r_TX_Byte_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1169.785 ; gain = 406.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1169.785 ; gain = 406.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1183.379 ; gain = 420.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1191.688 ; gain = 428.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1196.488 ; gain = 433.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1196.488 ; gain = 433.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1196.488 ; gain = 433.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1196.488 ; gain = 433.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1196.488 ; gain = 433.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1196.488 ; gain = 433.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     2|
|4     |LUT2   |    14|
|5     |LUT3   |    37|
|6     |LUT4   |    46|
|7     |LUT5   |    49|
|8     |LUT6   |    51|
|9     |FDCE   |    38|
|10    |FDPE   |    10|
|11    |FDRE   |   128|
|12    |FDSE   |     1|
|13    |IBUF   |    23|
|14    |OBUF   |    31|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+--------------------------+------+
|      |Instance            |Module                    |Cells |
+------+--------------------+--------------------------+------+
|1     |top                 |                          |   440|
|2     |  SPI               |SPI_Master_With_Single_CS |   125|
|3     |    SPI_Master_Inst |SPI_Master                |   101|
|4     |  num_disp          |seg_disp                  |   205|
+------+--------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1196.488 ; gain = 433.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1196.488 ; gain = 333.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1196.488 ; gain = 433.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1208.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1208.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1208.547 ; gain = 735.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1208.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'J:/Uczelnia/MGR/Embedded1/FPGA_1/FPGA_1.runs/synth_1/Master.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Master_utilization_synth.rpt -pb Master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 17:59:52 2020...
