// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

// DATE "06/08/2014 03:37:21"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 10 ns/ 1 ps

module single_cpu (
	clk,
	PC_out,
	IR,
	busA,
	busB,
	ALU_out,
	ALUShift_out,
	Rd_write_byte_en,
	ALUsrcB,
	Ex_top,
	ALU_op,
	RegDst,
	Shift_amountSrc,
	ALUShift_sel,
	Condition,
	Shift_op,
	Jump,
	Overflow,
	Less,
	Zero);
input 	clk;
output 	[31:0] PC_out;
output 	[31:0] IR;
output 	[31:0] busA;
output 	[31:0] busB;
output 	[31:0] ALU_out;
output 	[31:0] ALUShift_out;
output 	[3:0] Rd_write_byte_en;
output 	[1:0] ALUsrcB;
output 	Ex_top;
output 	[3:0] ALU_op;
output 	RegDst;
output 	Shift_amountSrc;
output 	ALUShift_sel;
output 	[2:0] Condition;
output 	[1:0] Shift_op;
output 	Jump;
output 	Overflow;
output 	Less;
output 	Zero;

// Design Ports Information
// PC_out[0]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[8]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[9]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[10]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[11]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[12]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[13]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[14]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[15]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[16]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[17]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[18]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[19]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[20]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[21]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[22]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[23]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[24]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[25]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[26]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[27]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[28]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[29]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[30]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[31]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[2]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[3]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[5]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[8]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[9]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[11]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[12]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[13]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[14]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[15]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[16]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[17]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[18]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[19]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[20]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[21]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[22]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[23]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[24]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[25]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[26]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[27]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[28]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[29]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[30]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[31]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[0]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[1]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[2]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[4]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[6]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[7]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[9]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[10]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[11]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[12]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[13]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[14]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[15]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[16]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[17]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[18]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[19]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[20]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[21]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[22]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[23]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[24]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[25]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[26]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[27]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[28]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[29]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[30]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busA[31]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[0]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[1]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[2]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[4]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[6]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[7]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[8]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[9]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[10]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[11]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[12]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[13]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[14]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[15]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[16]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[17]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[18]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[19]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[20]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[21]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[22]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[23]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[24]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[25]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[26]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[27]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[28]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[29]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[30]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busB[31]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[0]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[2]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[3]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[5]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[7]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[8]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[9]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[10]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[11]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[12]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[13]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[14]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[15]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[16]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[17]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[18]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[19]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[20]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[21]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[22]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[23]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[24]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[25]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[26]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[27]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[28]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[29]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[30]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[31]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[1]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[2]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[4]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[5]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[7]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[8]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[9]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[11]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[12]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[13]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[14]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[15]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[16]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[17]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[18]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[19]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[20]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[21]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[22]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[23]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[24]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[25]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[26]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[27]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[28]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[29]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[30]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_out[31]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd_write_byte_en[0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd_write_byte_en[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd_write_byte_en[2]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd_write_byte_en[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUsrcB[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUsrcB[1]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ex_top	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[0]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[1]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[2]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[3]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegDst	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Shift_amountSrc	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUShift_sel	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Condition[0]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Condition[1]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Condition[2]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Shift_op[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Shift_op[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Jump	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Overflow	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Less	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Zero	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("single_cpu_v.sdo");
// synopsys translate_on

wire \ALU_1|Add32~0_combout ;
wire \ALU_1|Add0~22_combout ;
wire \ALU_1|Add0~36_combout ;
wire \ALU_1|Add0~44_combout ;
wire \ALU_1|Add0~58_combout ;
wire \ALU_1|Add18~2_combout ;
wire \ALU_1|Add9~4_combout ;
wire \ALU_1|Add31~4_combout ;
wire \ALU_1|Add20~6_combout ;
wire \ALU_1|Add21~6_combout ;
wire \ALU_1|Add22~6_combout ;
wire \ALU_1|Add24~6_combout ;
wire \ALU_1|Add30~6_combout ;
wire \ALU_1|Add16~8_combout ;
wire \ALU_1|Add17~8_combout ;
wire \ALU_1|Add9~11 ;
wire \ALU_1|Add9~12_combout ;
wire \ALU_1|Add10~12_combout ;
wire \ALU_1|Add18~12_combout ;
wire \ALU_1|Add20~12_combout ;
wire \ALU_1|Add21~12_combout ;
wire \ALU_1|Add11~14_combout ;
wire \ALU_1|Add19~14_combout ;
wire \ALU_1|Add25~14_combout ;
wire \ALU_1|Add31~14_combout ;
wire \ALU_1|Add31~22_combout ;
wire \ALU_1|Add21~28_combout ;
wire \ALU_1|Add28~30_combout ;
wire \ALU_1|Add21~35 ;
wire \ALU_1|Add27~34_combout ;
wire \ALU_1|Add21~36_combout ;
wire \ALU_1|Add22~36_combout ;
wire \ALU_1|Add23~36_combout ;
wire \ALU_1|Add24~36_combout ;
wire \ALU_1|Add24~41 ;
wire \ALU_1|Add28~40_combout ;
wire \ALU_1|Add29~40_combout ;
wire \ALU_1|Add30~40_combout ;
wire \ALU_1|Add24~42_combout ;
wire \ALU_1|Add27~46_combout ;
wire \ALU_1|Add29~46_combout ;
wire \ALU_1|Add30~46_combout ;
wire \PC_counter_1|Add0~34_combout ;
wire \PC_counter_1|Add0~40_combout ;
wire \PC_counter_1|Add0~46_combout ;
wire \GetIR_1|Mux29~0_combout ;
wire \GetIR_1|Mux27~0_combout ;
wire \GetIR_1|Mux15~0_combout ;
wire \reg_32|register[9][0]~q ;
wire \reg_32|register[8][0]~q ;
wire \reg_32|Mux31~0_combout ;
wire \reg_32|register[5][0]~q ;
wire \reg_32|register[6][0]~q ;
wire \reg_32|Mux31~2_combout ;
wire \reg_32|Mux31~3_combout ;
wire \reg_32|register[3][0]~q ;
wire \reg_32|register[14][0]~q ;
wire \reg_32|Mux31~7_combout ;
wire \reg_32|Mux31~8_combout ;
wire \reg_32|register[14][1]~q ;
wire \reg_32|Mux30~2_combout ;
wire \reg_32|register[13][1]~q ;
wire \reg_32|Mux30~3_combout ;
wire \reg_32|Mux30~4_combout ;
wire \reg_32|register[7][1]~q ;
wire \reg_32|register[5][2]~q ;
wire \reg_32|Mux29~0_combout ;
wire \reg_32|Mux29~1_combout ;
wire \reg_32|register[1][2]~q ;
wire \reg_32|register[0][2]~q ;
wire \reg_32|Mux29~4_combout ;
wire \reg_32|Mux29~5_combout ;
wire \reg_32|register[2][3]~q ;
wire \reg_32|register[14][3]~q ;
wire \reg_32|register[4][3]~q ;
wire \reg_32|register[0][3]~q ;
wire \reg_32|Mux28~4_combout ;
wire \reg_32|register[7][3]~q ;
wire \reg_32|register[11][3]~q ;
wire \reg_32|register[3][3]~q ;
wire \reg_32|Mux28~7_combout ;
wire \reg_32|register[15][3]~q ;
wire \reg_32|Mux28~8_combout ;
wire \reg_32|register[9][4]~q ;
wire \reg_32|register[8][4]~q ;
wire \reg_32|Mux27~0_combout ;
wire \reg_32|register[5][4]~q ;
wire \reg_32|Mux27~2_combout ;
wire \reg_32|Mux27~3_combout ;
wire \reg_32|register[0][4]~q ;
wire \reg_32|Mux27~4_combout ;
wire \reg_32|register[3][4]~q ;
wire \reg_32|Mux27~5_combout ;
wire \reg_32|Mux27~6_combout ;
wire \reg_32|Mux27~7_combout ;
wire \reg_32|Mux26~0_combout ;
wire \reg_32|Mux26~1_combout ;
wire \reg_32|register[6][6]~q ;
wire \reg_32|register[5][6]~q ;
wire \reg_32|register[4][6]~q ;
wire \reg_32|Mux25~0_combout ;
wire \reg_32|register[7][6]~q ;
wire \reg_32|Mux25~1_combout ;
wire \reg_32|register[10][6]~q ;
wire \reg_32|register[8][6]~q ;
wire \reg_32|Mux25~2_combout ;
wire \reg_32|register[2][6]~q ;
wire \reg_32|register[5][7]~q ;
wire \reg_32|register[9][7]~q ;
wire \reg_32|register[1][7]~q ;
wire \reg_32|Mux24~0_combout ;
wire \reg_32|register[13][7]~q ;
wire \reg_32|Mux24~1_combout ;
wire \reg_32|register[14][7]~q ;
wire \reg_32|register[0][7]~q ;
wire \reg_32|register[10][8]~q ;
wire \reg_32|register[9][8]~q ;
wire \reg_32|register[8][8]~q ;
wire \reg_32|Mux23~0_combout ;
wire \reg_32|register[11][8]~q ;
wire \reg_32|Mux23~1_combout ;
wire \reg_32|register[6][8]~q ;
wire \reg_32|register[4][8]~q ;
wire \reg_32|Mux23~2_combout ;
wire \reg_32|register[14][8]~q ;
wire \reg_32|register[12][8]~q ;
wire \reg_32|Mux23~7_combout ;
wire \reg_32|register[5][9]~q ;
wire \reg_32|register[1][9]~q ;
wire \reg_32|Mux22~2_combout ;
wire \reg_32|Mux22~4_combout ;
wire \reg_32|Mux22~7_combout ;
wire \reg_32|Mux22~8_combout ;
wire \reg_32|register[4][10]~q ;
wire \reg_32|Mux21~0_combout ;
wire \reg_32|register[10][10]~q ;
wire \reg_32|register[8][10]~q ;
wire \reg_32|Mux21~2_combout ;
wire \reg_32|register[2][10]~q ;
wire \reg_32|Mux21~4_combout ;
wire \reg_32|register[10][11]~q ;
wire \reg_32|register[6][11]~q ;
wire \reg_32|register[2][11]~q ;
wire \reg_32|Mux20~2_combout ;
wire \reg_32|Mux20~3_combout ;
wire \reg_32|register[8][11]~q ;
wire \reg_32|register[11][11]~q ;
wire \reg_32|register[3][11]~q ;
wire \reg_32|Mux20~7_combout ;
wire \reg_32|Mux20~8_combout ;
wire \reg_32|register[9][12]~q ;
wire \reg_32|register[8][12]~q ;
wire \reg_32|Mux19~0_combout ;
wire \reg_32|register[6][12]~q ;
wire \reg_32|Mux19~2_combout ;
wire \reg_32|register[7][12]~q ;
wire \reg_32|Mux19~3_combout ;
wire \reg_32|register[2][12]~q ;
wire \reg_32|register[0][12]~q ;
wire \reg_32|Mux19~4_combout ;
wire \reg_32|Mux19~5_combout ;
wire \reg_32|Mux19~6_combout ;
wire \reg_32|register[14][12]~q ;
wire \reg_32|Mux19~7_combout ;
wire \reg_32|register[6][13]~q ;
wire \reg_32|Mux18~0_combout ;
wire \reg_32|Mux18~1_combout ;
wire \reg_32|register[0][13]~q ;
wire \reg_32|register[4][14]~q ;
wire \reg_32|Mux17~0_combout ;
wire \reg_32|register[5][15]~q ;
wire \reg_32|register[2][15]~q ;
wire \reg_32|Mux16~2_combout ;
wire \reg_32|register[14][15]~q ;
wire \reg_32|Mux16~3_combout ;
wire \reg_32|register[4][15]~q ;
wire \reg_32|register[0][15]~q ;
wire \reg_32|Mux16~4_combout ;
wire \reg_32|register[12][15]~q ;
wire \reg_32|Mux16~5_combout ;
wire \reg_32|Mux16~6_combout ;
wire \reg_32|Mux15~0_combout ;
wire \reg_32|Mux15~1_combout ;
wire \reg_32|register[4][16]~q ;
wire \reg_32|register[2][16]~q ;
wire \reg_32|register[1][16]~q ;
wire \reg_32|register[14][17]~q ;
wire \reg_32|register[9][17]~q ;
wire \reg_32|Mux14~7_combout ;
wire \reg_32|register[15][17]~q ;
wire \reg_32|Mux14~8_combout ;
wire \reg_32|register[6][18]~q ;
wire \reg_32|register[4][18]~q ;
wire \reg_32|Mux13~0_combout ;
wire \reg_32|Mux13~1_combout ;
wire \reg_32|register[10][18]~q ;
wire \reg_32|register[11][18]~q ;
wire \reg_32|register[12][18]~q ;
wire \reg_32|register[15][18]~q ;
wire \reg_32|register[13][19]~q ;
wire \reg_32|register[10][19]~q ;
wire \reg_32|register[2][19]~q ;
wire \reg_32|register[0][19]~q ;
wire \reg_32|register[7][19]~q ;
wire \reg_32|register[11][19]~q ;
wire \reg_32|register[3][19]~q ;
wire \reg_32|Mux12~7_combout ;
wire \reg_32|register[15][19]~q ;
wire \reg_32|Mux12~8_combout ;
wire \reg_32|register[11][20]~q ;
wire \reg_32|register[5][20]~q ;
wire \reg_32|register[6][20]~q ;
wire \reg_32|register[4][20]~q ;
wire \reg_32|Mux11~2_combout ;
wire \reg_32|register[7][20]~q ;
wire \reg_32|Mux11~3_combout ;
wire \reg_32|register[2][20]~q ;
wire \reg_32|register[1][20]~q ;
wire \reg_32|register[0][20]~q ;
wire \reg_32|Mux11~4_combout ;
wire \reg_32|register[3][20]~q ;
wire \reg_32|Mux11~5_combout ;
wire \reg_32|Mux11~6_combout ;
wire \reg_32|register[10][21]~q ;
wire \reg_32|register[1][21]~q ;
wire \reg_32|Mux10~4_combout ;
wire \reg_32|register[11][21]~q ;
wire \reg_32|register[5][22]~q ;
wire \reg_32|register[1][22]~q ;
wire \reg_32|register[0][22]~q ;
wire \reg_32|register[5][23]~q ;
wire \reg_32|register[1][23]~q ;
wire \reg_32|register[6][23]~q ;
wire \reg_32|register[2][23]~q ;
wire \reg_32|Mux8~2_combout ;
wire \reg_32|register[0][23]~q ;
wire \reg_32|register[7][23]~q ;
wire \reg_32|register[3][23]~q ;
wire \reg_32|Mux8~7_combout ;
wire \reg_32|register[15][23]~q ;
wire \reg_32|Mux8~8_combout ;
wire \reg_32|register[13][24]~q ;
wire \reg_32|register[14][24]~q ;
wire \reg_32|register[14][25]~q ;
wire \reg_32|register[13][25]~q ;
wire \reg_32|Mux6~7_combout ;
wire \reg_32|register[15][25]~q ;
wire \reg_32|Mux6~8_combout ;
wire \reg_32|register[10][26]~q ;
wire \reg_32|register[1][26]~q ;
wire \reg_32|register[0][26]~q ;
wire \reg_32|register[2][27]~q ;
wire \reg_32|register[8][27]~q ;
wire \reg_32|register[4][27]~q ;
wire \reg_32|register[0][27]~q ;
wire \reg_32|Mux4~4_combout ;
wire \reg_32|Mux4~5_combout ;
wire \reg_32|register[11][27]~q ;
wire \reg_32|Mux4~7_combout ;
wire \reg_32|Mux4~8_combout ;
wire \reg_32|register[6][28]~q ;
wire \reg_32|register[1][28]~q ;
wire \reg_32|register[0][28]~q ;
wire \reg_32|Mux3~4_combout ;
wire \reg_32|Mux3~5_combout ;
wire \reg_32|register[13][28]~q ;
wire \reg_32|register[12][28]~q ;
wire \reg_32|register[2][29]~q ;
wire \reg_32|register[5][29]~q ;
wire \reg_32|register[3][29]~q ;
wire \reg_32|register[15][29]~q ;
wire \reg_32|Mux1~0_combout ;
wire \reg_32|register[7][30]~q ;
wire \reg_32|Mux1~1_combout ;
wire \reg_32|register[2][30]~q ;
wire \reg_32|register[4][31]~q ;
wire \reg_32|Mux63~0_combout ;
wire \reg_32|Mux63~1_combout ;
wire \reg_32|register[26][0]~q ;
wire \reg_32|register[30][0]~q ;
wire \reg_32|register[25][0]~q ;
wire \reg_32|register[20][0]~q ;
wire \reg_32|register[24][0]~q ;
wire \reg_32|register[16][0]~q ;
wire \reg_32|Mux63~14_combout ;
wire \reg_32|register[28][0]~q ;
wire \reg_32|Mux63~15_combout ;
wire \reg_32|register[27][0]~q ;
wire \reg_32|register[23][0]~q ;
wire \reg_32|register[19][0]~q ;
wire \reg_32|Mux63~17_combout ;
wire \reg_32|register[31][0]~q ;
wire \reg_32|Mux63~18_combout ;
wire \reg_32|Mux62~7_combout ;
wire \reg_32|Mux62~8_combout ;
wire \reg_32|register[21][1]~q ;
wire \reg_32|register[25][1]~q ;
wire \reg_32|register[17][1]~q ;
wire \reg_32|Mux62~10_combout ;
wire \reg_32|register[29][1]~q ;
wire \reg_32|Mux62~11_combout ;
wire \reg_32|register[22][1]~q ;
wire \reg_32|register[24][1]~q ;
wire \reg_32|register[23][1]~q ;
wire \reg_32|register[19][1]~q ;
wire \reg_32|Mux61~4_combout ;
wire \reg_32|Mux61~7_combout ;
wire \reg_32|Mux61~8_combout ;
wire \reg_32|register[22][2]~q ;
wire \reg_32|register[29][2]~q ;
wire \reg_32|register[24][2]~q ;
wire \reg_32|register[16][2]~q ;
wire \reg_32|Mux61~14_combout ;
wire \reg_32|Mux60~0_combout ;
wire \reg_32|Mux60~1_combout ;
wire \reg_32|Mux60~2_combout ;
wire \reg_32|Mux60~3_combout ;
wire \reg_32|Mux60~4_combout ;
wire \reg_32|Mux60~5_combout ;
wire \reg_32|Mux60~6_combout ;
wire \reg_32|Mux60~7_combout ;
wire \reg_32|Mux60~8_combout ;
wire \reg_32|Mux60~9_combout ;
wire \reg_32|register[21][3]~q ;
wire \reg_32|register[25][3]~q ;
wire \reg_32|register[17][3]~q ;
wire \reg_32|Mux60~10_combout ;
wire \reg_32|register[29][3]~q ;
wire \reg_32|Mux60~11_combout ;
wire \reg_32|register[24][3]~q ;
wire \reg_32|register[20][3]~q ;
wire \reg_32|register[16][3]~q ;
wire \reg_32|Mux60~14_combout ;
wire \reg_32|register[28][3]~q ;
wire \reg_32|Mux60~15_combout ;
wire \reg_32|register[27][3]~q ;
wire \reg_32|register[31][3]~q ;
wire \reg_32|Mux59~0_combout ;
wire \reg_32|register[30][4]~q ;
wire \reg_32|register[25][4]~q ;
wire \reg_32|register[17][4]~q ;
wire \reg_32|register[28][4]~q ;
wire \reg_32|Mux58~0_combout ;
wire \reg_32|register[21][5]~q ;
wire \reg_32|register[25][5]~q ;
wire \reg_32|register[17][5]~q ;
wire \reg_32|Mux58~10_combout ;
wire \reg_32|register[29][5]~q ;
wire \reg_32|Mux58~11_combout ;
wire \reg_32|register[26][5]~q ;
wire \reg_32|register[24][5]~q ;
wire \reg_32|register[27][5]~q ;
wire \reg_32|register[19][5]~q ;
wire \reg_32|Mux58~17_combout ;
wire \reg_32|Mux57~0_combout ;
wire \reg_32|Mux57~1_combout ;
wire \reg_32|Mux57~2_combout ;
wire \reg_32|Mux57~3_combout ;
wire \reg_32|Mux57~4_combout ;
wire \reg_32|Mux57~5_combout ;
wire \reg_32|Mux57~6_combout ;
wire \reg_32|Mux57~7_combout ;
wire \reg_32|Mux57~8_combout ;
wire \reg_32|Mux57~9_combout ;
wire \reg_32|register[26][6]~q ;
wire \reg_32|register[18][6]~q ;
wire \reg_32|Mux57~10_combout ;
wire \reg_32|register[21][6]~q ;
wire \reg_32|register[17][6]~q ;
wire \reg_32|Mux57~12_combout ;
wire \reg_32|register[20][6]~q ;
wire \reg_32|register[23][6]~q ;
wire \reg_32|register[19][6]~q ;
wire \reg_32|Mux57~17_combout ;
wire \reg_32|Mux56~7_combout ;
wire \reg_32|Mux56~8_combout ;
wire \reg_32|register[22][7]~q ;
wire \reg_32|register[18][7]~q ;
wire \reg_32|Mux56~12_combout ;
wire \reg_32|register[23][7]~q ;
wire \reg_32|register[27][7]~q ;
wire \reg_32|register[19][7]~q ;
wire \reg_32|Mux56~17_combout ;
wire \reg_32|register[31][7]~q ;
wire \reg_32|Mux56~18_combout ;
wire \reg_32|Mux55~0_combout ;
wire \reg_32|Mux55~1_combout ;
wire \reg_32|Mux55~2_combout ;
wire \reg_32|Mux55~3_combout ;
wire \reg_32|Mux55~4_combout ;
wire \reg_32|Mux55~5_combout ;
wire \reg_32|Mux55~6_combout ;
wire \reg_32|Mux55~7_combout ;
wire \reg_32|Mux55~8_combout ;
wire \reg_32|Mux55~9_combout ;
wire \reg_32|register[30][8]~q ;
wire \reg_32|register[25][8]~q ;
wire \reg_32|register[21][8]~q ;
wire \reg_32|register[17][8]~q ;
wire \reg_32|Mux55~12_combout ;
wire \reg_32|register[29][8]~q ;
wire \reg_32|Mux55~13_combout ;
wire \reg_32|register[20][8]~q ;
wire \reg_32|register[24][8]~q ;
wire \reg_32|register[16][8]~q ;
wire \reg_32|Mux55~14_combout ;
wire \reg_32|register[28][8]~q ;
wire \reg_32|Mux55~15_combout ;
wire \reg_32|Mux55~16_combout ;
wire \reg_32|register[23][8]~q ;
wire \reg_32|Mux54~0_combout ;
wire \reg_32|register[21][9]~q ;
wire \reg_32|register[25][9]~q ;
wire \reg_32|register[17][9]~q ;
wire \reg_32|Mux54~10_combout ;
wire \reg_32|register[29][9]~q ;
wire \reg_32|Mux54~11_combout ;
wire \reg_32|register[26][9]~q ;
wire \reg_32|register[23][9]~q ;
wire \reg_32|Mux53~0_combout ;
wire \reg_32|Mux53~1_combout ;
wire \reg_32|register[26][10]~q ;
wire \reg_32|register[18][10]~q ;
wire \reg_32|Mux53~10_combout ;
wire \reg_32|register[20][10]~q ;
wire \reg_32|register[27][10]~q ;
wire \reg_32|register[23][10]~q ;
wire \reg_32|register[19][10]~q ;
wire \reg_32|Mux53~17_combout ;
wire \reg_32|register[31][10]~q ;
wire \reg_32|Mux53~18_combout ;
wire \reg_32|Mux52~2_combout ;
wire \reg_32|Mux52~3_combout ;
wire \reg_32|Mux52~4_combout ;
wire \reg_32|Mux52~5_combout ;
wire \reg_32|Mux52~6_combout ;
wire \reg_32|register[26][11]~q ;
wire \reg_32|register[27][11]~q ;
wire \reg_32|Mux51~0_combout ;
wire \reg_32|Mux51~1_combout ;
wire \reg_32|register[26][12]~q ;
wire \reg_32|register[30][12]~q ;
wire \reg_32|register[21][12]~q ;
wire \reg_32|register[17][12]~q ;
wire \reg_32|Mux51~12_combout ;
wire \reg_32|register[27][12]~q ;
wire \reg_32|register[23][12]~q ;
wire \reg_32|register[19][12]~q ;
wire \reg_32|Mux51~17_combout ;
wire \reg_32|register[31][12]~q ;
wire \reg_32|Mux51~18_combout ;
wire \reg_32|register[26][13]~q ;
wire \reg_32|register[24][13]~q ;
wire \reg_32|register[20][13]~q ;
wire \reg_32|register[16][13]~q ;
wire \reg_32|Mux50~14_combout ;
wire \reg_32|register[28][13]~q ;
wire \reg_32|Mux50~15_combout ;
wire \reg_32|register[23][13]~q ;
wire \reg_32|register[27][13]~q ;
wire \reg_32|register[19][13]~q ;
wire \reg_32|Mux50~17_combout ;
wire \reg_32|register[31][13]~q ;
wire \reg_32|Mux50~18_combout ;
wire \reg_32|Mux49~7_combout ;
wire \reg_32|Mux49~8_combout ;
wire \reg_32|register[22][14]~q ;
wire \reg_32|register[26][14]~q ;
wire \reg_32|register[18][14]~q ;
wire \reg_32|Mux49~10_combout ;
wire \reg_32|register[30][14]~q ;
wire \reg_32|Mux49~11_combout ;
wire \reg_32|register[23][14]~q ;
wire \reg_32|register[19][14]~q ;
wire \reg_32|Mux49~17_combout ;
wire \reg_32|Mux48~0_combout ;
wire \reg_32|Mux48~4_combout ;
wire \reg_32|Mux48~5_combout ;
wire \reg_32|Mux48~7_combout ;
wire \reg_32|Mux48~8_combout ;
wire \reg_32|register[21][15]~q ;
wire \reg_32|register[25][15]~q ;
wire \reg_32|register[26][15]~q ;
wire \reg_32|register[22][15]~q ;
wire \reg_32|register[18][15]~q ;
wire \reg_32|Mux48~12_combout ;
wire \reg_32|register[30][15]~q ;
wire \reg_32|Mux48~13_combout ;
wire \reg_32|register[24][15]~q ;
wire \reg_32|register[20][15]~q ;
wire \reg_32|register[16][15]~q ;
wire \reg_32|Mux48~14_combout ;
wire \reg_32|register[28][15]~q ;
wire \reg_32|Mux48~15_combout ;
wire \reg_32|Mux48~16_combout ;
wire \reg_32|register[27][15]~q ;
wire \reg_32|register[19][15]~q ;
wire \reg_32|Mux48~17_combout ;
wire \reg_32|register[26][16]~q ;
wire \reg_32|register[18][16]~q ;
wire \reg_32|Mux47~10_combout ;
wire \reg_32|register[27][16]~q ;
wire \reg_32|Mux46~7_combout ;
wire \reg_32|Mux46~8_combout ;
wire \reg_32|register[21][17]~q ;
wire \reg_32|register[25][17]~q ;
wire \reg_32|register[17][17]~q ;
wire \reg_32|Mux46~10_combout ;
wire \reg_32|register[29][17]~q ;
wire \reg_32|Mux46~11_combout ;
wire \reg_32|register[26][17]~q ;
wire \reg_32|register[27][17]~q ;
wire \reg_32|register[19][17]~q ;
wire \reg_32|Mux46~17_combout ;
wire \sel_32_03_1|Mux13~0_combout ;
wire \reg_32|Mux45~0_combout ;
wire \reg_32|Mux45~1_combout ;
wire \reg_32|Mux45~2_combout ;
wire \reg_32|register[21][18]~q ;
wire \reg_32|register[24][18]~q ;
wire \reg_32|register[16][18]~q ;
wire \reg_32|Mux45~14_combout ;
wire \reg_32|Mux44~0_combout ;
wire \reg_32|Mux44~1_combout ;
wire \reg_32|Mux44~2_combout ;
wire \reg_32|Mux44~3_combout ;
wire \reg_32|Mux44~4_combout ;
wire \reg_32|Mux44~5_combout ;
wire \reg_32|Mux44~6_combout ;
wire \reg_32|Mux44~7_combout ;
wire \reg_32|Mux44~8_combout ;
wire \reg_32|Mux44~9_combout ;
wire \reg_32|register[26][19]~q ;
wire \reg_32|register[22][19]~q ;
wire \reg_32|register[18][19]~q ;
wire \reg_32|Mux44~12_combout ;
wire \reg_32|register[30][19]~q ;
wire \reg_32|Mux44~13_combout ;
wire \reg_32|register[24][19]~q ;
wire \reg_32|register[20][19]~q ;
wire \reg_32|register[23][19]~q ;
wire \reg_32|register[27][19]~q ;
wire \reg_32|register[19][19]~q ;
wire \reg_32|Mux44~17_combout ;
wire \reg_32|register[31][19]~q ;
wire \reg_32|Mux44~18_combout ;
wire \reg_32|Mux43~2_combout ;
wire \reg_32|Mux43~3_combout ;
wire \reg_32|Mux43~4_combout ;
wire \reg_32|Mux43~5_combout ;
wire \reg_32|Mux43~6_combout ;
wire \reg_32|register[26][20]~q ;
wire \reg_32|register[18][20]~q ;
wire \reg_32|Mux43~10_combout ;
wire \reg_32|register[25][20]~q ;
wire \reg_32|register[21][20]~q ;
wire \reg_32|register[17][20]~q ;
wire \reg_32|Mux43~12_combout ;
wire \reg_32|register[29][20]~q ;
wire \reg_32|Mux43~13_combout ;
wire \reg_32|register[20][20]~q ;
wire \reg_32|register[24][20]~q ;
wire \reg_32|register[16][20]~q ;
wire \reg_32|Mux43~14_combout ;
wire \reg_32|register[28][20]~q ;
wire \reg_32|Mux43~15_combout ;
wire \reg_32|Mux43~16_combout ;
wire \reg_32|Mux42~0_combout ;
wire \reg_32|register[21][21]~q ;
wire \reg_32|register[25][21]~q ;
wire \reg_32|register[17][21]~q ;
wire \reg_32|Mux42~10_combout ;
wire \reg_32|register[29][21]~q ;
wire \reg_32|Mux42~11_combout ;
wire \reg_32|register[26][21]~q ;
wire \reg_32|register[22][21]~q ;
wire \reg_32|register[18][21]~q ;
wire \reg_32|Mux42~12_combout ;
wire \reg_32|register[30][21]~q ;
wire \reg_32|Mux42~13_combout ;
wire \reg_32|register[20][21]~q ;
wire \reg_32|register[27][21]~q ;
wire \reg_32|Mux41~4_combout ;
wire \reg_32|Mux41~5_combout ;
wire \reg_32|Mux41~7_combout ;
wire \reg_32|register[26][22]~q ;
wire \reg_32|register[18][22]~q ;
wire \reg_32|Mux41~10_combout ;
wire \reg_32|register[25][22]~q ;
wire \reg_32|register[24][22]~q ;
wire \reg_32|register[16][22]~q ;
wire \reg_32|Mux41~14_combout ;
wire \reg_32|register[23][22]~q ;
wire \reg_32|Mux40~0_combout ;
wire \reg_32|Mux40~1_combout ;
wire \reg_32|Mux40~4_combout ;
wire \reg_32|Mux40~5_combout ;
wire \reg_32|register[21][23]~q ;
wire \reg_32|register[25][23]~q ;
wire \reg_32|register[17][23]~q ;
wire \reg_32|Mux40~10_combout ;
wire \reg_32|register[29][23]~q ;
wire \reg_32|Mux40~11_combout ;
wire \reg_32|register[26][23]~q ;
wire \reg_32|register[22][23]~q ;
wire \reg_32|register[18][23]~q ;
wire \reg_32|Mux40~12_combout ;
wire \reg_32|register[30][23]~q ;
wire \reg_32|Mux40~13_combout ;
wire \reg_32|register[24][23]~q ;
wire \reg_32|register[20][23]~q ;
wire \reg_32|register[16][23]~q ;
wire \reg_32|Mux40~14_combout ;
wire \reg_32|register[28][23]~q ;
wire \reg_32|Mux40~15_combout ;
wire \reg_32|Mux40~16_combout ;
wire \reg_32|register[23][23]~q ;
wire \reg_32|register[27][23]~q ;
wire \reg_32|register[19][23]~q ;
wire \reg_32|Mux40~17_combout ;
wire \reg_32|register[31][23]~q ;
wire \reg_32|Mux40~18_combout ;
wire \reg_32|Mux40~19_combout ;
wire \reg_32|Mux39~7_combout ;
wire \reg_32|Mux39~8_combout ;
wire \reg_32|register[22][24]~q ;
wire \reg_32|register[26][24]~q ;
wire \reg_32|register[18][24]~q ;
wire \reg_32|Mux39~10_combout ;
wire \reg_32|register[30][24]~q ;
wire \reg_32|Mux39~11_combout ;
wire \reg_32|register[25][24]~q ;
wire \reg_32|register[21][24]~q ;
wire \reg_32|register[17][24]~q ;
wire \reg_32|Mux39~12_combout ;
wire \reg_32|register[29][24]~q ;
wire \reg_32|Mux39~13_combout ;
wire \reg_32|register[20][24]~q ;
wire \reg_32|register[24][24]~q ;
wire \reg_32|register[16][24]~q ;
wire \reg_32|Mux39~14_combout ;
wire \reg_32|register[28][24]~q ;
wire \reg_32|Mux39~15_combout ;
wire \reg_32|Mux39~16_combout ;
wire \reg_32|register[27][24]~q ;
wire \reg_32|register[23][24]~q ;
wire \reg_32|register[19][24]~q ;
wire \reg_32|Mux39~17_combout ;
wire \reg_32|register[31][24]~q ;
wire \reg_32|Mux39~18_combout ;
wire \reg_32|Mux39~19_combout ;
wire \reg_32|Mux38~2_combout ;
wire \reg_32|Mux38~7_combout ;
wire \reg_32|Mux38~8_combout ;
wire \reg_32|register[26][25]~q ;
wire \reg_32|register[22][25]~q ;
wire \reg_32|register[18][25]~q ;
wire \reg_32|Mux38~12_combout ;
wire \reg_32|register[30][25]~q ;
wire \reg_32|Mux38~13_combout ;
wire \reg_32|register[24][25]~q ;
wire \reg_32|register[20][25]~q ;
wire \reg_32|register[16][25]~q ;
wire \reg_32|Mux38~14_combout ;
wire \reg_32|register[28][25]~q ;
wire \reg_32|Mux38~15_combout ;
wire \reg_32|Mux38~16_combout ;
wire \reg_32|register[27][25]~q ;
wire \reg_32|register[19][25]~q ;
wire \reg_32|Mux38~17_combout ;
wire \reg_32|Mux37~0_combout ;
wire \reg_32|Mux37~1_combout ;
wire \reg_32|Mux37~2_combout ;
wire \reg_32|Mux37~4_combout ;
wire \reg_32|Mux37~5_combout ;
wire \reg_32|register[22][26]~q ;
wire \reg_32|register[26][26]~q ;
wire \reg_32|register[18][26]~q ;
wire \reg_32|Mux37~10_combout ;
wire \reg_32|register[30][26]~q ;
wire \reg_32|Mux37~11_combout ;
wire \reg_32|register[21][26]~q ;
wire \reg_32|register[17][26]~q ;
wire \reg_32|Mux37~12_combout ;
wire \reg_32|register[20][26]~q ;
wire \reg_32|register[24][26]~q ;
wire \reg_32|register[16][26]~q ;
wire \reg_32|Mux37~14_combout ;
wire \reg_32|register[28][26]~q ;
wire \reg_32|Mux37~15_combout ;
wire \reg_32|register[23][26]~q ;
wire \reg_32|register[19][26]~q ;
wire \reg_32|Mux37~17_combout ;
wire \reg_32|Mux36~0_combout ;
wire \reg_32|Mux36~4_combout ;
wire \reg_32|register[26][27]~q ;
wire \reg_32|register[22][27]~q ;
wire \reg_32|register[18][27]~q ;
wire \reg_32|Mux36~12_combout ;
wire \reg_32|register[30][27]~q ;
wire \reg_32|Mux36~13_combout ;
wire \reg_32|register[24][27]~q ;
wire \reg_32|register[20][27]~q ;
wire \reg_32|register[16][27]~q ;
wire \reg_32|Mux36~14_combout ;
wire \reg_32|register[28][27]~q ;
wire \reg_32|Mux36~15_combout ;
wire \reg_32|Mux36~16_combout ;
wire \reg_32|register[23][27]~q ;
wire \reg_32|Mux35~2_combout ;
wire \reg_32|Mux35~3_combout ;
wire \reg_32|Mux35~4_combout ;
wire \reg_32|Mux35~7_combout ;
wire \reg_32|Mux35~8_combout ;
wire \reg_32|register[22][28]~q ;
wire \reg_32|register[26][28]~q ;
wire \reg_32|register[18][28]~q ;
wire \reg_32|Mux35~10_combout ;
wire \reg_32|register[30][28]~q ;
wire \reg_32|Mux35~11_combout ;
wire \reg_32|register[25][28]~q ;
wire \reg_32|register[21][28]~q ;
wire \reg_32|register[17][28]~q ;
wire \reg_32|Mux35~12_combout ;
wire \reg_32|register[29][28]~q ;
wire \reg_32|Mux35~13_combout ;
wire \reg_32|register[24][28]~q ;
wire \reg_32|register[16][28]~q ;
wire \reg_32|Mux35~14_combout ;
wire \reg_32|register[23][28]~q ;
wire \reg_32|register[21][29]~q ;
wire \reg_32|register[20][29]~q ;
wire \reg_32|register[16][29]~q ;
wire \reg_32|Mux34~14_combout ;
wire \reg_32|register[27][29]~q ;
wire \reg_32|register[19][29]~q ;
wire \reg_32|Mux34~17_combout ;
wire \reg_32|Mux33~7_combout ;
wire \reg_32|register[25][30]~q ;
wire \reg_32|register[21][30]~q ;
wire \reg_32|register[20][30]~q ;
wire \reg_32|register[24][30]~q ;
wire \reg_32|register[16][30]~q ;
wire \reg_32|Mux33~14_combout ;
wire \reg_32|register[28][30]~q ;
wire \reg_32|Mux33~15_combout ;
wire \reg_32|Mux32~0_combout ;
wire \reg_32|register[26][31]~q ;
wire \reg_32|register[27][31]~q ;
wire \reg_32|register[19][31]~q ;
wire \reg_32|Mux32~17_combout ;
wire \ALU_1|tempA~0_combout ;
wire \ALU_1|j~59_combout ;
wire \ALU_1|tempB[30]~1_combout ;
wire \ALU_1|tempB[28]~3_combout ;
wire \ALU_1|tempB[25]~6_combout ;
wire \ALU_1|tempB[24]~7_combout ;
wire \ALU_1|tempB[23]~8_combout ;
wire \ALU_1|tempB[22]~9_combout ;
wire \ALU_1|tempB[21]~10_combout ;
wire \ALU_1|tempB[20]~11_combout ;
wire \ALU_1|tempB[18]~13_combout ;
wire \ALU_1|tempB[14]~17_combout ;
wire \ALU_1|tempB[11]~20_combout ;
wire \ALU_1|tempB[7]~24_combout ;
wire \ALU_1|tempB[5]~26_combout ;
wire \ALU_1|tempB[3]~28_combout ;
wire \ALU_1|tempB[2]~29_combout ;
wire \ALU_1|Mux31~5_combout ;
wire \ALU_1|j~100_combout ;
wire \ALU_1|j~118_combout ;
wire \ALU_1|Mux29~2_combout ;
wire \ALU_1|j~155_combout ;
wire \ALU_1|j~156_combout ;
wire \ALU_1|j~157_combout ;
wire \ALU_1|j~159_combout ;
wire \ALU_1|Mux28~0_combout ;
wire \ALU_1|j~175_combout ;
wire \ALU_1|j~176_combout ;
wire \ALU_1|ALU_out~4_combout ;
wire \ALU_1|j~214_combout ;
wire \ALU_1|j~222_combout ;
wire \ALU_1|j~224_combout ;
wire \ALU_1|j~225_combout ;
wire \ALU_1|Mux25~2_combout ;
wire \ALU_1|j~244_combout ;
wire \ALU_1|j~250_combout ;
wire \ALU_1|j~277_combout ;
wire \ALU_1|ALU_out~10_combout ;
wire \ALU_1|Mux21~0_combout ;
wire \ALU_1|Mux21~1_combout ;
wire \ALU_1|j~330_combout ;
wire \ALU_1|ALU_out~12_combout ;
wire \ALU_1|Mux20~3_combout ;
wire \ALU_1|Mux20~4_combout ;
wire \ALU_1|ALU_out~13_combout ;
wire \ALU_1|j~365_combout ;
wire \ALU_1|j~376_combout ;
wire \ALU_1|j~385_combout ;
wire \ALU_1|ALU_out~18_combout ;
wire \ALU_1|j~401_combout ;
wire \ALU_1|j~407_combout ;
wire \ALU_1|j~412_combout ;
wire \ALU_1|j~413_combout ;
wire \ALU_1|j~414_combout ;
wire \ALU_1|Mux12~3_combout ;
wire \ALU_1|j~435_combout ;
wire \ALU_1|j~436_combout ;
wire \ALU_1|j~437_combout ;
wire \ALU_1|j~439_combout ;
wire \ALU_1|j~454_combout ;
wire \ALU_1|j~455_combout ;
wire \ALU_1|Mux6~2_combout ;
wire \ALU_1|j~461_combout ;
wire \ALU_1|Mux4~2_combout ;
wire \ALU_1|Mux0~3_combout ;
wire \shift_reg_1|ShiftRight0~35_combout ;
wire \shift_reg_1|ShiftRight0~37_combout ;
wire \shift_reg_1|ShiftRight0~40_combout ;
wire \shift_reg_1|ShiftRight0~41_combout ;
wire \shift_reg_1|ShiftRight0~48_combout ;
wire \shift_reg_1|ShiftRight0~49_combout ;
wire \shift_reg_1|ShiftRight0~53_combout ;
wire \shift_reg_1|ShiftRight0~56_combout ;
wire \shift_reg_1|ShiftRight0~60_combout ;
wire \shift_reg_1|ShiftRight0~61_combout ;
wire \shift_reg_1|ShiftRight0~64_combout ;
wire \shift_reg_1|ShiftRight0~65_combout ;
wire \shift_reg_1|ShiftRight0~72_combout ;
wire \shift_reg_1|ShiftRight0~80_combout ;
wire \shift_reg_1|ShiftRight0~82_combout ;
wire \sel_32_2|result[1]~37_combout ;
wire \shift_reg_1|ShiftRight0~84_combout ;
wire \shift_reg_1|ShiftRight0~85_combout ;
wire \shift_reg_1|Mux61~0_combout ;
wire \shift_reg_1|Mux61~1_combout ;
wire \shift_reg_1|ShiftRight0~100_combout ;
wire \shift_reg_1|ShiftRight0~104_combout ;
wire \shift_reg_1|ShiftRight0~106_combout ;
wire \shift_reg_1|ShiftRight0~110_combout ;
wire \shift_reg_1|ShiftRight0~113_combout ;
wire \sel_32_2|result[3]~43_combout ;
wire \shift_reg_1|Mux27~1_combout ;
wire \shift_reg_1|Add27~0_combout ;
wire \shift_reg_1|LessThan27~0_combout ;
wire \shift_reg_1|ShiftRight0~115_combout ;
wire \sel_32_2|result[5]~49_combout ;
wire \shift_reg_1|Mux25~0_combout ;
wire \shift_reg_1|Mux25~1_combout ;
wire \shift_reg_1|Mux25~2_combout ;
wire \sel_32_2|result[23]~56_combout ;
wire \shift_reg_1|ShiftRight0~122_combout ;
wire \shift_reg_1|ShiftRight0~123_combout ;
wire \sel_32_2|result[23]~57_combout ;
wire \shift_reg_1|ShiftRight0~124_combout ;
wire \shift_reg_1|ShiftRight0~125_combout ;
wire \sel_32_2|result[8]~60_combout ;
wire \shift_reg_1|Mux21~0_combout ;
wire \sel_32_2|result[11]~67_combout ;
wire \sel_32_2|result[12]~69_combout ;
wire \sel_32_2|result[13]~71_combout ;
wire \shift_reg_1|Mux17~2_combout ;
wire \sel_32_2|result[17]~80_combout ;
wire \sel_32_2|result[17]~81_combout ;
wire \sel_32_2|result[17]~82_combout ;
wire \sel_32_2|result[19]~91_combout ;
wire \sel_32_2|result[19]~92_combout ;
wire \sel_32_2|result[20]~94_combout ;
wire \sel_32_2|result[23]~104_combout ;
wire \sel_32_2|result[23]~105_combout ;
wire \sel_32_2|result[24]~108_combout ;
wire \sel_32_2|result[25]~111_combout ;
wire \sel_32_2|result[25]~112_combout ;
wire \sel_32_2|result[26]~114_combout ;
wire \sel_32_2|result[27]~118_combout ;
wire \sel_32_2|result[28]~123_combout ;
wire \ALU_1|Equal0~2_combout ;
wire \ALU_1|Equal0~8_combout ;
wire \reg_32|Decoder0~2_combout ;
wire \reg_32|Decoder0~5_combout ;
wire \reg_32|register~35_combout ;
wire \reg_32|register~36_combout ;
wire \reg_32|register~37_combout ;
wire \reg_32|register~40_combout ;
wire \reg_32|register~45_combout ;
wire \reg_32|register~46_combout ;
wire \reg_32|register~48_combout ;
wire \reg_32|register~50_combout ;
wire \reg_32|register~52_combout ;
wire \reg_32|register~54_combout ;
wire \reg_32|register~55_combout ;
wire \ALU_1|j~472_combout ;
wire \ALU_1|j~473_combout ;
wire \ALU_1|j~484_combout ;
wire \ALU_1|j~489_combout ;
wire \shift_reg_1|ShiftRight0~134_combout ;
wire \shift_reg_1|ShiftRight0~136_combout ;
wire \shift_reg_1|ShiftRight0~141_combout ;
wire \sel_32_2|result[8]~137_combout ;
wire \sel_32_2|result[9]~138_combout ;
wire \sel_32_2|result[13]~141_combout ;
wire \sel_32_2|result[24]~145_combout ;
wire \reg_32|register~79_combout ;
wire \reg_32|register~80_combout ;
wire \reg_32|register~82_combout ;
wire \Cpu_1|Equal5~0_combout ;
wire \ALU_1|Less~5_combout ;
wire \ALU_1|Less~12_combout ;
wire \reg_32|register[9][0]~83_combout ;
wire \reg_32|register[5][0]~85_combout ;
wire \reg_32|register[3][0]~90_combout ;
wire \reg_32|register[14][1]~96_combout ;
wire \reg_32|register[7][1]~99_combout ;
wire \reg_32|register[5][2]~102_combout ;
wire \reg_32|register[1][2]~105_combout ;
wire \reg_32|register[14][3]~115_combout ;
wire \reg_32|register[11][3]~118_combout ;
wire \reg_32|register[15][3]~119_combout ;
wire \reg_32|register[4][6]~125_combout ;
wire \reg_32|register[2][6]~126_combout ;
wire \reg_32|register[4][8]~128_combout ;
wire \reg_32|register[1][9]~133_combout ;
wire \reg_32|register[3][11]~137_combout ;
wire \reg_32|register[4][16]~141_combout ;
wire \reg_32|register[2][16]~142_combout ;
wire \reg_32|register[4][20]~147_combout ;
wire \reg_32|register[2][20]~148_combout ;
wire \reg_32|register[1][21]~149_combout ;
wire \reg_32|register[1][23]~153_combout ;
wire \reg_32|register[3][23]~154_combout ;
wire \reg_32|register[4][27]~160_combout ;
wire \reg_32|register[1][28]~161_combout ;
wire \reg_32|register[3][29]~164_combout ;
wire \reg_32|register[25][0]~169_combout ;
wire \reg_32|register[27][0]~173_combout ;
wire \reg_32|register[23][0]~174_combout ;
wire \reg_32|register[19][0]~175_combout ;
wire \reg_32|register[31][0]~176_combout ;
wire \reg_32|register[22][1]~178_combout ;
wire \reg_32|register[23][1]~181_combout ;
wire \reg_32|register[19][1]~183_combout ;
wire \reg_32|register[22][2]~185_combout ;
wire \reg_32|register[29][2]~188_combout ;
wire \reg_32|register[25][3]~193_combout ;
wire \reg_32|register[29][3]~194_combout ;
wire \reg_32|register[24][3]~197_combout ;
wire \reg_32|register[28][3]~198_combout ;
wire \reg_32|register[27][3]~199_combout ;
wire \reg_32|register[31][3]~200_combout ;
wire \reg_32|register[30][4]~204_combout ;
wire \reg_32|register[25][4]~205_combout ;
wire \reg_32|register[17][4]~207_combout ;
wire \reg_32|register[28][4]~212_combout ;
wire \reg_32|register[14][0]~feeder_combout ;
wire \reg_32|register[30][0]~feeder_combout ;
wire \reg_32|register[24][0]~feeder_combout ;
wire \reg_32|register[26][0]~feeder_combout ;
wire \reg_32|register[20][0]~feeder_combout ;
wire \reg_32|register[25][1]~feeder_combout ;
wire \reg_32|register[21][1]~feeder_combout ;
wire \reg_32|register[24][1]~feeder_combout ;
wire \reg_32|register[24][2]~feeder_combout ;
wire \reg_32|register[20][3]~feeder_combout ;
wire \reg_32|register[4][3]~feeder_combout ;
wire \reg_32|register[3][4]~feeder_combout ;
wire \reg_32|register[24][5]~feeder_combout ;
wire \reg_32|register[27][5]~feeder_combout ;
wire \reg_32|register[21][5]~feeder_combout ;
wire \reg_32|register[25][5]~feeder_combout ;
wire \reg_32|register[26][5]~feeder_combout ;
wire \reg_32|register[26][6]~feeder_combout ;
wire \reg_32|register[20][6]~feeder_combout ;
wire \reg_32|register[7][6]~feeder_combout ;
wire \reg_32|register[10][6]~feeder_combout ;
wire \reg_32|register[6][6]~feeder_combout ;
wire \reg_32|register[21][6]~feeder_combout ;
wire \reg_32|register[22][7]~feeder_combout ;
wire \reg_32|register[23][7]~feeder_combout ;
wire \reg_32|register[13][7]~feeder_combout ;
wire \reg_32|register[14][7]~feeder_combout ;
wire \reg_32|register[27][7]~feeder_combout ;
wire \reg_32|register[1][7]~feeder_combout ;
wire \reg_32|register[23][8]~feeder_combout ;
wire \reg_32|register[30][8]~feeder_combout ;
wire \reg_32|register[6][8]~feeder_combout ;
wire \reg_32|register[20][8]~feeder_combout ;
wire \reg_32|register[24][8]~feeder_combout ;
wire \reg_32|register[21][8]~feeder_combout ;
wire \reg_32|register[11][8]~feeder_combout ;
wire \reg_32|register[12][8]~feeder_combout ;
wire \reg_32|register[10][8]~feeder_combout ;
wire \reg_32|register[8][8]~feeder_combout ;
wire \reg_32|register[21][9]~feeder_combout ;
wire \reg_32|register[23][9]~feeder_combout ;
wire \reg_32|register[5][9]~feeder_combout ;
wire \reg_32|register[26][9]~feeder_combout ;
wire \reg_32|register[25][9]~feeder_combout ;
wire \reg_32|register[10][10]~feeder_combout ;
wire \reg_32|register[2][10]~feeder_combout ;
wire \reg_32|register[23][10]~feeder_combout ;
wire \reg_32|register[20][10]~feeder_combout ;
wire \reg_32|register[27][10]~feeder_combout ;
wire \reg_32|register[26][10]~feeder_combout ;
wire \reg_32|register[26][11]~feeder_combout ;
wire \reg_32|register[10][11]~feeder_combout ;
wire \reg_32|register[2][11]~feeder_combout ;
wire \reg_32|register[6][11]~feeder_combout ;
wire \reg_32|register[8][11]~feeder_combout ;
wire \reg_32|register[27][11]~feeder_combout ;
wire \reg_32|register[6][12]~feeder_combout ;
wire \reg_32|register[26][12]~feeder_combout ;
wire \reg_32|register[23][12]~feeder_combout ;
wire \reg_32|register[30][12]~feeder_combout ;
wire \reg_32|register[7][12]~feeder_combout ;
wire \reg_32|register[21][12]~feeder_combout ;
wire \reg_32|register[27][12]~feeder_combout ;
wire \reg_32|register[2][12]~feeder_combout ;
wire \reg_32|register[24][13]~feeder_combout ;
wire \reg_32|register[28][13]~feeder_combout ;
wire \reg_32|register[26][13]~feeder_combout ;
wire \reg_32|register[27][13]~feeder_combout ;
wire \reg_32|register[6][13]~feeder_combout ;
wire \reg_32|register[23][13]~feeder_combout ;
wire \reg_32|register[23][14]~feeder_combout ;
wire \reg_32|register[26][14]~feeder_combout ;
wire \reg_32|register[2][15]~feeder_combout ;
wire \reg_32|register[14][15]~feeder_combout ;
wire \reg_32|register[20][15]~feeder_combout ;
wire \reg_32|register[5][15]~feeder_combout ;
wire \reg_32|register[22][15]~feeder_combout ;
wire \reg_32|register[25][15]~feeder_combout ;
wire \reg_32|register[24][15]~feeder_combout ;
wire \reg_32|register[26][15]~feeder_combout ;
wire \reg_32|register[21][15]~feeder_combout ;
wire \reg_32|register[27][15]~feeder_combout ;
wire \reg_32|register[27][16]~feeder_combout ;
wire \reg_32|register[1][16]~feeder_combout ;
wire \reg_32|register[26][16]~feeder_combout ;
wire \reg_32|register[15][17]~feeder_combout ;
wire \reg_32|register[14][17]~feeder_combout ;
wire \reg_32|register[21][17]~feeder_combout ;
wire \reg_32|register[9][17]~feeder_combout ;
wire \reg_32|register[25][17]~feeder_combout ;
wire \reg_32|register[27][17]~feeder_combout ;
wire \reg_32|register[26][17]~feeder_combout ;
wire \reg_32|register[21][18]~feeder_combout ;
wire \reg_32|register[11][18]~feeder_combout ;
wire \reg_32|register[10][18]~feeder_combout ;
wire \reg_32|register[24][18]~feeder_combout ;
wire \reg_32|register[12][18]~feeder_combout ;
wire \reg_32|register[15][18]~feeder_combout ;
wire \reg_32|register[13][19]~feeder_combout ;
wire \reg_32|register[15][19]~feeder_combout ;
wire \reg_32|register[23][19]~feeder_combout ;
wire \reg_32|register[27][19]~feeder_combout ;
wire \reg_32|register[26][19]~feeder_combout ;
wire \reg_32|register[2][19]~feeder_combout ;
wire \reg_32|register[20][19]~feeder_combout ;
wire \reg_32|register[24][19]~feeder_combout ;
wire \reg_32|register[10][19]~feeder_combout ;
wire \reg_32|register[22][19]~feeder_combout ;
wire \reg_32|register[25][20]~feeder_combout ;
wire \reg_32|register[21][20]~feeder_combout ;
wire \reg_32|register[11][20]~feeder_combout ;
wire \reg_32|register[24][20]~feeder_combout ;
wire \reg_32|register[20][20]~feeder_combout ;
wire \reg_32|register[26][20]~feeder_combout ;
wire \reg_32|register[25][21]~feeder_combout ;
wire \reg_32|register[27][21]~feeder_combout ;
wire \reg_32|register[22][21]~feeder_combout ;
wire \reg_32|register[11][21]~feeder_combout ;
wire \reg_32|register[10][21]~feeder_combout ;
wire \reg_32|register[21][21]~feeder_combout ;
wire \reg_32|register[20][21]~feeder_combout ;
wire \reg_32|register[26][21]~feeder_combout ;
wire \reg_32|register[26][22]~feeder_combout ;
wire \reg_32|register[25][22]~feeder_combout ;
wire \reg_32|register[5][22]~feeder_combout ;
wire \reg_32|register[24][22]~feeder_combout ;
wire \reg_32|register[23][22]~feeder_combout ;
wire \reg_32|register[22][23]~feeder_combout ;
wire \reg_32|register[26][23]~feeder_combout ;
wire \reg_32|register[20][23]~feeder_combout ;
wire \reg_32|register[15][23]~feeder_combout ;
wire \reg_32|register[21][23]~feeder_combout ;
wire \reg_32|register[5][23]~feeder_combout ;
wire \reg_32|register[27][23]~feeder_combout ;
wire \reg_32|register[25][23]~feeder_combout ;
wire \reg_32|register[7][23]~feeder_combout ;
wire \reg_32|register[24][23]~feeder_combout ;
wire \reg_32|register[6][23]~feeder_combout ;
wire \reg_32|register[30][24]~feeder_combout ;
wire \reg_32|register[25][24]~feeder_combout ;
wire \reg_32|register[21][24]~feeder_combout ;
wire \reg_32|register[24][24]~feeder_combout ;
wire \reg_32|register[26][24]~feeder_combout ;
wire \reg_32|register[20][24]~feeder_combout ;
wire \reg_32|register[23][24]~feeder_combout ;
wire \reg_32|register[26][25]~feeder_combout ;
wire \reg_32|register[15][25]~feeder_combout ;
wire \reg_32|register[20][25]~feeder_combout ;
wire \reg_32|register[22][25]~feeder_combout ;
wire \reg_32|register[27][25]~feeder_combout ;
wire \reg_32|register[13][25]~feeder_combout ;
wire \reg_32|register[23][26]~feeder_combout ;
wire \reg_32|register[30][26]~feeder_combout ;
wire \reg_32|register[20][26]~feeder_combout ;
wire \reg_32|register[26][26]~feeder_combout ;
wire \reg_32|register[24][27]~feeder_combout ;
wire \reg_32|register[11][27]~feeder_combout ;
wire \reg_32|register[8][27]~feeder_combout ;
wire \reg_32|register[20][27]~feeder_combout ;
wire \reg_32|register[23][27]~feeder_combout ;
wire \reg_32|register[26][27]~feeder_combout ;
wire \reg_32|register[2][27]~feeder_combout ;
wire \reg_32|register[26][28]~feeder_combout ;
wire \reg_32|register[21][28]~feeder_combout ;
wire \reg_32|register[24][28]~feeder_combout ;
wire \reg_32|register[25][28]~feeder_combout ;
wire \reg_32|register[30][28]~feeder_combout ;
wire \reg_32|register[23][28]~feeder_combout ;
wire \reg_32|register[27][29]~feeder_combout ;
wire \reg_32|register[5][29]~feeder_combout ;
wire \reg_32|register[15][29]~feeder_combout ;
wire \reg_32|register[2][29]~feeder_combout ;
wire \reg_32|register[20][29]~feeder_combout ;
wire \reg_32|register[21][29]~feeder_combout ;
wire \reg_32|register[2][30]~feeder_combout ;
wire \reg_32|register[24][30]~feeder_combout ;
wire \reg_32|register[20][30]~feeder_combout ;
wire \reg_32|register[21][30]~feeder_combout ;
wire \reg_32|register[25][30]~feeder_combout ;
wire \reg_32|register[7][30]~feeder_combout ;
wire \reg_32|register[27][31]~feeder_combout ;
wire \reg_32|register[26][31]~feeder_combout ;
wire \reg_32|register[4][31]~feeder_combout ;
wire \PC_out[0]~output_o ;
wire \PC_out[1]~output_o ;
wire \PC_out[2]~output_o ;
wire \PC_out[3]~output_o ;
wire \PC_out[4]~output_o ;
wire \PC_out[5]~output_o ;
wire \PC_out[6]~output_o ;
wire \PC_out[7]~output_o ;
wire \PC_out[8]~output_o ;
wire \PC_out[9]~output_o ;
wire \PC_out[10]~output_o ;
wire \PC_out[11]~output_o ;
wire \PC_out[12]~output_o ;
wire \PC_out[13]~output_o ;
wire \PC_out[14]~output_o ;
wire \PC_out[15]~output_o ;
wire \PC_out[16]~output_o ;
wire \PC_out[17]~output_o ;
wire \PC_out[18]~output_o ;
wire \PC_out[19]~output_o ;
wire \PC_out[20]~output_o ;
wire \PC_out[21]~output_o ;
wire \PC_out[22]~output_o ;
wire \PC_out[23]~output_o ;
wire \PC_out[24]~output_o ;
wire \PC_out[25]~output_o ;
wire \PC_out[26]~output_o ;
wire \PC_out[27]~output_o ;
wire \PC_out[28]~output_o ;
wire \PC_out[29]~output_o ;
wire \PC_out[30]~output_o ;
wire \PC_out[31]~output_o ;
wire \IR[0]~output_o ;
wire \IR[1]~output_o ;
wire \IR[2]~output_o ;
wire \IR[3]~output_o ;
wire \IR[4]~output_o ;
wire \IR[5]~output_o ;
wire \IR[6]~output_o ;
wire \IR[7]~output_o ;
wire \IR[8]~output_o ;
wire \IR[9]~output_o ;
wire \IR[10]~output_o ;
wire \IR[11]~output_o ;
wire \IR[12]~output_o ;
wire \IR[13]~output_o ;
wire \IR[14]~output_o ;
wire \IR[15]~output_o ;
wire \IR[16]~output_o ;
wire \IR[17]~output_o ;
wire \IR[18]~output_o ;
wire \IR[19]~output_o ;
wire \IR[20]~output_o ;
wire \IR[21]~output_o ;
wire \IR[22]~output_o ;
wire \IR[23]~output_o ;
wire \IR[24]~output_o ;
wire \IR[25]~output_o ;
wire \IR[26]~output_o ;
wire \IR[27]~output_o ;
wire \IR[28]~output_o ;
wire \IR[29]~output_o ;
wire \IR[30]~output_o ;
wire \IR[31]~output_o ;
wire \busA[0]~output_o ;
wire \busA[1]~output_o ;
wire \busA[2]~output_o ;
wire \busA[3]~output_o ;
wire \busA[4]~output_o ;
wire \busA[5]~output_o ;
wire \busA[6]~output_o ;
wire \busA[7]~output_o ;
wire \busA[8]~output_o ;
wire \busA[9]~output_o ;
wire \busA[10]~output_o ;
wire \busA[11]~output_o ;
wire \busA[12]~output_o ;
wire \busA[13]~output_o ;
wire \busA[14]~output_o ;
wire \busA[15]~output_o ;
wire \busA[16]~output_o ;
wire \busA[17]~output_o ;
wire \busA[18]~output_o ;
wire \busA[19]~output_o ;
wire \busA[20]~output_o ;
wire \busA[21]~output_o ;
wire \busA[22]~output_o ;
wire \busA[23]~output_o ;
wire \busA[24]~output_o ;
wire \busA[25]~output_o ;
wire \busA[26]~output_o ;
wire \busA[27]~output_o ;
wire \busA[28]~output_o ;
wire \busA[29]~output_o ;
wire \busA[30]~output_o ;
wire \busA[31]~output_o ;
wire \busB[0]~output_o ;
wire \busB[1]~output_o ;
wire \busB[2]~output_o ;
wire \busB[3]~output_o ;
wire \busB[4]~output_o ;
wire \busB[5]~output_o ;
wire \busB[6]~output_o ;
wire \busB[7]~output_o ;
wire \busB[8]~output_o ;
wire \busB[9]~output_o ;
wire \busB[10]~output_o ;
wire \busB[11]~output_o ;
wire \busB[12]~output_o ;
wire \busB[13]~output_o ;
wire \busB[14]~output_o ;
wire \busB[15]~output_o ;
wire \busB[16]~output_o ;
wire \busB[17]~output_o ;
wire \busB[18]~output_o ;
wire \busB[19]~output_o ;
wire \busB[20]~output_o ;
wire \busB[21]~output_o ;
wire \busB[22]~output_o ;
wire \busB[23]~output_o ;
wire \busB[24]~output_o ;
wire \busB[25]~output_o ;
wire \busB[26]~output_o ;
wire \busB[27]~output_o ;
wire \busB[28]~output_o ;
wire \busB[29]~output_o ;
wire \busB[30]~output_o ;
wire \busB[31]~output_o ;
wire \ALU_out[0]~output_o ;
wire \ALU_out[1]~output_o ;
wire \ALU_out[2]~output_o ;
wire \ALU_out[3]~output_o ;
wire \ALU_out[4]~output_o ;
wire \ALU_out[5]~output_o ;
wire \ALU_out[6]~output_o ;
wire \ALU_out[7]~output_o ;
wire \ALU_out[8]~output_o ;
wire \ALU_out[9]~output_o ;
wire \ALU_out[10]~output_o ;
wire \ALU_out[11]~output_o ;
wire \ALU_out[12]~output_o ;
wire \ALU_out[13]~output_o ;
wire \ALU_out[14]~output_o ;
wire \ALU_out[15]~output_o ;
wire \ALU_out[16]~output_o ;
wire \ALU_out[17]~output_o ;
wire \ALU_out[18]~output_o ;
wire \ALU_out[19]~output_o ;
wire \ALU_out[20]~output_o ;
wire \ALU_out[21]~output_o ;
wire \ALU_out[22]~output_o ;
wire \ALU_out[23]~output_o ;
wire \ALU_out[24]~output_o ;
wire \ALU_out[25]~output_o ;
wire \ALU_out[26]~output_o ;
wire \ALU_out[27]~output_o ;
wire \ALU_out[28]~output_o ;
wire \ALU_out[29]~output_o ;
wire \ALU_out[30]~output_o ;
wire \ALU_out[31]~output_o ;
wire \ALUShift_out[0]~output_o ;
wire \ALUShift_out[1]~output_o ;
wire \ALUShift_out[2]~output_o ;
wire \ALUShift_out[3]~output_o ;
wire \ALUShift_out[4]~output_o ;
wire \ALUShift_out[5]~output_o ;
wire \ALUShift_out[6]~output_o ;
wire \ALUShift_out[7]~output_o ;
wire \ALUShift_out[8]~output_o ;
wire \ALUShift_out[9]~output_o ;
wire \ALUShift_out[10]~output_o ;
wire \ALUShift_out[11]~output_o ;
wire \ALUShift_out[12]~output_o ;
wire \ALUShift_out[13]~output_o ;
wire \ALUShift_out[14]~output_o ;
wire \ALUShift_out[15]~output_o ;
wire \ALUShift_out[16]~output_o ;
wire \ALUShift_out[17]~output_o ;
wire \ALUShift_out[18]~output_o ;
wire \ALUShift_out[19]~output_o ;
wire \ALUShift_out[20]~output_o ;
wire \ALUShift_out[21]~output_o ;
wire \ALUShift_out[22]~output_o ;
wire \ALUShift_out[23]~output_o ;
wire \ALUShift_out[24]~output_o ;
wire \ALUShift_out[25]~output_o ;
wire \ALUShift_out[26]~output_o ;
wire \ALUShift_out[27]~output_o ;
wire \ALUShift_out[28]~output_o ;
wire \ALUShift_out[29]~output_o ;
wire \ALUShift_out[30]~output_o ;
wire \ALUShift_out[31]~output_o ;
wire \Rd_write_byte_en[0]~output_o ;
wire \Rd_write_byte_en[1]~output_o ;
wire \Rd_write_byte_en[2]~output_o ;
wire \Rd_write_byte_en[3]~output_o ;
wire \ALUsrcB[0]~output_o ;
wire \ALUsrcB[1]~output_o ;
wire \Ex_top~output_o ;
wire \ALU_op[0]~output_o ;
wire \ALU_op[1]~output_o ;
wire \ALU_op[2]~output_o ;
wire \ALU_op[3]~output_o ;
wire \RegDst~output_o ;
wire \Shift_amountSrc~output_o ;
wire \ALUShift_sel~output_o ;
wire \Condition[0]~output_o ;
wire \Condition[1]~output_o ;
wire \Condition[2]~output_o ;
wire \Shift_op[0]~output_o ;
wire \Shift_op[1]~output_o ;
wire \Jump~output_o ;
wire \Overflow~output_o ;
wire \Less~output_o ;
wire \Zero~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \PC_counter_1|Add0~0_combout ;
wire \PC_counter_1|Add0~5 ;
wire \PC_counter_1|Add0~6_combout ;
wire \PC_counter_1|PC_out[5]~3_combout ;
wire \PC_counter_1|Add0~7 ;
wire \PC_counter_1|Add0~8_combout ;
wire \PC_counter_1|PC_out[6]~4_combout ;
wire \GetIR_1|Mux27~1_combout ;
wire \PC_counter_1|Add0~1 ;
wire \PC_counter_1|Add0~2_combout ;
wire \PC_counter_1|Add1~1 ;
wire \PC_counter_1|Add1~3 ;
wire \PC_counter_1|Add1~5 ;
wire \PC_counter_1|Add1~7 ;
wire \PC_counter_1|Add1~8_combout ;
wire \GetIR_1|Mux5~0_combout ;
wire \GetIR_1|Mux5~1_combout ;
wire \GetIR_1|Mux4~0_combout ;
wire \GetIR_1|Mux4~1_combout ;
wire \Cpu_1|Equal18~1_combout ;
wire \Cpu_1|ALU_op[0]~18_combout ;
wire \Cpu_1|ALU_op[0]~19_combout ;
wire \GetIR_1|Mux3~0_combout ;
wire \GetIR_1|Mux2~0_combout ;
wire \GetIR_1|Mux2~1_combout ;
wire \GetIR_1|Mux1~0_combout ;
wire \Cpu_1|ALUsrcB[0]~0_combout ;
wire \Cpu_1|ALUsrcB[0]~1_combout ;
wire \GetIR_1|Mux16~0_combout ;
wire \Cpu_1|Equal6~0_combout ;
wire \sel_32_03_1|Mux0~0_combout ;
wire \GetIR_1|Mux14~0_combout ;
wire \GetIR_1|Mux20~0_combout ;
wire \GetIR_1|Mux14~1_combout ;
wire \sel_5_2|result[1]~0_combout ;
wire \Cpu_1|Equal1~0_combout ;
wire \GetIR_1|Mux31~1_combout ;
wire \GetIR_1|Mux31~2_combout ;
wire \GetIR_1|Mux26~0_combout ;
wire \Cpu_1|Equal2~0_combout ;
wire \Cpu_1|Shift_op[1]~0_combout ;
wire \GetIR_1|Mux23~0_combout ;
wire \GetIR_1|Mux8~0_combout ;
wire \GetIR_1|Mux8~1_combout ;
wire \Cpu_1|Shift_amountSrc~combout ;
wire \GetIR_1|Mux24~0_combout ;
wire \GetIR_1|Mux15~1_combout ;
wire \sel_5_2|result[0]~1_combout ;
wire \sel_5_2|result[2]~3_combout ;
wire \ALU_1|ALU_ctr[1]~3_combout ;
wire \ALU_1|ALU_ctr[1]~25_combout ;
wire \ALU_1|ALU_ctr[0]~21_combout ;
wire \ALU_1|ALU_ctr[0]~27_combout ;
wire \ALU_1|Mux17~0_combout ;
wire \ALU_1|Mux17~2_combout ;
wire \Cpu_1|Equal11~0_combout ;
wire \Cpu_1|Equal16~2_combout ;
wire \GetIR_1|Mux18~0_combout ;
wire \GetIR_1|Mux18~1_combout ;
wire \sel_32_03_1|Mux18~0_combout ;
wire \ALU_1|tempB[13]~18_combout ;
wire \GetIR_1|Mux11~0_combout ;
wire \GetIR_1|Mux12~0_combout ;
wire \sel_5_2|result[3]~2_combout ;
wire \GetIR_1|Mux22~0_combout ;
wire \sel_5_3|result[3]~9_combout ;
wire \shift_reg_1|LessThan19~0_combout ;
wire \sel_32_2|result[12]~140_combout ;
wire \GetIR_1|Mux9~0_combout ;
wire \GetIR_1|Mux9~1_combout ;
wire \GetIR_1|Mux10~1_combout ;
wire \GetIR_1|Mux10~0_combout ;
wire \GetIR_1|Mux10~2_combout ;
wire \GetIR_1|Mux25~0_combout ;
wire \GetIR_1|Mux7~0_combout ;
wire \shift_reg_1|LessThan23~0_combout ;
wire \sel_5_3|result[1]~6_combout ;
wire \shift_reg_1|LessThan30~0_combout ;
wire \sel_32_2|result[1]~134_combout ;
wire \ALU_1|ALU_ctr[2]~12_combout ;
wire \ALU_1|ALU_ctr[2]~26_combout ;
wire \ALU_1|Mux16~7_combout ;
wire \Cpu_1|Equal7~0_combout ;
wire \Cpu_1|Equal7~1_combout ;
wire \Cpu_1|Equal8~0_combout ;
wire \Cpu_1|RegDst~combout ;
wire \sel_5_1|result[0]~2_combout ;
wire \Cpu_1|Rd_write_byte_en~0_combout ;
wire \GetIR_1|Mux29~1_combout ;
wire \Cpu_1|ALU_op~12_combout ;
wire \Cpu_1|ALU_op~13_combout ;
wire \ALU_1|Mux16~8_combout ;
wire \sel_5_1|result[4]~5_combout ;
wire \GetIR_1|Mux13~0_combout ;
wire \sel_5_1|result[2]~4_combout ;
wire \GetIR_1|Mux17~0_combout ;
wire \sel_5_1|result[3]~6_combout ;
wire \reg_32|Decoder0~15_combout ;
wire \reg_32|register[15][0]~33_combout ;
wire \reg_32|register[15][31]~q ;
wire \reg_32|register[11][31]~feeder_combout ;
wire \GetIR_1|Mux19~0_combout ;
wire \sel_5_1|result[1]~3_combout ;
wire \reg_32|Decoder0~3_combout ;
wire \reg_32|register[11][0]~21_combout ;
wire \reg_32|register[11][31]~q ;
wire \reg_32|Decoder0~11_combout ;
wire \reg_32|register[3][0]~29_combout ;
wire \reg_32|register[3][31]~q ;
wire \reg_32|Mux0~7_combout ;
wire \reg_32|Mux0~8_combout ;
wire \reg_32|register[13][31]~feeder_combout ;
wire \reg_32|Decoder0~12_combout ;
wire \reg_32|register[13][0]~30_combout ;
wire \reg_32|register[13][31]~q ;
wire \reg_32|register[5][31]~feeder_combout ;
wire \reg_32|register[5][31]~q ;
wire \reg_32|register[1][31]~168_combout ;
wire \reg_32|Decoder0~9_combout ;
wire \reg_32|register[1][0]~27_combout ;
wire \reg_32|register[1][31]~q ;
wire \reg_32|Decoder0~1_combout ;
wire \reg_32|register[9][0]~19_combout ;
wire \reg_32|register[9][31]~q ;
wire \reg_32|Mux0~0_combout ;
wire \reg_32|Mux0~1_combout ;
wire \reg_32|register[10][31]~feeder_combout ;
wire \reg_32|Decoder0~0_combout ;
wire \reg_32|register[10][0]~18_combout ;
wire \reg_32|register[10][31]~q ;
wire \reg_32|register[6][31]~feeder_combout ;
wire \reg_32|register[6][0]~23_combout ;
wire \reg_32|register[6][31]~q ;
wire \reg_32|Mux0~2_combout ;
wire \reg_32|Mux0~3_combout ;
wire \reg_32|register[12][31]~feeder_combout ;
wire \reg_32|Decoder0~14_combout ;
wire \reg_32|register[12][0]~32_combout ;
wire \reg_32|register[12][31]~q ;
wire \ALU_1|Mux0~2_combout ;
wire \shift_reg_1|Mux33~0_combout ;
wire \shift_reg_1|Add17~0_combout ;
wire \shift_reg_1|ShiftRight0~139_combout ;
wire \shift_reg_1|ShiftRight0~138_combout ;
wire \shift_reg_1|Add29~3_combout ;
wire \sel_32_2|result[18]~86_combout ;
wire \shift_reg_1|Mux45~0_combout ;
wire \sel_32_2|result[18]~87_combout ;
wire \sel_32_03_1|Mux13~1_combout ;
wire \reg_32|register[1][18]~143_combout ;
wire \reg_32|register[1][18]~q ;
wire \reg_32|register~49_combout ;
wire \reg_32|register[0][18]~q ;
wire \reg_32|register[2][18]~144_combout ;
wire \reg_32|Decoder0~8_combout ;
wire \reg_32|register[2][0]~26_combout ;
wire \reg_32|register[2][18]~q ;
wire \reg_32|Mux13~4_combout ;
wire \reg_32|Mux13~5_combout ;
wire \reg_32|register[9][18]~q ;
wire \reg_32|register[8][0]~20_combout ;
wire \reg_32|register[8][18]~q ;
wire \reg_32|Mux13~2_combout ;
wire \reg_32|Mux13~3_combout ;
wire \reg_32|Mux13~6_combout ;
wire \reg_32|register[14][18]~feeder_combout ;
wire \reg_32|Decoder0~13_combout ;
wire \reg_32|register[14][0]~31_combout ;
wire \reg_32|register[14][18]~q ;
wire \reg_32|register[13][18]~feeder_combout ;
wire \reg_32|register[13][18]~q ;
wire \reg_32|Mux13~7_combout ;
wire \reg_32|Mux13~8_combout ;
wire \reg_32|Mux13~9_combout ;
wire \sel_32_03_1|Mux14~0_combout ;
wire \sel_32_2|result[21]~83_combout ;
wire \reg_32|register[13][10]~feeder_combout ;
wire \reg_32|register[13][10]~q ;
wire \reg_32|register[12][10]~q ;
wire \reg_32|Mux21~7_combout ;
wire \reg_32|register[14][10]~q ;
wire \reg_32|Mux21~8_combout ;
wire \reg_32|register[1][10]~q ;
wire \reg_32|register[3][10]~q ;
wire \reg_32|Mux21~5_combout ;
wire \reg_32|register[11][10]~feeder_combout ;
wire \reg_32|register[11][10]~q ;
wire \reg_32|register[9][10]~feeder_combout ;
wire \reg_32|register[9][10]~q ;
wire \reg_32|Mux21~3_combout ;
wire \reg_32|Mux21~6_combout ;
wire \reg_32|register[6][10]~q ;
wire \reg_32|Decoder0~7_combout ;
wire \reg_32|register[7][0]~25_combout ;
wire \reg_32|register[7][10]~q ;
wire \reg_32|Mux21~1_combout ;
wire \reg_32|Mux21~9_combout ;
wire \sel_32_03_1|Mux21~0_combout ;
wire \ALU_1|Mux16~2_combout ;
wire \reg_32|register[30][6]~feeder_combout ;
wire \reg_32|register[30][0]~63_combout ;
wire \reg_32|register[30][6]~q ;
wire \reg_32|register[22][0]~60_combout ;
wire \reg_32|register[22][6]~q ;
wire \reg_32|Mux57~11_combout ;
wire \reg_32|register[25][6]~feeder_combout ;
wire \reg_32|register[25][0]~64_combout ;
wire \reg_32|register[25][6]~q ;
wire \reg_32|register[29][0]~67_combout ;
wire \reg_32|register[29][6]~q ;
wire \reg_32|Mux57~13_combout ;
wire \reg_32|register[28][0]~71_combout ;
wire \reg_32|register[28][6]~q ;
wire \reg_32|register[24][6]~feeder_combout ;
wire \reg_32|register[24][0]~69_combout ;
wire \reg_32|register[24][6]~q ;
wire \reg_32|Decoder0~10_combout ;
wire \reg_32|register[16][0]~70_combout ;
wire \reg_32|register[16][6]~q ;
wire \reg_32|Mux57~14_combout ;
wire \reg_32|Mux57~15_combout ;
wire \reg_32|Mux57~16_combout ;
wire \reg_32|register[31][0]~75_combout ;
wire \reg_32|register[31][6]~q ;
wire \reg_32|register[27][6]~feeder_combout ;
wire \reg_32|register[27][0]~72_combout ;
wire \reg_32|register[27][6]~q ;
wire \reg_32|Mux57~18_combout ;
wire \reg_32|Mux57~19_combout ;
wire \reg_32|Mux57~20_combout ;
wire \sel_32_03_1|Mux25~0_combout ;
wire \ALU_1|tempB[6]~25_combout ;
wire \ALU_1|Mux17~1_combout ;
wire \GetIR_1|Mux23~1_combout ;
wire \sel_32_03_1|Mux23~0_combout ;
wire \ALU_1|ALU_out~7_combout ;
wire \ALU_1|tempB[8]~23_combout ;
wire \ALU_1|Add0~15 ;
wire \ALU_1|Add0~16_combout ;
wire \ALU_1|ALU_out~6_combout ;
wire \ALU_1|Mux16~5_combout ;
wire \ALU_1|Mux16~3_combout ;
wire \ALU_1|Mux16~4_combout ;
wire \shift_reg_1|LessThan28~5_combout ;
wire \sel_32_2|result[3]~135_combout ;
wire \ALU_1|tempB[1]~30_combout ;
wire \reg_32|register[4][0]~86_combout ;
wire \reg_32|Decoder0~6_combout ;
wire \reg_32|register[4][0]~24_combout ;
wire \reg_32|register[4][0]~q ;
wire \reg_32|Mux63~2_combout ;
wire \reg_32|register[7][0]~87_combout ;
wire \reg_32|register[7][0]~q ;
wire \reg_32|Mux63~3_combout ;
wire \reg_32|register~76_combout ;
wire \reg_32|register[0][0]~q ;
wire \reg_32|Mux63~4_combout ;
wire \reg_32|register[2][0]~88_combout ;
wire \reg_32|register[2][0]~q ;
wire \reg_32|Mux63~5_combout ;
wire \reg_32|Mux63~6_combout ;
wire \reg_32|register[15][0]~92_combout ;
wire \reg_32|register[15][0]~q ;
wire \reg_32|register[13][0]~91_combout ;
wire \reg_32|register[13][0]~q ;
wire \reg_32|register[12][0]~feeder_combout ;
wire \reg_32|register[12][0]~q ;
wire \reg_32|Mux63~7_combout ;
wire \reg_32|Mux63~8_combout ;
wire \reg_32|Mux63~9_combout ;
wire \reg_32|register[29][0]~172_combout ;
wire \reg_32|register[29][0]~q ;
wire \reg_32|register[21][0]~170_combout ;
wire \reg_32|Decoder0~4_combout ;
wire \reg_32|register[21][0]~65_combout ;
wire \reg_32|register[21][0]~q ;
wire \reg_32|register[17][0]~171_combout ;
wire \reg_32|register[17][0]~66_combout ;
wire \reg_32|register[17][0]~q ;
wire \reg_32|Mux63~12_combout ;
wire \reg_32|Mux63~13_combout ;
wire \reg_32|Mux63~16_combout ;
wire \reg_32|register[22][0]~q ;
wire \reg_32|register[18][0]~62_combout ;
wire \reg_32|register[18][0]~q ;
wire \reg_32|Mux63~10_combout ;
wire \reg_32|Mux63~11_combout ;
wire \reg_32|Mux63~19_combout ;
wire \reg_32|Mux63~20_combout ;
wire \sel_32_03_1|Mux31~0_combout ;
wire \ALU_1|tempB[0]~31_combout ;
wire \ALU_1|Add0~1_cout ;
wire \ALU_1|Add0~3 ;
wire \ALU_1|Add0~5 ;
wire \ALU_1|Add0~7 ;
wire \ALU_1|Add0~8_combout ;
wire \ALU_1|Mux16~6_combout ;
wire \reg_32|register[26][3]~195_combout ;
wire \reg_32|register[26][0]~61_combout ;
wire \reg_32|register[26][3]~q ;
wire \reg_32|register[30][3]~196_combout ;
wire \reg_32|register[30][3]~q ;
wire \reg_32|register[22][3]~q ;
wire \reg_32|register[18][3]~q ;
wire \reg_32|Mux60~12_combout ;
wire \reg_32|Mux60~13_combout ;
wire \reg_32|Mux60~16_combout ;
wire \reg_32|register[19][0]~74_combout ;
wire \reg_32|register[19][3]~q ;
wire \reg_32|Mux60~17_combout ;
wire \reg_32|register[23][0]~73_combout ;
wire \reg_32|register[23][3]~q ;
wire \reg_32|Mux60~18_combout ;
wire \reg_32|Mux60~19_combout ;
wire \reg_32|Mux60~20_combout ;
wire \sel_32_03_1|Mux28~0_combout ;
wire \ALU_1|ALU_out~2_combout ;
wire \ALU_1|always0~21_combout ;
wire \reg_32|register[11][12]~q ;
wire \reg_32|register[10][12]~q ;
wire \reg_32|Mux19~1_combout ;
wire \reg_32|register[15][12]~q ;
wire \reg_32|register[13][12]~q ;
wire \reg_32|Mux19~8_combout ;
wire \reg_32|Mux19~9_combout ;
wire \reg_32|register[13][15]~feeder_combout ;
wire \reg_32|register[13][15]~q ;
wire \reg_32|register[9][15]~q ;
wire \reg_32|register[1][15]~q ;
wire \reg_32|Mux16~0_combout ;
wire \reg_32|Mux16~1_combout ;
wire \reg_32|register[7][15]~feeder_combout ;
wire \reg_32|register[7][15]~q ;
wire \reg_32|register[15][15]~q ;
wire \reg_32|register[3][15]~q ;
wire \reg_32|Mux16~7_combout ;
wire \reg_32|Mux16~8_combout ;
wire \reg_32|Mux16~9_combout ;
wire \shift_reg_1|ShiftRight0~62_combout ;
wire \shift_reg_1|ShiftRight0~63_combout ;
wire \shift_reg_1|ShiftRight0~57_combout ;
wire \shift_reg_1|ShiftRight0~81_combout ;
wire \shift_reg_1|ShiftRight0~114_combout ;
wire \shift_reg_1|ShiftRight0~131_combout ;
wire \shift_reg_1|LessThan18~0_combout ;
wire \sel_32_2|result[29]~127_combout ;
wire \GetIR_1|Mux21~0_combout ;
wire \GetIR_1|Mux21~1_combout ;
wire \sel_32_2|result[24]~34_combout ;
wire \sel_32_2|result[29]~125_combout ;
wire \sel_32_2|result[16]~38_combout ;
wire \shift_reg_1|ShiftRight0~47_combout ;
wire \shift_reg_1|Mux49~0_combout ;
wire \shift_reg_1|Add25~2_combout ;
wire \shift_reg_1|ShiftRight0~146_combout ;
wire \reg_32|register[8][2]~feeder_combout ;
wire \reg_32|register[8][2]~q ;
wire \reg_32|Mux61~0_combout ;
wire \reg_32|Mux61~1_combout ;
wire \reg_32|register[3][2]~107_combout ;
wire \reg_32|register[3][2]~q ;
wire \reg_32|register[2][2]~106_combout ;
wire \reg_32|register[2][2]~q ;
wire \reg_32|Mux61~5_combout ;
wire \reg_32|register[4][2]~103_combout ;
wire \reg_32|register[4][2]~q ;
wire \reg_32|register[6][2]~101_combout ;
wire \reg_32|register[6][2]~q ;
wire \reg_32|Mux61~2_combout ;
wire \reg_32|register[7][2]~104_combout ;
wire \reg_32|register[7][2]~q ;
wire \reg_32|Mux61~3_combout ;
wire \reg_32|Mux61~6_combout ;
wire \reg_32|Mux61~9_combout ;
wire \reg_32|register[30][2]~186_combout ;
wire \reg_32|register[30][2]~q ;
wire \reg_32|register[18][2]~q ;
wire \reg_32|register[26][2]~feeder_combout ;
wire \reg_32|register[26][2]~q ;
wire \reg_32|Mux61~10_combout ;
wire \reg_32|Mux61~11_combout ;
wire \reg_32|register[23][2]~191_combout ;
wire \reg_32|register[23][2]~q ;
wire \reg_32|register[19][2]~q ;
wire \reg_32|Mux61~17_combout ;
wire \reg_32|register[31][2]~192_combout ;
wire \reg_32|register[31][2]~q ;
wire \reg_32|register[27][2]~q ;
wire \reg_32|Mux61~18_combout ;
wire \reg_32|register[28][2]~190_combout ;
wire \reg_32|register[28][2]~q ;
wire \reg_32|register[20][2]~189_combout ;
wire \reg_32|register[20][0]~68_combout ;
wire \reg_32|register[20][2]~q ;
wire \reg_32|Mux61~15_combout ;
wire \reg_32|register[25][2]~q ;
wire \reg_32|register[21][2]~187_combout ;
wire \reg_32|register[21][2]~q ;
wire \reg_32|register[17][2]~q ;
wire \reg_32|Mux61~12_combout ;
wire \reg_32|Mux61~13_combout ;
wire \reg_32|Mux61~16_combout ;
wire \reg_32|Mux61~19_combout ;
wire \reg_32|Mux61~20_combout ;
wire \shift_reg_1|ShiftRight0~96_combout ;
wire \shift_reg_1|ShiftRight0~97_combout ;
wire \reg_32|register[7][7]~feeder_combout ;
wire \reg_32|register[7][7]~q ;
wire \reg_32|register[6][7]~feeder_combout ;
wire \reg_32|register[6][7]~q ;
wire \reg_32|register[4][7]~q ;
wire \reg_32|Mux56~0_combout ;
wire \reg_32|Mux56~1_combout ;
wire \reg_32|register[10][7]~q ;
wire \reg_32|Mux56~2_combout ;
wire \reg_32|register[11][7]~feeder_combout ;
wire \reg_32|register[11][7]~q ;
wire \reg_32|Mux56~3_combout ;
wire \reg_32|register[3][7]~feeder_combout ;
wire \reg_32|register[3][7]~q ;
wire \reg_32|register[2][7]~127_combout ;
wire \reg_32|register[2][7]~q ;
wire \reg_32|Mux56~4_combout ;
wire \reg_32|Mux56~5_combout ;
wire \reg_32|Mux56~6_combout ;
wire \reg_32|Mux56~9_combout ;
wire \reg_32|register[26][7]~feeder_combout ;
wire \reg_32|register[26][7]~q ;
wire \reg_32|register[30][7]~q ;
wire \reg_32|Mux56~13_combout ;
wire \reg_32|register[24][7]~feeder_combout ;
wire \reg_32|register[24][7]~q ;
wire \reg_32|register[28][7]~q ;
wire \reg_32|register[20][7]~feeder_combout ;
wire \reg_32|register[20][7]~q ;
wire \reg_32|register[16][7]~q ;
wire \reg_32|Mux56~14_combout ;
wire \reg_32|Mux56~15_combout ;
wire \reg_32|Mux56~16_combout ;
wire \reg_32|register[21][7]~feeder_combout ;
wire \reg_32|register[21][7]~q ;
wire \reg_32|register[29][7]~q ;
wire \reg_32|register[17][7]~q ;
wire \reg_32|register[25][7]~feeder_combout ;
wire \reg_32|register[25][7]~q ;
wire \reg_32|Mux56~10_combout ;
wire \reg_32|Mux56~11_combout ;
wire \reg_32|Mux56~19_combout ;
wire \reg_32|Mux56~20_combout ;
wire \shift_reg_1|ShiftRight0~145_combout ;
wire \shift_reg_1|ShiftRight0~94_combout ;
wire \shift_reg_1|ShiftRight0~95_combout ;
wire \shift_reg_1|Mux17~3_combout ;
wire \sel_32_2|result[14]~73_combout ;
wire \sel_32_2|result[14]~74_combout ;
wire \reg_32|register[15][14]~q ;
wire \reg_32|register[14][14]~q ;
wire \reg_32|register[13][14]~q ;
wire \reg_32|register[12][14]~feeder_combout ;
wire \reg_32|register[12][14]~q ;
wire \reg_32|Mux17~7_combout ;
wire \reg_32|Mux17~8_combout ;
wire \reg_32|register[6][14]~q ;
wire \reg_32|Mux17~1_combout ;
wire \reg_32|register[11][14]~q ;
wire \reg_32|register[8][14]~q ;
wire \reg_32|Mux17~2_combout ;
wire \reg_32|Mux17~3_combout ;
wire \reg_32|register[2][14]~q ;
wire \reg_32|register[0][31]~28_combout ;
wire \reg_32|register~47_combout ;
wire \reg_32|register[0][14]~q ;
wire \reg_32|Mux17~4_combout ;
wire \reg_32|register[3][14]~feeder_combout ;
wire \reg_32|register[3][14]~q ;
wire \reg_32|Mux17~5_combout ;
wire \reg_32|Mux17~6_combout ;
wire \reg_32|Mux17~9_combout ;
wire \ALU_1|ALU_out~16_combout ;
wire \ALU_1|Add0~29 ;
wire \ALU_1|Add0~30_combout ;
wire \ALU_1|Mux17~3_combout ;
wire \GetIR_1|Mux17~1_combout ;
wire \sel_32_03_1|Mux17~0_combout ;
wire \ALU_1|Mux17~4_combout ;
wire \ALU_1|always0~15_combout ;
wire \ALU_1|always0~11_combout ;
wire \reg_32|register[12][17]~q ;
wire \reg_32|register[8][17]~q ;
wire \reg_32|Mux14~4_combout ;
wire \reg_32|Mux14~5_combout ;
wire \reg_32|register[13][17]~q ;
wire \reg_32|register[5][17]~q ;
wire \reg_32|Mux14~2_combout ;
wire \reg_32|Mux14~3_combout ;
wire \reg_32|Mux14~6_combout ;
wire \reg_32|register[6][17]~feeder_combout ;
wire \reg_32|register[6][17]~q ;
wire \reg_32|register[10][17]~feeder_combout ;
wire \reg_32|register[10][17]~q ;
wire \reg_32|register[2][17]~feeder_combout ;
wire \reg_32|register[2][17]~q ;
wire \reg_32|Mux14~0_combout ;
wire \reg_32|Mux14~1_combout ;
wire \reg_32|Mux14~9_combout ;
wire \sel_32_2|result[19]~89_combout ;
wire \sel_32_2|result[19]~90_combout ;
wire \sel_32_03_1|Mux24~0_combout ;
wire \sel_32_03_1|Mux16~0_combout ;
wire \ALU_1|ALU_out~17_combout ;
wire \sel_32_03_1|Mux12~0_combout ;
wire \reg_32|register[21][19]~feeder_combout ;
wire \reg_32|register[21][19]~q ;
wire \reg_32|register[29][19]~q ;
wire \reg_32|register[25][19]~feeder_combout ;
wire \reg_32|register[25][19]~q ;
wire \reg_32|register[17][19]~q ;
wire \reg_32|Mux44~10_combout ;
wire \reg_32|Mux44~11_combout ;
wire \reg_32|register[28][19]~q ;
wire \reg_32|register[16][19]~q ;
wire \reg_32|Mux44~14_combout ;
wire \reg_32|Mux44~15_combout ;
wire \reg_32|Mux44~16_combout ;
wire \reg_32|Mux44~19_combout ;
wire \reg_32|Mux44~20_combout ;
wire \sel_32_03_1|Mux12~1_combout ;
wire \ALU_1|Mux12~2_combout ;
wire \reg_32|register[30][16]~feeder_combout ;
wire \reg_32|register[30][16]~q ;
wire \reg_32|register[22][16]~q ;
wire \reg_32|Mux47~11_combout ;
wire \reg_32|register[25][16]~feeder_combout ;
wire \reg_32|register[25][16]~q ;
wire \reg_32|register[29][16]~q ;
wire \reg_32|register[21][16]~feeder_combout ;
wire \reg_32|register[21][16]~q ;
wire \reg_32|register[17][16]~q ;
wire \reg_32|Mux47~12_combout ;
wire \reg_32|Mux47~13_combout ;
wire \reg_32|register[20][16]~feeder_combout ;
wire \reg_32|register[20][16]~q ;
wire \reg_32|register[28][16]~q ;
wire \reg_32|register[24][16]~feeder_combout ;
wire \reg_32|register[24][16]~q ;
wire \reg_32|register[16][16]~q ;
wire \reg_32|Mux47~14_combout ;
wire \reg_32|Mux47~15_combout ;
wire \reg_32|Mux47~16_combout ;
wire \reg_32|register[31][16]~q ;
wire \reg_32|register[23][16]~q ;
wire \reg_32|register[19][16]~q ;
wire \reg_32|Mux47~17_combout ;
wire \reg_32|Mux47~18_combout ;
wire \reg_32|Mux47~19_combout ;
wire \reg_32|register[11][16]~feeder_combout ;
wire \reg_32|register[11][16]~q ;
wire \reg_32|register[8][16]~feeder_combout ;
wire \reg_32|register[8][16]~q ;
wire \reg_32|register[9][16]~feeder_combout ;
wire \reg_32|register[9][16]~q ;
wire \reg_32|Mux47~0_combout ;
wire \reg_32|register[10][16]~q ;
wire \reg_32|Mux47~1_combout ;
wire \reg_32|register[15][16]~q ;
wire \reg_32|register[13][16]~q ;
wire \reg_32|register[12][16]~q ;
wire \reg_32|register[14][16]~q ;
wire \reg_32|Mux47~7_combout ;
wire \reg_32|Mux47~8_combout ;
wire \reg_32|register[6][16]~q ;
wire \reg_32|Mux47~2_combout ;
wire \reg_32|Mux47~3_combout ;
wire \reg_32|register[3][16]~q ;
wire \reg_32|register~77_combout ;
wire \reg_32|register[0][16]~q ;
wire \reg_32|Mux47~4_combout ;
wire \reg_32|Mux47~5_combout ;
wire \reg_32|Mux47~6_combout ;
wire \reg_32|Mux47~9_combout ;
wire \reg_32|Mux47~20_combout ;
wire \shift_reg_1|ShiftRight0~43_combout ;
wire \shift_reg_1|ShiftRight0~107_combout ;
wire \shift_reg_1|ShiftRight0~119_combout ;
wire \shift_reg_1|ShiftRight0~121_combout ;
wire \sel_32_2|result[23]~106_combout ;
wire \reg_32|register[13][23]~feeder_combout ;
wire \reg_32|register[13][23]~q ;
wire \reg_32|register[9][23]~q ;
wire \reg_32|Mux8~0_combout ;
wire \reg_32|Mux8~1_combout ;
wire \reg_32|register[10][23]~feeder_combout ;
wire \reg_32|register[10][23]~q ;
wire \reg_32|register[14][23]~q ;
wire \reg_32|Mux8~3_combout ;
wire \reg_32|register[12][23]~q ;
wire \reg_32|register[4][23]~q ;
wire \reg_32|Mux8~4_combout ;
wire \reg_32|Mux8~5_combout ;
wire \reg_32|Mux8~6_combout ;
wire \reg_32|Mux8~9_combout ;
wire \sel_32_03_1|Mux8~0_combout ;
wire \sel_32_03_1|Mux8~1_combout ;
wire \ALU_1|Mux8~2_combout ;
wire \ALU_1|Mux8~3_combout ;
wire \sel_32_2|result[20]~95_combout ;
wire \sel_32_2|result[20]~144_combout ;
wire \sel_32_03_1|Mux11~0_combout ;
wire \reg_32|register[13][20]~feeder_combout ;
wire \reg_32|register[13][20]~q ;
wire \reg_32|register[14][20]~q ;
wire \reg_32|register[12][20]~feeder_combout ;
wire \reg_32|register[12][20]~q ;
wire \reg_32|Mux43~7_combout ;
wire \reg_32|Mux43~8_combout ;
wire \reg_32|register[9][20]~q ;
wire \reg_32|Mux43~0_combout ;
wire \reg_32|Mux43~1_combout ;
wire \reg_32|Mux43~9_combout ;
wire \reg_32|register[30][20]~feeder_combout ;
wire \reg_32|register[30][20]~q ;
wire \reg_32|register[22][20]~q ;
wire \reg_32|Mux43~11_combout ;
wire \reg_32|register[19][20]~q ;
wire \reg_32|register[23][20]~feeder_combout ;
wire \reg_32|register[23][20]~q ;
wire \reg_32|Mux43~17_combout ;
wire \reg_32|register[27][20]~q ;
wire \reg_32|register[31][20]~q ;
wire \reg_32|Mux43~18_combout ;
wire \reg_32|Mux43~19_combout ;
wire \reg_32|Mux43~20_combout ;
wire \sel_32_03_1|Mux11~1_combout ;
wire \ALU_1|ALU_out~20_combout ;
wire \ALU_1|Add15~18_combout ;
wire \shift_reg_1|LessThan22~0_combout ;
wire \shift_reg_1|ShiftRight0~66_combout ;
wire \shift_reg_1|ShiftRight0~127_combout ;
wire \sel_32_2|result[25]~110_combout ;
wire \sel_32_03_1|Mux7~0_combout ;
wire \reg_32|register[10][24]~q ;
wire \reg_32|register[8][24]~q ;
wire \reg_32|register[9][24]~q ;
wire \reg_32|Mux39~0_combout ;
wire \reg_32|Mux39~1_combout ;
wire \reg_32|register[4][24]~155_combout ;
wire \reg_32|register[4][24]~q ;
wire \reg_32|register[6][24]~q ;
wire \reg_32|Mux39~2_combout ;
wire \reg_32|register[5][24]~q ;
wire \reg_32|Mux39~3_combout ;
wire \reg_32|register[3][24]~q ;
wire \reg_32|register[2][24]~156_combout ;
wire \reg_32|register[2][24]~q ;
wire \reg_32|register~53_combout ;
wire \reg_32|register[0][24]~q ;
wire \reg_32|Mux39~4_combout ;
wire \reg_32|Mux39~5_combout ;
wire \reg_32|Mux39~6_combout ;
wire \reg_32|Mux39~9_combout ;
wire \reg_32|Mux39~20_combout ;
wire \sel_32_03_1|Mux7~1_combout ;
wire \shift_reg_1|Add25~3_combout ;
wire \shift_reg_1|Mux41~0_combout ;
wire \shift_reg_1|ShiftRight0~92_combout ;
wire \reg_32|register[5][11]~q ;
wire \reg_32|Mux52~0_combout ;
wire \reg_32|register[7][11]~feeder_combout ;
wire \reg_32|register[7][11]~q ;
wire \reg_32|Mux52~1_combout ;
wire \reg_32|Mux52~7_combout ;
wire \reg_32|register[14][11]~feeder_combout ;
wire \reg_32|register[14][11]~q ;
wire \reg_32|register[15][11]~feeder_combout ;
wire \reg_32|register[15][11]~q ;
wire \reg_32|Mux52~8_combout ;
wire \reg_32|Mux52~9_combout ;
wire \reg_32|register[23][11]~feeder_combout ;
wire \reg_32|register[23][11]~q ;
wire \reg_32|register[31][11]~q ;
wire \reg_32|register[19][11]~q ;
wire \reg_32|Mux52~17_combout ;
wire \reg_32|Mux52~18_combout ;
wire \reg_32|register[24][11]~feeder_combout ;
wire \reg_32|register[24][11]~q ;
wire \reg_32|register[28][11]~q ;
wire \reg_32|register[16][11]~q ;
wire \reg_32|register[20][11]~feeder_combout ;
wire \reg_32|register[20][11]~q ;
wire \reg_32|Mux52~14_combout ;
wire \reg_32|Mux52~15_combout ;
wire \reg_32|register[30][11]~q ;
wire \reg_32|register[18][11]~q ;
wire \reg_32|register[22][11]~feeder_combout ;
wire \reg_32|register[22][11]~q ;
wire \reg_32|Mux52~12_combout ;
wire \reg_32|Mux52~13_combout ;
wire \reg_32|Mux52~16_combout ;
wire \reg_32|register[25][11]~feeder_combout ;
wire \reg_32|register[25][11]~q ;
wire \reg_32|register[17][11]~q ;
wire \reg_32|Mux52~10_combout ;
wire \reg_32|register[29][11]~q ;
wire \reg_32|register[21][11]~feeder_combout ;
wire \reg_32|register[21][11]~q ;
wire \reg_32|Mux52~11_combout ;
wire \reg_32|Mux52~19_combout ;
wire \reg_32|Mux52~20_combout ;
wire \shift_reg_1|ShiftRight0~143_combout ;
wire \reg_32|register[16][9]~q ;
wire \reg_32|register[20][9]~feeder_combout ;
wire \reg_32|register[20][9]~q ;
wire \reg_32|Mux54~14_combout ;
wire \reg_32|register[28][9]~q ;
wire \reg_32|register[24][9]~feeder_combout ;
wire \reg_32|register[24][9]~q ;
wire \reg_32|Mux54~15_combout ;
wire \reg_32|register[30][9]~q ;
wire \reg_32|register[22][9]~feeder_combout ;
wire \reg_32|register[22][9]~q ;
wire \reg_32|register[18][9]~q ;
wire \reg_32|Mux54~12_combout ;
wire \reg_32|Mux54~13_combout ;
wire \reg_32|Mux54~16_combout ;
wire \reg_32|register[31][9]~q ;
wire \reg_32|register[19][9]~q ;
wire \reg_32|register[27][9]~q ;
wire \reg_32|Mux54~17_combout ;
wire \reg_32|Mux54~18_combout ;
wire \reg_32|Mux54~19_combout ;
wire \reg_32|register[7][9]~q ;
wire \reg_32|register[6][9]~feeder_combout ;
wire \reg_32|register[6][9]~q ;
wire \reg_32|Mux54~1_combout ;
wire \reg_32|register[11][9]~feeder_combout ;
wire \reg_32|register[11][9]~q ;
wire \reg_32|register[8][9]~feeder_combout ;
wire \reg_32|register[8][9]~q ;
wire \reg_32|Mux54~2_combout ;
wire \reg_32|register[9][9]~feeder_combout ;
wire \reg_32|register[9][9]~q ;
wire \reg_32|Mux54~3_combout ;
wire \reg_32|register[3][9]~135_combout ;
wire \reg_32|register[3][9]~q ;
wire \sel_32_03_1|Mux22~0_combout ;
wire \ALU_1|tempB[9]~22_combout ;
wire \ALU_1|Add0~19 ;
wire \ALU_1|Add0~20_combout ;
wire \ALU_1|ALU_out~9_combout ;
wire \ALU_1|Mux22~3_combout ;
wire \ALU_1|Mux22~4_combout ;
wire \ALU_1|ALU_out~8_combout ;
wire \ALU_1|Mux22~0_combout ;
wire \reg_32|register[15][13]~q ;
wire \reg_32|register[3][13]~140_combout ;
wire \reg_32|register[3][13]~q ;
wire \reg_32|Mux18~7_combout ;
wire \reg_32|Mux18~8_combout ;
wire \reg_32|register[12][13]~q ;
wire \reg_32|register[8][13]~feeder_combout ;
wire \reg_32|register[8][13]~q ;
wire \reg_32|Mux18~4_combout ;
wire \reg_32|Mux18~5_combout ;
wire \reg_32|register[9][13]~feeder_combout ;
wire \reg_32|register[9][13]~q ;
wire \reg_32|register[13][13]~feeder_combout ;
wire \reg_32|register[13][13]~q ;
wire \reg_32|register[5][13]~feeder_combout ;
wire \reg_32|register[5][13]~q ;
wire \reg_32|register[1][13]~q ;
wire \reg_32|Mux18~2_combout ;
wire \reg_32|Mux18~3_combout ;
wire \reg_32|Mux18~6_combout ;
wire \reg_32|Mux18~9_combout ;
wire \ALU_1|always0~13_combout ;
wire \ALU_1|Add11~0_combout ;
wire \ALU_1|Add9~0_combout ;
wire \ALU_1|tempA~2_combout ;
wire \shift_reg_1|Add19~0_combout ;
wire \shift_reg_1|ShiftRight0~58_combout ;
wire \shift_reg_1|ShiftRight0~59_combout ;
wire \shift_reg_1|Mux27~3_combout ;
wire \shift_reg_1|ShiftRight0~51_combout ;
wire \shift_reg_1|ShiftRight0~50_combout ;
wire \shift_reg_1|ShiftRight0~52_combout ;
wire \shift_reg_1|Mux27~4_combout ;
wire \shift_reg_1|Mux27~7_combout ;
wire \shift_reg_1|ShiftRight0~42_combout ;
wire \shift_reg_1|ShiftRight0~44_combout ;
wire \shift_reg_1|Mux27~0_combout ;
wire \shift_reg_1|Mux27~6_combout ;
wire \sel_32_2|result[28]~122_combout ;
wire \sel_32_2|result[28]~147_combout ;
wire \ALU_1|ALU_out~25_combout ;
wire \ALU_1|Mux3~0_combout ;
wire \ALU_1|Add29~39 ;
wire \ALU_1|Add29~41 ;
wire \ALU_1|Add29~43 ;
wire \ALU_1|Add29~44_combout ;
wire \ALU_1|Add25~43 ;
wire \ALU_1|Add25~44_combout ;
wire \ALU_1|j~488_combout ;
wire \ALU_1|Add25~37 ;
wire \ALU_1|Add25~39 ;
wire \ALU_1|Add25~40_combout ;
wire \ALU_1|j~432_combout ;
wire \ALU_1|always0~7_combout ;
wire \ALU_1|Add12~14_combout ;
wire \ALU_1|j~237_combout ;
wire \ALU_1|always0~3_combout ;
wire \ALU_1|j~86_combout ;
wire \ALU_1|j~468_combout ;
wire \reg_32|register[6][29]~feeder_combout ;
wire \reg_32|register[6][29]~q ;
wire \reg_32|register[10][29]~feeder_combout ;
wire \reg_32|register[10][29]~q ;
wire \reg_32|Mux2~0_combout ;
wire \reg_32|Mux2~1_combout ;
wire \reg_32|register[11][29]~feeder_combout ;
wire \reg_32|register[11][29]~q ;
wire \reg_32|register[7][29]~feeder_combout ;
wire \reg_32|register[7][29]~q ;
wire \reg_32|Mux2~7_combout ;
wire \reg_32|Mux2~8_combout ;
wire \reg_32|register[12][29]~q ;
wire \reg_32|register[8][29]~q ;
wire \reg_32|Mux2~4_combout ;
wire \reg_32|Mux2~5_combout ;
wire \reg_32|register[9][29]~feeder_combout ;
wire \reg_32|register[9][29]~q ;
wire \reg_32|register[1][29]~163_combout ;
wire \reg_32|register[1][29]~q ;
wire \reg_32|Mux2~2_combout ;
wire \reg_32|Mux2~3_combout ;
wire \reg_32|Mux2~6_combout ;
wire \reg_32|Mux2~9_combout ;
wire \ALU_1|j~57_combout ;
wire \ALU_1|ALU_out~24_combout ;
wire \shift_reg_1|ShiftRight0~140_combout ;
wire \reg_32|register[20][28]~feeder_combout ;
wire \reg_32|register[20][28]~q ;
wire \reg_32|register[28][28]~q ;
wire \reg_32|Mux35~15_combout ;
wire \reg_32|Mux35~16_combout ;
wire \reg_32|register[27][28]~feeder_combout ;
wire \reg_32|register[27][28]~q ;
wire \reg_32|register[31][28]~q ;
wire \reg_32|register[19][28]~q ;
wire \reg_32|Mux35~17_combout ;
wire \reg_32|Mux35~18_combout ;
wire \reg_32|Mux35~19_combout ;
wire \reg_32|register[9][28]~q ;
wire \reg_32|register[8][28]~q ;
wire \reg_32|Mux35~0_combout ;
wire \reg_32|Mux35~1_combout ;
wire \reg_32|register[2][28]~q ;
wire \reg_32|register[3][28]~162_combout ;
wire \reg_32|register[3][28]~q ;
wire \reg_32|Mux35~5_combout ;
wire \reg_32|Mux35~6_combout ;
wire \reg_32|Mux35~9_combout ;
wire \reg_32|Mux35~20_combout ;
wire \reg_32|register[10][30]~q ;
wire \reg_32|register[9][30]~feeder_combout ;
wire \reg_32|register[9][30]~q ;
wire \reg_32|Mux33~0_combout ;
wire \reg_32|Mux33~1_combout ;
wire \reg_32|register[6][30]~feeder_combout ;
wire \reg_32|register[6][30]~q ;
wire \reg_32|register[4][30]~165_combout ;
wire \reg_32|register[4][30]~q ;
wire \reg_32|Mux33~2_combout ;
wire \reg_32|register[5][30]~feeder_combout ;
wire \reg_32|register[5][30]~q ;
wire \reg_32|Mux33~3_combout ;
wire \reg_32|register[3][30]~167_combout ;
wire \reg_32|register[3][30]~q ;
wire \sel_32_03_1|Mux1~0_combout ;
wire \sel_32_03_1|Mux1~1_combout ;
wire \ALU_1|Mux1~0_combout ;
wire \ALU_1|Mux1~1_combout ;
wire \ALU_1|Mux1~2_combout ;
wire \sel_32_03_1|Mux2~0_combout ;
wire \sel_32_03_1|Mux2~1_combout ;
wire \ALU_1|tempB[29]~2_combout ;
wire \reg_32|register[3][27]~q ;
wire \reg_32|register[1][27]~159_combout ;
wire \reg_32|register[1][27]~q ;
wire \reg_32|Mux36~5_combout ;
wire \reg_32|register[10][27]~feeder_combout ;
wire \reg_32|register[10][27]~q ;
wire \reg_32|Mux36~2_combout ;
wire \reg_32|register[9][27]~q ;
wire \reg_32|Mux36~3_combout ;
wire \reg_32|Mux36~6_combout ;
wire \reg_32|register[15][27]~feeder_combout ;
wire \reg_32|register[15][27]~q ;
wire \reg_32|register[12][27]~q ;
wire \reg_32|Mux36~7_combout ;
wire \reg_32|Mux36~8_combout ;
wire \reg_32|register[7][27]~feeder_combout ;
wire \reg_32|register[7][27]~q ;
wire \reg_32|register[6][27]~q ;
wire \reg_32|Mux36~1_combout ;
wire \reg_32|Mux36~9_combout ;
wire \reg_32|register[19][27]~q ;
wire \reg_32|register[27][27]~feeder_combout ;
wire \reg_32|register[27][27]~q ;
wire \reg_32|Mux36~17_combout ;
wire \reg_32|register[31][27]~q ;
wire \reg_32|Mux36~18_combout ;
wire \reg_32|register[25][27]~feeder_combout ;
wire \reg_32|register[25][27]~q ;
wire \reg_32|register[17][27]~q ;
wire \reg_32|Mux36~10_combout ;
wire \reg_32|register[29][27]~q ;
wire \reg_32|register[21][27]~feeder_combout ;
wire \reg_32|register[21][27]~q ;
wire \reg_32|Mux36~11_combout ;
wire \reg_32|Mux36~19_combout ;
wire \reg_32|Mux36~20_combout ;
wire \GetIR_1|Mux20~1_combout ;
wire \GetIR_1|Mux20~2_combout ;
wire \sel_32_03_1|Mux4~0_combout ;
wire \sel_32_03_1|Mux4~1_combout ;
wire \ALU_1|tempB[27]~4_combout ;
wire \sel_32_03_1|Mux5~0_combout ;
wire \shift_reg_1|Mux37~0_combout ;
wire \sel_32_2|result[26]~115_combout ;
wire \reg_32|register[6][26]~feeder_combout ;
wire \reg_32|register[6][26]~q ;
wire \reg_32|register[7][26]~q ;
wire \reg_32|register[5][26]~q ;
wire \reg_32|register[4][26]~q ;
wire \reg_32|Mux5~0_combout ;
wire \reg_32|Mux5~1_combout ;
wire \reg_32|register[13][26]~feeder_combout ;
wire \reg_32|register[13][26]~q ;
wire \reg_32|Mux5~7_combout ;
wire \reg_32|Mux5~8_combout ;
wire \reg_32|register[3][26]~q ;
wire \reg_32|register[2][26]~feeder_combout ;
wire \reg_32|register[2][26]~q ;
wire \reg_32|Mux5~4_combout ;
wire \reg_32|Mux5~5_combout ;
wire \reg_32|register[9][26]~q ;
wire \reg_32|register[11][26]~q ;
wire \reg_32|register[8][26]~q ;
wire \reg_32|Mux5~2_combout ;
wire \reg_32|Mux5~3_combout ;
wire \reg_32|Mux5~6_combout ;
wire \reg_32|Mux5~9_combout ;
wire \ALU_1|Add0~53 ;
wire \ALU_1|Add0~54_combout ;
wire \ALU_1|ALU_out~23_combout ;
wire \ALU_1|Add26~40_combout ;
wire \ALU_1|j~433_combout ;
wire \ALU_1|Add26~38_combout ;
wire \ALU_1|Add22~29 ;
wire \ALU_1|Add22~31 ;
wire \ALU_1|Add22~33 ;
wire \ALU_1|Add22~35 ;
wire \ALU_1|Add22~37 ;
wire \ALU_1|Add22~38_combout ;
wire \ALU_1|j~422_combout ;
wire \ALU_1|Add22~34_combout ;
wire \ALU_1|Add18~28_combout ;
wire \ALU_1|j~347_combout ;
wire \ALU_1|Add8~1 ;
wire \ALU_1|Add8~2_combout ;
wire \ALU_1|j~55_combout ;
wire \ALU_1|j~54_combout ;
wire \ALU_1|always0~0_combout ;
wire \ALU_1|always0~1_combout ;
wire \ALU_1|j~88_combout ;
wire \ALU_1|Add7~1 ;
wire \ALU_1|Add7~2_combout ;
wire \ALU_1|j~89_combout ;
wire \ALU_1|j~90_combout ;
wire \ALU_1|Add9~1 ;
wire \ALU_1|Add9~2_combout ;
wire \ALU_1|j~91_combout ;
wire \ALU_1|Add10~1 ;
wire \ALU_1|Add10~3 ;
wire \ALU_1|Add10~4_combout ;
wire \ALU_1|j~119_combout ;
wire \ALU_1|Add11~1 ;
wire \ALU_1|Add11~3 ;
wire \ALU_1|Add11~5 ;
wire \ALU_1|Add11~7 ;
wire \ALU_1|Add11~8_combout ;
wire \ALU_1|Add8~3 ;
wire \ALU_1|Add8~5 ;
wire \ALU_1|Add8~7 ;
wire \ALU_1|Add8~8_combout ;
wire \ALU_1|j~167_combout ;
wire \ALU_1|j~469_combout ;
wire \ALU_1|j~87_combout ;
wire \ALU_1|j~141_combout ;
wire \ALU_1|Add7~6_combout ;
wire \ALU_1|j~142_combout ;
wire \ALU_1|Add8~6_combout ;
wire \ALU_1|j~143_combout ;
wire \ALU_1|Add8~4_combout ;
wire \ALU_1|Add7~3 ;
wire \ALU_1|Add7~4_combout ;
wire \ALU_1|j~116_combout ;
wire \ALU_1|j~117_combout ;
wire \ALU_1|Add9~3 ;
wire \ALU_1|Add9~5 ;
wire \ALU_1|Add9~7 ;
wire \ALU_1|Add9~8_combout ;
wire \ALU_1|j~168_combout ;
wire \ALU_1|Add9~6_combout ;
wire \ALU_1|j~144_combout ;
wire \ALU_1|Add10~5 ;
wire \ALU_1|Add10~7 ;
wire \ALU_1|Add10~8_combout ;
wire \ALU_1|j~169_combout ;
wire \ALU_1|j~170_combout ;
wire \ALU_1|Add10~6_combout ;
wire \ALU_1|j~145_combout ;
wire \ALU_1|Add11~6_combout ;
wire \ALU_1|j~146_combout ;
wire \ALU_1|Add11~4_combout ;
wire \ALU_1|j~120_combout ;
wire \ALU_1|Add10~2_combout ;
wire \ALU_1|j~92_combout ;
wire \ALU_1|Add11~2_combout ;
wire \ALU_1|j~93_combout ;
wire \ALU_1|Add12~1 ;
wire \ALU_1|Add12~3 ;
wire \ALU_1|Add12~5 ;
wire \ALU_1|Add12~7 ;
wire \ALU_1|Add12~8_combout ;
wire \ALU_1|j~171_combout ;
wire \ALU_1|Add12~4_combout ;
wire \ALU_1|j~121_combout ;
wire \ALU_1|Add12~2_combout ;
wire \ALU_1|j~94_combout ;
wire \ALU_1|Add13~1 ;
wire \ALU_1|Add13~3 ;
wire \ALU_1|Add13~5 ;
wire \ALU_1|Add13~7 ;
wire \ALU_1|Add13~8_combout ;
wire \ALU_1|j~172_combout ;
wire \ALU_1|Add13~2_combout ;
wire \ALU_1|j~95_combout ;
wire \ALU_1|Add14~1 ;
wire \ALU_1|Add14~3 ;
wire \ALU_1|Add14~5 ;
wire \ALU_1|Add14~7 ;
wire \ALU_1|Add14~8_combout ;
wire \ALU_1|j~173_combout ;
wire \ALU_1|Add14~2_combout ;
wire \ALU_1|j~96_combout ;
wire \ALU_1|Add15~1 ;
wire \ALU_1|Add15~3 ;
wire \ALU_1|Add15~5 ;
wire \ALU_1|Add15~7 ;
wire \ALU_1|Add15~9 ;
wire \ALU_1|Add15~10_combout ;
wire \ALU_1|Add12~9 ;
wire \ALU_1|Add12~10_combout ;
wire \ALU_1|j~194_combout ;
wire \ALU_1|Add13~9 ;
wire \ALU_1|Add13~10_combout ;
wire \ALU_1|j~195_combout ;
wire \ALU_1|Add14~9 ;
wire \ALU_1|Add14~10_combout ;
wire \ALU_1|j~196_combout ;
wire \ALU_1|j~197_combout ;
wire \ALU_1|Add15~8_combout ;
wire \ALU_1|j~174_combout ;
wire \ALU_1|Add15~6_combout ;
wire \ALU_1|Add14~6_combout ;
wire \ALU_1|Add13~6_combout ;
wire \ALU_1|Add12~6_combout ;
wire \ALU_1|j~147_combout ;
wire \ALU_1|j~148_combout ;
wire \ALU_1|j~149_combout ;
wire \ALU_1|j~150_combout ;
wire \ALU_1|Add16~1 ;
wire \ALU_1|Add16~3 ;
wire \ALU_1|Add16~5 ;
wire \ALU_1|Add16~7 ;
wire \ALU_1|Add16~9 ;
wire \ALU_1|Add16~11 ;
wire \ALU_1|Add16~13 ;
wire \ALU_1|Add16~15 ;
wire \ALU_1|Add16~17 ;
wire \ALU_1|Add16~18_combout ;
wire \ALU_1|j~280_combout ;
wire \ALU_1|Add16~10_combout ;
wire \ALU_1|j~198_combout ;
wire \ALU_1|Add15~2_combout ;
wire \ALU_1|j~97_combout ;
wire \ALU_1|Add16~2_combout ;
wire \ALU_1|j~98_combout ;
wire \ALU_1|Add17~1 ;
wire \ALU_1|Add17~3 ;
wire \ALU_1|Add17~5 ;
wire \ALU_1|Add17~7 ;
wire \ALU_1|Add17~9 ;
wire \ALU_1|Add17~11 ;
wire \ALU_1|Add17~13 ;
wire \ALU_1|Add17~15 ;
wire \ALU_1|Add17~17 ;
wire \ALU_1|Add17~19 ;
wire \ALU_1|Add17~21 ;
wire \ALU_1|Add17~23 ;
wire \ALU_1|Add17~25 ;
wire \ALU_1|Add17~27 ;
wire \ALU_1|Add17~28_combout ;
wire \ALU_1|j~480_combout ;
wire \ALU_1|j~362_combout ;
wire \ALU_1|Add19~28_combout ;
wire \ALU_1|j~363_combout ;
wire \ALU_1|Add18~25 ;
wire \ALU_1|Add18~26_combout ;
wire \ALU_1|j~348_combout ;
wire \ALU_1|Add19~26_combout ;
wire \ALU_1|j~349_combout ;
wire \ALU_1|Add13~11 ;
wire \ALU_1|Add13~12_combout ;
wire \ALU_1|j~217_combout ;
wire \ALU_1|Add14~11 ;
wire \ALU_1|Add14~12_combout ;
wire \ALU_1|j~218_combout ;
wire \ALU_1|Add15~11 ;
wire \ALU_1|Add15~13 ;
wire \ALU_1|Add15~14_combout ;
wire \ALU_1|j~240_combout ;
wire \ALU_1|Add16~14_combout ;
wire \ALU_1|j~241_combout ;
wire \ALU_1|Add17~14_combout ;
wire \ALU_1|j~242_combout ;
wire \ALU_1|Add17~12_combout ;
wire \ALU_1|Add16~12_combout ;
wire \ALU_1|Add15~12_combout ;
wire \ALU_1|j~219_combout ;
wire \ALU_1|j~220_combout ;
wire \ALU_1|j~221_combout ;
wire \ALU_1|Add17~10_combout ;
wire \ALU_1|j~199_combout ;
wire \ALU_1|Add17~2_combout ;
wire \ALU_1|j~99_combout ;
wire \ALU_1|Add18~1 ;
wire \ALU_1|Add18~3 ;
wire \ALU_1|Add18~5 ;
wire \ALU_1|Add18~7 ;
wire \ALU_1|Add18~9 ;
wire \ALU_1|Add18~11 ;
wire \ALU_1|Add18~13 ;
wire \ALU_1|Add18~15 ;
wire \ALU_1|Add18~16_combout ;
wire \ALU_1|j~263_combout ;
wire \ALU_1|Add18~14_combout ;
wire \ALU_1|j~243_combout ;
wire \ALU_1|Add19~13 ;
wire \ALU_1|Add19~15 ;
wire \ALU_1|Add19~17 ;
wire \ALU_1|Add19~19 ;
wire \ALU_1|Add19~20_combout ;
wire \ALU_1|j~301_combout ;
wire \ALU_1|Add20~17 ;
wire \ALU_1|Add20~19 ;
wire \ALU_1|Add20~21 ;
wire \ALU_1|Add20~23 ;
wire \ALU_1|Add20~25 ;
wire \ALU_1|Add20~27 ;
wire \ALU_1|Add20~28_combout ;
wire \ALU_1|j~364_combout ;
wire \ALU_1|Add20~26_combout ;
wire \ALU_1|j~350_combout ;
wire \ALU_1|Add20~20_combout ;
wire \ALU_1|j~302_combout ;
wire \ALU_1|Add20~18_combout ;
wire \ALU_1|Add17~18_combout ;
wire \ALU_1|j~281_combout ;
wire \ALU_1|Add18~18_combout ;
wire \ALU_1|j~282_combout ;
wire \ALU_1|Add19~18_combout ;
wire \ALU_1|j~283_combout ;
wire \ALU_1|j~284_combout ;
wire \ALU_1|Add20~14_combout ;
wire \ALU_1|j~245_combout ;
wire \ALU_1|Add19~10_combout ;
wire \ALU_1|Add18~10_combout ;
wire \ALU_1|j~200_combout ;
wire \ALU_1|j~201_combout ;
wire \ALU_1|Add19~8_combout ;
wire \ALU_1|Add18~8_combout ;
wire \ALU_1|j~177_combout ;
wire \ALU_1|j~178_combout ;
wire \ALU_1|Add19~6_combout ;
wire \ALU_1|Add18~6_combout ;
wire \ALU_1|Add16~6_combout ;
wire \ALU_1|j~151_combout ;
wire \ALU_1|Add17~6_combout ;
wire \ALU_1|j~152_combout ;
wire \ALU_1|j~153_combout ;
wire \ALU_1|j~154_combout ;
wire \ALU_1|Add19~4_combout ;
wire \ALU_1|Add18~4_combout ;
wire \ALU_1|Add16~4_combout ;
wire \ALU_1|Add13~4_combout ;
wire \ALU_1|j~122_combout ;
wire \ALU_1|Add14~4_combout ;
wire \ALU_1|j~123_combout ;
wire \ALU_1|Add15~4_combout ;
wire \ALU_1|j~124_combout ;
wire \ALU_1|j~125_combout ;
wire \ALU_1|Add17~4_combout ;
wire \ALU_1|j~126_combout ;
wire \ALU_1|j~127_combout ;
wire \ALU_1|j~128_combout ;
wire \ALU_1|Add19~0_combout ;
wire \ALU_1|j~73_combout ;
wire \ALU_1|Add20~1 ;
wire \ALU_1|Add20~3 ;
wire \ALU_1|Add20~5 ;
wire \ALU_1|Add20~7 ;
wire \ALU_1|Add20~9 ;
wire \ALU_1|Add20~10_combout ;
wire \ALU_1|j~202_combout ;
wire \ALU_1|Add20~2_combout ;
wire \ALU_1|Add19~2_combout ;
wire \ALU_1|j~101_combout ;
wire \ALU_1|j~102_combout ;
wire \ALU_1|Add20~0_combout ;
wire \ALU_1|j~74_combout ;
wire \ALU_1|Add21~1 ;
wire \ALU_1|Add21~3 ;
wire \ALU_1|Add21~5 ;
wire \ALU_1|Add21~7 ;
wire \ALU_1|Add21~9 ;
wire \ALU_1|Add21~11 ;
wire \ALU_1|Add21~13 ;
wire \ALU_1|Add21~15 ;
wire \ALU_1|Add21~17 ;
wire \ALU_1|Add21~19 ;
wire \ALU_1|Add21~21 ;
wire \ALU_1|Add21~23 ;
wire \ALU_1|Add21~25 ;
wire \ALU_1|Add21~27 ;
wire \ALU_1|Add21~29 ;
wire \ALU_1|Add21~31 ;
wire \ALU_1|Add21~33 ;
wire \ALU_1|Add21~34_combout ;
wire \ALU_1|Add20~29 ;
wire \ALU_1|Add20~31 ;
wire \ALU_1|Add20~33 ;
wire \ALU_1|Add20~34_combout ;
wire \ALU_1|j~483_combout ;
wire \ALU_1|j~402_combout ;
wire \ALU_1|Add21~20_combout ;
wire \ALU_1|j~303_combout ;
wire \ALU_1|Add21~18_combout ;
wire \ALU_1|j~285_combout ;
wire \ALU_1|Add21~14_combout ;
wire \ALU_1|j~246_combout ;
wire \ALU_1|Add21~10_combout ;
wire \ALU_1|j~203_combout ;
wire \ALU_1|Add21~0_combout ;
wire \ALU_1|j~75_combout ;
wire \ALU_1|Add22~1 ;
wire \ALU_1|Add22~3 ;
wire \ALU_1|Add22~5 ;
wire \ALU_1|Add22~7 ;
wire \ALU_1|Add22~9 ;
wire \ALU_1|Add22~11 ;
wire \ALU_1|Add22~13 ;
wire \ALU_1|Add22~15 ;
wire \ALU_1|Add22~17 ;
wire \ALU_1|Add22~19 ;
wire \ALU_1|Add22~21 ;
wire \ALU_1|Add22~23 ;
wire \ALU_1|Add22~24_combout ;
wire \ALU_1|j~337_combout ;
wire \ALU_1|Add22~20_combout ;
wire \ALU_1|j~304_combout ;
wire \ALU_1|Add22~14_combout ;
wire \ALU_1|j~247_combout ;
wire \ALU_1|Add20~8_combout ;
wire \ALU_1|j~179_combout ;
wire \ALU_1|Add21~8_combout ;
wire \ALU_1|j~180_combout ;
wire \ALU_1|Add22~8_combout ;
wire \ALU_1|j~181_combout ;
wire \ALU_1|Add23~1 ;
wire \ALU_1|Add23~3 ;
wire \ALU_1|Add23~5 ;
wire \ALU_1|Add23~7 ;
wire \ALU_1|Add23~9 ;
wire \ALU_1|Add23~11 ;
wire \ALU_1|Add23~13 ;
wire \ALU_1|Add23~15 ;
wire \ALU_1|Add23~17 ;
wire \ALU_1|Add23~19 ;
wire \ALU_1|Add23~21 ;
wire \ALU_1|Add23~23 ;
wire \ALU_1|Add23~25 ;
wire \ALU_1|Add23~27 ;
wire \ALU_1|Add23~29 ;
wire \ALU_1|Add23~31 ;
wire \ALU_1|Add23~33 ;
wire \ALU_1|Add23~35 ;
wire \ALU_1|Add23~37 ;
wire \ALU_1|Add23~38_combout ;
wire \ALU_1|j~485_combout ;
wire \ALU_1|Add24~38_combout ;
wire \ALU_1|j~423_combout ;
wire \ALU_1|Add25~38_combout ;
wire \ALU_1|j~424_combout ;
wire \ALU_1|j~425_combout ;
wire \ALU_1|Add23~20_combout ;
wire \ALU_1|j~305_combout ;
wire \ALU_1|Add22~18_combout ;
wire \ALU_1|j~286_combout ;
wire \ALU_1|Add23~18_combout ;
wire \ALU_1|j~287_combout ;
wire \ALU_1|Add22~10_combout ;
wire \ALU_1|j~204_combout ;
wire \ALU_1|Add23~10_combout ;
wire \ALU_1|j~205_combout ;
wire \ALU_1|Add23~6_combout ;
wire \ALU_1|j~158_combout ;
wire \ALU_1|Add21~2_combout ;
wire \ALU_1|j~103_combout ;
wire \ALU_1|Add22~2_combout ;
wire \ALU_1|j~104_combout ;
wire \ALU_1|Add23~2_combout ;
wire \ALU_1|j~105_combout ;
wire \ALU_1|Add22~0_combout ;
wire \ALU_1|j~76_combout ;
wire \ALU_1|Add23~0_combout ;
wire \ALU_1|j~77_combout ;
wire \ALU_1|Add24~1 ;
wire \ALU_1|Add24~3 ;
wire \ALU_1|Add24~5 ;
wire \ALU_1|Add24~7 ;
wire \ALU_1|Add24~9 ;
wire \ALU_1|Add24~11 ;
wire \ALU_1|Add24~13 ;
wire \ALU_1|Add24~15 ;
wire \ALU_1|Add24~17 ;
wire \ALU_1|Add24~19 ;
wire \ALU_1|Add24~20_combout ;
wire \ALU_1|j~306_combout ;
wire \ALU_1|Add24~18_combout ;
wire \ALU_1|j~288_combout ;
wire \ALU_1|Add23~14_combout ;
wire \ALU_1|j~248_combout ;
wire \ALU_1|Add24~14_combout ;
wire \ALU_1|j~249_combout ;
wire \ALU_1|Add24~12_combout ;
wire \ALU_1|Add22~12_combout ;
wire \ALU_1|j~226_combout ;
wire \ALU_1|Add23~12_combout ;
wire \ALU_1|j~227_combout ;
wire \ALU_1|j~228_combout ;
wire \ALU_1|Add24~10_combout ;
wire \ALU_1|j~206_combout ;
wire \ALU_1|Add24~4_combout ;
wire \ALU_1|Add22~4_combout ;
wire \ALU_1|Add20~4_combout ;
wire \ALU_1|j~129_combout ;
wire \ALU_1|Add21~4_combout ;
wire \ALU_1|j~130_combout ;
wire \ALU_1|j~131_combout ;
wire \ALU_1|Add23~4_combout ;
wire \ALU_1|j~132_combout ;
wire \ALU_1|j~133_combout ;
wire \ALU_1|Add24~2_combout ;
wire \ALU_1|j~106_combout ;
wire \ALU_1|Add24~0_combout ;
wire \ALU_1|j~78_combout ;
wire \ALU_1|Add25~1 ;
wire \ALU_1|Add25~3 ;
wire \ALU_1|Add25~5 ;
wire \ALU_1|Add25~7 ;
wire \ALU_1|Add25~9 ;
wire \ALU_1|Add25~11 ;
wire \ALU_1|Add25~13 ;
wire \ALU_1|Add25~15 ;
wire \ALU_1|Add25~17 ;
wire \ALU_1|Add25~19 ;
wire \ALU_1|Add25~21 ;
wire \ALU_1|Add25~23 ;
wire \ALU_1|Add25~25 ;
wire \ALU_1|Add25~27 ;
wire \ALU_1|Add25~29 ;
wire \ALU_1|Add25~31 ;
wire \ALU_1|Add25~33 ;
wire \ALU_1|Add25~34_combout ;
wire \ALU_1|j~405_combout ;
wire \ALU_1|Add26~34_combout ;
wire \ALU_1|j~406_combout ;
wire \ALU_1|Add25~20_combout ;
wire \ALU_1|j~307_combout ;
wire \ALU_1|Add25~18_combout ;
wire \ALU_1|j~289_combout ;
wire \ALU_1|Add25~12_combout ;
wire \ALU_1|j~229_combout ;
wire \ALU_1|Add25~10_combout ;
wire \ALU_1|j~207_combout ;
wire \ALU_1|Add25~2_combout ;
wire \ALU_1|j~107_combout ;
wire \ALU_1|Add26~1 ;
wire \ALU_1|Add26~3 ;
wire \ALU_1|Add26~5 ;
wire \ALU_1|Add26~7 ;
wire \ALU_1|Add26~9 ;
wire \ALU_1|Add26~11 ;
wire \ALU_1|Add26~13 ;
wire \ALU_1|Add26~15 ;
wire \ALU_1|Add26~17 ;
wire \ALU_1|Add26~19 ;
wire \ALU_1|Add26~20_combout ;
wire \ALU_1|j~308_combout ;
wire \ALU_1|Add26~18_combout ;
wire \ALU_1|j~290_combout ;
wire \ALU_1|Add26~14_combout ;
wire \ALU_1|j~251_combout ;
wire \ALU_1|Add26~2_combout ;
wire \ALU_1|j~108_combout ;
wire \ALU_1|Add27~1 ;
wire \ALU_1|Add27~3 ;
wire \ALU_1|Add27~5 ;
wire \ALU_1|Add27~7 ;
wire \ALU_1|Add27~9 ;
wire \ALU_1|Add27~11 ;
wire \ALU_1|Add27~13 ;
wire \ALU_1|Add27~15 ;
wire \ALU_1|Add27~17 ;
wire \ALU_1|Add27~19 ;
wire \ALU_1|Add27~21 ;
wire \ALU_1|Add27~23 ;
wire \ALU_1|Add27~25 ;
wire \ALU_1|Add27~27 ;
wire \ALU_1|Add27~29 ;
wire \ALU_1|Add27~31 ;
wire \ALU_1|Add27~33 ;
wire \ALU_1|Add27~35 ;
wire \ALU_1|Add27~37 ;
wire \ALU_1|Add27~39 ;
wire \ALU_1|Add27~40_combout ;
wire \ALU_1|j~434_combout ;
wire \ALU_1|Add27~30_combout ;
wire \ALU_1|Add25~28_combout ;
wire \ALU_1|Add24~25 ;
wire \ALU_1|Add24~27 ;
wire \ALU_1|Add24~28_combout ;
wire \ALU_1|j~368_combout ;
wire \ALU_1|j~369_combout ;
wire \ALU_1|Add23~26_combout ;
wire \ALU_1|Add22~26_combout ;
wire \ALU_1|Add21~26_combout ;
wire \ALU_1|j~351_combout ;
wire \ALU_1|j~352_combout ;
wire \ALU_1|j~353_combout ;
wire \ALU_1|Add24~26_combout ;
wire \ALU_1|j~354_combout ;
wire \ALU_1|Add25~26_combout ;
wire \ALU_1|j~355_combout ;
wire \ALU_1|Add26~21 ;
wire \ALU_1|Add26~23 ;
wire \ALU_1|Add26~25 ;
wire \ALU_1|Add26~27 ;
wire \ALU_1|Add26~29 ;
wire \ALU_1|Add26~30_combout ;
wire \ALU_1|j~383_combout ;
wire \ALU_1|j~384_combout ;
wire \ALU_1|Add27~28_combout ;
wire \ALU_1|Add26~28_combout ;
wire \ALU_1|j~370_combout ;
wire \ALU_1|j~371_combout ;
wire \ALU_1|Add27~22_combout ;
wire \ALU_1|Add24~21 ;
wire \ALU_1|Add24~22_combout ;
wire \ALU_1|j~323_combout ;
wire \ALU_1|Add25~22_combout ;
wire \ALU_1|j~324_combout ;
wire \ALU_1|Add26~22_combout ;
wire \ALU_1|j~325_combout ;
wire \ALU_1|j~326_combout ;
wire \ALU_1|Add27~18_combout ;
wire \ALU_1|j~291_combout ;
wire \ALU_1|Add27~14_combout ;
wire \ALU_1|j~252_combout ;
wire \ALU_1|Add27~12_combout ;
wire \ALU_1|Add26~12_combout ;
wire \ALU_1|j~230_combout ;
wire \ALU_1|j~231_combout ;
wire \ALU_1|Add28~7 ;
wire \ALU_1|Add28~9 ;
wire \ALU_1|Add28~11 ;
wire \ALU_1|Add28~13 ;
wire \ALU_1|Add28~15 ;
wire \ALU_1|Add28~17 ;
wire \ALU_1|Add28~19 ;
wire \ALU_1|Add28~21 ;
wire \ALU_1|Add28~23 ;
wire \ALU_1|Add28~25 ;
wire \ALU_1|Add28~27 ;
wire \ALU_1|Add28~29 ;
wire \ALU_1|Add28~31 ;
wire \ALU_1|Add28~33 ;
wire \ALU_1|Add28~35 ;
wire \ALU_1|Add28~37 ;
wire \ALU_1|Add28~39 ;
wire \ALU_1|Add28~41 ;
wire \ALU_1|Add28~43 ;
wire \ALU_1|Add28~45 ;
wire \ALU_1|Add28~46_combout ;
wire \ALU_1|j~453_combout ;
wire \ALU_1|Add29~45 ;
wire \ALU_1|Add29~47 ;
wire \ALU_1|Add29~49 ;
wire \ALU_1|Add29~51 ;
wire \ALU_1|Add29~52_combout ;
wire \ALU_1|j~492_combout ;
wire \ALU_1|Add30~52_combout ;
wire \ALU_1|j~464_combout ;
wire \ALU_1|Add26~45 ;
wire \ALU_1|Add26~46_combout ;
wire \ALU_1|j~452_combout ;
wire \ALU_1|Add27~41 ;
wire \ALU_1|Add27~43 ;
wire \ALU_1|Add27~45 ;
wire \ALU_1|Add27~47 ;
wire \ALU_1|Add27~48_combout ;
wire \ALU_1|j~490_combout ;
wire \ALU_1|Add28~47 ;
wire \ALU_1|Add28~49 ;
wire \ALU_1|Add28~50_combout ;
wire \ALU_1|Add29~50_combout ;
wire \ALU_1|j~491_combout ;
wire \ALU_1|Add30~50_combout ;
wire \ALU_1|j~462_combout ;
wire \ALU_1|Add30~48_combout ;
wire \ALU_1|Add28~48_combout ;
wire \ALU_1|j~457_combout ;
wire \ALU_1|Add29~48_combout ;
wire \ALU_1|j~458_combout ;
wire \ALU_1|j~459_combout ;
wire \ALU_1|Add31~47 ;
wire \ALU_1|Add31~49 ;
wire \ALU_1|Add31~51 ;
wire \ALU_1|Add31~52_combout ;
wire \ALU_1|j~465_combout ;
wire \ALU_1|Add31~50_combout ;
wire \ALU_1|j~463_combout ;
wire \ALU_1|Add27~26_combout ;
wire \ALU_1|Add26~26_combout ;
wire \ALU_1|j~356_combout ;
wire \ALU_1|j~357_combout ;
wire \ALU_1|Add28~26_combout ;
wire \ALU_1|j~358_combout ;
wire \ALU_1|Add28~22_combout ;
wire \ALU_1|j~327_combout ;
wire \ALU_1|Add28~14_combout ;
wire \ALU_1|j~253_combout ;
wire \ALU_1|Add28~12_combout ;
wire \ALU_1|j~232_combout ;
wire \ALU_1|Add26~8_combout ;
wire \ALU_1|Add25~8_combout ;
wire \ALU_1|Add23~8_combout ;
wire \ALU_1|j~182_combout ;
wire \ALU_1|Add24~8_combout ;
wire \ALU_1|j~183_combout ;
wire \ALU_1|j~184_combout ;
wire \ALU_1|j~185_combout ;
wire \ALU_1|Add27~8_combout ;
wire \ALU_1|j~186_combout ;
wire \ALU_1|Add28~8_combout ;
wire \ALU_1|j~187_combout ;
wire \ALU_1|Add28~0_combout ;
wire \ALU_1|j~82_combout ;
wire \ALU_1|Add29~1 ;
wire \ALU_1|Add29~3 ;
wire \ALU_1|Add29~5 ;
wire \ALU_1|Add29~7 ;
wire \ALU_1|Add29~9 ;
wire \ALU_1|Add29~11 ;
wire \ALU_1|Add29~13 ;
wire \ALU_1|Add29~15 ;
wire \ALU_1|Add29~17 ;
wire \ALU_1|Add29~19 ;
wire \ALU_1|Add29~21 ;
wire \ALU_1|Add29~23 ;
wire \ALU_1|Add29~25 ;
wire \ALU_1|Add29~27 ;
wire \ALU_1|Add29~29 ;
wire \ALU_1|Add29~31 ;
wire \ALU_1|Add29~32_combout ;
wire \ALU_1|j~398_combout ;
wire \ALU_1|Add29~30_combout ;
wire \ALU_1|j~386_combout ;
wire \ALU_1|Add29~22_combout ;
wire \ALU_1|j~328_combout ;
wire \ALU_1|Add28~20_combout ;
wire \ALU_1|Add27~20_combout ;
wire \ALU_1|j~309_combout ;
wire \ALU_1|j~310_combout ;
wire \ALU_1|Add29~20_combout ;
wire \ALU_1|j~311_combout ;
wire \ALU_1|Add29~10_combout ;
wire \ALU_1|Add26~10_combout ;
wire \ALU_1|j~208_combout ;
wire \ALU_1|Add27~10_combout ;
wire \ALU_1|j~209_combout ;
wire \ALU_1|Add28~10_combout ;
wire \ALU_1|j~210_combout ;
wire \ALU_1|j~211_combout ;
wire \ALU_1|Add29~8_combout ;
wire \ALU_1|j~188_combout ;
wire \ALU_1|Add29~2_combout ;
wire \ALU_1|Add28~2_combout ;
wire \ALU_1|Add27~2_combout ;
wire \ALU_1|j~109_combout ;
wire \ALU_1|j~110_combout ;
wire \ALU_1|j~111_combout ;
wire \ALU_1|Add29~0_combout ;
wire \ALU_1|j~83_combout ;
wire \ALU_1|Add30~1 ;
wire \ALU_1|Add30~3 ;
wire \ALU_1|Add30~5 ;
wire \ALU_1|Add30~7 ;
wire \ALU_1|Add30~9 ;
wire \ALU_1|Add30~11 ;
wire \ALU_1|Add30~13 ;
wire \ALU_1|Add30~15 ;
wire \ALU_1|Add30~17 ;
wire \ALU_1|Add30~19 ;
wire \ALU_1|Add30~21 ;
wire \ALU_1|Add30~23 ;
wire \ALU_1|Add30~25 ;
wire \ALU_1|Add30~27 ;
wire \ALU_1|Add30~29 ;
wire \ALU_1|Add30~31 ;
wire \ALU_1|Add30~33 ;
wire \ALU_1|Add30~35 ;
wire \ALU_1|Add30~37 ;
wire \ALU_1|Add30~39 ;
wire \ALU_1|Add30~41 ;
wire \ALU_1|Add30~43 ;
wire \ALU_1|Add30~44_combout ;
wire \ALU_1|j~450_combout ;
wire \ALU_1|Add31~44_combout ;
wire \ALU_1|j~451_combout ;
wire \ALU_1|Add30~32_combout ;
wire \ALU_1|j~399_combout ;
wire \ALU_1|Add30~30_combout ;
wire \ALU_1|j~387_combout ;
wire \ALU_1|Add31~29 ;
wire \ALU_1|Add31~31 ;
wire \ALU_1|Add31~33 ;
wire \ALU_1|Add31~35 ;
wire \ALU_1|Add31~36_combout ;
wire \ALU_1|j~421_combout ;
wire \ALU_1|Add31~34_combout ;
wire \ALU_1|Add29~34_combout ;
wire \ALU_1|Add28~34_combout ;
wire \ALU_1|j~408_combout ;
wire \ALU_1|j~409_combout ;
wire \ALU_1|Add30~34_combout ;
wire \ALU_1|j~410_combout ;
wire \ALU_1|j~411_combout ;
wire \ALU_1|Add31~30_combout ;
wire \ALU_1|j~388_combout ;
wire \ALU_1|Add32~19 ;
wire \ALU_1|Add32~21 ;
wire \ALU_1|Add32~23 ;
wire \ALU_1|Add32~25 ;
wire \ALU_1|Add32~27 ;
wire \ALU_1|Add32~29 ;
wire \ALU_1|Add32~31 ;
wire \ALU_1|Add32~33 ;
wire \ALU_1|Add32~35 ;
wire \ALU_1|Add32~37 ;
wire \ALU_1|Add32~39 ;
wire \ALU_1|Add32~41 ;
wire \ALU_1|Add32~43 ;
wire \ALU_1|Add32~45 ;
wire \ALU_1|Add32~47 ;
wire \ALU_1|Add32~49 ;
wire \ALU_1|Add32~51 ;
wire \ALU_1|Add32~52_combout ;
wire \ALU_1|Mux5~0_combout ;
wire \ALU_1|Mux5~1_combout ;
wire \ALU_1|Mux5~2_combout ;
wire \ALU_1|Mux5~3_combout ;
wire \ALU_1|Mux5~4_combout ;
wire \sel_32_2|result[26]~116_combout ;
wire \reg_32|register[15][26]~feeder_combout ;
wire \reg_32|register[15][26]~q ;
wire \reg_32|register[14][26]~feeder_combout ;
wire \reg_32|register[14][26]~q ;
wire \reg_32|register[12][26]~feeder_combout ;
wire \reg_32|register[12][26]~q ;
wire \reg_32|Mux37~7_combout ;
wire \reg_32|Mux37~8_combout ;
wire \reg_32|Mux37~3_combout ;
wire \reg_32|Mux37~6_combout ;
wire \reg_32|Mux37~9_combout ;
wire \reg_32|register[31][26]~q ;
wire \reg_32|register[27][26]~feeder_combout ;
wire \reg_32|register[27][26]~q ;
wire \reg_32|Mux37~18_combout ;
wire \reg_32|register[25][26]~feeder_combout ;
wire \reg_32|register[25][26]~q ;
wire \reg_32|register[29][26]~q ;
wire \reg_32|Mux37~13_combout ;
wire \reg_32|Mux37~16_combout ;
wire \reg_32|Mux37~19_combout ;
wire \reg_32|Mux37~20_combout ;
wire \sel_32_03_1|Mux5~1_combout ;
wire \ALU_1|tempB[26]~5_combout ;
wire \ALU_1|Add0~55 ;
wire \ALU_1|Add0~57 ;
wire \ALU_1|Add0~59 ;
wire \ALU_1|Add0~61 ;
wire \ALU_1|Add0~62_combout ;
wire \ALU_1|Mux1~3_combout ;
wire \ALU_1|Mux1~4_combout ;
wire \reg_32|register~58_combout ;
wire \reg_32|register[0][30]~q ;
wire \reg_32|register[1][30]~166_combout ;
wire \reg_32|register[1][30]~q ;
wire \reg_32|Mux33~4_combout ;
wire \reg_32|Mux33~5_combout ;
wire \reg_32|Mux33~6_combout ;
wire \reg_32|register[13][30]~feeder_combout ;
wire \reg_32|register[13][30]~q ;
wire \reg_32|register[15][30]~feeder_combout ;
wire \reg_32|register[15][30]~q ;
wire \reg_32|Mux33~8_combout ;
wire \reg_32|Mux33~9_combout ;
wire \reg_32|register[26][30]~feeder_combout ;
wire \reg_32|register[26][30]~q ;
wire \reg_32|register[18][30]~q ;
wire \reg_32|Mux33~10_combout ;
wire \reg_32|register[22][30]~q ;
wire \reg_32|register[30][30]~feeder_combout ;
wire \reg_32|register[30][30]~q ;
wire \reg_32|Mux33~11_combout ;
wire \reg_32|register[17][30]~q ;
wire \reg_32|Mux33~12_combout ;
wire \reg_32|register[29][30]~q ;
wire \reg_32|Mux33~13_combout ;
wire \reg_32|Mux33~16_combout ;
wire \reg_32|register[19][30]~q ;
wire \reg_32|register[23][30]~feeder_combout ;
wire \reg_32|register[23][30]~q ;
wire \reg_32|Mux33~17_combout ;
wire \reg_32|register[31][30]~q ;
wire \reg_32|register[27][30]~feeder_combout ;
wire \reg_32|register[27][30]~q ;
wire \reg_32|Mux33~18_combout ;
wire \reg_32|Mux33~19_combout ;
wire \reg_32|Mux33~20_combout ;
wire \shift_reg_1|ShiftRight0~33_combout ;
wire \shift_reg_1|ShiftRight0~135_combout ;
wire \shift_reg_1|ShiftRight0~101_combout ;
wire \shift_reg_1|ShiftRight0~102_combout ;
wire \reg_32|register[13][4]~q ;
wire \reg_32|register[15][4]~q ;
wire \reg_32|register[14][4]~q ;
wire \reg_32|register[12][4]~q ;
wire \reg_32|Mux59~7_combout ;
wire \reg_32|Mux59~8_combout ;
wire \reg_32|register[11][4]~q ;
wire \reg_32|Mux59~1_combout ;
wire \reg_32|register[7][4]~q ;
wire \reg_32|register[4][4]~120_combout ;
wire \reg_32|register[4][4]~q ;
wire \reg_32|register[6][4]~q ;
wire \reg_32|Mux59~2_combout ;
wire \reg_32|Mux59~3_combout ;
wire \reg_32|register[2][4]~121_combout ;
wire \reg_32|register[2][4]~q ;
wire \reg_32|register[1][4]~122_combout ;
wire \reg_32|register[1][4]~q ;
wire \reg_32|Mux59~4_combout ;
wire \reg_32|Mux59~5_combout ;
wire \reg_32|Mux59~6_combout ;
wire \reg_32|Mux59~9_combout ;
wire \reg_32|register[27][4]~213_combout ;
wire \reg_32|register[27][4]~q ;
wire \reg_32|register[19][4]~215_combout ;
wire \reg_32|register[19][4]~q ;
wire \reg_32|register[23][4]~214_combout ;
wire \reg_32|register[23][4]~q ;
wire \reg_32|Mux59~17_combout ;
wire \reg_32|register[31][4]~216_combout ;
wire \reg_32|register[31][4]~q ;
wire \reg_32|Mux59~18_combout ;
wire \reg_32|register[22][4]~201_combout ;
wire \reg_32|register[22][4]~q ;
wire \reg_32|register[18][4]~203_combout ;
wire \reg_32|register[18][4]~q ;
wire \reg_32|register[26][4]~202_combout ;
wire \reg_32|register[26][4]~q ;
wire \reg_32|Mux59~10_combout ;
wire \reg_32|Mux59~11_combout ;
wire \reg_32|register[29][4]~208_combout ;
wire \reg_32|register[29][4]~q ;
wire \reg_32|register[21][4]~206_combout ;
wire \reg_32|register[21][4]~q ;
wire \reg_32|Mux59~12_combout ;
wire \reg_32|Mux59~13_combout ;
wire \reg_32|register[20][4]~209_combout ;
wire \reg_32|register[20][4]~q ;
wire \reg_32|register[16][4]~211_combout ;
wire \reg_32|register[16][4]~q ;
wire \reg_32|register[24][4]~210_combout ;
wire \reg_32|register[24][4]~q ;
wire \reg_32|Mux59~14_combout ;
wire \reg_32|Mux59~15_combout ;
wire \reg_32|Mux59~16_combout ;
wire \reg_32|Mux59~19_combout ;
wire \reg_32|Mux59~20_combout ;
wire \sel_32_03_1|Mux27~0_combout ;
wire \ALU_1|tempB[4]~27_combout ;
wire \ALU_1|Add0~9 ;
wire \ALU_1|Add0~11 ;
wire \ALU_1|Add0~12_combout ;
wire \ALU_1|Add30~4_combout ;
wire \ALU_1|Add28~4_combout ;
wire \ALU_1|Add25~4_combout ;
wire \ALU_1|j~134_combout ;
wire \ALU_1|Add26~4_combout ;
wire \ALU_1|j~135_combout ;
wire \ALU_1|Add27~4_combout ;
wire \ALU_1|j~136_combout ;
wire \ALU_1|j~137_combout ;
wire \ALU_1|Add29~4_combout ;
wire \ALU_1|j~138_combout ;
wire \ALU_1|j~139_combout ;
wire \ALU_1|j~140_combout ;
wire \ALU_1|Add31~0_combout ;
wire \ALU_1|Add30~0_combout ;
wire \ALU_1|j~84_combout ;
wire \ALU_1|j~85_combout ;
wire \ALU_1|Add32~1 ;
wire \ALU_1|Add32~3 ;
wire \ALU_1|Add32~5 ;
wire \ALU_1|Add32~7 ;
wire \ALU_1|Add32~9 ;
wire \ALU_1|Add32~10_combout ;
wire \ALU_1|Add30~10_combout ;
wire \ALU_1|j~212_combout ;
wire \ALU_1|Add30~8_combout ;
wire \ALU_1|j~189_combout ;
wire \ALU_1|Add31~1 ;
wire \ALU_1|Add31~3 ;
wire \ALU_1|Add31~5 ;
wire \ALU_1|Add31~7 ;
wire \ALU_1|Add31~9 ;
wire \ALU_1|Add31~10_combout ;
wire \ALU_1|j~213_combout ;
wire \ALU_1|Mux26~0_combout ;
wire \ALU_1|Mux26~1_combout ;
wire \ALU_1|Mux26~2_combout ;
wire \ALU_1|Mux26~3_combout ;
wire \ALU_1|Mux26~4_combout ;
wire \sel_32_2|result[5]~51_combout ;
wire \reg_32|register[6][5]~q ;
wire \reg_32|register[7][5]~q ;
wire \reg_32|Mux58~1_combout ;
wire \reg_32|register[10][5]~feeder_combout ;
wire \reg_32|register[10][5]~q ;
wire \reg_32|register[8][5]~feeder_combout ;
wire \reg_32|register[8][5]~q ;
wire \reg_32|Mux58~2_combout ;
wire \reg_32|register[11][5]~q ;
wire \reg_32|Mux58~3_combout ;
wire \reg_32|register[3][5]~124_combout ;
wire \reg_32|register[3][5]~q ;
wire \reg_32|register[2][5]~q ;
wire \reg_32|Mux58~4_combout ;
wire \reg_32|Mux58~5_combout ;
wire \reg_32|Mux58~6_combout ;
wire \reg_32|register[14][5]~feeder_combout ;
wire \reg_32|register[14][5]~q ;
wire \reg_32|register[15][5]~feeder_combout ;
wire \reg_32|register[15][5]~q ;
wire \reg_32|register[12][5]~feeder_combout ;
wire \reg_32|register[12][5]~q ;
wire \reg_32|register[13][5]~feeder_combout ;
wire \reg_32|register[13][5]~q ;
wire \reg_32|Mux58~7_combout ;
wire \reg_32|Mux58~8_combout ;
wire \reg_32|Mux58~9_combout ;
wire \reg_32|register[31][5]~q ;
wire \reg_32|register[23][5]~feeder_combout ;
wire \reg_32|register[23][5]~q ;
wire \reg_32|Mux58~18_combout ;
wire \reg_32|register[28][5]~q ;
wire \reg_32|register[20][5]~feeder_combout ;
wire \reg_32|register[20][5]~q ;
wire \reg_32|register[16][5]~q ;
wire \reg_32|Mux58~14_combout ;
wire \reg_32|Mux58~15_combout ;
wire \reg_32|register[30][5]~q ;
wire \reg_32|register[22][5]~feeder_combout ;
wire \reg_32|register[22][5]~q ;
wire \reg_32|register[18][5]~q ;
wire \reg_32|Mux58~12_combout ;
wire \reg_32|Mux58~13_combout ;
wire \reg_32|Mux58~16_combout ;
wire \reg_32|Mux58~19_combout ;
wire \reg_32|Mux58~20_combout ;
wire \shift_reg_1|ShiftRight0~144_combout ;
wire \shift_reg_1|ShiftRight0~147_combout ;
wire \shift_reg_1|ShiftRight0~55_combout ;
wire \shift_reg_1|ShiftRight0~111_combout ;
wire \shift_reg_1|ShiftRight0~112_combout ;
wire \shift_reg_1|ShiftRight0~128_combout ;
wire \sel_32_2|result[27]~117_combout ;
wire \shift_reg_1|ShiftRight0~36_combout ;
wire \shift_reg_1|ShiftRight0~137_combout ;
wire \shift_reg_1|ShiftRight0~103_combout ;
wire \shift_reg_1|ShiftRight0~105_combout ;
wire \shift_reg_1|ShiftRight0~109_combout ;
wire \shift_reg_1|ShiftRight0~129_combout ;
wire \sel_32_2|result[27]~119_combout ;
wire \sel_32_2|result[27]~120_combout ;
wire \sel_32_2|result[27]~146_combout ;
wire \ALU_1|Add0~56_combout ;
wire \ALU_1|Add31~53 ;
wire \ALU_1|Add31~54_combout ;
wire \ALU_1|j~493_combout ;
wire \ALU_1|Add32~53 ;
wire \ALU_1|Add32~54_combout ;
wire \ALU_1|Mux4~3_combout ;
wire \ALU_1|Mux4~4_combout ;
wire \ALU_1|Mux4~5_combout ;
wire \ALU_1|Mux4~6_combout ;
wire \sel_32_2|result[27]~121_combout ;
wire \reg_32|register[13][27]~feeder_combout ;
wire \reg_32|register[13][27]~q ;
wire \reg_32|register[5][27]~q ;
wire \reg_32|Mux4~0_combout ;
wire \reg_32|Mux4~1_combout ;
wire \reg_32|register[14][27]~q ;
wire \reg_32|Mux4~2_combout ;
wire \reg_32|Mux4~3_combout ;
wire \reg_32|Mux4~6_combout ;
wire \reg_32|Mux4~9_combout ;
wire \ALU_1|tempA~1_combout ;
wire \ALU_1|j~114_combout ;
wire \ALU_1|j~115_combout ;
wire \ALU_1|Add7~5 ;
wire \ALU_1|Add7~7 ;
wire \ALU_1|Add7~8_combout ;
wire \ALU_1|j~470_combout ;
wire \ALU_1|Add8~9 ;
wire \ALU_1|Add8~10_combout ;
wire \ALU_1|j~191_combout ;
wire \ALU_1|Add9~9 ;
wire \ALU_1|Add9~10_combout ;
wire \ALU_1|j~471_combout ;
wire \ALU_1|Add10~9 ;
wire \ALU_1|Add10~10_combout ;
wire \ALU_1|j~192_combout ;
wire \ALU_1|Add11~9 ;
wire \ALU_1|Add11~10_combout ;
wire \ALU_1|j~193_combout ;
wire \ALU_1|Add12~11 ;
wire \ALU_1|Add12~12_combout ;
wire \ALU_1|j~216_combout ;
wire \ALU_1|Add13~13 ;
wire \ALU_1|Add13~14_combout ;
wire \ALU_1|j~238_combout ;
wire \ALU_1|Add14~13 ;
wire \ALU_1|Add14~14_combout ;
wire \ALU_1|j~239_combout ;
wire \ALU_1|Add15~15 ;
wire \ALU_1|Add15~16_combout ;
wire \ALU_1|j~260_combout ;
wire \ALU_1|Add16~16_combout ;
wire \ALU_1|j~261_combout ;
wire \ALU_1|Add17~16_combout ;
wire \ALU_1|j~262_combout ;
wire \ALU_1|Add18~17 ;
wire \ALU_1|Add18~19 ;
wire \ALU_1|Add18~20_combout ;
wire \ALU_1|j~300_combout ;
wire \ALU_1|Add19~21 ;
wire \ALU_1|Add19~23 ;
wire \ALU_1|Add19~24_combout ;
wire \ALU_1|j~334_combout ;
wire \ALU_1|Add20~24_combout ;
wire \ALU_1|j~335_combout ;
wire \ALU_1|Add21~24_combout ;
wire \ALU_1|j~336_combout ;
wire \ALU_1|Add22~25 ;
wire \ALU_1|Add22~27 ;
wire \ALU_1|Add22~28_combout ;
wire \ALU_1|j~366_combout ;
wire \ALU_1|Add23~28_combout ;
wire \ALU_1|j~367_combout ;
wire \ALU_1|Add24~29 ;
wire \ALU_1|Add24~30_combout ;
wire \ALU_1|j~381_combout ;
wire \ALU_1|Add25~30_combout ;
wire \ALU_1|j~382_combout ;
wire \ALU_1|Add26~31 ;
wire \ALU_1|Add26~33 ;
wire \ALU_1|Add26~35 ;
wire \ALU_1|Add26~37 ;
wire \ALU_1|Add26~39 ;
wire \ALU_1|Add26~41 ;
wire \ALU_1|Add26~43 ;
wire \ALU_1|Add26~44_combout ;
wire \ALU_1|j~446_combout ;
wire \ALU_1|Add27~44_combout ;
wire \ALU_1|j~447_combout ;
wire \ALU_1|Add28~44_combout ;
wire \ALU_1|j~448_combout ;
wire \ALU_1|j~449_combout ;
wire \ALU_1|Add30~45 ;
wire \ALU_1|Add30~47 ;
wire \ALU_1|Add30~49 ;
wire \ALU_1|Add30~51 ;
wire \ALU_1|Add30~53 ;
wire \ALU_1|Add30~54_combout ;
wire \ALU_1|j~466_combout ;
wire \ALU_1|Add31~55 ;
wire \ALU_1|Add31~56_combout ;
wire \ALU_1|j~467_combout ;
wire \ALU_1|Add32~55 ;
wire \ALU_1|Add32~56_combout ;
wire \ALU_1|Mux3~1_combout ;
wire \ALU_1|Mux3~2_combout ;
wire \ALU_1|Mux3~3_combout ;
wire \ALU_1|Mux3~4_combout ;
wire \sel_32_2|result[28]~124_combout ;
wire \reg_32|register[11][28]~feeder_combout ;
wire \reg_32|register[11][28]~q ;
wire \reg_32|register[10][28]~q ;
wire \reg_32|Mux3~0_combout ;
wire \reg_32|Mux3~1_combout ;
wire \reg_32|register[15][28]~q ;
wire \reg_32|register[14][28]~q ;
wire \reg_32|Mux3~7_combout ;
wire \reg_32|Mux3~8_combout ;
wire \reg_32|register[5][28]~q ;
wire \reg_32|register[7][28]~q ;
wire \reg_32|register[4][28]~q ;
wire \reg_32|Mux3~2_combout ;
wire \reg_32|Mux3~3_combout ;
wire \reg_32|Mux3~6_combout ;
wire \reg_32|Mux3~9_combout ;
wire \ALU_1|j~56_combout ;
wire \ALU_1|j~58_combout ;
wire \ALU_1|j~60_combout ;
wire \ALU_1|Add7~0_combout ;
wire \ALU_1|j~61_combout ;
wire \ALU_1|Add8~0_combout ;
wire \ALU_1|j~62_combout ;
wire \ALU_1|j~63_combout ;
wire \ALU_1|Add10~0_combout ;
wire \ALU_1|j~64_combout ;
wire \ALU_1|j~65_combout ;
wire \ALU_1|Add12~0_combout ;
wire \ALU_1|j~66_combout ;
wire \ALU_1|Add13~0_combout ;
wire \ALU_1|j~67_combout ;
wire \ALU_1|Add14~0_combout ;
wire \ALU_1|j~68_combout ;
wire \ALU_1|Add15~0_combout ;
wire \ALU_1|j~69_combout ;
wire \ALU_1|Add16~0_combout ;
wire \ALU_1|j~70_combout ;
wire \ALU_1|Add17~0_combout ;
wire \ALU_1|j~71_combout ;
wire \ALU_1|Add18~0_combout ;
wire \ALU_1|j~72_combout ;
wire \ALU_1|Add19~1 ;
wire \ALU_1|Add19~3 ;
wire \ALU_1|Add19~5 ;
wire \ALU_1|Add19~7 ;
wire \ALU_1|Add19~9 ;
wire \ALU_1|Add19~11 ;
wire \ALU_1|Add19~12_combout ;
wire \ALU_1|j~223_combout ;
wire \ALU_1|Add20~11 ;
wire \ALU_1|Add20~13 ;
wire \ALU_1|Add20~15 ;
wire \ALU_1|Add20~16_combout ;
wire \ALU_1|Add19~16_combout ;
wire \ALU_1|j~264_combout ;
wire \ALU_1|j~265_combout ;
wire \ALU_1|Add21~16_combout ;
wire \ALU_1|j~266_combout ;
wire \ALU_1|Add22~16_combout ;
wire \ALU_1|j~267_combout ;
wire \ALU_1|Add23~16_combout ;
wire \ALU_1|j~268_combout ;
wire \ALU_1|Add24~16_combout ;
wire \ALU_1|j~269_combout ;
wire \ALU_1|Add25~16_combout ;
wire \ALU_1|j~270_combout ;
wire \ALU_1|Add26~16_combout ;
wire \ALU_1|j~271_combout ;
wire \ALU_1|Add27~16_combout ;
wire \ALU_1|j~272_combout ;
wire \ALU_1|Add28~16_combout ;
wire \ALU_1|j~273_combout ;
wire \ALU_1|Add29~16_combout ;
wire \ALU_1|j~274_combout ;
wire \ALU_1|Add30~16_combout ;
wire \ALU_1|j~275_combout ;
wire \ALU_1|Add31~11 ;
wire \ALU_1|Add31~13 ;
wire \ALU_1|Add31~15 ;
wire \ALU_1|Add31~16_combout ;
wire \ALU_1|j~276_combout ;
wire \ALU_1|Add32~11 ;
wire \ALU_1|Add32~13 ;
wire \ALU_1|Add32~15 ;
wire \ALU_1|Add32~17 ;
wire \ALU_1|Add32~18_combout ;
wire \ALU_1|Add30~18_combout ;
wire \ALU_1|Add28~18_combout ;
wire \ALU_1|j~292_combout ;
wire \ALU_1|Add29~18_combout ;
wire \ALU_1|j~293_combout ;
wire \ALU_1|j~294_combout ;
wire \ALU_1|Add31~17 ;
wire \ALU_1|Add31~18_combout ;
wire \ALU_1|j~295_combout ;
wire \ALU_1|Mux22~1_combout ;
wire \ALU_1|Mux22~2_combout ;
wire \ALU_1|Mux22~5_combout ;
wire \reg_32|register~42_combout ;
wire \reg_32|register[0][9]~q ;
wire \reg_32|Mux54~4_combout ;
wire \reg_32|Mux54~5_combout ;
wire \reg_32|Mux54~6_combout ;
wire \reg_32|register[15][9]~feeder_combout ;
wire \reg_32|register[15][9]~q ;
wire \reg_32|register[12][9]~q ;
wire \reg_32|Mux54~7_combout ;
wire \reg_32|Mux54~8_combout ;
wire \reg_32|Mux54~9_combout ;
wire \reg_32|Mux54~20_combout ;
wire \shift_reg_1|ShiftRight0~142_combout ;
wire \shift_reg_1|ShiftRight0~93_combout ;
wire \shift_reg_1|Mux25~3_combout ;
wire \sel_32_2|result[22]~101_combout ;
wire \sel_32_2|result[22]~102_combout ;
wire \reg_32|register[10][22]~feeder_combout ;
wire \reg_32|register[10][22]~q ;
wire \reg_32|register[8][22]~feeder_combout ;
wire \reg_32|register[8][22]~q ;
wire \reg_32|Mux41~0_combout ;
wire \reg_32|register[11][22]~feeder_combout ;
wire \reg_32|register[11][22]~q ;
wire \reg_32|Mux41~1_combout ;
wire \reg_32|register[7][22]~feeder_combout ;
wire \reg_32|register[7][22]~q ;
wire \reg_32|register[4][22]~151_combout ;
wire \reg_32|register[4][22]~q ;
wire \reg_32|register[6][22]~feeder_combout ;
wire \reg_32|register[6][22]~q ;
wire \reg_32|Mux41~2_combout ;
wire \reg_32|Mux41~3_combout ;
wire \reg_32|Mux41~6_combout ;
wire \reg_32|register[15][22]~q ;
wire \reg_32|register[13][22]~q ;
wire \reg_32|Mux41~8_combout ;
wire \reg_32|Mux41~9_combout ;
wire \reg_32|register[19][22]~q ;
wire \reg_32|Mux41~17_combout ;
wire \reg_32|register[31][22]~q ;
wire \reg_32|register[27][22]~feeder_combout ;
wire \reg_32|register[27][22]~q ;
wire \reg_32|Mux41~18_combout ;
wire \reg_32|register[22][22]~q ;
wire \reg_32|register[30][22]~q ;
wire \reg_32|Mux41~11_combout ;
wire \reg_32|register[28][22]~q ;
wire \reg_32|register[20][22]~feeder_combout ;
wire \reg_32|register[20][22]~q ;
wire \reg_32|Mux41~15_combout ;
wire \reg_32|register[29][22]~q ;
wire \reg_32|register[21][22]~feeder_combout ;
wire \reg_32|register[21][22]~q ;
wire \reg_32|register[17][22]~q ;
wire \reg_32|Mux41~12_combout ;
wire \reg_32|Mux41~13_combout ;
wire \reg_32|Mux41~16_combout ;
wire \reg_32|Mux41~19_combout ;
wire \reg_32|Mux41~20_combout ;
wire \sel_32_03_1|Mux9~0_combout ;
wire \sel_32_03_1|Mux9~1_combout ;
wire \shift_reg_1|LessThan26~0_combout ;
wire \sel_32_2|result[21]~97_combout ;
wire \sel_32_2|result[21]~98_combout ;
wire \sel_32_2|result[21]~47_combout ;
wire \sel_32_2|result[21]~48_combout ;
wire \sel_32_2|result[21]~99_combout ;
wire \reg_32|register[7][21]~feeder_combout ;
wire \reg_32|register[7][21]~q ;
wire \reg_32|Mux42~1_combout ;
wire \reg_32|register[14][21]~feeder_combout ;
wire \reg_32|register[14][21]~q ;
wire \reg_32|register[13][21]~feeder_combout ;
wire \reg_32|register[13][21]~q ;
wire \reg_32|Mux42~7_combout ;
wire \reg_32|Mux42~8_combout ;
wire \reg_32|register[3][21]~150_combout ;
wire \reg_32|register[3][21]~q ;
wire \reg_32|register~51_combout ;
wire \reg_32|register[0][21]~q ;
wire \reg_32|register[2][21]~feeder_combout ;
wire \reg_32|register[2][21]~q ;
wire \reg_32|Mux42~4_combout ;
wire \reg_32|Mux42~5_combout ;
wire \reg_32|register[9][21]~feeder_combout ;
wire \reg_32|register[9][21]~q ;
wire \reg_32|register[8][21]~q ;
wire \reg_32|Mux42~2_combout ;
wire \reg_32|Mux42~3_combout ;
wire \reg_32|Mux42~6_combout ;
wire \reg_32|Mux42~9_combout ;
wire \reg_32|register[19][21]~q ;
wire \reg_32|Mux42~17_combout ;
wire \reg_32|register[31][21]~q ;
wire \reg_32|register[23][21]~feeder_combout ;
wire \reg_32|register[23][21]~q ;
wire \reg_32|Mux42~18_combout ;
wire \reg_32|register[16][21]~q ;
wire \reg_32|Mux42~14_combout ;
wire \reg_32|register[28][21]~q ;
wire \reg_32|register[24][21]~feeder_combout ;
wire \reg_32|register[24][21]~q ;
wire \reg_32|Mux42~15_combout ;
wire \reg_32|Mux42~16_combout ;
wire \reg_32|Mux42~19_combout ;
wire \reg_32|Mux42~20_combout ;
wire \sel_32_03_1|Mux10~0_combout ;
wire \sel_32_03_1|Mux10~1_combout ;
wire \ALU_1|Mux10~2_combout ;
wire \ALU_1|Mux10~3_combout ;
wire \ALU_1|Add31~41 ;
wire \ALU_1|Add31~42_combout ;
wire \ALU_1|j~445_combout ;
wire \ALU_1|Add32~42_combout ;
wire \ALU_1|Mux10~4_combout ;
wire \ALU_1|Mux10~5_combout ;
wire \ALU_1|Mux10~6_combout ;
wire \ALU_1|Mux10~7_combout ;
wire \sel_32_2|result[21]~100_combout ;
wire \reg_32|register[6][21]~q ;
wire \reg_32|Mux10~0_combout ;
wire \reg_32|Mux10~1_combout ;
wire \reg_32|register[4][21]~q ;
wire \reg_32|register[12][21]~q ;
wire \reg_32|Mux10~5_combout ;
wire \reg_32|register[5][21]~feeder_combout ;
wire \reg_32|register[5][21]~q ;
wire \reg_32|Mux10~2_combout ;
wire \reg_32|Mux10~3_combout ;
wire \reg_32|Mux10~6_combout ;
wire \reg_32|register[15][21]~feeder_combout ;
wire \reg_32|register[15][21]~q ;
wire \reg_32|Mux10~7_combout ;
wire \reg_32|Mux10~8_combout ;
wire \reg_32|Mux10~9_combout ;
wire \ALU_1|tempB[19]~12_combout ;
wire \ALU_1|Add0~39 ;
wire \ALU_1|Add0~41 ;
wire \ALU_1|Add0~43 ;
wire \ALU_1|Add0~45 ;
wire \ALU_1|Add0~46_combout ;
wire \ALU_1|ALU_out~21_combout ;
wire \ALU_1|Add32~44_combout ;
wire \ALU_1|Mux9~0_combout ;
wire \ALU_1|Mux9~1_combout ;
wire \ALU_1|Mux9~2_combout ;
wire \ALU_1|Mux9~3_combout ;
wire \ALU_1|Mux9~4_combout ;
wire \sel_32_2|result[22]~103_combout ;
wire \reg_32|register[3][22]~feeder_combout ;
wire \reg_32|register[3][22]~q ;
wire \reg_32|register[2][22]~152_combout ;
wire \reg_32|register[2][22]~q ;
wire \reg_32|Mux9~4_combout ;
wire \reg_32|Mux9~5_combout ;
wire \reg_32|register[9][22]~feeder_combout ;
wire \reg_32|register[9][22]~q ;
wire \reg_32|Mux9~2_combout ;
wire \reg_32|Mux9~3_combout ;
wire \reg_32|Mux9~6_combout ;
wire \reg_32|register[14][22]~q ;
wire \reg_32|register[12][22]~feeder_combout ;
wire \reg_32|register[12][22]~q ;
wire \reg_32|Mux9~7_combout ;
wire \reg_32|Mux9~8_combout ;
wire \reg_32|Mux9~0_combout ;
wire \reg_32|Mux9~1_combout ;
wire \reg_32|Mux9~9_combout ;
wire \ALU_1|Add0~47 ;
wire \ALU_1|Add0~49 ;
wire \ALU_1|Add0~50_combout ;
wire \ALU_1|ALU_out~22_combout ;
wire \ALU_1|Add31~48_combout ;
wire \ALU_1|j~460_combout ;
wire \ALU_1|Add32~48_combout ;
wire \ALU_1|Mux7~0_combout ;
wire \ALU_1|Mux7~1_combout ;
wire \ALU_1|Mux7~2_combout ;
wire \ALU_1|Mux7~3_combout ;
wire \ALU_1|Mux7~4_combout ;
wire \sel_32_2|result[24]~109_combout ;
wire \reg_32|register[15][24]~feeder_combout ;
wire \reg_32|register[15][24]~q ;
wire \reg_32|register[12][24]~q ;
wire \reg_32|Mux7~7_combout ;
wire \reg_32|Mux7~8_combout ;
wire \reg_32|register[11][24]~q ;
wire \reg_32|Mux7~0_combout ;
wire \reg_32|Mux7~1_combout ;
wire \reg_32|Mux7~2_combout ;
wire \reg_32|register[7][24]~feeder_combout ;
wire \reg_32|register[7][24]~q ;
wire \reg_32|Mux7~3_combout ;
wire \reg_32|register[1][24]~q ;
wire \reg_32|Mux7~4_combout ;
wire \reg_32|Mux7~5_combout ;
wire \reg_32|Mux7~6_combout ;
wire \reg_32|Mux7~9_combout ;
wire \ALU_1|Add0~51 ;
wire \ALU_1|Add0~52_combout ;
wire \ALU_1|Mux6~3_combout ;
wire \ALU_1|Add32~50_combout ;
wire \ALU_1|Mux6~4_combout ;
wire \ALU_1|Mux6~5_combout ;
wire \ALU_1|Mux6~6_combout ;
wire \ALU_1|Mux6~7_combout ;
wire \sel_32_2|result[25]~113_combout ;
wire \reg_32|register[6][25]~q ;
wire \reg_32|register[10][25]~q ;
wire \reg_32|register[2][25]~q ;
wire \reg_32|Mux6~0_combout ;
wire \reg_32|Mux6~1_combout ;
wire \reg_32|register[9][25]~feeder_combout ;
wire \reg_32|register[9][25]~q ;
wire \reg_32|register[1][25]~157_combout ;
wire \reg_32|register[1][25]~q ;
wire \reg_32|register[5][25]~q ;
wire \reg_32|Mux6~2_combout ;
wire \reg_32|Mux6~3_combout ;
wire \reg_32|register[4][25]~q ;
wire \reg_32|register[12][25]~q ;
wire \reg_32|register[8][25]~q ;
wire \reg_32|Mux6~4_combout ;
wire \reg_32|Mux6~5_combout ;
wire \reg_32|Mux6~6_combout ;
wire \reg_32|Mux6~9_combout ;
wire \ALU_1|always0~2_combout ;
wire \ALU_1|always0~4_combout ;
wire \ALU_1|always0~5_combout ;
wire \ALU_1|Add11~11 ;
wire \ALU_1|Add11~12_combout ;
wire \ALU_1|j~215_combout ;
wire \ALU_1|Add12~13 ;
wire \ALU_1|Add12~15 ;
wire \ALU_1|Add12~17 ;
wire \ALU_1|Add12~18_combout ;
wire \ALU_1|Add13~15 ;
wire \ALU_1|Add13~17 ;
wire \ALU_1|Add13~18_combout ;
wire \ALU_1|j~475_combout ;
wire \ALU_1|Add14~15 ;
wire \ALU_1|Add14~17 ;
wire \ALU_1|Add14~18_combout ;
wire \ALU_1|j~278_combout ;
wire \ALU_1|j~279_combout ;
wire \ALU_1|Add16~19 ;
wire \ALU_1|Add16~21 ;
wire \ALU_1|Add16~23 ;
wire \ALU_1|Add16~25 ;
wire \ALU_1|Add16~26_combout ;
wire \ALU_1|Add17~26_combout ;
wire \ALU_1|j~479_combout ;
wire \ALU_1|Add18~27 ;
wire \ALU_1|Add18~29 ;
wire \ALU_1|Add18~30_combout ;
wire \ALU_1|Add19~30_combout ;
wire \ALU_1|j~481_combout ;
wire \ALU_1|Add20~30_combout ;
wire \ALU_1|j~377_combout ;
wire \ALU_1|Add21~30_combout ;
wire \ALU_1|j~378_combout ;
wire \ALU_1|Add22~30_combout ;
wire \ALU_1|j~379_combout ;
wire \ALU_1|Add23~30_combout ;
wire \ALU_1|j~380_combout ;
wire \ALU_1|Add24~31 ;
wire \ALU_1|Add24~32_combout ;
wire \ALU_1|j~393_combout ;
wire \ALU_1|Add25~32_combout ;
wire \ALU_1|j~394_combout ;
wire \ALU_1|Add26~32_combout ;
wire \ALU_1|j~395_combout ;
wire \ALU_1|Add27~32_combout ;
wire \ALU_1|j~396_combout ;
wire \ALU_1|Add28~32_combout ;
wire \ALU_1|j~397_combout ;
wire \ALU_1|Add29~33 ;
wire \ALU_1|Add29~35 ;
wire \ALU_1|Add29~36_combout ;
wire \ALU_1|j~419_combout ;
wire \ALU_1|Add30~36_combout ;
wire \ALU_1|j~420_combout ;
wire \ALU_1|Add31~37 ;
wire \ALU_1|Add31~39 ;
wire \ALU_1|Add31~40_combout ;
wire \ALU_1|j~438_combout ;
wire \ALU_1|Add32~40_combout ;
wire \ALU_1|Mux11~0_combout ;
wire \ALU_1|Mux11~1_combout ;
wire \ALU_1|Mux11~2_combout ;
wire \ALU_1|Mux11~3_combout ;
wire \ALU_1|Mux11~4_combout ;
wire \sel_32_2|result[20]~96_combout ;
wire \reg_32|register[10][20]~q ;
wire \reg_32|register[8][20]~q ;
wire \reg_32|Mux11~0_combout ;
wire \reg_32|Mux11~1_combout ;
wire \reg_32|register[15][20]~feeder_combout ;
wire \reg_32|register[15][20]~q ;
wire \reg_32|Mux11~7_combout ;
wire \reg_32|Mux11~8_combout ;
wire \reg_32|Mux11~9_combout ;
wire \ALU_1|always0~6_combout ;
wire \ALU_1|Add10~11 ;
wire \ALU_1|Add10~13 ;
wire \ALU_1|Add10~14_combout ;
wire \ALU_1|j~236_combout ;
wire \ALU_1|Add11~13 ;
wire \ALU_1|Add11~15 ;
wire \ALU_1|Add11~16_combout ;
wire \ALU_1|j~474_combout ;
wire \ALU_1|Add12~16_combout ;
wire \ALU_1|j~257_combout ;
wire \ALU_1|Add13~16_combout ;
wire \ALU_1|j~258_combout ;
wire \ALU_1|Add14~16_combout ;
wire \ALU_1|j~259_combout ;
wire \ALU_1|Add15~17 ;
wire \ALU_1|Add15~19 ;
wire \ALU_1|Add15~20_combout ;
wire \ALU_1|Add13~19 ;
wire \ALU_1|Add13~20_combout ;
wire \ALU_1|j~476_combout ;
wire \ALU_1|Add14~19 ;
wire \ALU_1|Add14~20_combout ;
wire \ALU_1|j~296_combout ;
wire \ALU_1|j~297_combout ;
wire \ALU_1|Add16~20_combout ;
wire \ALU_1|j~298_combout ;
wire \ALU_1|Add17~20_combout ;
wire \ALU_1|j~299_combout ;
wire \ALU_1|Add18~21 ;
wire \ALU_1|Add18~23 ;
wire \ALU_1|Add18~24_combout ;
wire \ALU_1|Add14~21 ;
wire \ALU_1|Add14~22_combout ;
wire \ALU_1|j~314_combout ;
wire \ALU_1|Add15~21 ;
wire \ALU_1|Add15~23 ;
wire \ALU_1|Add15~24_combout ;
wire \ALU_1|j~478_combout ;
wire \ALU_1|Add16~24_combout ;
wire \ALU_1|j~331_combout ;
wire \ALU_1|Add17~24_combout ;
wire \ALU_1|j~332_combout ;
wire \ALU_1|j~333_combout ;
wire \ALU_1|Add19~25 ;
wire \ALU_1|Add19~27 ;
wire \ALU_1|Add19~29 ;
wire \ALU_1|Add19~31 ;
wire \ALU_1|Add19~32_combout ;
wire \ALU_1|j~482_combout ;
wire \ALU_1|Add20~32_combout ;
wire \ALU_1|j~389_combout ;
wire \ALU_1|Add21~32_combout ;
wire \ALU_1|j~390_combout ;
wire \ALU_1|Add22~32_combout ;
wire \ALU_1|j~391_combout ;
wire \ALU_1|Add23~32_combout ;
wire \ALU_1|j~392_combout ;
wire \ALU_1|Add24~33 ;
wire \ALU_1|Add24~35 ;
wire \ALU_1|Add24~37 ;
wire \ALU_1|Add24~39 ;
wire \ALU_1|Add24~40_combout ;
wire \ALU_1|Add23~39 ;
wire \ALU_1|Add23~40_combout ;
wire \ALU_1|j~486_combout ;
wire \ALU_1|j~431_combout ;
wire \ALU_1|Add25~41 ;
wire \ALU_1|Add25~42_combout ;
wire \ALU_1|j~487_combout ;
wire \ALU_1|Add26~42_combout ;
wire \ALU_1|j~440_combout ;
wire \ALU_1|Add27~42_combout ;
wire \ALU_1|j~441_combout ;
wire \ALU_1|Add28~42_combout ;
wire \ALU_1|j~442_combout ;
wire \ALU_1|Add29~42_combout ;
wire \ALU_1|j~443_combout ;
wire \ALU_1|Add30~42_combout ;
wire \ALU_1|j~444_combout ;
wire \ALU_1|Add31~43 ;
wire \ALU_1|Add31~45 ;
wire \ALU_1|Add31~46_combout ;
wire \ALU_1|j~456_combout ;
wire \ALU_1|Add32~46_combout ;
wire \ALU_1|Mux8~4_combout ;
wire \ALU_1|Mux8~5_combout ;
wire \ALU_1|Mux8~6_combout ;
wire \ALU_1|Mux8~7_combout ;
wire \sel_32_2|result[23]~107_combout ;
wire \reg_32|register[8][23]~q ;
wire \reg_32|Mux40~2_combout ;
wire \reg_32|register[11][23]~feeder_combout ;
wire \reg_32|register[11][23]~q ;
wire \reg_32|Mux40~3_combout ;
wire \reg_32|Mux40~6_combout ;
wire \reg_32|Mux40~7_combout ;
wire \reg_32|Mux40~8_combout ;
wire \reg_32|Mux40~9_combout ;
wire \reg_32|Mux40~20_combout ;
wire \shift_reg_1|ShiftRight0~39_combout ;
wire \shift_reg_1|ShiftRight0~67_combout ;
wire \shift_reg_1|ShiftRight0~68_combout ;
wire \shift_reg_1|ShiftRight0~69_combout ;
wire \shift_reg_1|ShiftRight0~70_combout ;
wire \shift_reg_1|ShiftRight0~71_combout ;
wire \shift_reg_1|ShiftRight0~126_combout ;
wire \sel_32_2|result[9]~62_combout ;
wire \sel_32_2|result[9]~63_combout ;
wire \reg_32|register[14][9]~feeder_combout ;
wire \reg_32|register[14][9]~q ;
wire \reg_32|register[10][9]~feeder_combout ;
wire \reg_32|register[10][9]~q ;
wire \reg_32|register[2][9]~132_combout ;
wire \reg_32|register[2][9]~q ;
wire \reg_32|Mux22~0_combout ;
wire \reg_32|Mux22~1_combout ;
wire \reg_32|register[4][9]~134_combout ;
wire \reg_32|register[4][9]~q ;
wire \reg_32|Mux22~5_combout ;
wire \reg_32|register[13][9]~feeder_combout ;
wire \reg_32|register[13][9]~q ;
wire \reg_32|Mux22~3_combout ;
wire \reg_32|Mux22~6_combout ;
wire \reg_32|Mux22~9_combout ;
wire \ALU_1|always0~17_combout ;
wire \ALU_1|Add23~34_combout ;
wire \ALU_1|j~403_combout ;
wire \ALU_1|Add24~34_combout ;
wire \ALU_1|j~404_combout ;
wire \ALU_1|Add25~35 ;
wire \ALU_1|Add25~36_combout ;
wire \ALU_1|j~415_combout ;
wire \ALU_1|Add26~36_combout ;
wire \ALU_1|j~416_combout ;
wire \ALU_1|Add27~36_combout ;
wire \ALU_1|j~417_combout ;
wire \ALU_1|Add28~36_combout ;
wire \ALU_1|j~418_combout ;
wire \ALU_1|Add29~37 ;
wire \ALU_1|Add29~38_combout ;
wire \ALU_1|Add27~38_combout ;
wire \ALU_1|j~426_combout ;
wire \ALU_1|Add28~38_combout ;
wire \ALU_1|j~427_combout ;
wire \ALU_1|j~428_combout ;
wire \ALU_1|Add30~38_combout ;
wire \ALU_1|j~429_combout ;
wire \ALU_1|Add31~38_combout ;
wire \ALU_1|j~430_combout ;
wire \ALU_1|Add32~38_combout ;
wire \ALU_1|Mux12~4_combout ;
wire \ALU_1|Mux12~5_combout ;
wire \ALU_1|Mux12~6_combout ;
wire \ALU_1|Mux12~7_combout ;
wire \sel_32_2|result[19]~93_combout ;
wire \reg_32|register[8][19]~q ;
wire \reg_32|register[12][19]~q ;
wire \reg_32|register[4][19]~feeder_combout ;
wire \reg_32|register[4][19]~q ;
wire \reg_32|Mux12~4_combout ;
wire \reg_32|Mux12~5_combout ;
wire \reg_32|register[14][19]~feeder_combout ;
wire \reg_32|register[14][19]~q ;
wire \reg_32|register[6][19]~feeder_combout ;
wire \reg_32|register[6][19]~q ;
wire \reg_32|Mux12~2_combout ;
wire \reg_32|Mux12~3_combout ;
wire \reg_32|Mux12~6_combout ;
wire \reg_32|register[5][19]~q ;
wire \reg_32|register[9][19]~feeder_combout ;
wire \reg_32|register[9][19]~q ;
wire \reg_32|register[1][19]~146_combout ;
wire \reg_32|register[1][19]~q ;
wire \reg_32|Mux12~0_combout ;
wire \reg_32|Mux12~1_combout ;
wire \reg_32|Mux12~9_combout ;
wire \ALU_1|always0~8_combout ;
wire \ALU_1|always0~9_combout ;
wire \ALU_1|Add15~22_combout ;
wire \ALU_1|j~477_combout ;
wire \ALU_1|Add16~22_combout ;
wire \ALU_1|j~315_combout ;
wire \ALU_1|Add17~22_combout ;
wire \ALU_1|j~316_combout ;
wire \ALU_1|Add18~22_combout ;
wire \ALU_1|j~317_combout ;
wire \ALU_1|Add19~22_combout ;
wire \ALU_1|j~318_combout ;
wire \ALU_1|Add20~22_combout ;
wire \ALU_1|j~319_combout ;
wire \ALU_1|Add21~22_combout ;
wire \ALU_1|j~320_combout ;
wire \ALU_1|Add22~22_combout ;
wire \ALU_1|j~321_combout ;
wire \ALU_1|Add23~22_combout ;
wire \ALU_1|j~322_combout ;
wire \ALU_1|Add24~23 ;
wire \ALU_1|Add24~24_combout ;
wire \ALU_1|Add23~24_combout ;
wire \ALU_1|j~338_combout ;
wire \ALU_1|j~339_combout ;
wire \ALU_1|Add25~24_combout ;
wire \ALU_1|j~340_combout ;
wire \ALU_1|Add26~24_combout ;
wire \ALU_1|j~341_combout ;
wire \ALU_1|Add27~24_combout ;
wire \ALU_1|j~342_combout ;
wire \ALU_1|Add28~24_combout ;
wire \ALU_1|j~343_combout ;
wire \ALU_1|Add29~24_combout ;
wire \ALU_1|j~344_combout ;
wire \ALU_1|Add30~24_combout ;
wire \ALU_1|j~345_combout ;
wire \ALU_1|Add30~22_combout ;
wire \ALU_1|j~329_combout ;
wire \ALU_1|Add31~19 ;
wire \ALU_1|Add31~21 ;
wire \ALU_1|Add31~23 ;
wire \ALU_1|Add31~25 ;
wire \ALU_1|Add31~27 ;
wire \ALU_1|Add31~28_combout ;
wire \ALU_1|Add29~28_combout ;
wire \ALU_1|Add28~28_combout ;
wire \ALU_1|j~372_combout ;
wire \ALU_1|j~373_combout ;
wire \ALU_1|Add30~28_combout ;
wire \ALU_1|j~374_combout ;
wire \ALU_1|j~375_combout ;
wire \ALU_1|Add32~28_combout ;
wire \ALU_1|Mux17~5_combout ;
wire \ALU_1|Mux17~6_combout ;
wire \ALU_1|Mux17~7_combout ;
wire \ALU_1|Mux17~8_combout ;
wire \sel_32_2|result[14]~75_combout ;
wire \reg_32|register[7][14]~q ;
wire \reg_32|register[5][14]~q ;
wire \reg_32|Mux49~2_combout ;
wire \reg_32|Mux49~3_combout ;
wire \reg_32|register[1][14]~q ;
wire \reg_32|Mux49~4_combout ;
wire \reg_32|Mux49~5_combout ;
wire \reg_32|Mux49~6_combout ;
wire \reg_32|register[10][14]~q ;
wire \reg_32|register[9][14]~q ;
wire \reg_32|Mux49~0_combout ;
wire \reg_32|Mux49~1_combout ;
wire \reg_32|Mux49~9_combout ;
wire \reg_32|register[31][14]~q ;
wire \reg_32|register[27][14]~feeder_combout ;
wire \reg_32|register[27][14]~q ;
wire \reg_32|Mux49~18_combout ;
wire \reg_32|register[25][14]~feeder_combout ;
wire \reg_32|register[25][14]~q ;
wire \reg_32|register[29][14]~q ;
wire \reg_32|register[21][14]~feeder_combout ;
wire \reg_32|register[21][14]~q ;
wire \reg_32|register[17][14]~q ;
wire \reg_32|Mux49~12_combout ;
wire \reg_32|Mux49~13_combout ;
wire \reg_32|register[20][14]~feeder_combout ;
wire \reg_32|register[20][14]~q ;
wire \reg_32|register[28][14]~q ;
wire \reg_32|register[16][14]~q ;
wire \reg_32|register[24][14]~feeder_combout ;
wire \reg_32|register[24][14]~q ;
wire \reg_32|Mux49~14_combout ;
wire \reg_32|Mux49~15_combout ;
wire \reg_32|Mux49~16_combout ;
wire \reg_32|Mux49~19_combout ;
wire \reg_32|Mux49~20_combout ;
wire \shift_reg_1|ShiftRight0~73_combout ;
wire \shift_reg_1|ShiftRight0~74_combout ;
wire \shift_reg_1|ShiftRight0~116_combout ;
wire \shift_reg_1|ShiftRight0~130_combout ;
wire \sel_32_2|result[29]~126_combout ;
wire \ALU_1|Mux2~3_combout ;
wire \ALU_1|ALU_out~26_combout ;
wire \ALU_1|Add32~57 ;
wire \ALU_1|Add32~58_combout ;
wire \ALU_1|Mux2~2_combout ;
wire \ALU_1|Mux2~4_combout ;
wire \ALU_1|Mux2~5_combout ;
wire \sel_32_2|result[29]~148_combout ;
wire \sel_32_2|result[29]~128_combout ;
wire \reg_32|register[24][29]~feeder_combout ;
wire \reg_32|register[24][29]~q ;
wire \reg_32|register[28][29]~q ;
wire \reg_32|Mux34~15_combout ;
wire \reg_32|register[26][29]~feeder_combout ;
wire \reg_32|register[26][29]~q ;
wire \reg_32|register[30][29]~q ;
wire \reg_32|register[22][29]~feeder_combout ;
wire \reg_32|register[22][29]~q ;
wire \reg_32|register[18][29]~q ;
wire \reg_32|Mux34~12_combout ;
wire \reg_32|Mux34~13_combout ;
wire \reg_32|Mux34~16_combout ;
wire \reg_32|register[23][29]~feeder_combout ;
wire \reg_32|register[23][29]~q ;
wire \reg_32|register[31][29]~q ;
wire \reg_32|Mux34~18_combout ;
wire \reg_32|register[29][29]~q ;
wire \reg_32|register[17][29]~q ;
wire \reg_32|register[25][29]~feeder_combout ;
wire \reg_32|register[25][29]~q ;
wire \reg_32|Mux34~10_combout ;
wire \reg_32|Mux34~11_combout ;
wire \reg_32|Mux34~19_combout ;
wire \reg_32|Mux34~2_combout ;
wire \reg_32|Mux34~3_combout ;
wire \reg_32|register~56_combout ;
wire \reg_32|register~57_combout ;
wire \reg_32|register[0][29]~q ;
wire \reg_32|Mux34~4_combout ;
wire \reg_32|Mux34~5_combout ;
wire \reg_32|Mux34~6_combout ;
wire \reg_32|register[13][29]~q ;
wire \reg_32|Mux34~7_combout ;
wire \reg_32|register[14][29]~feeder_combout ;
wire \reg_32|register[14][29]~q ;
wire \reg_32|Mux34~8_combout ;
wire \reg_32|register[4][29]~feeder_combout ;
wire \reg_32|register[4][29]~q ;
wire \reg_32|Mux34~0_combout ;
wire \reg_32|Mux34~1_combout ;
wire \reg_32|Mux34~9_combout ;
wire \reg_32|Mux34~20_combout ;
wire \shift_reg_1|ShiftRight0~32_combout ;
wire \shift_reg_1|ShiftRight0~34_combout ;
wire \shift_reg_1|ShiftRight0~38_combout ;
wire \sel_32_2|result[16]~78_combout ;
wire \sel_32_2|result[16]~143_combout ;
wire \sel_32_03_1|Mux15~0_combout ;
wire \sel_32_03_1|Mux15~1_combout ;
wire \ALU_1|Add31~32_combout ;
wire \ALU_1|j~400_combout ;
wire \ALU_1|Add32~32_combout ;
wire \ALU_1|Mux15~0_combout ;
wire \ALU_1|Mux15~1_combout ;
wire \ALU_1|Mux15~2_combout ;
wire \ALU_1|Mux15~3_combout ;
wire \ALU_1|Mux15~4_combout ;
wire \sel_32_2|result[16]~79_combout ;
wire \reg_32|register[5][16]~q ;
wire \reg_32|register[7][16]~q ;
wire \reg_32|Mux15~2_combout ;
wire \reg_32|Mux15~3_combout ;
wire \reg_32|Mux15~4_combout ;
wire \reg_32|Mux15~5_combout ;
wire \reg_32|Mux15~6_combout ;
wire \reg_32|Mux15~7_combout ;
wire \reg_32|Mux15~8_combout ;
wire \reg_32|Mux15~9_combout ;
wire \ALU_1|always0~10_combout ;
wire \ALU_1|always0~12_combout ;
wire \ALU_1|always0~14_combout ;
wire \ALU_1|always0~16_combout ;
wire \ALU_1|always0~18_combout ;
wire \ALU_1|always0~19_combout ;
wire \ALU_1|Add25~0_combout ;
wire \ALU_1|j~79_combout ;
wire \ALU_1|Add26~0_combout ;
wire \ALU_1|j~80_combout ;
wire \ALU_1|Add27~0_combout ;
wire \ALU_1|j~81_combout ;
wire \ALU_1|Add28~1 ;
wire \ALU_1|Add28~3 ;
wire \ALU_1|Add28~5 ;
wire \ALU_1|Add28~6_combout ;
wire \ALU_1|Add25~6_combout ;
wire \ALU_1|j~160_combout ;
wire \ALU_1|Add26~6_combout ;
wire \ALU_1|j~161_combout ;
wire \ALU_1|Add27~6_combout ;
wire \ALU_1|j~162_combout ;
wire \ALU_1|j~163_combout ;
wire \ALU_1|Add29~6_combout ;
wire \ALU_1|j~164_combout ;
wire \ALU_1|j~165_combout ;
wire \ALU_1|Add31~6_combout ;
wire \ALU_1|j~166_combout ;
wire \ALU_1|Add32~6_combout ;
wire \ALU_1|Mux28~1_combout ;
wire \ALU_1|Mux28~2_combout ;
wire \ALU_1|Mux28~3_combout ;
wire \ALU_1|Mux28~4_combout ;
wire \sel_32_2|result[3]~44_combout ;
wire \reg_32|register[6][3]~feeder_combout ;
wire \reg_32|register[6][3]~q ;
wire \reg_32|Mux28~2_combout ;
wire \reg_32|register[10][3]~114_combout ;
wire \reg_32|register[10][3]~q ;
wire \reg_32|Mux28~3_combout ;
wire \reg_32|register[8][3]~116_combout ;
wire \reg_32|register[8][3]~q ;
wire \reg_32|register[12][3]~117_combout ;
wire \reg_32|register[12][3]~q ;
wire \reg_32|Mux28~5_combout ;
wire \reg_32|Mux28~6_combout ;
wire \reg_32|register[9][3]~112_combout ;
wire \reg_32|register[9][3]~q ;
wire \reg_32|register[1][3]~feeder_combout ;
wire \reg_32|register[1][3]~q ;
wire \reg_32|Mux28~0_combout ;
wire \reg_32|register[5][3]~q ;
wire \reg_32|register[13][3]~113_combout ;
wire \reg_32|register[13][3]~q ;
wire \reg_32|Mux28~1_combout ;
wire \reg_32|Mux28~9_combout ;
wire \ALU_1|always0~23_combout ;
wire \ALU_1|always0~25_combout ;
wire \ALU_1|Add30~14_combout ;
wire \ALU_1|Add29~14_combout ;
wire \ALU_1|j~254_combout ;
wire \ALU_1|j~255_combout ;
wire \ALU_1|j~256_combout ;
wire \ALU_1|Add32~14_combout ;
wire \ALU_1|Mux24~0_combout ;
wire \ALU_1|Mux24~1_combout ;
wire \ALU_1|Mux24~2_combout ;
wire \ALU_1|Mux24~3_combout ;
wire \ALU_1|Mux24~4_combout ;
wire \sel_32_2|result[7]~55_combout ;
wire \sel_32_2|result[7]~58_combout ;
wire \sel_32_2|result[7]~59_combout ;
wire \reg_32|register[15][7]~feeder_combout ;
wire \reg_32|register[15][7]~q ;
wire \reg_32|Mux24~7_combout ;
wire \reg_32|Mux24~8_combout ;
wire \reg_32|Mux24~4_combout ;
wire \reg_32|register[12][7]~q ;
wire \reg_32|register[8][7]~feeder_combout ;
wire \reg_32|register[8][7]~q ;
wire \reg_32|Mux24~5_combout ;
wire \reg_32|Mux24~2_combout ;
wire \reg_32|Mux24~3_combout ;
wire \reg_32|Mux24~6_combout ;
wire \reg_32|Mux24~9_combout ;
wire \ALU_1|Add0~17 ;
wire \ALU_1|Add0~18_combout ;
wire \ALU_1|Mux23~0_combout ;
wire \ALU_1|Mux23~1_combout ;
wire \reg_32|register[2][8]~129_combout ;
wire \reg_32|register[2][8]~q ;
wire \reg_32|register[1][8]~130_combout ;
wire \reg_32|register[1][8]~q ;
wire \reg_32|register~41_combout ;
wire \reg_32|register[0][8]~q ;
wire \reg_32|Mux23~4_combout ;
wire \reg_32|register[3][8]~131_combout ;
wire \reg_32|register[3][8]~q ;
wire \reg_32|Mux23~5_combout ;
wire \reg_32|register[7][8]~feeder_combout ;
wire \reg_32|register[7][8]~q ;
wire \reg_32|register[5][8]~q ;
wire \reg_32|Mux23~3_combout ;
wire \reg_32|Mux23~6_combout ;
wire \reg_32|register[15][8]~q ;
wire \reg_32|register[13][8]~q ;
wire \reg_32|Mux23~8_combout ;
wire \reg_32|Mux23~9_combout ;
wire \ALU_1|Add32~16_combout ;
wire \ALU_1|Mux23~2_combout ;
wire \ALU_1|Mux23~3_combout ;
wire \ALU_1|Mux23~4_combout ;
wire \ALU_1|Mux23~5_combout ;
wire \sel_32_2|result[8]~61_combout ;
wire \reg_32|register[22][8]~q ;
wire \reg_32|register[26][8]~feeder_combout ;
wire \reg_32|register[26][8]~q ;
wire \reg_32|register[18][8]~q ;
wire \reg_32|Mux55~10_combout ;
wire \reg_32|Mux55~11_combout ;
wire \reg_32|register[19][8]~q ;
wire \reg_32|Mux55~17_combout ;
wire \reg_32|register[31][8]~q ;
wire \reg_32|register[27][8]~feeder_combout ;
wire \reg_32|register[27][8]~q ;
wire \reg_32|Mux55~18_combout ;
wire \reg_32|Mux55~19_combout ;
wire \reg_32|Mux55~20_combout ;
wire \shift_reg_1|ShiftRight0~78_combout ;
wire \shift_reg_1|ShiftRight0~54_combout ;
wire \shift_reg_1|ShiftRight0~79_combout ;
wire \shift_reg_1|ShiftRight0~117_combout ;
wire \shift_reg_1|ShiftRight0~118_combout ;
wire \sel_32_2|result[5]~50_combout ;
wire \reg_32|register~38_combout ;
wire \reg_32|register[0][5]~q ;
wire \reg_32|Mux26~4_combout ;
wire \reg_32|register[4][5]~feeder_combout ;
wire \reg_32|register[4][5]~q ;
wire \reg_32|Mux26~5_combout ;
wire \reg_32|register[5][5]~q ;
wire \reg_32|register[1][5]~123_combout ;
wire \reg_32|register[1][5]~q ;
wire \reg_32|Mux26~2_combout ;
wire \reg_32|register[9][5]~feeder_combout ;
wire \reg_32|register[9][5]~q ;
wire \reg_32|Mux26~3_combout ;
wire \reg_32|Mux26~6_combout ;
wire \reg_32|Mux26~7_combout ;
wire \reg_32|Mux26~8_combout ;
wire \reg_32|Mux26~9_combout ;
wire \ALU_1|Add0~13 ;
wire \ALU_1|Add0~14_combout ;
wire \ALU_1|ALU_out~5_combout ;
wire \ALU_1|Add32~12_combout ;
wire \ALU_1|Add31~12_combout ;
wire \ALU_1|Add29~12_combout ;
wire \ALU_1|j~233_combout ;
wire \ALU_1|Add30~12_combout ;
wire \ALU_1|j~234_combout ;
wire \ALU_1|j~235_combout ;
wire \ALU_1|Mux25~3_combout ;
wire \ALU_1|Mux25~4_combout ;
wire \ALU_1|Mux25~5_combout ;
wire \ALU_1|Mux25~6_combout ;
wire \sel_32_2|result[6]~54_combout ;
wire \reg_32|register[15][6]~feeder_combout ;
wire \reg_32|register[15][6]~q ;
wire \reg_32|register[14][6]~q ;
wire \reg_32|register[13][6]~feeder_combout ;
wire \reg_32|register[13][6]~q ;
wire \reg_32|register[12][6]~q ;
wire \reg_32|Mux25~7_combout ;
wire \reg_32|Mux25~8_combout ;
wire \shift_reg_1|Mux57~0_combout ;
wire \sel_32_2|result[6]~52_combout ;
wire \sel_32_2|result[6]~53_combout ;
wire \reg_32|register~39_combout ;
wire \reg_32|register[0][6]~q ;
wire \reg_32|Mux25~4_combout ;
wire \reg_32|register[1][6]~q ;
wire \reg_32|register[3][6]~q ;
wire \reg_32|Mux25~5_combout ;
wire \reg_32|register[9][6]~q ;
wire \reg_32|register[11][6]~feeder_combout ;
wire \reg_32|register[11][6]~q ;
wire \reg_32|Mux25~3_combout ;
wire \reg_32|Mux25~6_combout ;
wire \reg_32|Mux25~9_combout ;
wire \ALU_1|always0~20_combout ;
wire \ALU_1|always0~22_combout ;
wire \ALU_1|always0~24_combout ;
wire \ALU_1|Add30~20_combout ;
wire \ALU_1|j~312_combout ;
wire \ALU_1|Add31~20_combout ;
wire \ALU_1|j~313_combout ;
wire \ALU_1|Add32~20_combout ;
wire \ALU_1|Mux21~2_combout ;
wire \ALU_1|Mux21~3_combout ;
wire \ALU_1|Mux21~4_combout ;
wire \ALU_1|Mux21~5_combout ;
wire \sel_32_2|result[10]~66_combout ;
wire \reg_32|register[5][10]~q ;
wire \reg_32|Mux53~2_combout ;
wire \reg_32|Mux53~3_combout ;
wire \shift_reg_1|Add29~2_combout ;
wire \shift_reg_1|Mux21~1_combout ;
wire \shift_reg_1|Add29~4_combout ;
wire \shift_reg_1|ShiftRight0~90_combout ;
wire \shift_reg_1|ShiftRight0~91_combout ;
wire \shift_reg_1|Mux21~2_combout ;
wire \shift_reg_1|Mux21~3_combout ;
wire \shift_reg_1|Add21~0_combout ;
wire \sel_32_2|result[10]~64_combout ;
wire \sel_32_2|result[10]~65_combout ;
wire \reg_32|register~43_combout ;
wire \reg_32|register[0][10]~q ;
wire \reg_32|Mux53~4_combout ;
wire \reg_32|Mux53~5_combout ;
wire \reg_32|Mux53~6_combout ;
wire \reg_32|Mux53~7_combout ;
wire \reg_32|register[15][10]~feeder_combout ;
wire \reg_32|register[15][10]~q ;
wire \reg_32|Mux53~8_combout ;
wire \reg_32|Mux53~9_combout ;
wire \reg_32|register[22][10]~q ;
wire \reg_32|register[30][10]~feeder_combout ;
wire \reg_32|register[30][10]~q ;
wire \reg_32|Mux53~11_combout ;
wire \reg_32|register[17][10]~q ;
wire \reg_32|register[21][10]~feeder_combout ;
wire \reg_32|register[21][10]~q ;
wire \reg_32|Mux53~12_combout ;
wire \reg_32|register[29][10]~q ;
wire \reg_32|register[25][10]~feeder_combout ;
wire \reg_32|register[25][10]~q ;
wire \reg_32|Mux53~13_combout ;
wire \reg_32|register[28][10]~q ;
wire \reg_32|register[24][10]~feeder_combout ;
wire \reg_32|register[24][10]~q ;
wire \reg_32|register[16][10]~q ;
wire \reg_32|Mux53~14_combout ;
wire \reg_32|Mux53~15_combout ;
wire \reg_32|Mux53~16_combout ;
wire \reg_32|Mux53~19_combout ;
wire \reg_32|Mux53~20_combout ;
wire \shift_reg_1|ShiftRight0~75_combout ;
wire \shift_reg_1|ShiftRight0~76_combout ;
wire \shift_reg_1|ShiftRight0~77_combout ;
wire \shift_reg_1|ShiftRight0~83_combout ;
wire \sel_32_2|result[17]~84_combout ;
wire \ALU_1|Mux14~2_combout ;
wire \ALU_1|Mux14~3_combout ;
wire \ALU_1|Add32~34_combout ;
wire \ALU_1|Mux14~4_combout ;
wire \ALU_1|Mux14~5_combout ;
wire \ALU_1|Mux14~6_combout ;
wire \ALU_1|Mux14~7_combout ;
wire \sel_32_2|result[17]~85_combout ;
wire \reg_32|register[1][17]~q ;
wire \reg_32|register[3][17]~feeder_combout ;
wire \reg_32|register[3][17]~q ;
wire \reg_32|register~78_combout ;
wire \reg_32|register[0][17]~q ;
wire \reg_32|Mux46~4_combout ;
wire \reg_32|Mux46~5_combout ;
wire \reg_32|register[11][17]~q ;
wire \reg_32|Mux46~2_combout ;
wire \reg_32|Mux46~3_combout ;
wire \reg_32|Mux46~6_combout ;
wire \reg_32|register[4][17]~feeder_combout ;
wire \reg_32|register[4][17]~q ;
wire \reg_32|Mux46~0_combout ;
wire \reg_32|register[7][17]~q ;
wire \reg_32|Mux46~1_combout ;
wire \reg_32|Mux46~9_combout ;
wire \reg_32|register[28][17]~q ;
wire \reg_32|register[24][17]~q ;
wire \reg_32|register[20][17]~feeder_combout ;
wire \reg_32|register[20][17]~q ;
wire \reg_32|register[16][17]~q ;
wire \reg_32|Mux46~14_combout ;
wire \reg_32|Mux46~15_combout ;
wire \reg_32|register[30][17]~q ;
wire \reg_32|register[22][17]~feeder_combout ;
wire \reg_32|register[22][17]~q ;
wire \reg_32|register[18][17]~q ;
wire \reg_32|Mux46~12_combout ;
wire \reg_32|Mux46~13_combout ;
wire \reg_32|Mux46~16_combout ;
wire \reg_32|register[31][17]~q ;
wire \reg_32|register[23][17]~feeder_combout ;
wire \reg_32|register[23][17]~q ;
wire \reg_32|Mux46~18_combout ;
wire \reg_32|Mux46~19_combout ;
wire \reg_32|Mux46~20_combout ;
wire \sel_32_03_1|Mux14~1_combout ;
wire \ALU_1|tempB[17]~14_combout ;
wire \ALU_1|tempB[16]~15_combout ;
wire \ALU_1|tempB[15]~16_combout ;
wire \ALU_1|Add0~31 ;
wire \ALU_1|Add0~33 ;
wire \ALU_1|Add0~35 ;
wire \ALU_1|Add0~37 ;
wire \ALU_1|Add0~38_combout ;
wire \ALU_1|ALU_out~19_combout ;
wire \ALU_1|Add32~36_combout ;
wire \ALU_1|Mux13~0_combout ;
wire \ALU_1|Mux13~1_combout ;
wire \ALU_1|Mux13~2_combout ;
wire \ALU_1|Mux13~3_combout ;
wire \ALU_1|Mux13~4_combout ;
wire \sel_32_2|result[18]~88_combout ;
wire \reg_32|register[3][18]~145_combout ;
wire \reg_32|register[3][18]~q ;
wire \reg_32|Mux45~4_combout ;
wire \reg_32|Mux45~5_combout ;
wire \reg_32|register[5][18]~q ;
wire \reg_32|register[7][18]~q ;
wire \reg_32|Mux45~3_combout ;
wire \reg_32|Mux45~6_combout ;
wire \reg_32|Mux45~7_combout ;
wire \reg_32|Mux45~8_combout ;
wire \reg_32|Mux45~9_combout ;
wire \reg_32|register[30][18]~feeder_combout ;
wire \reg_32|register[30][18]~q ;
wire \reg_32|register[22][18]~q ;
wire \reg_32|register[26][18]~feeder_combout ;
wire \reg_32|register[26][18]~q ;
wire \reg_32|register[18][18]~q ;
wire \reg_32|Mux45~10_combout ;
wire \reg_32|Mux45~11_combout ;
wire \reg_32|register[25][18]~feeder_combout ;
wire \reg_32|register[25][18]~q ;
wire \reg_32|register[29][18]~q ;
wire \reg_32|register[17][18]~q ;
wire \reg_32|Mux45~12_combout ;
wire \reg_32|Mux45~13_combout ;
wire \reg_32|register[20][18]~feeder_combout ;
wire \reg_32|register[20][18]~q ;
wire \reg_32|register[28][18]~q ;
wire \reg_32|Mux45~15_combout ;
wire \reg_32|Mux45~16_combout ;
wire \reg_32|register[27][18]~feeder_combout ;
wire \reg_32|register[27][18]~q ;
wire \reg_32|register[31][18]~q ;
wire \reg_32|register[23][18]~q ;
wire \reg_32|register[19][18]~q ;
wire \reg_32|Mux45~17_combout ;
wire \reg_32|Mux45~18_combout ;
wire \reg_32|Mux45~19_combout ;
wire \reg_32|Mux45~20_combout ;
wire \shift_reg_1|ShiftRight0~88_combout ;
wire \shift_reg_1|ShiftRight0~89_combout ;
wire \shift_reg_1|ShiftRight0~86_combout ;
wire \shift_reg_1|ShiftRight0~87_combout ;
wire \shift_reg_1|Mux17~0_combout ;
wire \shift_reg_1|Mux17~1_combout ;
wire \sel_32_2|result[30]~129_combout ;
wire \sel_32_2|result[30]~130_combout ;
wire \sel_32_2|result[30]~131_combout ;
wire \reg_32|register[11][30]~q ;
wire \reg_32|register[8][30]~q ;
wire \reg_32|Mux1~2_combout ;
wire \reg_32|Mux1~3_combout ;
wire \reg_32|Mux1~4_combout ;
wire \reg_32|Mux1~5_combout ;
wire \reg_32|Mux1~6_combout ;
wire \reg_32|register[14][30]~q ;
wire \reg_32|register[12][30]~q ;
wire \reg_32|Mux1~7_combout ;
wire \reg_32|Mux1~8_combout ;
wire \reg_32|Mux1~9_combout ;
wire \ALU_1|Add0~63 ;
wire \ALU_1|Add0~64_combout ;
wire \ALU_1|Mux0~5_combout ;
wire \ALU_1|Mux0~4_combout ;
wire \reg_32|register~59_combout ;
wire \reg_32|register[0][31]~q ;
wire \reg_32|Mux0~4_combout ;
wire \reg_32|Mux0~5_combout ;
wire \reg_32|Mux0~6_combout ;
wire \reg_32|Mux0~9_combout ;
wire \ALU_1|Overflow~6_combout ;
wire \ALU_1|Overflow~4_combout ;
wire \ALU_1|Overflow~7_combout ;
wire \ALU_1|Overflow~5_combout ;
wire \Cpu_1|Rd_write_byte_en~1_combout ;
wire \reg_32|register[0][31]~16_combout ;
wire \reg_32|register[0][31]~17_combout ;
wire \reg_32|register[5][0]~22_combout ;
wire \reg_32|register[5][1]~q ;
wire \reg_32|Mux62~0_combout ;
wire \reg_32|register[6][1]~93_combout ;
wire \reg_32|register[6][1]~q ;
wire \reg_32|Mux62~1_combout ;
wire \reg_32|register[9][1]~feeder_combout ;
wire \reg_32|register[9][1]~q ;
wire \reg_32|register[8][1]~feeder_combout ;
wire \reg_32|register[8][1]~q ;
wire \reg_32|register[10][1]~94_combout ;
wire \reg_32|register[10][1]~q ;
wire \reg_32|Mux62~2_combout ;
wire \reg_32|Mux62~3_combout ;
wire \reg_32|register[1][1]~q ;
wire \reg_32|register~34_combout ;
wire \reg_32|register[0][1]~q ;
wire \reg_32|Mux62~4_combout ;
wire \reg_32|Mux62~5_combout ;
wire \reg_32|Mux62~6_combout ;
wire \reg_32|Mux62~9_combout ;
wire \reg_32|register[31][1]~184_combout ;
wire \reg_32|register[31][1]~q ;
wire \reg_32|register[27][1]~182_combout ;
wire \reg_32|register[27][1]~q ;
wire \reg_32|Mux62~17_combout ;
wire \reg_32|Mux62~18_combout ;
wire \reg_32|register[28][1]~q ;
wire \reg_32|register[20][1]~feeder_combout ;
wire \reg_32|register[20][1]~q ;
wire \reg_32|register[16][1]~q ;
wire \reg_32|Mux62~14_combout ;
wire \reg_32|Mux62~15_combout ;
wire \reg_32|register[30][1]~180_combout ;
wire \reg_32|register[30][1]~q ;
wire \reg_32|register[26][1]~177_combout ;
wire \reg_32|register[26][1]~q ;
wire \reg_32|register[18][1]~179_combout ;
wire \reg_32|register[18][1]~q ;
wire \reg_32|Mux62~12_combout ;
wire \reg_32|Mux62~13_combout ;
wire \reg_32|Mux62~16_combout ;
wire \reg_32|Mux62~19_combout ;
wire \reg_32|Mux62~20_combout ;
wire \sel_32_03_1|Mux30~0_combout ;
wire \ALU_1|Add0~4_combout ;
wire \ALU_1|ALU_out~0_combout ;
wire \ALU_1|Add32~2_combout ;
wire \ALU_1|Add31~2_combout ;
wire \ALU_1|Add30~2_combout ;
wire \ALU_1|j~112_combout ;
wire \ALU_1|j~113_combout ;
wire \ALU_1|Mux30~0_combout ;
wire \ALU_1|Mux30~1_combout ;
wire \ALU_1|Mux30~2_combout ;
wire \ALU_1|Mux30~3_combout ;
wire \ALU_1|Mux30~4_combout ;
wire \sel_32_2|result[1]~39_combout ;
wire \reg_32|register[4][1]~97_combout ;
wire \reg_32|register[4][1]~q ;
wire \reg_32|register[12][1]~feeder_combout ;
wire \reg_32|register[12][1]~q ;
wire \reg_32|Mux30~5_combout ;
wire \reg_32|Mux30~6_combout ;
wire \reg_32|register[15][1]~100_combout ;
wire \reg_32|register[15][1]~q ;
wire \reg_32|register[11][1]~98_combout ;
wire \reg_32|register[11][1]~q ;
wire \reg_32|register[3][1]~feeder_combout ;
wire \reg_32|register[3][1]~q ;
wire \reg_32|Mux30~7_combout ;
wire \reg_32|Mux30~8_combout ;
wire \reg_32|register[2][1]~95_combout ;
wire \reg_32|register[2][1]~q ;
wire \reg_32|Mux30~0_combout ;
wire \reg_32|Mux30~1_combout ;
wire \reg_32|Mux30~9_combout ;
wire \shift_reg_1|Add25~4_combout ;
wire \shift_reg_1|ShiftLeft0~0_combout ;
wire \sel_32_2|result[0]~32_combout ;
wire \sel_32_2|result[0]~35_combout ;
wire \shift_reg_1|ShiftRight0~45_combout ;
wire \shift_reg_1|ShiftRight0~46_combout ;
wire \sel_32_2|result[0]~33_combout ;
wire \ALU_1|Mux31~2_combout ;
wire \ALU_1|Mux31~3_combout ;
wire \ALU_1|Mux31~4_combout ;
wire \ALU_1|Add0~2_combout ;
wire \ALU_1|Mux31~1_combout ;
wire \ALU_1|always0~26_combout ;
wire \ALU_1|Mux31~0_combout ;
wire \ALU_1|Mux31~6_combout ;
wire \sel_32_2|result[0]~36_combout ;
wire \reg_32|register[1][0]~89_combout ;
wire \reg_32|register[1][0]~q ;
wire \reg_32|Mux31~4_combout ;
wire \reg_32|Mux31~5_combout ;
wire \reg_32|Mux31~6_combout ;
wire \reg_32|register[11][0]~84_combout ;
wire \reg_32|register[11][0]~q ;
wire \reg_32|register[10][0]~feeder_combout ;
wire \reg_32|register[10][0]~q ;
wire \reg_32|Mux31~1_combout ;
wire \reg_32|Mux31~9_combout ;
wire \sel_5_3|result[0]~7_combout ;
wire \shift_reg_1|LessThan28~4_combout ;
wire \shift_reg_1|LessThan20~0_combout ;
wire \sel_32_2|result[11]~139_combout ;
wire \ALU_1|ALU_out~11_combout ;
wire \ALU_1|Mux20~0_combout ;
wire \ALU_1|Add32~22_combout ;
wire \ALU_1|Mux20~1_combout ;
wire \ALU_1|Mux20~2_combout ;
wire \ALU_1|Mux20~5_combout ;
wire \sel_32_2|result[11]~68_combout ;
wire \reg_32|register[12][11]~feeder_combout ;
wire \reg_32|register[12][11]~q ;
wire \reg_32|register~44_combout ;
wire \reg_32|register[0][11]~q ;
wire \reg_32|register[4][11]~q ;
wire \reg_32|Mux20~4_combout ;
wire \reg_32|Mux20~5_combout ;
wire \reg_32|Mux20~6_combout ;
wire \reg_32|register[13][11]~feeder_combout ;
wire \reg_32|register[13][11]~q ;
wire \reg_32|register[9][11]~feeder_combout ;
wire \reg_32|register[9][11]~q ;
wire \reg_32|register[1][11]~136_combout ;
wire \reg_32|register[1][11]~q ;
wire \reg_32|Mux20~0_combout ;
wire \reg_32|Mux20~1_combout ;
wire \reg_32|Mux20~9_combout ;
wire \ALU_1|tempB[10]~21_combout ;
wire \ALU_1|Add0~21 ;
wire \ALU_1|Add0~23 ;
wire \ALU_1|Add0~25 ;
wire \ALU_1|Add0~26_combout ;
wire \ALU_1|Mux19~0_combout ;
wire \ALU_1|Mux19~1_combout ;
wire \ALU_1|Add32~24_combout ;
wire \ALU_1|Add31~24_combout ;
wire \ALU_1|j~346_combout ;
wire \ALU_1|Mux19~2_combout ;
wire \ALU_1|Mux19~3_combout ;
wire \ALU_1|Mux19~4_combout ;
wire \ALU_1|Mux19~5_combout ;
wire \sel_32_2|result[12]~70_combout ;
wire \reg_32|register[1][12]~feeder_combout ;
wire \reg_32|register[1][12]~q ;
wire \reg_32|Mux51~4_combout ;
wire \reg_32|register[3][12]~feeder_combout ;
wire \reg_32|register[3][12]~q ;
wire \reg_32|Mux51~5_combout ;
wire \reg_32|register[5][12]~feeder_combout ;
wire \reg_32|register[5][12]~q ;
wire \reg_32|register[4][12]~138_combout ;
wire \reg_32|register[4][12]~q ;
wire \reg_32|Mux51~2_combout ;
wire \reg_32|Mux51~3_combout ;
wire \reg_32|Mux51~6_combout ;
wire \reg_32|register[12][12]~q ;
wire \reg_32|Mux51~7_combout ;
wire \reg_32|Mux51~8_combout ;
wire \reg_32|Mux51~9_combout ;
wire \reg_32|register[22][12]~q ;
wire \reg_32|register[18][12]~q ;
wire \reg_32|Mux51~10_combout ;
wire \reg_32|Mux51~11_combout ;
wire \reg_32|register[25][12]~feeder_combout ;
wire \reg_32|register[25][12]~q ;
wire \reg_32|register[29][12]~q ;
wire \reg_32|Mux51~13_combout ;
wire \reg_32|register[24][12]~feeder_combout ;
wire \reg_32|register[24][12]~q ;
wire \reg_32|register[16][12]~q ;
wire \reg_32|Mux51~14_combout ;
wire \reg_32|register[28][12]~q ;
wire \reg_32|register[20][12]~feeder_combout ;
wire \reg_32|register[20][12]~q ;
wire \reg_32|Mux51~15_combout ;
wire \reg_32|Mux51~16_combout ;
wire \reg_32|Mux51~19_combout ;
wire \reg_32|Mux51~20_combout ;
wire \sel_32_03_1|Mux19~0_combout ;
wire \ALU_1|tempB[12]~19_combout ;
wire \ALU_1|Add0~27 ;
wire \ALU_1|Add0~28_combout ;
wire \ALU_1|ALU_out~15_combout ;
wire \ALU_1|Mux18~3_combout ;
wire \ALU_1|Mux18~4_combout ;
wire \ALU_1|ALU_out~14_combout ;
wire \ALU_1|Add30~26_combout ;
wire \ALU_1|Add29~26_combout ;
wire \ALU_1|j~359_combout ;
wire \ALU_1|j~360_combout ;
wire \ALU_1|Add31~26_combout ;
wire \ALU_1|j~361_combout ;
wire \ALU_1|Mux18~0_combout ;
wire \ALU_1|Add32~26_combout ;
wire \ALU_1|Mux18~1_combout ;
wire \ALU_1|Mux18~2_combout ;
wire \ALU_1|Mux18~5_combout ;
wire \sel_32_2|result[13]~72_combout ;
wire \reg_32|register[7][13]~q ;
wire \reg_32|register[4][13]~q ;
wire \reg_32|Mux50~0_combout ;
wire \reg_32|Mux50~1_combout ;
wire \reg_32|register[11][13]~feeder_combout ;
wire \reg_32|register[11][13]~q ;
wire \reg_32|register[10][13]~feeder_combout ;
wire \reg_32|register[10][13]~q ;
wire \reg_32|Mux50~2_combout ;
wire \reg_32|Mux50~3_combout ;
wire \reg_32|register[2][13]~139_combout ;
wire \reg_32|register[2][13]~q ;
wire \reg_32|Mux50~4_combout ;
wire \reg_32|Mux50~5_combout ;
wire \reg_32|Mux50~6_combout ;
wire \reg_32|Mux50~7_combout ;
wire \reg_32|register[14][13]~q ;
wire \reg_32|Mux50~8_combout ;
wire \reg_32|Mux50~9_combout ;
wire \reg_32|register[21][13]~feeder_combout ;
wire \reg_32|register[21][13]~q ;
wire \reg_32|register[29][13]~q ;
wire \reg_32|register[25][13]~feeder_combout ;
wire \reg_32|register[25][13]~q ;
wire \reg_32|register[17][13]~q ;
wire \reg_32|Mux50~10_combout ;
wire \reg_32|Mux50~11_combout ;
wire \reg_32|register[30][13]~q ;
wire \reg_32|register[22][13]~q ;
wire \reg_32|register[18][13]~q ;
wire \reg_32|Mux50~12_combout ;
wire \reg_32|Mux50~13_combout ;
wire \reg_32|Mux50~16_combout ;
wire \reg_32|Mux50~19_combout ;
wire \reg_32|Mux50~20_combout ;
wire \shift_reg_1|ShiftRight0~148_combout ;
wire \shift_reg_1|ShiftRight0~108_combout ;
wire \shift_reg_1|ShiftRight0~120_combout ;
wire \shift_reg_1|ShiftRight0~132_combout ;
wire \shift_reg_1|ShiftRight0~133_combout ;
wire \sel_32_2|result[15]~76_combout ;
wire \shift_reg_1|LessThan16~0_combout ;
wire \sel_32_2|result[15]~142_combout ;
wire \ALU_1|Add0~32_combout ;
wire \ALU_1|Mux16~9_combout ;
wire \ALU_1|Mux16~10_combout ;
wire \ALU_1|Add32~30_combout ;
wire \ALU_1|Mux16~11_combout ;
wire \ALU_1|Mux16~12_combout ;
wire \ALU_1|Mux16~13_combout ;
wire \ALU_1|Mux16~14_combout ;
wire \sel_32_2|result[15]~77_combout ;
wire \reg_32|register[29][15]~q ;
wire \reg_32|register[17][15]~q ;
wire \reg_32|Mux48~10_combout ;
wire \reg_32|Mux48~11_combout ;
wire \reg_32|register[31][15]~q ;
wire \reg_32|register[23][15]~feeder_combout ;
wire \reg_32|register[23][15]~q ;
wire \reg_32|Mux48~18_combout ;
wire \reg_32|Mux48~19_combout ;
wire \reg_32|register[6][15]~q ;
wire \reg_32|Mux48~1_combout ;
wire \reg_32|register[10][15]~feeder_combout ;
wire \reg_32|register[10][15]~q ;
wire \reg_32|register[8][15]~q ;
wire \reg_32|Mux48~2_combout ;
wire \reg_32|register[11][15]~q ;
wire \reg_32|Mux48~3_combout ;
wire \reg_32|Mux48~6_combout ;
wire \reg_32|Mux48~9_combout ;
wire \reg_32|Mux48~20_combout ;
wire \shift_reg_1|ShiftRight0~149_combout ;
wire \shift_reg_1|ShiftRight0~98_combout ;
wire \shift_reg_1|ShiftRight0~99_combout ;
wire \shift_reg_1|Mux29~2_combout ;
wire \shift_reg_1|Mux29~3_combout ;
wire \shift_reg_1|Mux29~0_combout ;
wire \shift_reg_1|Mux29~1_combout ;
wire \sel_32_2|result[2]~40_combout ;
wire \sel_32_2|result[2]~41_combout ;
wire \ALU_1|Add0~6_combout ;
wire \sel_32_03_1|Mux29~0_combout ;
wire \ALU_1|ALU_out~1_combout ;
wire \ALU_1|Add32~4_combout ;
wire \ALU_1|Mux29~3_combout ;
wire \ALU_1|Mux29~4_combout ;
wire \ALU_1|Mux29~5_combout ;
wire \ALU_1|Mux29~6_combout ;
wire \sel_32_2|result[2]~42_combout ;
wire \reg_32|register[11][2]~feeder_combout ;
wire \reg_32|register[11][2]~q ;
wire \reg_32|register[10][2]~feeder_combout ;
wire \reg_32|register[10][2]~q ;
wire \reg_32|Mux29~2_combout ;
wire \reg_32|register[9][2]~feeder_combout ;
wire \reg_32|register[9][2]~q ;
wire \reg_32|Mux29~3_combout ;
wire \reg_32|Mux29~6_combout ;
wire \reg_32|register[13][2]~109_combout ;
wire \reg_32|register[13][2]~q ;
wire \reg_32|register[12][2]~110_combout ;
wire \reg_32|register[12][2]~q ;
wire \reg_32|Mux29~7_combout ;
wire \reg_32|register[15][2]~111_combout ;
wire \reg_32|register[15][2]~q ;
wire \reg_32|register[14][2]~108_combout ;
wire \reg_32|register[14][2]~q ;
wire \reg_32|Mux29~8_combout ;
wire \reg_32|Mux29~9_combout ;
wire \sel_5_3|result[2]~8_combout ;
wire \shift_reg_1|Mux27~5_combout ;
wire \shift_reg_1|Mux27~2_combout ;
wire \sel_32_2|result[4]~45_combout ;
wire \sel_32_2|result[4]~136_combout ;
wire \ALU_1|Add0~10_combout ;
wire \ALU_1|ALU_out~3_combout ;
wire \ALU_1|Add31~8_combout ;
wire \ALU_1|j~190_combout ;
wire \ALU_1|Mux27~2_combout ;
wire \ALU_1|Add32~8_combout ;
wire \ALU_1|Mux27~3_combout ;
wire \ALU_1|Mux27~4_combout ;
wire \ALU_1|Mux27~5_combout ;
wire \ALU_1|Mux27~6_combout ;
wire \ALU_1|Mux27~7_combout ;
wire \sel_32_2|result[4]~46_combout ;
wire \reg_32|register[10][4]~q ;
wire \reg_32|Mux27~1_combout ;
wire \reg_32|Mux27~8_combout ;
wire \reg_32|Mux27~9_combout ;
wire \sel_5_3|result[4]~10_combout ;
wire \sel_32_2|result[31]~132_combout ;
wire \sel_32_2|result[31]~149_combout ;
wire \sel_32_2|result[31]~133_combout ;
wire \reg_32|register[7][31]~feeder_combout ;
wire \reg_32|register[7][31]~q ;
wire \reg_32|Mux32~1_combout ;
wire \reg_32|register[2][31]~feeder_combout ;
wire \reg_32|register[2][31]~q ;
wire \reg_32|Mux32~4_combout ;
wire \reg_32|Mux32~5_combout ;
wire \reg_32|register[8][31]~q ;
wire \reg_32|Mux32~2_combout ;
wire \reg_32|Mux32~3_combout ;
wire \reg_32|Mux32~6_combout ;
wire \reg_32|register[14][31]~feeder_combout ;
wire \reg_32|register[14][31]~q ;
wire \reg_32|Mux32~7_combout ;
wire \reg_32|Mux32~8_combout ;
wire \reg_32|Mux32~9_combout ;
wire \reg_32|register[17][31]~q ;
wire \reg_32|register[25][31]~feeder_combout ;
wire \reg_32|register[25][31]~q ;
wire \reg_32|Mux32~10_combout ;
wire \reg_32|register[29][31]~q ;
wire \reg_32|register[21][31]~feeder_combout ;
wire \reg_32|register[21][31]~q ;
wire \reg_32|Mux32~11_combout ;
wire \reg_32|register[23][31]~feeder_combout ;
wire \reg_32|register[23][31]~q ;
wire \reg_32|register[31][31]~q ;
wire \reg_32|Mux32~18_combout ;
wire \reg_32|register[24][31]~feeder_combout ;
wire \reg_32|register[24][31]~q ;
wire \reg_32|register[28][31]~q ;
wire \reg_32|register[20][31]~feeder_combout ;
wire \reg_32|register[20][31]~q ;
wire \reg_32|register[16][31]~q ;
wire \reg_32|Mux32~14_combout ;
wire \reg_32|Mux32~15_combout ;
wire \reg_32|register[30][31]~q ;
wire \reg_32|register[22][31]~feeder_combout ;
wire \reg_32|register[22][31]~q ;
wire \reg_32|register[18][31]~q ;
wire \reg_32|Mux32~12_combout ;
wire \reg_32|Mux32~13_combout ;
wire \reg_32|Mux32~16_combout ;
wire \reg_32|Mux32~19_combout ;
wire \reg_32|Mux32~20_combout ;
wire \sel_32_03_1|Mux0~1_combout ;
wire \ALU_1|tempB[31]~0_combout ;
wire \ALU_1|Add0~65 ;
wire \ALU_1|Add0~66_combout ;
wire \ALU_1|Less~11_combout ;
wire \sel_7_1|Mux0~0_combout ;
wire \GetIR_1|Mux28~0_combout ;
wire \GetIR_1|Mux28~1_combout ;
wire \PC_counter_1|Add1~6_combout ;
wire \GetIR_1|Mux31~0_combout ;
wire \GetIR_1|Mux30~0_combout ;
wire \GetIR_1|Mux30~1_combout ;
wire \PC_counter_1|PC_out[3]~1_combout ;
wire \PC_counter_1|Add1~2_combout ;
wire \PC_counter_1|Add0~3 ;
wire \PC_counter_1|Add0~4_combout ;
wire \PC_counter_1|PC_out[4]~2_combout ;
wire \PC_counter_1|Add1~4_combout ;
wire \Cpu_1|Equal18~0_combout ;
wire \Cpu_1|Equal0~0_combout ;
wire \PC_counter_1|always0~0_combout ;
wire \PC_counter_1|PC_out[2]~0_combout ;
wire \PC_counter_1|Add1~0_combout ;
wire \PC_counter_1|Add0~9 ;
wire \PC_counter_1|Add0~10_combout ;
wire \PC_counter_1|PC_out[7]~5_combout ;
wire \PC_counter_1|Add1~9 ;
wire \PC_counter_1|Add1~10_combout ;
wire \PC_counter_1|PC_out[8]~6_combout ;
wire \PC_counter_1|Add0~11 ;
wire \PC_counter_1|Add0~12_combout ;
wire \PC_counter_1|Add1~11 ;
wire \PC_counter_1|Add1~12_combout ;
wire \PC_counter_1|Add0~13 ;
wire \PC_counter_1|Add0~14_combout ;
wire \PC_counter_1|PC_out[9]~7_combout ;
wire \PC_counter_1|Add1~13 ;
wire \PC_counter_1|Add1~14_combout ;
wire \PC_counter_1|Add0~15 ;
wire \PC_counter_1|Add0~16_combout ;
wire \PC_counter_1|PC_out[10]~8_combout ;
wire \PC_counter_1|Add1~15 ;
wire \PC_counter_1|Add1~16_combout ;
wire \PC_counter_1|Add0~17 ;
wire \PC_counter_1|Add0~18_combout ;
wire \PC_counter_1|PC_out[11]~9_combout ;
wire \PC_counter_1|Add1~17 ;
wire \PC_counter_1|Add1~18_combout ;
wire \PC_counter_1|Add0~19 ;
wire \PC_counter_1|Add0~20_combout ;
wire \PC_counter_1|PC_out[12]~10_combout ;
wire \PC_counter_1|Add1~19 ;
wire \PC_counter_1|Add1~20_combout ;
wire \PC_counter_1|Add0~21 ;
wire \PC_counter_1|Add0~22_combout ;
wire \PC_counter_1|PC_out[13]~11_combout ;
wire \PC_counter_1|Add1~21 ;
wire \PC_counter_1|Add1~22_combout ;
wire \PC_counter_1|Add0~23 ;
wire \PC_counter_1|Add0~24_combout ;
wire \PC_counter_1|PC_out[14]~12_combout ;
wire \PC_counter_1|Add1~23 ;
wire \PC_counter_1|Add1~24_combout ;
wire \PC_counter_1|Add0~25 ;
wire \PC_counter_1|Add0~26_combout ;
wire \PC_counter_1|PC_out[15]~13_combout ;
wire \PC_counter_1|Add1~25 ;
wire \PC_counter_1|Add1~26_combout ;
wire \PC_counter_1|Add0~27 ;
wire \PC_counter_1|Add0~28_combout ;
wire \PC_counter_1|PC_out[16]~14_combout ;
wire \PC_counter_1|Add1~27 ;
wire \PC_counter_1|Add1~28_combout ;
wire \PC_counter_1|Add0~29 ;
wire \PC_counter_1|Add0~30_combout ;
wire \PC_counter_1|PC_out[17]~15_combout ;
wire \PC_counter_1|Add1~29 ;
wire \PC_counter_1|Add1~30_combout ;
wire \PC_counter_1|Add0~31 ;
wire \PC_counter_1|Add0~32_combout ;
wire \PC_counter_1|PC_out[18]~16_combout ;
wire \PC_counter_1|Add1~31 ;
wire \PC_counter_1|Add1~32_combout ;
wire \PC_counter_1|PC_out[19]~17_combout ;
wire \PC_counter_1|Add1~33 ;
wire \PC_counter_1|Add1~34_combout ;
wire \PC_counter_1|Add0~33 ;
wire \PC_counter_1|Add0~35 ;
wire \PC_counter_1|Add0~36_combout ;
wire \GetIR_1|Mux13~1_combout ;
wire \PC_counter_1|PC_out[20]~18_combout ;
wire \PC_counter_1|Add1~35 ;
wire \PC_counter_1|Add1~36_combout ;
wire \PC_counter_1|Add0~37 ;
wire \PC_counter_1|Add0~38_combout ;
wire \PC_counter_1|PC_out[21]~19_combout ;
wire \PC_counter_1|Add1~37 ;
wire \PC_counter_1|Add1~38_combout ;
wire \PC_counter_1|PC_out[22]~20_combout ;
wire \PC_counter_1|Add1~39 ;
wire \PC_counter_1|Add1~40_combout ;
wire \PC_counter_1|PC_out[23]~21_combout ;
wire \PC_counter_1|Add0~39 ;
wire \PC_counter_1|Add0~41 ;
wire \PC_counter_1|Add0~42_combout ;
wire \PC_counter_1|Add1~41 ;
wire \PC_counter_1|Add1~42_combout ;
wire \PC_counter_1|Add0~43 ;
wire \PC_counter_1|Add0~44_combout ;
wire \PC_counter_1|PC_out[24]~22_combout ;
wire \PC_counter_1|Add1~43 ;
wire \PC_counter_1|Add1~44_combout ;
wire \PC_counter_1|PC_out[25]~23_combout ;
wire \PC_counter_1|Add1~45 ;
wire \PC_counter_1|Add1~46_combout ;
wire \PC_counter_1|Add0~45 ;
wire \PC_counter_1|Add0~47 ;
wire \PC_counter_1|Add0~48_combout ;
wire \PC_counter_1|PC_out[26]~24_combout ;
wire \PC_counter_1|Add1~47 ;
wire \PC_counter_1|Add1~48_combout ;
wire \PC_counter_1|Add0~49 ;
wire \PC_counter_1|Add0~50_combout ;
wire \PC_counter_1|Add1~49 ;
wire \PC_counter_1|Add1~50_combout ;
wire \PC_counter_1|PC_out~25_combout ;
wire \PC_counter_1|Add0~51 ;
wire \PC_counter_1|Add0~52_combout ;
wire \PC_counter_1|Add1~51 ;
wire \PC_counter_1|Add1~52_combout ;
wire \PC_counter_1|Add1~54_combout ;
wire \PC_counter_1|Add0~53 ;
wire \PC_counter_1|Add0~54_combout ;
wire \PC_counter_1|Add1~53 ;
wire \PC_counter_1|Add1~55_combout ;
wire \PC_counter_1|Add1~57_combout ;
wire \PC_counter_1|Add0~55 ;
wire \PC_counter_1|Add0~56_combout ;
wire \PC_counter_1|Add1~56 ;
wire \PC_counter_1|Add1~58_combout ;
wire \PC_counter_1|Add1~60_combout ;
wire \PC_counter_1|Add0~57 ;
wire \PC_counter_1|Add0~58_combout ;
wire \PC_counter_1|Add1~59 ;
wire \PC_counter_1|Add1~61_combout ;
wire \PC_counter_1|Add1~63_combout ;
wire \GetIR_1|Mux22~1_combout ;
wire \sel_32_03_1|Mux26~0_combout ;
wire \sel_32_03_1|Mux20~0_combout ;
wire \reg_32|register[7][25]~feeder_combout ;
wire \reg_32|register[7][25]~q ;
wire \reg_32|Mux38~0_combout ;
wire \reg_32|Mux38~1_combout ;
wire \reg_32|register[3][25]~158_combout ;
wire \reg_32|register[3][25]~q ;
wire \reg_32|register~81_combout ;
wire \reg_32|register[0][25]~q ;
wire \reg_32|Mux38~4_combout ;
wire \reg_32|Mux38~5_combout ;
wire \reg_32|register[11][25]~q ;
wire \reg_32|Mux38~3_combout ;
wire \reg_32|Mux38~6_combout ;
wire \reg_32|Mux38~9_combout ;
wire \reg_32|register[31][25]~q ;
wire \reg_32|register[23][25]~feeder_combout ;
wire \reg_32|register[23][25]~q ;
wire \reg_32|Mux38~18_combout ;
wire \reg_32|register[29][25]~q ;
wire \reg_32|register[21][25]~q ;
wire \reg_32|register[25][25]~feeder_combout ;
wire \reg_32|register[25][25]~q ;
wire \reg_32|register[17][25]~q ;
wire \reg_32|Mux38~10_combout ;
wire \reg_32|Mux38~11_combout ;
wire \reg_32|Mux38~19_combout ;
wire \reg_32|Mux38~20_combout ;
wire \sel_32_03_1|Mux6~0_combout ;
wire \sel_32_03_1|Mux6~1_combout ;
wire \sel_32_03_1|Mux3~0_combout ;
wire \sel_32_03_1|Mux3~1_combout ;
wire \ALU_1|Mux4~7_combout ;
wire \ALU_1|Mux2~6_combout ;
wire \Cpu_1|Ex_op~combout ;
wire \Cpu_1|ALU_op~14_combout ;
wire \Cpu_1|ALU_op~15_combout ;
wire \ALU_1|ALU_ctr~24_combout ;
wire \Cpu_1|ALU_op[3]~16_combout ;
wire \Cpu_1|ALU_op[3]~17_combout ;
wire \ALU_1|Equal0~1_combout ;
wire \ALU_1|Equal0~0_combout ;
wire \ALU_1|Add0~24_combout ;
wire \ALU_1|Equal0~3_combout ;
wire \ALU_1|Equal0~4_combout ;
wire \ALU_1|Add0~42_combout ;
wire \ALU_1|Add0~40_combout ;
wire \ALU_1|Equal0~6_combout ;
wire \ALU_1|Add0~34_combout ;
wire \ALU_1|Equal0~5_combout ;
wire \ALU_1|Add0~60_combout ;
wire \ALU_1|Add0~48_combout ;
wire \ALU_1|Equal0~7_combout ;
wire \ALU_1|Equal0~9_combout ;
wire \ALU_1|Equal0~10_combout ;
wire [1:0] \Cpu_1|Shift_op ;
wire [3:0] \Cpu_1|ALU_op ;
wire [31:0] \Ext_1|result ;
wire [31:0] \PC_counter_1|PC_out ;


// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \ALU_1|Add32~0 (
// Equation(s):
// \ALU_1|Add32~0_combout  = \ALU_1|j~85_combout  $ (VCC)
// \ALU_1|Add32~1  = CARRY(\ALU_1|j~85_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add32~0_combout ),
	.cout(\ALU_1|Add32~1 ));
// synopsys translate_off
defparam \ALU_1|Add32~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneive_lcell_comb \ALU_1|Add0~22 (
// Equation(s):
// \ALU_1|Add0~22_combout  = (\reg_32|Mux21~9_combout  & ((\ALU_1|tempB[10]~21_combout  & (\ALU_1|Add0~21  & VCC)) # (!\ALU_1|tempB[10]~21_combout  & (!\ALU_1|Add0~21 )))) # (!\reg_32|Mux21~9_combout  & ((\ALU_1|tempB[10]~21_combout  & (!\ALU_1|Add0~21 )) # 
// (!\ALU_1|tempB[10]~21_combout  & ((\ALU_1|Add0~21 ) # (GND)))))
// \ALU_1|Add0~23  = CARRY((\reg_32|Mux21~9_combout  & (!\ALU_1|tempB[10]~21_combout  & !\ALU_1|Add0~21 )) # (!\reg_32|Mux21~9_combout  & ((!\ALU_1|Add0~21 ) # (!\ALU_1|tempB[10]~21_combout ))))

	.dataa(\reg_32|Mux21~9_combout ),
	.datab(\ALU_1|tempB[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~21 ),
	.combout(\ALU_1|Add0~22_combout ),
	.cout(\ALU_1|Add0~23 ));
// synopsys translate_off
defparam \ALU_1|Add0~22 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneive_lcell_comb \ALU_1|Add0~36 (
// Equation(s):
// \ALU_1|Add0~36_combout  = ((\reg_32|Mux14~9_combout  $ (\ALU_1|tempB[17]~14_combout  $ (!\ALU_1|Add0~35 )))) # (GND)
// \ALU_1|Add0~37  = CARRY((\reg_32|Mux14~9_combout  & ((\ALU_1|tempB[17]~14_combout ) # (!\ALU_1|Add0~35 ))) # (!\reg_32|Mux14~9_combout  & (\ALU_1|tempB[17]~14_combout  & !\ALU_1|Add0~35 )))

	.dataa(\reg_32|Mux14~9_combout ),
	.datab(\ALU_1|tempB[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~35 ),
	.combout(\ALU_1|Add0~36_combout ),
	.cout(\ALU_1|Add0~37 ));
// synopsys translate_off
defparam \ALU_1|Add0~36 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneive_lcell_comb \ALU_1|Add0~44 (
// Equation(s):
// \ALU_1|Add0~44_combout  = ((\ALU_1|tempB[21]~10_combout  $ (\reg_32|Mux10~9_combout  $ (!\ALU_1|Add0~43 )))) # (GND)
// \ALU_1|Add0~45  = CARRY((\ALU_1|tempB[21]~10_combout  & ((\reg_32|Mux10~9_combout ) # (!\ALU_1|Add0~43 ))) # (!\ALU_1|tempB[21]~10_combout  & (\reg_32|Mux10~9_combout  & !\ALU_1|Add0~43 )))

	.dataa(\ALU_1|tempB[21]~10_combout ),
	.datab(\reg_32|Mux10~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~43 ),
	.combout(\ALU_1|Add0~44_combout ),
	.cout(\ALU_1|Add0~45 ));
// synopsys translate_off
defparam \ALU_1|Add0~44 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneive_lcell_comb \ALU_1|Add0~58 (
// Equation(s):
// \ALU_1|Add0~58_combout  = (\ALU_1|tempB[28]~3_combout  & ((\reg_32|Mux3~9_combout  & (\ALU_1|Add0~57  & VCC)) # (!\reg_32|Mux3~9_combout  & (!\ALU_1|Add0~57 )))) # (!\ALU_1|tempB[28]~3_combout  & ((\reg_32|Mux3~9_combout  & (!\ALU_1|Add0~57 )) # 
// (!\reg_32|Mux3~9_combout  & ((\ALU_1|Add0~57 ) # (GND)))))
// \ALU_1|Add0~59  = CARRY((\ALU_1|tempB[28]~3_combout  & (!\reg_32|Mux3~9_combout  & !\ALU_1|Add0~57 )) # (!\ALU_1|tempB[28]~3_combout  & ((!\ALU_1|Add0~57 ) # (!\reg_32|Mux3~9_combout ))))

	.dataa(\ALU_1|tempB[28]~3_combout ),
	.datab(\reg_32|Mux3~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~57 ),
	.combout(\ALU_1|Add0~58_combout ),
	.cout(\ALU_1|Add0~59 ));
// synopsys translate_off
defparam \ALU_1|Add0~58 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N2
cycloneive_lcell_comb \ALU_1|Add18~2 (
// Equation(s):
// \ALU_1|Add18~2_combout  = (\ALU_1|j~99_combout  & (!\ALU_1|Add18~1 )) # (!\ALU_1|j~99_combout  & ((\ALU_1|Add18~1 ) # (GND)))
// \ALU_1|Add18~3  = CARRY((!\ALU_1|Add18~1 ) # (!\ALU_1|j~99_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~1 ),
	.combout(\ALU_1|Add18~2_combout ),
	.cout(\ALU_1|Add18~3 ));
// synopsys translate_off
defparam \ALU_1|Add18~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneive_lcell_comb \ALU_1|Add9~4 (
// Equation(s):
// \ALU_1|Add9~4_combout  = (\ALU_1|j~117_combout  & (\ALU_1|Add9~3  $ (GND))) # (!\ALU_1|j~117_combout  & (!\ALU_1|Add9~3  & VCC))
// \ALU_1|Add9~5  = CARRY((\ALU_1|j~117_combout  & !\ALU_1|Add9~3 ))

	.dataa(gnd),
	.datab(\ALU_1|j~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add9~3 ),
	.combout(\ALU_1|Add9~4_combout ),
	.cout(\ALU_1|Add9~5 ));
// synopsys translate_off
defparam \ALU_1|Add9~4 .lut_mask = 16'hC30C;
defparam \ALU_1|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \ALU_1|Add31~4 (
// Equation(s):
// \ALU_1|Add31~4_combout  = (\ALU_1|j~139_combout  & (\ALU_1|Add31~3  $ (GND))) # (!\ALU_1|j~139_combout  & (!\ALU_1|Add31~3  & VCC))
// \ALU_1|Add31~5  = CARRY((\ALU_1|j~139_combout  & !\ALU_1|Add31~3 ))

	.dataa(\ALU_1|j~139_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~3 ),
	.combout(\ALU_1|Add31~4_combout ),
	.cout(\ALU_1|Add31~5 ));
// synopsys translate_off
defparam \ALU_1|Add31~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add31~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
cycloneive_lcell_comb \ALU_1|Add20~6 (
// Equation(s):
// \ALU_1|Add20~6_combout  = (\ALU_1|j~154_combout  & (!\ALU_1|Add20~5 )) # (!\ALU_1|j~154_combout  & ((\ALU_1|Add20~5 ) # (GND)))
// \ALU_1|Add20~7  = CARRY((!\ALU_1|Add20~5 ) # (!\ALU_1|j~154_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~5 ),
	.combout(\ALU_1|Add20~6_combout ),
	.cout(\ALU_1|Add20~7 ));
// synopsys translate_off
defparam \ALU_1|Add20~6 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add20~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \ALU_1|Add21~6 (
// Equation(s):
// \ALU_1|Add21~6_combout  = (\ALU_1|j~155_combout  & (!\ALU_1|Add21~5 )) # (!\ALU_1|j~155_combout  & ((\ALU_1|Add21~5 ) # (GND)))
// \ALU_1|Add21~7  = CARRY((!\ALU_1|Add21~5 ) # (!\ALU_1|j~155_combout ))

	.dataa(\ALU_1|j~155_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~5 ),
	.combout(\ALU_1|Add21~6_combout ),
	.cout(\ALU_1|Add21~7 ));
// synopsys translate_off
defparam \ALU_1|Add21~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add21~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \ALU_1|Add22~6 (
// Equation(s):
// \ALU_1|Add22~6_combout  = (\ALU_1|j~156_combout  & (!\ALU_1|Add22~5 )) # (!\ALU_1|j~156_combout  & ((\ALU_1|Add22~5 ) # (GND)))
// \ALU_1|Add22~7  = CARRY((!\ALU_1|Add22~5 ) # (!\ALU_1|j~156_combout ))

	.dataa(\ALU_1|j~156_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~5 ),
	.combout(\ALU_1|Add22~6_combout ),
	.cout(\ALU_1|Add22~7 ));
// synopsys translate_off
defparam \ALU_1|Add22~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add22~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \ALU_1|Add24~6 (
// Equation(s):
// \ALU_1|Add24~6_combout  = (\ALU_1|j~158_combout  & (!\ALU_1|Add24~5 )) # (!\ALU_1|j~158_combout  & ((\ALU_1|Add24~5 ) # (GND)))
// \ALU_1|Add24~7  = CARRY((!\ALU_1|Add24~5 ) # (!\ALU_1|j~158_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~158_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~5 ),
	.combout(\ALU_1|Add24~6_combout ),
	.cout(\ALU_1|Add24~7 ));
// synopsys translate_off
defparam \ALU_1|Add24~6 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add24~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \ALU_1|Add30~6 (
// Equation(s):
// \ALU_1|Add30~6_combout  = (\ALU_1|j~164_combout  & (!\ALU_1|Add30~5 )) # (!\ALU_1|j~164_combout  & ((\ALU_1|Add30~5 ) # (GND)))
// \ALU_1|Add30~7  = CARRY((!\ALU_1|Add30~5 ) # (!\ALU_1|j~164_combout ))

	.dataa(\ALU_1|j~164_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~5 ),
	.combout(\ALU_1|Add30~6_combout ),
	.cout(\ALU_1|Add30~7 ));
// synopsys translate_off
defparam \ALU_1|Add30~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add30~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N12
cycloneive_lcell_comb \ALU_1|Add16~8 (
// Equation(s):
// \ALU_1|Add16~8_combout  = (\ALU_1|j~174_combout  & (\ALU_1|Add16~7  $ (GND))) # (!\ALU_1|j~174_combout  & (!\ALU_1|Add16~7  & VCC))
// \ALU_1|Add16~9  = CARRY((\ALU_1|j~174_combout  & !\ALU_1|Add16~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~174_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~7 ),
	.combout(\ALU_1|Add16~8_combout ),
	.cout(\ALU_1|Add16~9 ));
// synopsys translate_off
defparam \ALU_1|Add16~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N8
cycloneive_lcell_comb \ALU_1|Add17~8 (
// Equation(s):
// \ALU_1|Add17~8_combout  = (\ALU_1|j~175_combout  & (\ALU_1|Add17~7  $ (GND))) # (!\ALU_1|j~175_combout  & (!\ALU_1|Add17~7  & VCC))
// \ALU_1|Add17~9  = CARRY((\ALU_1|j~175_combout  & !\ALU_1|Add17~7 ))

	.dataa(\ALU_1|j~175_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~7 ),
	.combout(\ALU_1|Add17~8_combout ),
	.cout(\ALU_1|Add17~9 ));
// synopsys translate_off
defparam \ALU_1|Add17~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
cycloneive_lcell_comb \ALU_1|Add9~10 (
// Equation(s):
// \ALU_1|Add9~10_combout  = (\ALU_1|j~191_combout  & (!\ALU_1|Add9~9 )) # (!\ALU_1|j~191_combout  & ((\ALU_1|Add9~9 ) # (GND)))
// \ALU_1|Add9~11  = CARRY((!\ALU_1|Add9~9 ) # (!\ALU_1|j~191_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~191_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add9~9 ),
	.combout(\ALU_1|Add9~10_combout ),
	.cout(\ALU_1|Add9~11 ));
// synopsys translate_off
defparam \ALU_1|Add9~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
cycloneive_lcell_comb \ALU_1|Add9~12 (
// Equation(s):
// \ALU_1|Add9~12_combout  = !\ALU_1|Add9~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add9~11 ),
	.combout(\ALU_1|Add9~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add9~12 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
cycloneive_lcell_comb \ALU_1|Add10~12 (
// Equation(s):
// \ALU_1|Add10~12_combout  = (\ALU_1|j~472_combout  & (\ALU_1|Add10~11  $ (GND))) # (!\ALU_1|j~472_combout  & (!\ALU_1|Add10~11  & VCC))
// \ALU_1|Add10~13  = CARRY((\ALU_1|j~472_combout  & !\ALU_1|Add10~11 ))

	.dataa(\ALU_1|j~472_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add10~11 ),
	.combout(\ALU_1|Add10~12_combout ),
	.cout(\ALU_1|Add10~13 ));
// synopsys translate_off
defparam \ALU_1|Add10~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N12
cycloneive_lcell_comb \ALU_1|Add18~12 (
// Equation(s):
// \ALU_1|Add18~12_combout  = (\ALU_1|j~221_combout  & (\ALU_1|Add18~11  $ (GND))) # (!\ALU_1|j~221_combout  & (!\ALU_1|Add18~11  & VCC))
// \ALU_1|Add18~13  = CARRY((\ALU_1|j~221_combout  & !\ALU_1|Add18~11 ))

	.dataa(gnd),
	.datab(\ALU_1|j~221_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~11 ),
	.combout(\ALU_1|Add18~12_combout ),
	.cout(\ALU_1|Add18~13 ));
// synopsys translate_off
defparam \ALU_1|Add18~12 .lut_mask = 16'hC30C;
defparam \ALU_1|Add18~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
cycloneive_lcell_comb \ALU_1|Add20~12 (
// Equation(s):
// \ALU_1|Add20~12_combout  = (\ALU_1|j~223_combout  & (\ALU_1|Add20~11  $ (GND))) # (!\ALU_1|j~223_combout  & (!\ALU_1|Add20~11  & VCC))
// \ALU_1|Add20~13  = CARRY((\ALU_1|j~223_combout  & !\ALU_1|Add20~11 ))

	.dataa(gnd),
	.datab(\ALU_1|j~223_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~11 ),
	.combout(\ALU_1|Add20~12_combout ),
	.cout(\ALU_1|Add20~13 ));
// synopsys translate_off
defparam \ALU_1|Add20~12 .lut_mask = 16'hC30C;
defparam \ALU_1|Add20~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \ALU_1|Add21~12 (
// Equation(s):
// \ALU_1|Add21~12_combout  = (\ALU_1|j~224_combout  & (\ALU_1|Add21~11  $ (GND))) # (!\ALU_1|j~224_combout  & (!\ALU_1|Add21~11  & VCC))
// \ALU_1|Add21~13  = CARRY((\ALU_1|j~224_combout  & !\ALU_1|Add21~11 ))

	.dataa(\ALU_1|j~224_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~11 ),
	.combout(\ALU_1|Add21~12_combout ),
	.cout(\ALU_1|Add21~13 ));
// synopsys translate_off
defparam \ALU_1|Add21~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add21~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
cycloneive_lcell_comb \ALU_1|Add11~14 (
// Equation(s):
// \ALU_1|Add11~14_combout  = (\ALU_1|j~236_combout  & (!\ALU_1|Add11~13 )) # (!\ALU_1|j~236_combout  & ((\ALU_1|Add11~13 ) # (GND)))
// \ALU_1|Add11~15  = CARRY((!\ALU_1|Add11~13 ) # (!\ALU_1|j~236_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~236_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add11~13 ),
	.combout(\ALU_1|Add11~14_combout ),
	.cout(\ALU_1|Add11~15 ));
// synopsys translate_off
defparam \ALU_1|Add11~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
cycloneive_lcell_comb \ALU_1|Add19~14 (
// Equation(s):
// \ALU_1|Add19~14_combout  = (\ALU_1|j~243_combout  & (!\ALU_1|Add19~13 )) # (!\ALU_1|j~243_combout  & ((\ALU_1|Add19~13 ) # (GND)))
// \ALU_1|Add19~15  = CARRY((!\ALU_1|Add19~13 ) # (!\ALU_1|j~243_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~243_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~13 ),
	.combout(\ALU_1|Add19~14_combout ),
	.cout(\ALU_1|Add19~15 ));
// synopsys translate_off
defparam \ALU_1|Add19~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add19~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \ALU_1|Add25~14 (
// Equation(s):
// \ALU_1|Add25~14_combout  = (\ALU_1|j~249_combout  & (!\ALU_1|Add25~13 )) # (!\ALU_1|j~249_combout  & ((\ALU_1|Add25~13 ) # (GND)))
// \ALU_1|Add25~15  = CARRY((!\ALU_1|Add25~13 ) # (!\ALU_1|j~249_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~249_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~13 ),
	.combout(\ALU_1|Add25~14_combout ),
	.cout(\ALU_1|Add25~15 ));
// synopsys translate_off
defparam \ALU_1|Add25~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add25~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \ALU_1|Add31~14 (
// Equation(s):
// \ALU_1|Add31~14_combout  = (\ALU_1|j~255_combout  & (!\ALU_1|Add31~13 )) # (!\ALU_1|j~255_combout  & ((\ALU_1|Add31~13 ) # (GND)))
// \ALU_1|Add31~15  = CARRY((!\ALU_1|Add31~13 ) # (!\ALU_1|j~255_combout ))

	.dataa(\ALU_1|j~255_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~13 ),
	.combout(\ALU_1|Add31~14_combout ),
	.cout(\ALU_1|Add31~15 ));
// synopsys translate_off
defparam \ALU_1|Add31~14 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add31~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \ALU_1|Add31~22 (
// Equation(s):
// \ALU_1|Add31~22_combout  = (\ALU_1|j~329_combout  & (!\ALU_1|Add31~21 )) # (!\ALU_1|j~329_combout  & ((\ALU_1|Add31~21 ) # (GND)))
// \ALU_1|Add31~23  = CARRY((!\ALU_1|Add31~21 ) # (!\ALU_1|j~329_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~329_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~21 ),
	.combout(\ALU_1|Add31~22_combout ),
	.cout(\ALU_1|Add31~23 ));
// synopsys translate_off
defparam \ALU_1|Add31~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add31~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \ALU_1|Add21~28 (
// Equation(s):
// \ALU_1|Add21~28_combout  = (\ALU_1|j~364_combout  & (\ALU_1|Add21~27  $ (GND))) # (!\ALU_1|j~364_combout  & (!\ALU_1|Add21~27  & VCC))
// \ALU_1|Add21~29  = CARRY((\ALU_1|j~364_combout  & !\ALU_1|Add21~27 ))

	.dataa(gnd),
	.datab(\ALU_1|j~364_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~27 ),
	.combout(\ALU_1|Add21~28_combout ),
	.cout(\ALU_1|Add21~29 ));
// synopsys translate_off
defparam \ALU_1|Add21~28 .lut_mask = 16'hC30C;
defparam \ALU_1|Add21~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \ALU_1|Add28~30 (
// Equation(s):
// \ALU_1|Add28~30_combout  = (\ALU_1|j~384_combout  & (!\ALU_1|Add28~29 )) # (!\ALU_1|j~384_combout  & ((\ALU_1|Add28~29 ) # (GND)))
// \ALU_1|Add28~31  = CARRY((!\ALU_1|Add28~29 ) # (!\ALU_1|j~384_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~384_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~29 ),
	.combout(\ALU_1|Add28~30_combout ),
	.cout(\ALU_1|Add28~31 ));
// synopsys translate_off
defparam \ALU_1|Add28~30 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add28~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \ALU_1|Add21~34 (
// Equation(s):
// \ALU_1|Add21~34_combout  = (\ALU_1|j~401_combout  & (!\ALU_1|Add21~33 )) # (!\ALU_1|j~401_combout  & ((\ALU_1|Add21~33 ) # (GND)))
// \ALU_1|Add21~35  = CARRY((!\ALU_1|Add21~33 ) # (!\ALU_1|j~401_combout ))

	.dataa(\ALU_1|j~401_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~33 ),
	.combout(\ALU_1|Add21~34_combout ),
	.cout(\ALU_1|Add21~35 ));
// synopsys translate_off
defparam \ALU_1|Add21~34 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add21~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \ALU_1|Add27~34 (
// Equation(s):
// \ALU_1|Add27~34_combout  = (\ALU_1|j~406_combout  & (!\ALU_1|Add27~33 )) # (!\ALU_1|j~406_combout  & ((\ALU_1|Add27~33 ) # (GND)))
// \ALU_1|Add27~35  = CARRY((!\ALU_1|Add27~33 ) # (!\ALU_1|j~406_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~406_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~33 ),
	.combout(\ALU_1|Add27~34_combout ),
	.cout(\ALU_1|Add27~35 ));
// synopsys translate_off
defparam \ALU_1|Add27~34 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add27~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \ALU_1|Add21~36 (
// Equation(s):
// \ALU_1|Add21~36_combout  = !\ALU_1|Add21~35 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add21~35 ),
	.combout(\ALU_1|Add21~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add21~36 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add21~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \ALU_1|Add22~36 (
// Equation(s):
// \ALU_1|Add22~36_combout  = (\ALU_1|j~484_combout  & (\ALU_1|Add22~35  $ (GND))) # (!\ALU_1|j~484_combout  & (!\ALU_1|Add22~35  & VCC))
// \ALU_1|Add22~37  = CARRY((\ALU_1|j~484_combout  & !\ALU_1|Add22~35 ))

	.dataa(\ALU_1|j~484_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~35 ),
	.combout(\ALU_1|Add22~36_combout ),
	.cout(\ALU_1|Add22~37 ));
// synopsys translate_off
defparam \ALU_1|Add22~36 .lut_mask = 16'hA50A;
defparam \ALU_1|Add22~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneive_lcell_comb \ALU_1|Add23~36 (
// Equation(s):
// \ALU_1|Add23~36_combout  = (\ALU_1|j~412_combout  & (\ALU_1|Add23~35  $ (GND))) # (!\ALU_1|j~412_combout  & (!\ALU_1|Add23~35  & VCC))
// \ALU_1|Add23~37  = CARRY((\ALU_1|j~412_combout  & !\ALU_1|Add23~35 ))

	.dataa(\ALU_1|j~412_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~35 ),
	.combout(\ALU_1|Add23~36_combout ),
	.cout(\ALU_1|Add23~37 ));
// synopsys translate_off
defparam \ALU_1|Add23~36 .lut_mask = 16'hA50A;
defparam \ALU_1|Add23~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \ALU_1|Add24~36 (
// Equation(s):
// \ALU_1|Add24~36_combout  = (\ALU_1|j~413_combout  & (\ALU_1|Add24~35  $ (GND))) # (!\ALU_1|j~413_combout  & (!\ALU_1|Add24~35  & VCC))
// \ALU_1|Add24~37  = CARRY((\ALU_1|j~413_combout  & !\ALU_1|Add24~35 ))

	.dataa(\ALU_1|j~413_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~35 ),
	.combout(\ALU_1|Add24~36_combout ),
	.cout(\ALU_1|Add24~37 ));
// synopsys translate_off
defparam \ALU_1|Add24~36 .lut_mask = 16'hA50A;
defparam \ALU_1|Add24~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
cycloneive_lcell_comb \ALU_1|Add24~40 (
// Equation(s):
// \ALU_1|Add24~40_combout  = (\ALU_1|j~486_combout  & (\ALU_1|Add24~39  $ (GND))) # (!\ALU_1|j~486_combout  & (!\ALU_1|Add24~39  & VCC))
// \ALU_1|Add24~41  = CARRY((\ALU_1|j~486_combout  & !\ALU_1|Add24~39 ))

	.dataa(\ALU_1|j~486_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~39 ),
	.combout(\ALU_1|Add24~40_combout ),
	.cout(\ALU_1|Add24~41 ));
// synopsys translate_off
defparam \ALU_1|Add24~40 .lut_mask = 16'hA50A;
defparam \ALU_1|Add24~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \ALU_1|Add28~40 (
// Equation(s):
// \ALU_1|Add28~40_combout  = (\ALU_1|j~434_combout  & (\ALU_1|Add28~39  $ (GND))) # (!\ALU_1|j~434_combout  & (!\ALU_1|Add28~39  & VCC))
// \ALU_1|Add28~41  = CARRY((\ALU_1|j~434_combout  & !\ALU_1|Add28~39 ))

	.dataa(gnd),
	.datab(\ALU_1|j~434_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~39 ),
	.combout(\ALU_1|Add28~40_combout ),
	.cout(\ALU_1|Add28~41 ));
// synopsys translate_off
defparam \ALU_1|Add28~40 .lut_mask = 16'hC30C;
defparam \ALU_1|Add28~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \ALU_1|Add29~40 (
// Equation(s):
// \ALU_1|Add29~40_combout  = (\ALU_1|j~435_combout  & (\ALU_1|Add29~39  $ (GND))) # (!\ALU_1|j~435_combout  & (!\ALU_1|Add29~39  & VCC))
// \ALU_1|Add29~41  = CARRY((\ALU_1|j~435_combout  & !\ALU_1|Add29~39 ))

	.dataa(\ALU_1|j~435_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~39 ),
	.combout(\ALU_1|Add29~40_combout ),
	.cout(\ALU_1|Add29~41 ));
// synopsys translate_off
defparam \ALU_1|Add29~40 .lut_mask = 16'hA50A;
defparam \ALU_1|Add29~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \ALU_1|Add30~40 (
// Equation(s):
// \ALU_1|Add30~40_combout  = (\ALU_1|j~436_combout  & (\ALU_1|Add30~39  $ (GND))) # (!\ALU_1|j~436_combout  & (!\ALU_1|Add30~39  & VCC))
// \ALU_1|Add30~41  = CARRY((\ALU_1|j~436_combout  & !\ALU_1|Add30~39 ))

	.dataa(\ALU_1|j~436_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~39 ),
	.combout(\ALU_1|Add30~40_combout ),
	.cout(\ALU_1|Add30~41 ));
// synopsys translate_off
defparam \ALU_1|Add30~40 .lut_mask = 16'hA50A;
defparam \ALU_1|Add30~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \ALU_1|Add24~42 (
// Equation(s):
// \ALU_1|Add24~42_combout  = \ALU_1|Add24~41 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add24~41 ),
	.combout(\ALU_1|Add24~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add24~42 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add24~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \ALU_1|Add27~46 (
// Equation(s):
// \ALU_1|Add27~46_combout  = (\ALU_1|j~452_combout  & (!\ALU_1|Add27~45 )) # (!\ALU_1|j~452_combout  & ((\ALU_1|Add27~45 ) # (GND)))
// \ALU_1|Add27~47  = CARRY((!\ALU_1|Add27~45 ) # (!\ALU_1|j~452_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~452_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~45 ),
	.combout(\ALU_1|Add27~46_combout ),
	.cout(\ALU_1|Add27~47 ));
// synopsys translate_off
defparam \ALU_1|Add27~46 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add27~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \ALU_1|Add29~46 (
// Equation(s):
// \ALU_1|Add29~46_combout  = (\ALU_1|j~453_combout  & (!\ALU_1|Add29~45 )) # (!\ALU_1|j~453_combout  & ((\ALU_1|Add29~45 ) # (GND)))
// \ALU_1|Add29~47  = CARRY((!\ALU_1|Add29~45 ) # (!\ALU_1|j~453_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~453_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~45 ),
	.combout(\ALU_1|Add29~46_combout ),
	.cout(\ALU_1|Add29~47 ));
// synopsys translate_off
defparam \ALU_1|Add29~46 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add29~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \ALU_1|Add30~46 (
// Equation(s):
// \ALU_1|Add30~46_combout  = (\ALU_1|j~454_combout  & (!\ALU_1|Add30~45 )) # (!\ALU_1|j~454_combout  & ((\ALU_1|Add30~45 ) # (GND)))
// \ALU_1|Add30~47  = CARRY((!\ALU_1|Add30~45 ) # (!\ALU_1|j~454_combout ))

	.dataa(\ALU_1|j~454_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~45 ),
	.combout(\ALU_1|Add30~46_combout ),
	.cout(\ALU_1|Add30~47 ));
// synopsys translate_off
defparam \ALU_1|Add30~46 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add30~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N4
cycloneive_lcell_comb \PC_counter_1|Add0~34 (
// Equation(s):
// \PC_counter_1|Add0~34_combout  = (\PC_counter_1|PC_out [19] & (!\PC_counter_1|Add0~33 )) # (!\PC_counter_1|PC_out [19] & ((\PC_counter_1|Add0~33 ) # (GND)))
// \PC_counter_1|Add0~35  = CARRY((!\PC_counter_1|Add0~33 ) # (!\PC_counter_1|PC_out [19]))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~33 ),
	.combout(\PC_counter_1|Add0~34_combout ),
	.cout(\PC_counter_1|Add0~35 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~34 .lut_mask = 16'h3C3F;
defparam \PC_counter_1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N10
cycloneive_lcell_comb \PC_counter_1|Add0~40 (
// Equation(s):
// \PC_counter_1|Add0~40_combout  = (\PC_counter_1|PC_out [22] & (\PC_counter_1|Add0~39  $ (GND))) # (!\PC_counter_1|PC_out [22] & (!\PC_counter_1|Add0~39  & VCC))
// \PC_counter_1|Add0~41  = CARRY((\PC_counter_1|PC_out [22] & !\PC_counter_1|Add0~39 ))

	.dataa(\PC_counter_1|PC_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~39 ),
	.combout(\PC_counter_1|Add0~40_combout ),
	.cout(\PC_counter_1|Add0~41 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~40 .lut_mask = 16'hA50A;
defparam \PC_counter_1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N16
cycloneive_lcell_comb \PC_counter_1|Add0~46 (
// Equation(s):
// \PC_counter_1|Add0~46_combout  = (\PC_counter_1|PC_out [25] & (!\PC_counter_1|Add0~45 )) # (!\PC_counter_1|PC_out [25] & ((\PC_counter_1|Add0~45 ) # (GND)))
// \PC_counter_1|Add0~47  = CARRY((!\PC_counter_1|Add0~45 ) # (!\PC_counter_1|PC_out [25]))

	.dataa(\PC_counter_1|PC_out [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~45 ),
	.combout(\PC_counter_1|Add0~46_combout ),
	.cout(\PC_counter_1|Add0~47 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~46 .lut_mask = 16'h5A5F;
defparam \PC_counter_1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N20
cycloneive_lcell_comb \GetIR_1|Mux29~0 (
// Equation(s):
// \GetIR_1|Mux29~0_combout  = (\PC_counter_1|PC_out [5] & ((\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [3] $ (!\PC_counter_1|PC_out [2]))) # (!\PC_counter_1|PC_out [4] & (!\PC_counter_1|PC_out [3] & \PC_counter_1|PC_out [2]))))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [3]),
	.datac(\PC_counter_1|PC_out [5]),
	.datad(\PC_counter_1|PC_out [2]),
	.cin(gnd),
	.combout(\GetIR_1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux29~0 .lut_mask = 16'h9020;
defparam \GetIR_1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N2
cycloneive_lcell_comb \GetIR_1|Mux27~0 (
// Equation(s):
// \GetIR_1|Mux27~0_combout  = (\PC_counter_1|PC_out [2] & ((\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [3] & \PC_counter_1|PC_out [5])) # (!\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [3] $ (\PC_counter_1|PC_out [5])))))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [3]),
	.datac(\PC_counter_1|PC_out [5]),
	.datad(\PC_counter_1|PC_out [2]),
	.cin(gnd),
	.combout(\GetIR_1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux27~0 .lut_mask = 16'h9400;
defparam \GetIR_1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N6
cycloneive_lcell_comb \GetIR_1|Mux15~0 (
// Equation(s):
// \GetIR_1|Mux15~0_combout  = (\PC_counter_1|PC_out [3] & (!\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [4] $ (!\PC_counter_1|PC_out [2])))) # (!\PC_counter_1|PC_out [3] & (\PC_counter_1|PC_out [2] $ (((!\PC_counter_1|PC_out [4] & \PC_counter_1|PC_out 
// [5])))))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [3]),
	.datac(\PC_counter_1|PC_out [5]),
	.datad(\PC_counter_1|PC_out [2]),
	.cin(gnd),
	.combout(\GetIR_1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux15~0 .lut_mask = 16'h2B14;
defparam \GetIR_1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N17
dffeas \reg_32|register[9][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][0]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][0] .is_wysiwyg = "true";
defparam \reg_32|register[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N13
dffeas \reg_32|register[8][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[0]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][0] .is_wysiwyg = "true";
defparam \reg_32|register[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N30
cycloneive_lcell_comb \reg_32|Mux31~0 (
// Equation(s):
// \reg_32|Mux31~0_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout ) # (!\reg_32|register[9][0]~q )))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|register[8][0]~q  & ((!\GetIR_1|Mux9~1_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[8][0]~q ),
	.datac(\reg_32|register[9][0]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux31~0 .lut_mask = 16'hAA4E;
defparam \reg_32|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N25
dffeas \reg_32|register[5][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][0]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][0] .is_wysiwyg = "true";
defparam \reg_32|register[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N9
dffeas \reg_32|register[6][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[0]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][0] .is_wysiwyg = "true";
defparam \reg_32|register[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N24
cycloneive_lcell_comb \reg_32|Mux31~2 (
// Equation(s):
// \reg_32|Mux31~2_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|register[6][0]~q ) # ((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & (((!\reg_32|register[4][0]~q  & !\GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|register[6][0]~q ),
	.datab(\reg_32|register[4][0]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux31~2 .lut_mask = 16'hF0A3;
defparam \reg_32|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N26
cycloneive_lcell_comb \reg_32|Mux31~3 (
// Equation(s):
// \reg_32|Mux31~3_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux31~2_combout  & ((!\reg_32|register[7][0]~q ))) # (!\reg_32|Mux31~2_combout  & (!\reg_32|register[5][0]~q )))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|Mux31~2_combout ))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|Mux31~2_combout ),
	.datac(\reg_32|register[5][0]~q ),
	.datad(\reg_32|register[7][0]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux31~3 .lut_mask = 16'h46CE;
defparam \reg_32|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N15
dffeas \reg_32|register[3][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][0]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][0] .is_wysiwyg = "true";
defparam \reg_32|register[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N21
dffeas \reg_32|register[14][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][0] .is_wysiwyg = "true";
defparam \reg_32|register[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \reg_32|Mux31~7 (
// Equation(s):
// \reg_32|Mux31~7_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & ((\reg_32|register[14][0]~q ))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|register[12][0]~q ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[12][0]~q ),
	.datac(\reg_32|register[14][0]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux31~7 .lut_mask = 16'hFA44;
defparam \reg_32|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N30
cycloneive_lcell_comb \reg_32|Mux31~8 (
// Equation(s):
// \reg_32|Mux31~8_combout  = (\reg_32|Mux31~7_combout  & (((!\GetIR_1|Mux10~2_combout ) # (!\reg_32|register[15][0]~q )))) # (!\reg_32|Mux31~7_combout  & (!\reg_32|register[13][0]~q  & ((\GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|register[13][0]~q ),
	.datab(\reg_32|register[15][0]~q ),
	.datac(\reg_32|Mux31~7_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux31~8 .lut_mask = 16'h35F0;
defparam \reg_32|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N31
dffeas \reg_32|register[14][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][1]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][1] .is_wysiwyg = "true";
defparam \reg_32|register[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N6
cycloneive_lcell_comb \reg_32|Mux30~2 (
// Equation(s):
// \reg_32|Mux30~2_combout  = (\GetIR_1|Mux7~0_combout  & (\GetIR_1|Mux8~1_combout )) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|register[5][1]~q ))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|register[1][1]~q ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[1][1]~q ),
	.datad(\reg_32|register[5][1]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux30~2 .lut_mask = 16'hDC98;
defparam \reg_32|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N9
dffeas \reg_32|register[13][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[1]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][1] .is_wysiwyg = "true";
defparam \reg_32|register[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N8
cycloneive_lcell_comb \reg_32|Mux30~3 (
// Equation(s):
// \reg_32|Mux30~3_combout  = (\reg_32|Mux30~2_combout  & (((\reg_32|register[13][1]~q ) # (!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux30~2_combout  & (\reg_32|register[9][1]~q  & (\GetIR_1|Mux7~0_combout )))

	.dataa(\reg_32|Mux30~2_combout ),
	.datab(\reg_32|register[9][1]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|register[13][1]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux30~3 .lut_mask = 16'hEA4A;
defparam \reg_32|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N24
cycloneive_lcell_comb \reg_32|Mux30~4 (
// Equation(s):
// \reg_32|Mux30~4_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & ((\reg_32|register[8][1]~q ))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|register[0][1]~q ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[0][1]~q ),
	.datac(\reg_32|register[8][1]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux30~4 .lut_mask = 16'hFA44;
defparam \reg_32|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N23
dffeas \reg_32|register[7][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][1]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][1] .is_wysiwyg = "true";
defparam \reg_32|register[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y23_N17
dffeas \reg_32|register[5][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][2]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][2] .is_wysiwyg = "true";
defparam \reg_32|register[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N12
cycloneive_lcell_comb \reg_32|Mux29~0 (
// Equation(s):
// \reg_32|Mux29~0_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout ) # (!\reg_32|register[5][2]~q )))) # (!\GetIR_1|Mux10~2_combout  & (!\reg_32|register[4][2]~q  & ((!\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[4][2]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[5][2]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux29~0 .lut_mask = 16'hCC1D;
defparam \reg_32|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N10
cycloneive_lcell_comb \reg_32|Mux29~1 (
// Equation(s):
// \reg_32|Mux29~1_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux29~0_combout  & ((!\reg_32|register[7][2]~q ))) # (!\reg_32|Mux29~0_combout  & (!\reg_32|register[6][2]~q )))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux29~0_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[6][2]~q ),
	.datac(\reg_32|register[7][2]~q ),
	.datad(\reg_32|Mux29~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux29~1 .lut_mask = 16'h5F22;
defparam \reg_32|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N5
dffeas \reg_32|register[1][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][2]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][2] .is_wysiwyg = "true";
defparam \reg_32|register[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \reg_32|register[0][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][2] .is_wysiwyg = "true";
defparam \reg_32|register[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \reg_32|Mux29~4 (
// Equation(s):
// \reg_32|Mux29~4_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout ) # (!\reg_32|register[2][2]~q )))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|register[0][2]~q  & ((!\GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|register[0][2]~q ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|register[2][2]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux29~4 .lut_mask = 16'hCC2E;
defparam \reg_32|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \reg_32|Mux29~5 (
// Equation(s):
// \reg_32|Mux29~5_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux29~4_combout  & (!\reg_32|register[3][2]~q )) # (!\reg_32|Mux29~4_combout  & ((!\reg_32|register[1][2]~q ))))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux29~4_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[3][2]~q ),
	.datac(\reg_32|register[1][2]~q ),
	.datad(\reg_32|Mux29~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux29~5 .lut_mask = 16'h770A;
defparam \reg_32|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \reg_32|register[2][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[3]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][3] .is_wysiwyg = "true";
defparam \reg_32|register[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y22_N27
dffeas \reg_32|register[14][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][3]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][3] .is_wysiwyg = "true";
defparam \reg_32|register[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N17
dffeas \reg_32|register[4][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][3] .is_wysiwyg = "true";
defparam \reg_32|register[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \reg_32|register[0][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][3] .is_wysiwyg = "true";
defparam \reg_32|register[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneive_lcell_comb \reg_32|Mux28~4 (
// Equation(s):
// \reg_32|Mux28~4_combout  = (\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout ) # ((\reg_32|register[4][3]~q )))) # (!\GetIR_1|Mux8~1_combout  & (!\GetIR_1|Mux7~0_combout  & (\reg_32|register[0][3]~q )))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[0][3]~q ),
	.datad(\reg_32|register[4][3]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux28~4 .lut_mask = 16'hBA98;
defparam \reg_32|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N31
dffeas \reg_32|register[7][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[3]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][3] .is_wysiwyg = "true";
defparam \reg_32|register[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N21
dffeas \reg_32|register[11][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][3]~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][3] .is_wysiwyg = "true";
defparam \reg_32|register[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y24_N21
dffeas \reg_32|register[3][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[3]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][3] .is_wysiwyg = "true";
defparam \reg_32|register[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneive_lcell_comb \reg_32|Mux28~7 (
// Equation(s):
// \reg_32|Mux28~7_combout  = (\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout ) # ((!\reg_32|register[11][3]~q )))) # (!\GetIR_1|Mux7~0_combout  & (!\GetIR_1|Mux8~1_combout  & ((\reg_32|register[3][3]~q ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[11][3]~q ),
	.datad(\reg_32|register[3][3]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux28~7 .lut_mask = 16'h9B8A;
defparam \reg_32|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y24_N15
dffeas \reg_32|register[15][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][3]~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][3] .is_wysiwyg = "true";
defparam \reg_32|register[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneive_lcell_comb \reg_32|Mux28~8 (
// Equation(s):
// \reg_32|Mux28~8_combout  = (\reg_32|Mux28~7_combout  & (((!\reg_32|register[15][3]~q )) # (!\GetIR_1|Mux8~1_combout ))) # (!\reg_32|Mux28~7_combout  & (\GetIR_1|Mux8~1_combout  & (\reg_32|register[7][3]~q )))

	.dataa(\reg_32|Mux28~7_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[7][3]~q ),
	.datad(\reg_32|register[15][3]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux28~8 .lut_mask = 16'h62EA;
defparam \reg_32|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N21
dffeas \reg_32|register[9][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][4] .is_wysiwyg = "true";
defparam \reg_32|register[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y26_N21
dffeas \reg_32|register[8][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][4] .is_wysiwyg = "true";
defparam \reg_32|register[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \reg_32|Mux27~0 (
// Equation(s):
// \reg_32|Mux27~0_combout  = (\GetIR_1|Mux9~1_combout  & (\GetIR_1|Mux10~2_combout )) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & (\reg_32|register[9][4]~q )) # (!\GetIR_1|Mux10~2_combout  & ((\reg_32|register[8][4]~q )))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[9][4]~q ),
	.datad(\reg_32|register[8][4]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux27~0 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N5
dffeas \reg_32|register[5][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[4]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][4] .is_wysiwyg = "true";
defparam \reg_32|register[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \reg_32|Mux27~2 (
// Equation(s):
// \reg_32|Mux27~2_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|register[6][4]~q ) # ((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & (((!\reg_32|register[4][4]~q  & !\GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|register[6][4]~q ),
	.datab(\reg_32|register[4][4]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux27~2 .lut_mask = 16'hF0A3;
defparam \reg_32|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \reg_32|Mux27~3 (
// Equation(s):
// \reg_32|Mux27~3_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux27~2_combout  & (\reg_32|register[7][4]~q )) # (!\reg_32|Mux27~2_combout  & ((\reg_32|register[5][4]~q ))))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux27~2_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[7][4]~q ),
	.datac(\reg_32|Mux27~2_combout ),
	.datad(\reg_32|register[5][4]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux27~3 .lut_mask = 16'hDAD0;
defparam \reg_32|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N31
dffeas \reg_32|register[0][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][4] .is_wysiwyg = "true";
defparam \reg_32|register[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \reg_32|Mux27~4 (
// Equation(s):
// \reg_32|Mux27~4_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout ) # (!\reg_32|register[1][4]~q )))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|register[0][4]~q  & ((!\GetIR_1|Mux9~1_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[0][4]~q ),
	.datac(\reg_32|register[1][4]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux27~4 .lut_mask = 16'hAA4E;
defparam \reg_32|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N11
dffeas \reg_32|register[3][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][4] .is_wysiwyg = "true";
defparam \reg_32|register[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \reg_32|Mux27~5 (
// Equation(s):
// \reg_32|Mux27~5_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux27~4_combout  & (\reg_32|register[3][4]~q )) # (!\reg_32|Mux27~4_combout  & ((!\reg_32|register[2][4]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux27~4_combout ))))

	.dataa(\reg_32|register[3][4]~q ),
	.datab(\reg_32|register[2][4]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|Mux27~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux27~5 .lut_mask = 16'hAF30;
defparam \reg_32|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \reg_32|Mux27~6 (
// Equation(s):
// \reg_32|Mux27~6_combout  = (\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout ) # ((\reg_32|Mux27~3_combout )))) # (!\GetIR_1|Mux8~1_combout  & (!\GetIR_1|Mux7~0_combout  & (\reg_32|Mux27~5_combout )))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|Mux27~5_combout ),
	.datad(\reg_32|Mux27~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux27~6 .lut_mask = 16'hBA98;
defparam \reg_32|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \reg_32|Mux27~7 (
// Equation(s):
// \reg_32|Mux27~7_combout  = (\GetIR_1|Mux9~1_combout  & (((\reg_32|register[14][4]~q ) # (\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|register[12][4]~q  & ((!\GetIR_1|Mux10~2_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[12][4]~q ),
	.datac(\reg_32|register[14][4]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux27~7 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N16
cycloneive_lcell_comb \reg_32|Mux26~0 (
// Equation(s):
// \reg_32|Mux26~0_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & ((\reg_32|register[10][5]~q ))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|register[2][5]~q ))))

	.dataa(\reg_32|register[2][5]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[10][5]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux26~0 .lut_mask = 16'hFC22;
defparam \reg_32|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneive_lcell_comb \reg_32|Mux26~1 (
// Equation(s):
// \reg_32|Mux26~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux26~0_combout  & ((\reg_32|register[14][5]~q ))) # (!\reg_32|Mux26~0_combout  & (\reg_32|register[6][5]~q )))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|Mux26~0_combout ))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|Mux26~0_combout ),
	.datac(\reg_32|register[6][5]~q ),
	.datad(\reg_32|register[14][5]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux26~1 .lut_mask = 16'hEC64;
defparam \reg_32|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \reg_32|register[6][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][6] .is_wysiwyg = "true";
defparam \reg_32|register[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \reg_32|register[5][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][6] .is_wysiwyg = "true";
defparam \reg_32|register[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N19
dffeas \reg_32|register[4][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][6]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][6] .is_wysiwyg = "true";
defparam \reg_32|register[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \reg_32|Mux25~0 (
// Equation(s):
// \reg_32|Mux25~0_combout  = (\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout ) # ((\reg_32|register[5][6]~q )))) # (!\GetIR_1|Mux10~2_combout  & (!\GetIR_1|Mux9~1_combout  & (!\reg_32|register[4][6]~q )))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|register[4][6]~q ),
	.datad(\reg_32|register[5][6]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux25~0 .lut_mask = 16'hAB89;
defparam \reg_32|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N9
dffeas \reg_32|register[7][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][6] .is_wysiwyg = "true";
defparam \reg_32|register[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \reg_32|Mux25~1 (
// Equation(s):
// \reg_32|Mux25~1_combout  = (\reg_32|Mux25~0_combout  & (((\reg_32|register[7][6]~q ) # (!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux25~0_combout  & (\reg_32|register[6][6]~q  & (\GetIR_1|Mux9~1_combout )))

	.dataa(\reg_32|register[6][6]~q ),
	.datab(\reg_32|Mux25~0_combout ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|register[7][6]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux25~1 .lut_mask = 16'hEC2C;
defparam \reg_32|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N5
dffeas \reg_32|register[10][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][6] .is_wysiwyg = "true";
defparam \reg_32|register[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N5
dffeas \reg_32|register[8][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][6] .is_wysiwyg = "true";
defparam \reg_32|register[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \reg_32|Mux25~2 (
// Equation(s):
// \reg_32|Mux25~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[10][6]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[8][6]~q )))))

	.dataa(\reg_32|register[10][6]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[8][6]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux25~2 .lut_mask = 16'hEE30;
defparam \reg_32|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N7
dffeas \reg_32|register[2][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][6]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][6] .is_wysiwyg = "true";
defparam \reg_32|register[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N31
dffeas \reg_32|register[5][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][7] .is_wysiwyg = "true";
defparam \reg_32|register[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N5
dffeas \reg_32|register[9][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][7] .is_wysiwyg = "true";
defparam \reg_32|register[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y23_N25
dffeas \reg_32|register[1][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][7] .is_wysiwyg = "true";
defparam \reg_32|register[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N4
cycloneive_lcell_comb \reg_32|Mux24~0 (
// Equation(s):
// \reg_32|Mux24~0_combout  = (\GetIR_1|Mux7~0_combout  & (((\reg_32|register[9][7]~q ) # (\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|register[1][7]~q  & ((!\GetIR_1|Mux8~1_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[1][7]~q ),
	.datac(\reg_32|register[9][7]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux24~0 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N19
dffeas \reg_32|register[13][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][7] .is_wysiwyg = "true";
defparam \reg_32|register[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N30
cycloneive_lcell_comb \reg_32|Mux24~1 (
// Equation(s):
// \reg_32|Mux24~1_combout  = (\reg_32|Mux24~0_combout  & ((\reg_32|register[13][7]~q ) # ((!\GetIR_1|Mux8~1_combout )))) # (!\reg_32|Mux24~0_combout  & (((\reg_32|register[5][7]~q  & \GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|register[13][7]~q ),
	.datab(\reg_32|Mux24~0_combout ),
	.datac(\reg_32|register[5][7]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux24~1 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N25
dffeas \reg_32|register[14][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][7] .is_wysiwyg = "true";
defparam \reg_32|register[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \reg_32|register[0][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][7] .is_wysiwyg = "true";
defparam \reg_32|register[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N15
dffeas \reg_32|register[10][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][8] .is_wysiwyg = "true";
defparam \reg_32|register[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N27
dffeas \reg_32|register[9][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][8] .is_wysiwyg = "true";
defparam \reg_32|register[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N9
dffeas \reg_32|register[8][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][8] .is_wysiwyg = "true";
defparam \reg_32|register[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \reg_32|Mux23~0 (
// Equation(s):
// \reg_32|Mux23~0_combout  = (\GetIR_1|Mux9~1_combout  & (\GetIR_1|Mux10~2_combout )) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & (\reg_32|register[9][8]~q )) # (!\GetIR_1|Mux10~2_combout  & ((\reg_32|register[8][8]~q )))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[9][8]~q ),
	.datad(\reg_32|register[8][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux23~0 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N29
dffeas \reg_32|register[11][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][8] .is_wysiwyg = "true";
defparam \reg_32|register[11][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \reg_32|Mux23~1 (
// Equation(s):
// \reg_32|Mux23~1_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux23~0_combout  & (\reg_32|register[11][8]~q )) # (!\reg_32|Mux23~0_combout  & ((\reg_32|register[10][8]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux23~0_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[11][8]~q ),
	.datac(\reg_32|Mux23~0_combout ),
	.datad(\reg_32|register[10][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux23~1 .lut_mask = 16'hDAD0;
defparam \reg_32|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N23
dffeas \reg_32|register[6][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][8] .is_wysiwyg = "true";
defparam \reg_32|register[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N25
dffeas \reg_32|register[4][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][8]~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][8] .is_wysiwyg = "true";
defparam \reg_32|register[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \reg_32|Mux23~2 (
// Equation(s):
// \reg_32|Mux23~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & ((\reg_32|register[6][8]~q ))) # (!\GetIR_1|Mux9~1_combout  & (!\reg_32|register[4][8]~q ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[4][8]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|register[6][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux23~2 .lut_mask = 16'hF1A1;
defparam \reg_32|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N3
dffeas \reg_32|register[14][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][8] .is_wysiwyg = "true";
defparam \reg_32|register[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N23
dffeas \reg_32|register[12][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][8] .is_wysiwyg = "true";
defparam \reg_32|register[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \reg_32|Mux23~7 (
// Equation(s):
// \reg_32|Mux23~7_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[14][8]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[12][8]~q )))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[14][8]~q ),
	.datac(\reg_32|register[12][8]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux23~7 .lut_mask = 16'hEE50;
defparam \reg_32|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N27
dffeas \reg_32|register[5][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][9] .is_wysiwyg = "true";
defparam \reg_32|register[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N29
dffeas \reg_32|register[1][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][9]~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][9] .is_wysiwyg = "true";
defparam \reg_32|register[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N14
cycloneive_lcell_comb \reg_32|Mux22~2 (
// Equation(s):
// \reg_32|Mux22~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|register[5][9]~q ))) # (!\GetIR_1|Mux8~1_combout  & (!\reg_32|register[1][9]~q ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[1][9]~q ),
	.datac(\reg_32|register[5][9]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux22~2 .lut_mask = 16'hFA11;
defparam \reg_32|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N26
cycloneive_lcell_comb \reg_32|Mux22~4 (
// Equation(s):
// \reg_32|Mux22~4_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & (\reg_32|register[8][9]~q )) # (!\GetIR_1|Mux7~0_combout  & ((\reg_32|register[0][9]~q )))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[8][9]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|register[0][9]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux22~4 .lut_mask = 16'hE5E0;
defparam \reg_32|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneive_lcell_comb \reg_32|Mux22~7 (
// Equation(s):
// \reg_32|Mux22~7_combout  = (\GetIR_1|Mux8~1_combout  & (((\reg_32|register[7][9]~q ) # (\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & (!\reg_32|register[3][9]~q  & ((!\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|register[3][9]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[7][9]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux22~7 .lut_mask = 16'hCCD1;
defparam \reg_32|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneive_lcell_comb \reg_32|Mux22~8 (
// Equation(s):
// \reg_32|Mux22~8_combout  = (\reg_32|Mux22~7_combout  & (((\reg_32|register[15][9]~q ) # (!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux22~7_combout  & (\reg_32|register[11][9]~q  & ((\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|register[11][9]~q ),
	.datab(\reg_32|register[15][9]~q ),
	.datac(\reg_32|Mux22~7_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux22~8 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N31
dffeas \reg_32|register[4][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][10] .is_wysiwyg = "true";
defparam \reg_32|register[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \reg_32|Mux21~0 (
// Equation(s):
// \reg_32|Mux21~0_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & (\reg_32|register[5][10]~q )) # (!\GetIR_1|Mux10~2_combout  & ((\reg_32|register[4][10]~q )))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[5][10]~q ),
	.datac(\reg_32|register[4][10]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux21~0 .lut_mask = 16'hEE50;
defparam \reg_32|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N7
dffeas \reg_32|register[10][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][10] .is_wysiwyg = "true";
defparam \reg_32|register[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N19
dffeas \reg_32|register[8][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][10] .is_wysiwyg = "true";
defparam \reg_32|register[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \reg_32|Mux21~2 (
// Equation(s):
// \reg_32|Mux21~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[10][10]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[8][10]~q )))))

	.dataa(\reg_32|register[10][10]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[8][10]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux21~2 .lut_mask = 16'hEE30;
defparam \reg_32|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N15
dffeas \reg_32|register[2][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][10] .is_wysiwyg = "true";
defparam \reg_32|register[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N6
cycloneive_lcell_comb \reg_32|Mux21~4 (
// Equation(s):
// \reg_32|Mux21~4_combout  = (\GetIR_1|Mux10~2_combout  & (\GetIR_1|Mux9~1_combout )) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[2][10]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[0][10]~q )))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|register[2][10]~q ),
	.datad(\reg_32|register[0][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux21~4 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y22_N29
dffeas \reg_32|register[10][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][11] .is_wysiwyg = "true";
defparam \reg_32|register[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N29
dffeas \reg_32|register[6][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][11] .is_wysiwyg = "true";
defparam \reg_32|register[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y22_N15
dffeas \reg_32|register[2][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][11] .is_wysiwyg = "true";
defparam \reg_32|register[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N8
cycloneive_lcell_comb \reg_32|Mux20~2 (
// Equation(s):
// \reg_32|Mux20~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & (\reg_32|register[6][11]~q )) # (!\GetIR_1|Mux8~1_combout  & ((\reg_32|register[2][11]~q )))))

	.dataa(\reg_32|register[6][11]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[2][11]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux20~2 .lut_mask = 16'hEE30;
defparam \reg_32|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N30
cycloneive_lcell_comb \reg_32|Mux20~3 (
// Equation(s):
// \reg_32|Mux20~3_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux20~2_combout  & (\reg_32|register[14][11]~q )) # (!\reg_32|Mux20~2_combout  & ((\reg_32|register[10][11]~q ))))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux20~2_combout ))))

	.dataa(\reg_32|register[14][11]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|Mux20~2_combout ),
	.datad(\reg_32|register[10][11]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux20~3 .lut_mask = 16'hBCB0;
defparam \reg_32|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N27
dffeas \reg_32|register[8][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][11] .is_wysiwyg = "true";
defparam \reg_32|register[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N11
dffeas \reg_32|register[11][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][11] .is_wysiwyg = "true";
defparam \reg_32|register[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N21
dffeas \reg_32|register[3][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][11]~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][11] .is_wysiwyg = "true";
defparam \reg_32|register[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneive_lcell_comb \reg_32|Mux20~7 (
// Equation(s):
// \reg_32|Mux20~7_combout  = (\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout ) # ((\reg_32|register[11][11]~q )))) # (!\GetIR_1|Mux7~0_combout  & (!\GetIR_1|Mux8~1_combout  & ((!\reg_32|register[3][11]~q ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[11][11]~q ),
	.datad(\reg_32|register[3][11]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux20~7 .lut_mask = 16'hA8B9;
defparam \reg_32|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneive_lcell_comb \reg_32|Mux20~8 (
// Equation(s):
// \reg_32|Mux20~8_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux20~7_combout  & (\reg_32|register[15][11]~q )) # (!\reg_32|Mux20~7_combout  & ((\reg_32|register[7][11]~q ))))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux20~7_combout ))))

	.dataa(\reg_32|register[15][11]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[7][11]~q ),
	.datad(\reg_32|Mux20~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux20~8 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N1
dffeas \reg_32|register[9][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][12] .is_wysiwyg = "true";
defparam \reg_32|register[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N11
dffeas \reg_32|register[8][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][12] .is_wysiwyg = "true";
defparam \reg_32|register[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \reg_32|Mux19~0 (
// Equation(s):
// \reg_32|Mux19~0_combout  = (\GetIR_1|Mux9~1_combout  & (\GetIR_1|Mux10~2_combout )) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & ((\reg_32|register[9][12]~q ))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|register[8][12]~q ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[8][12]~q ),
	.datad(\reg_32|register[9][12]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux19~0 .lut_mask = 16'hDC98;
defparam \reg_32|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N27
dffeas \reg_32|register[6][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][12] .is_wysiwyg = "true";
defparam \reg_32|register[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
cycloneive_lcell_comb \reg_32|Mux19~2 (
// Equation(s):
// \reg_32|Mux19~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[6][12]~q )) # (!\GetIR_1|Mux9~1_combout  & ((!\reg_32|register[4][12]~q )))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[6][12]~q ),
	.datac(\reg_32|register[4][12]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux19~2 .lut_mask = 16'hEE05;
defparam \reg_32|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N25
dffeas \reg_32|register[7][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][12] .is_wysiwyg = "true";
defparam \reg_32|register[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneive_lcell_comb \reg_32|Mux19~3 (
// Equation(s):
// \reg_32|Mux19~3_combout  = (\reg_32|Mux19~2_combout  & ((\reg_32|register[7][12]~q ) # ((!\GetIR_1|Mux10~2_combout )))) # (!\reg_32|Mux19~2_combout  & (((\reg_32|register[5][12]~q  & \GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|Mux19~2_combout ),
	.datab(\reg_32|register[7][12]~q ),
	.datac(\reg_32|register[5][12]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux19~3 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \reg_32|register[2][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][12] .is_wysiwyg = "true";
defparam \reg_32|register[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N17
dffeas \reg_32|register[0][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][12] .is_wysiwyg = "true";
defparam \reg_32|register[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \reg_32|Mux19~4 (
// Equation(s):
// \reg_32|Mux19~4_combout  = (\GetIR_1|Mux10~2_combout  & (((\reg_32|register[1][12]~q ) # (\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|register[0][12]~q  & ((!\GetIR_1|Mux9~1_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[0][12]~q ),
	.datac(\reg_32|register[1][12]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux19~4 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \reg_32|Mux19~5 (
// Equation(s):
// \reg_32|Mux19~5_combout  = (\reg_32|Mux19~4_combout  & ((\reg_32|register[3][12]~q ) # ((!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux19~4_combout  & (((\reg_32|register[2][12]~q  & \GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[3][12]~q ),
	.datab(\reg_32|Mux19~4_combout ),
	.datac(\reg_32|register[2][12]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux19~5 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneive_lcell_comb \reg_32|Mux19~6 (
// Equation(s):
// \reg_32|Mux19~6_combout  = (\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux19~3_combout ) # (\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|Mux19~5_combout  & ((!\GetIR_1|Mux7~0_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|Mux19~5_combout ),
	.datac(\reg_32|Mux19~3_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux19~6 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N15
dffeas \reg_32|register[14][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[12]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][12] .is_wysiwyg = "true";
defparam \reg_32|register[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
cycloneive_lcell_comb \reg_32|Mux19~7 (
// Equation(s):
// \reg_32|Mux19~7_combout  = (\GetIR_1|Mux10~2_combout  & (\GetIR_1|Mux9~1_combout )) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & ((\reg_32|register[14][12]~q ))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|register[12][12]~q ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|register[12][12]~q ),
	.datad(\reg_32|register[14][12]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux19~7 .lut_mask = 16'hDC98;
defparam \reg_32|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N5
dffeas \reg_32|register[6][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][13] .is_wysiwyg = "true";
defparam \reg_32|register[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N16
cycloneive_lcell_comb \reg_32|Mux18~0 (
// Equation(s):
// \reg_32|Mux18~0_combout  = (\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout ) # ((\reg_32|register[10][13]~q )))) # (!\GetIR_1|Mux7~0_combout  & (!\GetIR_1|Mux8~1_combout  & ((!\reg_32|register[2][13]~q ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[10][13]~q ),
	.datad(\reg_32|register[2][13]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux18~0 .lut_mask = 16'hA8B9;
defparam \reg_32|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneive_lcell_comb \reg_32|Mux18~1 (
// Equation(s):
// \reg_32|Mux18~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux18~0_combout  & ((\reg_32|register[14][13]~q ))) # (!\reg_32|Mux18~0_combout  & (\reg_32|register[6][13]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux18~0_combout ))))

	.dataa(\reg_32|register[6][13]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[14][13]~q ),
	.datad(\reg_32|Mux18~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux18~1 .lut_mask = 16'hF388;
defparam \reg_32|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N23
dffeas \reg_32|register[0][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][13] .is_wysiwyg = "true";
defparam \reg_32|register[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N7
dffeas \reg_32|register[4][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][14] .is_wysiwyg = "true";
defparam \reg_32|register[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneive_lcell_comb \reg_32|Mux17~0 (
// Equation(s):
// \reg_32|Mux17~0_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & (\reg_32|register[5][14]~q )) # (!\GetIR_1|Mux10~2_combout  & ((\reg_32|register[4][14]~q )))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[5][14]~q ),
	.datac(\reg_32|register[4][14]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux17~0 .lut_mask = 16'hEE50;
defparam \reg_32|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N7
dffeas \reg_32|register[5][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][15] .is_wysiwyg = "true";
defparam \reg_32|register[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y23_N5
dffeas \reg_32|register[2][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][15] .is_wysiwyg = "true";
defparam \reg_32|register[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N6
cycloneive_lcell_comb \reg_32|Mux16~2 (
// Equation(s):
// \reg_32|Mux16~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & (\reg_32|register[6][15]~q )) # (!\GetIR_1|Mux8~1_combout  & ((\reg_32|register[2][15]~q )))))

	.dataa(\reg_32|register[6][15]~q ),
	.datab(\reg_32|register[2][15]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux16~2 .lut_mask = 16'hFA0C;
defparam \reg_32|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N9
dffeas \reg_32|register[14][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][15] .is_wysiwyg = "true";
defparam \reg_32|register[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N26
cycloneive_lcell_comb \reg_32|Mux16~3 (
// Equation(s):
// \reg_32|Mux16~3_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux16~2_combout  & (\reg_32|register[14][15]~q )) # (!\reg_32|Mux16~2_combout  & ((\reg_32|register[10][15]~q ))))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux16~2_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[14][15]~q ),
	.datac(\reg_32|register[10][15]~q ),
	.datad(\reg_32|Mux16~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux16~3 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N9
dffeas \reg_32|register[4][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][15] .is_wysiwyg = "true";
defparam \reg_32|register[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N21
dffeas \reg_32|register[0][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][15] .is_wysiwyg = "true";
defparam \reg_32|register[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N8
cycloneive_lcell_comb \reg_32|Mux16~4 (
// Equation(s):
// \reg_32|Mux16~4_combout  = (\GetIR_1|Mux7~0_combout  & (\GetIR_1|Mux8~1_combout )) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & (\reg_32|register[4][15]~q )) # (!\GetIR_1|Mux8~1_combout  & ((\reg_32|register[0][15]~q )))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[4][15]~q ),
	.datad(\reg_32|register[0][15]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux16~4 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N19
dffeas \reg_32|register[12][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][15] .is_wysiwyg = "true";
defparam \reg_32|register[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
cycloneive_lcell_comb \reg_32|Mux16~5 (
// Equation(s):
// \reg_32|Mux16~5_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux16~4_combout  & ((\reg_32|register[12][15]~q ))) # (!\reg_32|Mux16~4_combout  & (\reg_32|register[8][15]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux16~4_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[8][15]~q ),
	.datac(\reg_32|register[12][15]~q ),
	.datad(\reg_32|Mux16~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux16~5 .lut_mask = 16'hF588;
defparam \reg_32|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \reg_32|Mux16~6 (
// Equation(s):
// \reg_32|Mux16~6_combout  = (\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout ) # ((\reg_32|Mux16~3_combout )))) # (!\GetIR_1|Mux9~1_combout  & (!\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux16~5_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|Mux16~3_combout ),
	.datad(\reg_32|Mux16~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux16~6 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
cycloneive_lcell_comb \reg_32|Mux15~0 (
// Equation(s):
// \reg_32|Mux15~0_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & ((\reg_32|register[9][16]~q ))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|register[8][16]~q ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[8][16]~q ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\reg_32|register[9][16]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux15~0 .lut_mask = 16'hF4A4;
defparam \reg_32|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneive_lcell_comb \reg_32|Mux15~1 (
// Equation(s):
// \reg_32|Mux15~1_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux15~0_combout  & (\reg_32|register[11][16]~q )) # (!\reg_32|Mux15~0_combout  & ((\reg_32|register[10][16]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux15~0_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[11][16]~q ),
	.datac(\reg_32|Mux15~0_combout ),
	.datad(\reg_32|register[10][16]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux15~1 .lut_mask = 16'hDAD0;
defparam \reg_32|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \reg_32|register[4][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][16]~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][16] .is_wysiwyg = "true";
defparam \reg_32|register[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N11
dffeas \reg_32|register[2][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][16]~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][16] .is_wysiwyg = "true";
defparam \reg_32|register[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N31
dffeas \reg_32|register[1][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][16] .is_wysiwyg = "true";
defparam \reg_32|register[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y23_N13
dffeas \reg_32|register[14][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][17] .is_wysiwyg = "true";
defparam \reg_32|register[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N9
dffeas \reg_32|register[9][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][17] .is_wysiwyg = "true";
defparam \reg_32|register[9][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N0
cycloneive_lcell_comb \reg_32|Mux14~7 (
// Equation(s):
// \reg_32|Mux14~7_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|register[7][17]~q ))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|register[3][17]~q ))))

	.dataa(\reg_32|register[3][17]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[7][17]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux14~7 .lut_mask = 16'hFC22;
defparam \reg_32|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N11
dffeas \reg_32|register[15][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][17] .is_wysiwyg = "true";
defparam \reg_32|register[15][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N4
cycloneive_lcell_comb \reg_32|Mux14~8 (
// Equation(s):
// \reg_32|Mux14~8_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux14~7_combout  & (\reg_32|register[15][17]~q )) # (!\reg_32|Mux14~7_combout  & ((\reg_32|register[11][17]~q ))))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux14~7_combout ))))

	.dataa(\reg_32|register[15][17]~q ),
	.datab(\reg_32|register[11][17]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|Mux14~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux14~8 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N1
dffeas \reg_32|register[6][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][18] .is_wysiwyg = "true";
defparam \reg_32|register[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N19
dffeas \reg_32|register[4][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][18] .is_wysiwyg = "true";
defparam \reg_32|register[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \reg_32|Mux13~0 (
// Equation(s):
// \reg_32|Mux13~0_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & (\reg_32|register[5][18]~q )) # (!\GetIR_1|Mux10~2_combout  & ((\reg_32|register[4][18]~q )))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[5][18]~q ),
	.datac(\reg_32|register[4][18]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux13~0 .lut_mask = 16'hEE50;
defparam \reg_32|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \reg_32|Mux13~1 (
// Equation(s):
// \reg_32|Mux13~1_combout  = (\reg_32|Mux13~0_combout  & (((\reg_32|register[7][18]~q ) # (!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux13~0_combout  & (\reg_32|register[6][18]~q  & ((\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|Mux13~0_combout ),
	.datab(\reg_32|register[6][18]~q ),
	.datac(\reg_32|register[7][18]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux13~1 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N23
dffeas \reg_32|register[10][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][18] .is_wysiwyg = "true";
defparam \reg_32|register[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N1
dffeas \reg_32|register[11][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][18] .is_wysiwyg = "true";
defparam \reg_32|register[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N29
dffeas \reg_32|register[12][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][18] .is_wysiwyg = "true";
defparam \reg_32|register[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N25
dffeas \reg_32|register[15][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][18] .is_wysiwyg = "true";
defparam \reg_32|register[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N27
dffeas \reg_32|register[13][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][19] .is_wysiwyg = "true";
defparam \reg_32|register[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N27
dffeas \reg_32|register[10][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][19] .is_wysiwyg = "true";
defparam \reg_32|register[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y23_N31
dffeas \reg_32|register[2][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][19] .is_wysiwyg = "true";
defparam \reg_32|register[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N27
dffeas \reg_32|register[0][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][19] .is_wysiwyg = "true";
defparam \reg_32|register[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N23
dffeas \reg_32|register[7][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][19] .is_wysiwyg = "true";
defparam \reg_32|register[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N9
dffeas \reg_32|register[11][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[19]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][19] .is_wysiwyg = "true";
defparam \reg_32|register[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N15
dffeas \reg_32|register[3][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][19] .is_wysiwyg = "true";
defparam \reg_32|register[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
cycloneive_lcell_comb \reg_32|Mux12~7 (
// Equation(s):
// \reg_32|Mux12~7_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & ((\reg_32|register[11][19]~q ))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|register[3][19]~q ))))

	.dataa(\reg_32|register[3][19]~q ),
	.datab(\reg_32|register[11][19]~q ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux12~7 .lut_mask = 16'hFC0A;
defparam \reg_32|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N3
dffeas \reg_32|register[15][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][19] .is_wysiwyg = "true";
defparam \reg_32|register[15][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N12
cycloneive_lcell_comb \reg_32|Mux12~8 (
// Equation(s):
// \reg_32|Mux12~8_combout  = (\reg_32|Mux12~7_combout  & (((\reg_32|register[15][19]~q ) # (!\GetIR_1|Mux8~1_combout )))) # (!\reg_32|Mux12~7_combout  & (\reg_32|register[7][19]~q  & ((\GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|register[7][19]~q ),
	.datab(\reg_32|register[15][19]~q ),
	.datac(\reg_32|Mux12~7_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux12~8 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N31
dffeas \reg_32|register[11][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][20] .is_wysiwyg = "true";
defparam \reg_32|register[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N21
dffeas \reg_32|register[5][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][20] .is_wysiwyg = "true";
defparam \reg_32|register[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N29
dffeas \reg_32|register[6][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][20] .is_wysiwyg = "true";
defparam \reg_32|register[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N3
dffeas \reg_32|register[4][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][20]~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][20] .is_wysiwyg = "true";
defparam \reg_32|register[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \reg_32|Mux11~2 (
// Equation(s):
// \reg_32|Mux11~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & ((\reg_32|register[6][20]~q ))) # (!\GetIR_1|Mux9~1_combout  & (!\reg_32|register[4][20]~q ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[4][20]~q ),
	.datac(\reg_32|register[6][20]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux11~2 .lut_mask = 16'hFA11;
defparam \reg_32|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N19
dffeas \reg_32|register[7][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][20] .is_wysiwyg = "true";
defparam \reg_32|register[7][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneive_lcell_comb \reg_32|Mux11~3 (
// Equation(s):
// \reg_32|Mux11~3_combout  = (\reg_32|Mux11~2_combout  & (((\reg_32|register[7][20]~q ) # (!\GetIR_1|Mux10~2_combout )))) # (!\reg_32|Mux11~2_combout  & (\reg_32|register[5][20]~q  & ((\GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|Mux11~2_combout ),
	.datab(\reg_32|register[5][20]~q ),
	.datac(\reg_32|register[7][20]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux11~3 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N15
dffeas \reg_32|register[2][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][20]~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][20] .is_wysiwyg = "true";
defparam \reg_32|register[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N11
dffeas \reg_32|register[1][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][20] .is_wysiwyg = "true";
defparam \reg_32|register[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N5
dffeas \reg_32|register[0][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][20] .is_wysiwyg = "true";
defparam \reg_32|register[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
cycloneive_lcell_comb \reg_32|Mux11~4 (
// Equation(s):
// \reg_32|Mux11~4_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & ((\reg_32|register[1][20]~q ))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|register[0][20]~q ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[0][20]~q ),
	.datac(\reg_32|register[1][20]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux11~4 .lut_mask = 16'hFA44;
defparam \reg_32|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N21
dffeas \reg_32|register[3][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][20] .is_wysiwyg = "true";
defparam \reg_32|register[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneive_lcell_comb \reg_32|Mux11~5 (
// Equation(s):
// \reg_32|Mux11~5_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux11~4_combout  & ((\reg_32|register[3][20]~q ))) # (!\reg_32|Mux11~4_combout  & (!\reg_32|register[2][20]~q )))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux11~4_combout ))))

	.dataa(\reg_32|register[2][20]~q ),
	.datab(\reg_32|register[3][20]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|Mux11~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux11~5 .lut_mask = 16'hCF50;
defparam \reg_32|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
cycloneive_lcell_comb \reg_32|Mux11~6 (
// Equation(s):
// \reg_32|Mux11~6_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux11~3_combout ) # ((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & (((!\GetIR_1|Mux7~0_combout  & \reg_32|Mux11~5_combout ))))

	.dataa(\reg_32|Mux11~3_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|Mux11~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux11~6 .lut_mask = 16'hCBC8;
defparam \reg_32|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N7
dffeas \reg_32|register[10][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][21] .is_wysiwyg = "true";
defparam \reg_32|register[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N15
dffeas \reg_32|register[1][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][21]~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][21] .is_wysiwyg = "true";
defparam \reg_32|register[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
cycloneive_lcell_comb \reg_32|Mux10~4 (
// Equation(s):
// \reg_32|Mux10~4_combout  = (\GetIR_1|Mux7~0_combout  & (((\reg_32|register[8][21]~q ) # (\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|register[0][21]~q  & ((!\GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|register[0][21]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[8][21]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux10~4 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N9
dffeas \reg_32|register[11][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][21] .is_wysiwyg = "true";
defparam \reg_32|register[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N29
dffeas \reg_32|register[5][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][22] .is_wysiwyg = "true";
defparam \reg_32|register[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N27
dffeas \reg_32|register[1][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][22] .is_wysiwyg = "true";
defparam \reg_32|register[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N17
dffeas \reg_32|register[0][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][22] .is_wysiwyg = "true";
defparam \reg_32|register[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N15
dffeas \reg_32|register[5][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][23] .is_wysiwyg = "true";
defparam \reg_32|register[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N31
dffeas \reg_32|register[1][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][23]~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][23] .is_wysiwyg = "true";
defparam \reg_32|register[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N25
dffeas \reg_32|register[6][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][23] .is_wysiwyg = "true";
defparam \reg_32|register[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N31
dffeas \reg_32|register[2][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][23] .is_wysiwyg = "true";
defparam \reg_32|register[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N30
cycloneive_lcell_comb \reg_32|Mux8~2 (
// Equation(s):
// \reg_32|Mux8~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & (\reg_32|register[6][23]~q )) # (!\GetIR_1|Mux8~1_combout  & ((\reg_32|register[2][23]~q )))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[6][23]~q ),
	.datac(\reg_32|register[2][23]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux8~2 .lut_mask = 16'hEE50;
defparam \reg_32|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N9
dffeas \reg_32|register[0][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][23] .is_wysiwyg = "true";
defparam \reg_32|register[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N29
dffeas \reg_32|register[7][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][23] .is_wysiwyg = "true";
defparam \reg_32|register[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N21
dffeas \reg_32|register[3][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][23]~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][23] .is_wysiwyg = "true";
defparam \reg_32|register[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \reg_32|Mux8~7 (
// Equation(s):
// \reg_32|Mux8~7_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & (\reg_32|register[11][23]~q )) # (!\GetIR_1|Mux7~0_combout  & ((!\reg_32|register[3][23]~q )))))

	.dataa(\reg_32|register[11][23]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[3][23]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux8~7 .lut_mask = 16'hEE03;
defparam \reg_32|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N5
dffeas \reg_32|register[15][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][23] .is_wysiwyg = "true";
defparam \reg_32|register[15][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \reg_32|Mux8~8 (
// Equation(s):
// \reg_32|Mux8~8_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux8~7_combout  & ((\reg_32|register[15][23]~q ))) # (!\reg_32|Mux8~7_combout  & (\reg_32|register[7][23]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux8~7_combout ))))

	.dataa(\reg_32|register[7][23]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[15][23]~q ),
	.datad(\reg_32|Mux8~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux8~8 .lut_mask = 16'hF388;
defparam \reg_32|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N27
dffeas \reg_32|register[13][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][24] .is_wysiwyg = "true";
defparam \reg_32|register[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N13
dffeas \reg_32|register[14][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][24] .is_wysiwyg = "true";
defparam \reg_32|register[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N15
dffeas \reg_32|register[14][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][25] .is_wysiwyg = "true";
defparam \reg_32|register[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y23_N7
dffeas \reg_32|register[13][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][25] .is_wysiwyg = "true";
defparam \reg_32|register[13][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneive_lcell_comb \reg_32|Mux6~7 (
// Equation(s):
// \reg_32|Mux6~7_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|register[7][25]~q ) # ((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & (((!\reg_32|register[3][25]~q  & !\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|register[7][25]~q ),
	.datab(\reg_32|register[3][25]~q ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux6~7 .lut_mask = 16'hF0A3;
defparam \reg_32|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N21
dffeas \reg_32|register[15][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][25] .is_wysiwyg = "true";
defparam \reg_32|register[15][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneive_lcell_comb \reg_32|Mux6~8 (
// Equation(s):
// \reg_32|Mux6~8_combout  = (\reg_32|Mux6~7_combout  & (((\reg_32|register[15][25]~q ) # (!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux6~7_combout  & (\reg_32|register[11][25]~q  & ((\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|register[11][25]~q ),
	.datab(\reg_32|register[15][25]~q ),
	.datac(\reg_32|Mux6~7_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux6~8 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N19
dffeas \reg_32|register[10][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][26] .is_wysiwyg = "true";
defparam \reg_32|register[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N13
dffeas \reg_32|register[1][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][26] .is_wysiwyg = "true";
defparam \reg_32|register[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N25
dffeas \reg_32|register[0][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][26] .is_wysiwyg = "true";
defparam \reg_32|register[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y23_N13
dffeas \reg_32|register[2][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][27] .is_wysiwyg = "true";
defparam \reg_32|register[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y22_N23
dffeas \reg_32|register[8][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][27] .is_wysiwyg = "true";
defparam \reg_32|register[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N25
dffeas \reg_32|register[4][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][27]~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][27] .is_wysiwyg = "true";
defparam \reg_32|register[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N13
dffeas \reg_32|register[0][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][27] .is_wysiwyg = "true";
defparam \reg_32|register[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N28
cycloneive_lcell_comb \reg_32|Mux4~4 (
// Equation(s):
// \reg_32|Mux4~4_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((!\reg_32|register[4][27]~q ))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|register[0][27]~q ))))

	.dataa(\reg_32|register[0][27]~q ),
	.datab(\reg_32|register[4][27]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux4~4 .lut_mask = 16'hF30A;
defparam \reg_32|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N26
cycloneive_lcell_comb \reg_32|Mux4~5 (
// Equation(s):
// \reg_32|Mux4~5_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux4~4_combout  & ((\reg_32|register[12][27]~q ))) # (!\reg_32|Mux4~4_combout  & (\reg_32|register[8][27]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux4~4_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[8][27]~q ),
	.datac(\reg_32|register[12][27]~q ),
	.datad(\reg_32|Mux4~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux4~5 .lut_mask = 16'hF588;
defparam \reg_32|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N21
dffeas \reg_32|register[11][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][27] .is_wysiwyg = "true";
defparam \reg_32|register[11][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneive_lcell_comb \reg_32|Mux4~7 (
// Equation(s):
// \reg_32|Mux4~7_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|register[11][27]~q ) # ((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|register[3][27]~q  & !\GetIR_1|Mux8~1_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[11][27]~q ),
	.datac(\reg_32|register[3][27]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux4~7 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N26
cycloneive_lcell_comb \reg_32|Mux4~8 (
// Equation(s):
// \reg_32|Mux4~8_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux4~7_combout  & ((\reg_32|register[15][27]~q ))) # (!\reg_32|Mux4~7_combout  & (\reg_32|register[7][27]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux4~7_combout ))))

	.dataa(\reg_32|register[7][27]~q ),
	.datab(\reg_32|register[15][27]~q ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\reg_32|Mux4~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux4~8 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N5
dffeas \reg_32|register[6][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][28] .is_wysiwyg = "true";
defparam \reg_32|register[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N21
dffeas \reg_32|register[1][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][28]~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][28] .is_wysiwyg = "true";
defparam \reg_32|register[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N11
dffeas \reg_32|register[0][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][28] .is_wysiwyg = "true";
defparam \reg_32|register[0][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N0
cycloneive_lcell_comb \reg_32|Mux3~4 (
// Equation(s):
// \reg_32|Mux3~4_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & ((!\reg_32|register[1][28]~q ))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|register[0][28]~q ))))

	.dataa(\reg_32|register[0][28]~q ),
	.datab(\reg_32|register[1][28]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux3~4 .lut_mask = 16'hF30A;
defparam \reg_32|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
cycloneive_lcell_comb \reg_32|Mux3~5 (
// Equation(s):
// \reg_32|Mux3~5_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux3~4_combout  & (!\reg_32|register[3][28]~q )) # (!\reg_32|Mux3~4_combout  & ((\reg_32|register[2][28]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux3~4_combout ))))

	.dataa(\reg_32|register[3][28]~q ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|register[2][28]~q ),
	.datad(\reg_32|Mux3~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux3~5 .lut_mask = 16'h77C0;
defparam \reg_32|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N19
dffeas \reg_32|register[13][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][28] .is_wysiwyg = "true";
defparam \reg_32|register[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N23
dffeas \reg_32|register[12][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[28]~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][28] .is_wysiwyg = "true";
defparam \reg_32|register[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y24_N27
dffeas \reg_32|register[2][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][29] .is_wysiwyg = "true";
defparam \reg_32|register[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N11
dffeas \reg_32|register[5][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][29] .is_wysiwyg = "true";
defparam \reg_32|register[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y22_N27
dffeas \reg_32|register[3][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][29]~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][29] .is_wysiwyg = "true";
defparam \reg_32|register[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N21
dffeas \reg_32|register[15][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][29] .is_wysiwyg = "true";
defparam \reg_32|register[15][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N20
cycloneive_lcell_comb \reg_32|Mux1~0 (
// Equation(s):
// \reg_32|Mux1~0_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & ((\reg_32|register[5][30]~q ))) # (!\GetIR_1|Mux10~2_combout  & (!\reg_32|register[4][30]~q ))))

	.dataa(\reg_32|register[4][30]~q ),
	.datab(\reg_32|register[5][30]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux1~0 .lut_mask = 16'hFC05;
defparam \reg_32|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N29
dffeas \reg_32|register[7][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][30] .is_wysiwyg = "true";
defparam \reg_32|register[7][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N2
cycloneive_lcell_comb \reg_32|Mux1~1 (
// Equation(s):
// \reg_32|Mux1~1_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux1~0_combout  & (\reg_32|register[7][30]~q )) # (!\reg_32|Mux1~0_combout  & ((\reg_32|register[6][30]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux1~0_combout ))))

	.dataa(\reg_32|register[7][30]~q ),
	.datab(\reg_32|register[6][30]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|Mux1~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux1~1 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N7
dffeas \reg_32|register[2][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][30] .is_wysiwyg = "true";
defparam \reg_32|register[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N11
dffeas \reg_32|register[4][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][31] .is_wysiwyg = "true";
defparam \reg_32|register[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N12
cycloneive_lcell_comb \reg_32|Mux63~0 (
// Equation(s):
// \reg_32|Mux63~0_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )) # (!\reg_32|register[9][0]~q ))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|register[8][0]~q  & !\sel_5_2|result[1]~0_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[9][0]~q ),
	.datac(\reg_32|register[8][0]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~0 .lut_mask = 16'hAA72;
defparam \reg_32|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N0
cycloneive_lcell_comb \reg_32|Mux63~1 (
// Equation(s):
// \reg_32|Mux63~1_combout  = (\reg_32|Mux63~0_combout  & (((!\sel_5_2|result[1]~0_combout )) # (!\reg_32|register[11][0]~q ))) # (!\reg_32|Mux63~0_combout  & (((\sel_5_2|result[1]~0_combout  & \reg_32|register[10][0]~q ))))

	.dataa(\reg_32|Mux63~0_combout ),
	.datab(\reg_32|register[11][0]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[10][0]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~1 .lut_mask = 16'h7A2A;
defparam \reg_32|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N13
dffeas \reg_32|register[26][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][0] .is_wysiwyg = "true";
defparam \reg_32|register[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N7
dffeas \reg_32|register[30][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][0] .is_wysiwyg = "true";
defparam \reg_32|register[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \reg_32|register[25][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][0]~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][0] .is_wysiwyg = "true";
defparam \reg_32|register[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \reg_32|register[20][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][0] .is_wysiwyg = "true";
defparam \reg_32|register[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N21
dffeas \reg_32|register[24][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][0] .is_wysiwyg = "true";
defparam \reg_32|register[24][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N25
dffeas \reg_32|register[16][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[0]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][0] .is_wysiwyg = "true";
defparam \reg_32|register[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \reg_32|Mux63~14 (
// Equation(s):
// \reg_32|Mux63~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[24][0]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[16][0]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[24][0]~q ),
	.datac(\reg_32|register[16][0]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~14 .lut_mask = 16'hEE50;
defparam \reg_32|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \reg_32|register[28][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[0]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][0] .is_wysiwyg = "true";
defparam \reg_32|register[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \reg_32|Mux63~15 (
// Equation(s):
// \reg_32|Mux63~15_combout  = (\reg_32|Mux63~14_combout  & (((\reg_32|register[28][0]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux63~14_combout  & (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][0]~q ))))

	.dataa(\reg_32|Mux63~14_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[28][0]~q ),
	.datad(\reg_32|register[20][0]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~15 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N5
dffeas \reg_32|register[27][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][0]~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][0] .is_wysiwyg = "true";
defparam \reg_32|register[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \reg_32|register[23][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][0]~174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][0] .is_wysiwyg = "true";
defparam \reg_32|register[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N11
dffeas \reg_32|register[19][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[19][0]~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][0] .is_wysiwyg = "true";
defparam \reg_32|register[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \reg_32|Mux63~17 (
// Equation(s):
// \reg_32|Mux63~17_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout ) # (!\reg_32|register[23][0]~q )))) # (!\sel_5_2|result[2]~3_combout  & (!\reg_32|register[19][0]~q  & ((!\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[19][0]~q ),
	.datab(\reg_32|register[23][0]~q ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~17 .lut_mask = 16'hF035;
defparam \reg_32|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N29
dffeas \reg_32|register[31][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[31][0]~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][0] .is_wysiwyg = "true";
defparam \reg_32|register[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \reg_32|Mux63~18 (
// Equation(s):
// \reg_32|Mux63~18_combout  = (\reg_32|Mux63~17_combout  & (((!\sel_5_2|result[3]~2_combout ) # (!\reg_32|register[31][0]~q )))) # (!\reg_32|Mux63~17_combout  & (!\reg_32|register[27][0]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[27][0]~q ),
	.datab(\reg_32|Mux63~17_combout ),
	.datac(\reg_32|register[31][0]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~18 .lut_mask = 16'h1DCC;
defparam \reg_32|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N12
cycloneive_lcell_comb \reg_32|Mux62~7 (
// Equation(s):
// \reg_32|Mux62~7_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[13][1]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[12][1]~q ))))

	.dataa(\reg_32|register[12][1]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[13][1]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~7 .lut_mask = 16'hF2C2;
defparam \reg_32|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N2
cycloneive_lcell_comb \reg_32|Mux62~8 (
// Equation(s):
// \reg_32|Mux62~8_combout  = (\reg_32|Mux62~7_combout  & (((!\reg_32|register[15][1]~q )) # (!\sel_5_2|result[1]~0_combout ))) # (!\reg_32|Mux62~7_combout  & (\sel_5_2|result[1]~0_combout  & ((!\reg_32|register[14][1]~q ))))

	.dataa(\reg_32|Mux62~7_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[15][1]~q ),
	.datad(\reg_32|register[14][1]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~8 .lut_mask = 16'h2A6E;
defparam \reg_32|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \reg_32|register[21][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][1] .is_wysiwyg = "true";
defparam \reg_32|register[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N7
dffeas \reg_32|register[25][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][1] .is_wysiwyg = "true";
defparam \reg_32|register[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N5
dffeas \reg_32|register[17][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[1]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][1] .is_wysiwyg = "true";
defparam \reg_32|register[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \reg_32|Mux62~10 (
// Equation(s):
// \reg_32|Mux62~10_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[25][1]~q ) # ((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|register[17][1]~q  & !\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[25][1]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[17][1]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~10 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \reg_32|register[29][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[1]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][1] .is_wysiwyg = "true";
defparam \reg_32|register[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \reg_32|Mux62~11 (
// Equation(s):
// \reg_32|Mux62~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux62~10_combout  & ((\reg_32|register[29][1]~q ))) # (!\reg_32|Mux62~10_combout  & (\reg_32|register[21][1]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux62~10_combout ))))

	.dataa(\reg_32|register[21][1]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[29][1]~q ),
	.datad(\reg_32|Mux62~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~11 .lut_mask = 16'hF388;
defparam \reg_32|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \reg_32|register[22][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][1]~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][1] .is_wysiwyg = "true";
defparam \reg_32|register[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N13
dffeas \reg_32|register[24][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][1] .is_wysiwyg = "true";
defparam \reg_32|register[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N13
dffeas \reg_32|register[23][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][1]~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][1] .is_wysiwyg = "true";
defparam \reg_32|register[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N31
dffeas \reg_32|register[19][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[19][1]~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][1] .is_wysiwyg = "true";
defparam \reg_32|register[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \reg_32|Mux61~4 (
// Equation(s):
// \reg_32|Mux61~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((!\reg_32|register[1][2]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[0][2]~q ))))

	.dataa(\reg_32|register[0][2]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[1][2]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~4 .lut_mask = 16'hCF22;
defparam \reg_32|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N24
cycloneive_lcell_comb \reg_32|Mux61~7 (
// Equation(s):
// \reg_32|Mux61~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (!\reg_32|register[14][2]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((!\reg_32|register[12][2]~q )))))

	.dataa(\reg_32|register[14][2]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[12][2]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~7 .lut_mask = 16'hDD03;
defparam \reg_32|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N18
cycloneive_lcell_comb \reg_32|Mux61~8 (
// Equation(s):
// \reg_32|Mux61~8_combout  = (\reg_32|Mux61~7_combout  & (((!\sel_5_2|result[0]~1_combout )) # (!\reg_32|register[15][2]~q ))) # (!\reg_32|Mux61~7_combout  & (((\sel_5_2|result[0]~1_combout  & !\reg_32|register[13][2]~q ))))

	.dataa(\reg_32|register[15][2]~q ),
	.datab(\reg_32|Mux61~7_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[13][2]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~8 .lut_mask = 16'h4C7C;
defparam \reg_32|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \reg_32|register[22][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][2]~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][2] .is_wysiwyg = "true";
defparam \reg_32|register[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \reg_32|register[29][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[29][2]~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][2] .is_wysiwyg = "true";
defparam \reg_32|register[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N21
dffeas \reg_32|register[24][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][2] .is_wysiwyg = "true";
defparam \reg_32|register[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N15
dffeas \reg_32|register[16][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][2] .is_wysiwyg = "true";
defparam \reg_32|register[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \reg_32|Mux61~14 (
// Equation(s):
// \reg_32|Mux61~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[24][2]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[16][2]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[24][2]~q ),
	.datac(\reg_32|register[16][2]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~14 .lut_mask = 16'hEE50;
defparam \reg_32|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N4
cycloneive_lcell_comb \reg_32|Mux60~0 (
// Equation(s):
// \reg_32|Mux60~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[5][3]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[4][3]~q )))))

	.dataa(\reg_32|register[5][3]~q ),
	.datab(\reg_32|register[4][3]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~0 .lut_mask = 16'hFA0C;
defparam \reg_32|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneive_lcell_comb \reg_32|Mux60~1 (
// Equation(s):
// \reg_32|Mux60~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux60~0_combout  & ((\reg_32|register[7][3]~q ))) # (!\reg_32|Mux60~0_combout  & (\reg_32|register[6][3]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux60~0_combout ))))

	.dataa(\reg_32|register[6][3]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux60~0_combout ),
	.datad(\reg_32|register[7][3]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~1 .lut_mask = 16'hF838;
defparam \reg_32|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneive_lcell_comb \reg_32|Mux60~2 (
// Equation(s):
// \reg_32|Mux60~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (!\reg_32|register[10][3]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((!\reg_32|register[8][3]~q )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[10][3]~q ),
	.datac(\reg_32|register[8][3]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~2 .lut_mask = 16'hBB05;
defparam \reg_32|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneive_lcell_comb \reg_32|Mux60~3 (
// Equation(s):
// \reg_32|Mux60~3_combout  = (\reg_32|Mux60~2_combout  & (((!\sel_5_2|result[0]~1_combout )) # (!\reg_32|register[11][3]~q ))) # (!\reg_32|Mux60~2_combout  & (((!\reg_32|register[9][3]~q  & \sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux60~2_combout ),
	.datab(\reg_32|register[11][3]~q ),
	.datac(\reg_32|register[9][3]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~3 .lut_mask = 16'h27AA;
defparam \reg_32|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \reg_32|Mux60~4 (
// Equation(s):
// \reg_32|Mux60~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|register[2][3]~q ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[0][3]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[0][3]~q ),
	.datac(\reg_32|register[2][3]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~4 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N20
cycloneive_lcell_comb \reg_32|Mux60~5 (
// Equation(s):
// \reg_32|Mux60~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux60~4_combout  & ((\reg_32|register[3][3]~q ))) # (!\reg_32|Mux60~4_combout  & (\reg_32|register[1][3]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux60~4_combout ))))

	.dataa(\reg_32|register[1][3]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[3][3]~q ),
	.datad(\reg_32|Mux60~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~5 .lut_mask = 16'hF388;
defparam \reg_32|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneive_lcell_comb \reg_32|Mux60~6 (
// Equation(s):
// \reg_32|Mux60~6_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux60~3_combout ) # ((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((!\sel_5_2|result[2]~3_combout  & \reg_32|Mux60~5_combout ))))

	.dataa(\reg_32|Mux60~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux60~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~6 .lut_mask = 16'hCBC8;
defparam \reg_32|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneive_lcell_comb \reg_32|Mux60~7 (
// Equation(s):
// \reg_32|Mux60~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )) # (!\reg_32|register[13][3]~q ))) # (!\sel_5_2|result[0]~1_combout  & (((!\sel_5_2|result[1]~0_combout  & !\reg_32|register[12][3]~q ))))

	.dataa(\reg_32|register[13][3]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[12][3]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~7 .lut_mask = 16'hC4C7;
defparam \reg_32|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneive_lcell_comb \reg_32|Mux60~8 (
// Equation(s):
// \reg_32|Mux60~8_combout  = (\reg_32|Mux60~7_combout  & (((!\sel_5_2|result[1]~0_combout ) # (!\reg_32|register[15][3]~q )))) # (!\reg_32|Mux60~7_combout  & (!\reg_32|register[14][3]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[14][3]~q ),
	.datab(\reg_32|register[15][3]~q ),
	.datac(\reg_32|Mux60~7_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~8 .lut_mask = 16'h35F0;
defparam \reg_32|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
cycloneive_lcell_comb \reg_32|Mux60~9 (
// Equation(s):
// \reg_32|Mux60~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux60~6_combout  & (\reg_32|Mux60~8_combout )) # (!\reg_32|Mux60~6_combout  & ((\reg_32|Mux60~1_combout ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux60~6_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux60~8_combout ),
	.datac(\reg_32|Mux60~6_combout ),
	.datad(\reg_32|Mux60~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~9 .lut_mask = 16'hDAD0;
defparam \reg_32|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N5
dffeas \reg_32|register[21][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[3]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][3] .is_wysiwyg = "true";
defparam \reg_32|register[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N15
dffeas \reg_32|register[25][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][3]~193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][3] .is_wysiwyg = "true";
defparam \reg_32|register[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N17
dffeas \reg_32|register[17][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[3]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][3] .is_wysiwyg = "true";
defparam \reg_32|register[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \reg_32|Mux60~10 (
// Equation(s):
// \reg_32|Mux60~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (!\reg_32|register[25][3]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[17][3]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[25][3]~q ),
	.datac(\reg_32|register[17][3]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~10 .lut_mask = 16'hBB50;
defparam \reg_32|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y24_N19
dffeas \reg_32|register[29][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[29][3]~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][3] .is_wysiwyg = "true";
defparam \reg_32|register[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N4
cycloneive_lcell_comb \reg_32|Mux60~11 (
// Equation(s):
// \reg_32|Mux60~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux60~10_combout  & (!\reg_32|register[29][3]~q )) # (!\reg_32|Mux60~10_combout  & ((\reg_32|register[21][3]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux60~10_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[29][3]~q ),
	.datac(\reg_32|register[21][3]~q ),
	.datad(\reg_32|Mux60~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~11 .lut_mask = 16'h77A0;
defparam \reg_32|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N27
dffeas \reg_32|register[24][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][3]~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][3] .is_wysiwyg = "true";
defparam \reg_32|register[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N25
dffeas \reg_32|register[20][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][3] .is_wysiwyg = "true";
defparam \reg_32|register[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N7
dffeas \reg_32|register[16][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[3]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][3] .is_wysiwyg = "true";
defparam \reg_32|register[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
cycloneive_lcell_comb \reg_32|Mux60~14 (
// Equation(s):
// \reg_32|Mux60~14_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][3]~q ))) # (!\sel_5_2|result[2]~3_combout  & 
// (\reg_32|register[16][3]~q ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[16][3]~q ),
	.datad(\reg_32|register[20][3]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~14 .lut_mask = 16'hDC98;
defparam \reg_32|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N13
dffeas \reg_32|register[28][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[28][3]~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][3] .is_wysiwyg = "true";
defparam \reg_32|register[28][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N30
cycloneive_lcell_comb \reg_32|Mux60~15 (
// Equation(s):
// \reg_32|Mux60~15_combout  = (\reg_32|Mux60~14_combout  & (((!\sel_5_2|result[3]~2_combout )) # (!\reg_32|register[28][3]~q ))) # (!\reg_32|Mux60~14_combout  & (((\sel_5_2|result[3]~2_combout  & !\reg_32|register[24][3]~q ))))

	.dataa(\reg_32|Mux60~14_combout ),
	.datab(\reg_32|register[28][3]~q ),
	.datac(\sel_5_2|result[3]~2_combout ),
	.datad(\reg_32|register[24][3]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~15 .lut_mask = 16'h2A7A;
defparam \reg_32|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y23_N13
dffeas \reg_32|register[27][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][3]~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][3] .is_wysiwyg = "true";
defparam \reg_32|register[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N23
dffeas \reg_32|register[31][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[31][3]~200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][3] .is_wysiwyg = "true";
defparam \reg_32|register[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneive_lcell_comb \reg_32|Mux59~0 (
// Equation(s):
// \reg_32|Mux59~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[9][4]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[8][4]~q )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[9][4]~q ),
	.datac(\reg_32|register[8][4]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~0 .lut_mask = 16'hEE50;
defparam \reg_32|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N27
dffeas \reg_32|register[30][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][4]~204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][4] .is_wysiwyg = "true";
defparam \reg_32|register[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N11
dffeas \reg_32|register[25][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][4]~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][4] .is_wysiwyg = "true";
defparam \reg_32|register[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N9
dffeas \reg_32|register[17][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[17][4]~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][4] .is_wysiwyg = "true";
defparam \reg_32|register[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \reg_32|register[28][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[28][4]~212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][4] .is_wysiwyg = "true";
defparam \reg_32|register[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneive_lcell_comb \reg_32|Mux58~0 (
// Equation(s):
// \reg_32|Mux58~0_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[5][5]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[4][5]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[4][5]~q ),
	.datab(\reg_32|register[5][5]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~0 .lut_mask = 16'hF0CA;
defparam \reg_32|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N13
dffeas \reg_32|register[21][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][5] .is_wysiwyg = "true";
defparam \reg_32|register[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N31
dffeas \reg_32|register[25][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][5] .is_wysiwyg = "true";
defparam \reg_32|register[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N9
dffeas \reg_32|register[17][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][5] .is_wysiwyg = "true";
defparam \reg_32|register[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \reg_32|Mux58~10 (
// Equation(s):
// \reg_32|Mux58~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[25][5]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[17][5]~q )))))

	.dataa(\reg_32|register[25][5]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[17][5]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~10 .lut_mask = 16'hEE30;
defparam \reg_32|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N27
dffeas \reg_32|register[29][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][5] .is_wysiwyg = "true";
defparam \reg_32|register[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \reg_32|Mux58~11 (
// Equation(s):
// \reg_32|Mux58~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux58~10_combout  & (\reg_32|register[29][5]~q )) # (!\reg_32|Mux58~10_combout  & ((\reg_32|register[21][5]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux58~10_combout ))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux58~10_combout ),
	.datac(\reg_32|register[29][5]~q ),
	.datad(\reg_32|register[21][5]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~11 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N23
dffeas \reg_32|register[26][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][5] .is_wysiwyg = "true";
defparam \reg_32|register[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N9
dffeas \reg_32|register[24][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][5] .is_wysiwyg = "true";
defparam \reg_32|register[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N3
dffeas \reg_32|register[27][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][5] .is_wysiwyg = "true";
defparam \reg_32|register[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N13
dffeas \reg_32|register[19][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][5] .is_wysiwyg = "true";
defparam \reg_32|register[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneive_lcell_comb \reg_32|Mux58~17 (
// Equation(s):
// \reg_32|Mux58~17_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[27][5]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[19][5]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[27][5]~q ),
	.datac(\reg_32|register[19][5]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~17 .lut_mask = 16'hEE50;
defparam \reg_32|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \reg_32|Mux57~0 (
// Equation(s):
// \reg_32|Mux57~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[9][6]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[8][6]~q )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[9][6]~q ),
	.datac(\reg_32|register[8][6]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~0 .lut_mask = 16'hEE50;
defparam \reg_32|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \reg_32|Mux57~1 (
// Equation(s):
// \reg_32|Mux57~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux57~0_combout  & ((\reg_32|register[11][6]~q ))) # (!\reg_32|Mux57~0_combout  & (\reg_32|register[10][6]~q )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|Mux57~0_combout ))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux57~0_combout ),
	.datac(\reg_32|register[10][6]~q ),
	.datad(\reg_32|register[11][6]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~1 .lut_mask = 16'hEC64;
defparam \reg_32|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \reg_32|Mux57~2 (
// Equation(s):
// \reg_32|Mux57~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[6][6]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (!\reg_32|register[4][6]~q ))))

	.dataa(\reg_32|register[4][6]~q ),
	.datab(\reg_32|register[6][6]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~2 .lut_mask = 16'hFC05;
defparam \reg_32|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \reg_32|Mux57~3 (
// Equation(s):
// \reg_32|Mux57~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux57~2_combout  & (\reg_32|register[7][6]~q )) # (!\reg_32|Mux57~2_combout  & ((\reg_32|register[5][6]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux57~2_combout ))))

	.dataa(\reg_32|register[7][6]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[5][6]~q ),
	.datad(\reg_32|Mux57~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~3 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \reg_32|Mux57~4 (
// Equation(s):
// \reg_32|Mux57~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[1][6]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[0][6]~q ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[0][6]~q ),
	.datac(\reg_32|register[1][6]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~4 .lut_mask = 16'hFA44;
defparam \reg_32|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \reg_32|Mux57~5 (
// Equation(s):
// \reg_32|Mux57~5_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux57~4_combout  & (\reg_32|register[3][6]~q )) # (!\reg_32|Mux57~4_combout  & ((!\reg_32|register[2][6]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|Mux57~4_combout ))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux57~4_combout ),
	.datac(\reg_32|register[3][6]~q ),
	.datad(\reg_32|register[2][6]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~5 .lut_mask = 16'hC4E6;
defparam \reg_32|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \reg_32|Mux57~6 (
// Equation(s):
// \reg_32|Mux57~6_combout  = (\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux57~3_combout ) # (\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux57~5_combout  & ((!\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux57~5_combout ),
	.datac(\reg_32|Mux57~3_combout ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~6 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \reg_32|Mux57~7 (
// Equation(s):
// \reg_32|Mux57~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[14][6]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[12][6]~q )))))

	.dataa(\reg_32|register[14][6]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[12][6]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~7 .lut_mask = 16'hEE30;
defparam \reg_32|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \reg_32|Mux57~8 (
// Equation(s):
// \reg_32|Mux57~8_combout  = (\reg_32|Mux57~7_combout  & (((\reg_32|register[15][6]~q ) # (!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux57~7_combout  & (\reg_32|register[13][6]~q  & ((\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[13][6]~q ),
	.datab(\reg_32|register[15][6]~q ),
	.datac(\reg_32|Mux57~7_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~8 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \reg_32|Mux57~9 (
// Equation(s):
// \reg_32|Mux57~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux57~6_combout  & ((\reg_32|Mux57~8_combout ))) # (!\reg_32|Mux57~6_combout  & (\reg_32|Mux57~1_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux57~6_combout ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux57~1_combout ),
	.datac(\reg_32|Mux57~8_combout ),
	.datad(\reg_32|Mux57~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~9 .lut_mask = 16'hF588;
defparam \reg_32|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N1
dffeas \reg_32|register[26][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][6] .is_wysiwyg = "true";
defparam \reg_32|register[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N7
dffeas \reg_32|register[18][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][6] .is_wysiwyg = "true";
defparam \reg_32|register[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \reg_32|Mux57~10 (
// Equation(s):
// \reg_32|Mux57~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[26][6]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[18][6]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[26][6]~q ),
	.datac(\reg_32|register[18][6]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N31
dffeas \reg_32|register[21][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][6] .is_wysiwyg = "true";
defparam \reg_32|register[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N17
dffeas \reg_32|register[17][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][6] .is_wysiwyg = "true";
defparam \reg_32|register[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \reg_32|Mux57~12 (
// Equation(s):
// \reg_32|Mux57~12_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & (\reg_32|register[21][6]~q )) # (!\sel_5_2|result[2]~3_combout  & 
// ((\reg_32|register[17][6]~q )))))

	.dataa(\reg_32|register[21][6]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[17][6]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~12 .lut_mask = 16'hEE30;
defparam \reg_32|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \reg_32|register[20][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][6] .is_wysiwyg = "true";
defparam \reg_32|register[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N1
dffeas \reg_32|register[23][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[6]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][6] .is_wysiwyg = "true";
defparam \reg_32|register[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N23
dffeas \reg_32|register[19][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][6] .is_wysiwyg = "true";
defparam \reg_32|register[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \reg_32|Mux57~17 (
// Equation(s):
// \reg_32|Mux57~17_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|register[23][6]~q )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & (\reg_32|register[19][6]~q )))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[19][6]~q ),
	.datad(\reg_32|register[23][6]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~17 .lut_mask = 16'hBA98;
defparam \reg_32|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \reg_32|Mux56~7 (
// Equation(s):
// \reg_32|Mux56~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[13][7]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[12][7]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[12][7]~q ),
	.datab(\reg_32|register[13][7]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~7 .lut_mask = 16'hF0CA;
defparam \reg_32|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneive_lcell_comb \reg_32|Mux56~8 (
// Equation(s):
// \reg_32|Mux56~8_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux56~7_combout  & ((\reg_32|register[15][7]~q ))) # (!\reg_32|Mux56~7_combout  & (\reg_32|register[14][7]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux56~7_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[14][7]~q ),
	.datac(\reg_32|Mux56~7_combout ),
	.datad(\reg_32|register[15][7]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~8 .lut_mask = 16'hF858;
defparam \reg_32|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N31
dffeas \reg_32|register[22][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][7] .is_wysiwyg = "true";
defparam \reg_32|register[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N19
dffeas \reg_32|register[18][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][7] .is_wysiwyg = "true";
defparam \reg_32|register[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \reg_32|Mux56~12 (
// Equation(s):
// \reg_32|Mux56~12_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & (\reg_32|register[22][7]~q )) # (!\sel_5_2|result[2]~3_combout  & 
// ((\reg_32|register[18][7]~q )))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[22][7]~q ),
	.datac(\reg_32|register[18][7]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~12 .lut_mask = 16'hEE50;
defparam \reg_32|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N3
dffeas \reg_32|register[23][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][7] .is_wysiwyg = "true";
defparam \reg_32|register[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N19
dffeas \reg_32|register[27][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][7] .is_wysiwyg = "true";
defparam \reg_32|register[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N21
dffeas \reg_32|register[19][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][7] .is_wysiwyg = "true";
defparam \reg_32|register[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
cycloneive_lcell_comb \reg_32|Mux56~17 (
// Equation(s):
// \reg_32|Mux56~17_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[27][7]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[19][7]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[27][7]~q ),
	.datac(\reg_32|register[19][7]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~17 .lut_mask = 16'hEE50;
defparam \reg_32|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N1
dffeas \reg_32|register[31][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][7] .is_wysiwyg = "true";
defparam \reg_32|register[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \reg_32|Mux56~18 (
// Equation(s):
// \reg_32|Mux56~18_combout  = (\reg_32|Mux56~17_combout  & (((\reg_32|register[31][7]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux56~17_combout  & (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][7]~q ))))

	.dataa(\reg_32|Mux56~17_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[31][7]~q ),
	.datad(\reg_32|register[23][7]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~18 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \reg_32|Mux55~0 (
// Equation(s):
// \reg_32|Mux55~0_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[9][8]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[8][8]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[8][8]~q ),
	.datab(\reg_32|register[9][8]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~0 .lut_mask = 16'hF0CA;
defparam \reg_32|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \reg_32|Mux55~1 (
// Equation(s):
// \reg_32|Mux55~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux55~0_combout  & ((\reg_32|register[11][8]~q ))) # (!\reg_32|Mux55~0_combout  & (\reg_32|register[10][8]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux55~0_combout ))))

	.dataa(\reg_32|register[10][8]~q ),
	.datab(\reg_32|register[11][8]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux55~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~1 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \reg_32|Mux55~2 (
// Equation(s):
// \reg_32|Mux55~2_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout ) # (\reg_32|register[6][8]~q )))) # (!\sel_5_2|result[1]~0_combout  & (!\reg_32|register[4][8]~q  & (!\sel_5_2|result[0]~1_combout )))

	.dataa(\reg_32|register[4][8]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[6][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~2 .lut_mask = 16'hCDC1;
defparam \reg_32|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \reg_32|Mux55~3 (
// Equation(s):
// \reg_32|Mux55~3_combout  = (\reg_32|Mux55~2_combout  & (((\reg_32|register[7][8]~q )) # (!\sel_5_2|result[0]~1_combout ))) # (!\reg_32|Mux55~2_combout  & (\sel_5_2|result[0]~1_combout  & (\reg_32|register[5][8]~q )))

	.dataa(\reg_32|Mux55~2_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[5][8]~q ),
	.datad(\reg_32|register[7][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~3 .lut_mask = 16'hEA62;
defparam \reg_32|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \reg_32|Mux55~4 (
// Equation(s):
// \reg_32|Mux55~4_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout ) # (!\reg_32|register[1][8]~q )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[0][8]~q  & (!\sel_5_2|result[1]~0_combout )))

	.dataa(\reg_32|register[0][8]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[1][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~4 .lut_mask = 16'hC2CE;
defparam \reg_32|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \reg_32|Mux55~5 (
// Equation(s):
// \reg_32|Mux55~5_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux55~4_combout  & ((!\reg_32|register[3][8]~q ))) # (!\reg_32|Mux55~4_combout  & (!\reg_32|register[2][8]~q )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|Mux55~4_combout ))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux55~4_combout ),
	.datac(\reg_32|register[2][8]~q ),
	.datad(\reg_32|register[3][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~5 .lut_mask = 16'h46CE;
defparam \reg_32|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \reg_32|Mux55~6 (
// Equation(s):
// \reg_32|Mux55~6_combout  = (\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux55~3_combout ) # (\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux55~5_combout  & ((!\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|Mux55~5_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|Mux55~3_combout ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~6 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \reg_32|Mux55~7 (
// Equation(s):
// \reg_32|Mux55~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[14][8]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[12][8]~q ))))

	.dataa(\reg_32|register[12][8]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[14][8]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~7 .lut_mask = 16'hFC22;
defparam \reg_32|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneive_lcell_comb \reg_32|Mux55~8 (
// Equation(s):
// \reg_32|Mux55~8_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux55~7_combout  & (\reg_32|register[15][8]~q )) # (!\reg_32|Mux55~7_combout  & ((\reg_32|register[13][8]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux55~7_combout ))))

	.dataa(\reg_32|register[15][8]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[13][8]~q ),
	.datad(\reg_32|Mux55~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~8 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \reg_32|Mux55~9 (
// Equation(s):
// \reg_32|Mux55~9_combout  = (\reg_32|Mux55~6_combout  & (((\reg_32|Mux55~8_combout )) # (!\sel_5_2|result[3]~2_combout ))) # (!\reg_32|Mux55~6_combout  & (\sel_5_2|result[3]~2_combout  & (\reg_32|Mux55~1_combout )))

	.dataa(\reg_32|Mux55~6_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux55~1_combout ),
	.datad(\reg_32|Mux55~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~9 .lut_mask = 16'hEA62;
defparam \reg_32|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N3
dffeas \reg_32|register[30][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][8] .is_wysiwyg = "true";
defparam \reg_32|register[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N27
dffeas \reg_32|register[25][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][8] .is_wysiwyg = "true";
defparam \reg_32|register[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N23
dffeas \reg_32|register[21][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][8] .is_wysiwyg = "true";
defparam \reg_32|register[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N1
dffeas \reg_32|register[17][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][8] .is_wysiwyg = "true";
defparam \reg_32|register[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \reg_32|Mux55~12 (
// Equation(s):
// \reg_32|Mux55~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[21][8]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[17][8]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][8]~q ),
	.datac(\reg_32|register[17][8]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N7
dffeas \reg_32|register[29][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[8]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][8] .is_wysiwyg = "true";
defparam \reg_32|register[29][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \reg_32|Mux55~13 (
// Equation(s):
// \reg_32|Mux55~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux55~12_combout  & (\reg_32|register[29][8]~q )) # (!\reg_32|Mux55~12_combout  & ((\reg_32|register[25][8]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux55~12_combout ))))

	.dataa(\reg_32|register[29][8]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[25][8]~q ),
	.datad(\reg_32|Mux55~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~13 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N1
dffeas \reg_32|register[20][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][8] .is_wysiwyg = "true";
defparam \reg_32|register[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N23
dffeas \reg_32|register[24][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][8] .is_wysiwyg = "true";
defparam \reg_32|register[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N5
dffeas \reg_32|register[16][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][8] .is_wysiwyg = "true";
defparam \reg_32|register[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneive_lcell_comb \reg_32|Mux55~14 (
// Equation(s):
// \reg_32|Mux55~14_combout  = (\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout ) # ((\reg_32|register[24][8]~q )))) # (!\sel_5_2|result[3]~2_combout  & (!\sel_5_2|result[2]~3_combout  & (\reg_32|register[16][8]~q )))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[16][8]~q ),
	.datad(\reg_32|register[24][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~14 .lut_mask = 16'hBA98;
defparam \reg_32|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N25
dffeas \reg_32|register[28][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][8] .is_wysiwyg = "true";
defparam \reg_32|register[28][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
cycloneive_lcell_comb \reg_32|Mux55~15 (
// Equation(s):
// \reg_32|Mux55~15_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux55~14_combout  & (\reg_32|register[28][8]~q )) # (!\reg_32|Mux55~14_combout  & ((\reg_32|register[20][8]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux55~14_combout ))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux55~14_combout ),
	.datac(\reg_32|register[28][8]~q ),
	.datad(\reg_32|register[20][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~15 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneive_lcell_comb \reg_32|Mux55~16 (
// Equation(s):
// \reg_32|Mux55~16_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux55~13_combout ) # ((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((!\sel_5_2|result[1]~0_combout  & \reg_32|Mux55~15_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux55~13_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux55~15_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~16 .lut_mask = 16'hADA8;
defparam \reg_32|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N9
dffeas \reg_32|register[23][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][8] .is_wysiwyg = "true";
defparam \reg_32|register[23][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneive_lcell_comb \reg_32|Mux54~0 (
// Equation(s):
// \reg_32|Mux54~0_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|register[5][9]~q ) # ((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((!\reg_32|register[4][9]~q  & !\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[5][9]~q ),
	.datab(\reg_32|register[4][9]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~0 .lut_mask = 16'hF0A3;
defparam \reg_32|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N17
dffeas \reg_32|register[21][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][9] .is_wysiwyg = "true";
defparam \reg_32|register[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N3
dffeas \reg_32|register[25][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][9] .is_wysiwyg = "true";
defparam \reg_32|register[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N25
dffeas \reg_32|register[17][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[9]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][9] .is_wysiwyg = "true";
defparam \reg_32|register[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \reg_32|Mux54~10 (
// Equation(s):
// \reg_32|Mux54~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[25][9]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[17][9]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[25][9]~q ),
	.datac(\reg_32|register[17][9]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N31
dffeas \reg_32|register[29][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[9]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][9] .is_wysiwyg = "true";
defparam \reg_32|register[29][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \reg_32|Mux54~11 (
// Equation(s):
// \reg_32|Mux54~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux54~10_combout  & ((\reg_32|register[29][9]~q ))) # (!\reg_32|Mux54~10_combout  & (\reg_32|register[21][9]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux54~10_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][9]~q ),
	.datac(\reg_32|register[29][9]~q ),
	.datad(\reg_32|Mux54~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~11 .lut_mask = 16'hF588;
defparam \reg_32|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N11
dffeas \reg_32|register[26][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][9] .is_wysiwyg = "true";
defparam \reg_32|register[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N15
dffeas \reg_32|register[23][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][9] .is_wysiwyg = "true";
defparam \reg_32|register[23][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \reg_32|Mux53~0 (
// Equation(s):
// \reg_32|Mux53~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[9][10]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[8][10]~q ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[8][10]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[9][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~0 .lut_mask = 16'hF4A4;
defparam \reg_32|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
cycloneive_lcell_comb \reg_32|Mux53~1 (
// Equation(s):
// \reg_32|Mux53~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux53~0_combout  & ((\reg_32|register[11][10]~q ))) # (!\reg_32|Mux53~0_combout  & (\reg_32|register[10][10]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux53~0_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[10][10]~q ),
	.datac(\reg_32|Mux53~0_combout ),
	.datad(\reg_32|register[11][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~1 .lut_mask = 16'hF858;
defparam \reg_32|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N19
dffeas \reg_32|register[26][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][10] .is_wysiwyg = "true";
defparam \reg_32|register[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N5
dffeas \reg_32|register[18][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][10] .is_wysiwyg = "true";
defparam \reg_32|register[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \reg_32|Mux53~10 (
// Equation(s):
// \reg_32|Mux53~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[26][10]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[18][10]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[26][10]~q ),
	.datac(\reg_32|register[18][10]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N13
dffeas \reg_32|register[20][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][10] .is_wysiwyg = "true";
defparam \reg_32|register[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N15
dffeas \reg_32|register[27][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][10] .is_wysiwyg = "true";
defparam \reg_32|register[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N1
dffeas \reg_32|register[23][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][10] .is_wysiwyg = "true";
defparam \reg_32|register[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N7
dffeas \reg_32|register[19][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][10] .is_wysiwyg = "true";
defparam \reg_32|register[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N6
cycloneive_lcell_comb \reg_32|Mux53~17 (
// Equation(s):
// \reg_32|Mux53~17_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][10]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[19][10]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[23][10]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][10]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~17 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N7
dffeas \reg_32|register[31][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][10] .is_wysiwyg = "true";
defparam \reg_32|register[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
cycloneive_lcell_comb \reg_32|Mux53~18 (
// Equation(s):
// \reg_32|Mux53~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux53~17_combout  & (\reg_32|register[31][10]~q )) # (!\reg_32|Mux53~17_combout  & ((\reg_32|register[27][10]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux53~17_combout ))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux53~17_combout ),
	.datac(\reg_32|register[31][10]~q ),
	.datad(\reg_32|register[27][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~18 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N0
cycloneive_lcell_comb \reg_32|Mux52~2 (
// Equation(s):
// \reg_32|Mux52~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[10][11]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[8][11]~q ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[8][11]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[10][11]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~2 .lut_mask = 16'hF4A4;
defparam \reg_32|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N20
cycloneive_lcell_comb \reg_32|Mux52~3 (
// Equation(s):
// \reg_32|Mux52~3_combout  = (\reg_32|Mux52~2_combout  & ((\reg_32|register[11][11]~q ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux52~2_combout  & (((\reg_32|register[9][11]~q  & \sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux52~2_combout ),
	.datab(\reg_32|register[11][11]~q ),
	.datac(\reg_32|register[9][11]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~3 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N2
cycloneive_lcell_comb \reg_32|Mux52~4 (
// Equation(s):
// \reg_32|Mux52~4_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[2][11]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[0][11]~q )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[2][11]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[0][11]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~4 .lut_mask = 16'hE5E0;
defparam \reg_32|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N4
cycloneive_lcell_comb \reg_32|Mux52~5 (
// Equation(s):
// \reg_32|Mux52~5_combout  = (\reg_32|Mux52~4_combout  & (((!\sel_5_2|result[0]~1_combout ) # (!\reg_32|register[3][11]~q )))) # (!\reg_32|Mux52~4_combout  & (!\reg_32|register[1][11]~q  & ((\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[1][11]~q ),
	.datab(\reg_32|Mux52~4_combout ),
	.datac(\reg_32|register[3][11]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~5 .lut_mask = 16'h1DCC;
defparam \reg_32|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N6
cycloneive_lcell_comb \reg_32|Mux52~6 (
// Equation(s):
// \reg_32|Mux52~6_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux52~3_combout ))) # (!\sel_5_2|result[3]~2_combout  & 
// (\reg_32|Mux52~5_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux52~5_combout ),
	.datac(\sel_5_2|result[3]~2_combout ),
	.datad(\reg_32|Mux52~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~6 .lut_mask = 16'hF4A4;
defparam \reg_32|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N31
dffeas \reg_32|register[26][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][11] .is_wysiwyg = "true";
defparam \reg_32|register[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y26_N31
dffeas \reg_32|register[27][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][11] .is_wysiwyg = "true";
defparam \reg_32|register[27][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \reg_32|Mux51~0 (
// Equation(s):
// \reg_32|Mux51~0_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[9][12]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[8][12]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[8][12]~q ),
	.datac(\reg_32|register[9][12]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~0 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \reg_32|Mux51~1 (
// Equation(s):
// \reg_32|Mux51~1_combout  = (\reg_32|Mux51~0_combout  & (((\reg_32|register[11][12]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux51~0_combout  & (\reg_32|register[10][12]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[10][12]~q ),
	.datab(\reg_32|Mux51~0_combout ),
	.datac(\reg_32|register[11][12]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~1 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N23
dffeas \reg_32|register[26][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][12] .is_wysiwyg = "true";
defparam \reg_32|register[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N15
dffeas \reg_32|register[30][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][12] .is_wysiwyg = "true";
defparam \reg_32|register[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N5
dffeas \reg_32|register[21][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][12] .is_wysiwyg = "true";
defparam \reg_32|register[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N15
dffeas \reg_32|register[17][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][12] .is_wysiwyg = "true";
defparam \reg_32|register[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \reg_32|Mux51~12 (
// Equation(s):
// \reg_32|Mux51~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[21][12]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[17][12]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][12]~q ),
	.datac(\reg_32|register[17][12]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N29
dffeas \reg_32|register[27][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][12] .is_wysiwyg = "true";
defparam \reg_32|register[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N25
dffeas \reg_32|register[23][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][12] .is_wysiwyg = "true";
defparam \reg_32|register[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N23
dffeas \reg_32|register[19][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][12] .is_wysiwyg = "true";
defparam \reg_32|register[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
cycloneive_lcell_comb \reg_32|Mux51~17 (
// Equation(s):
// \reg_32|Mux51~17_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][12]~q ))) # (!\sel_5_2|result[2]~3_combout  & 
// (\reg_32|register[19][12]~q ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][12]~q ),
	.datad(\reg_32|register[23][12]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~17 .lut_mask = 16'hDC98;
defparam \reg_32|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N7
dffeas \reg_32|register[31][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][12] .is_wysiwyg = "true";
defparam \reg_32|register[31][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
cycloneive_lcell_comb \reg_32|Mux51~18 (
// Equation(s):
// \reg_32|Mux51~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux51~17_combout  & (\reg_32|register[31][12]~q )) # (!\reg_32|Mux51~17_combout  & ((\reg_32|register[27][12]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux51~17_combout ))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux51~17_combout ),
	.datac(\reg_32|register[31][12]~q ),
	.datad(\reg_32|register[27][12]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~18 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N23
dffeas \reg_32|register[26][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][13] .is_wysiwyg = "true";
defparam \reg_32|register[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N9
dffeas \reg_32|register[24][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][13] .is_wysiwyg = "true";
defparam \reg_32|register[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N1
dffeas \reg_32|register[20][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][13] .is_wysiwyg = "true";
defparam \reg_32|register[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N31
dffeas \reg_32|register[16][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[13]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][13] .is_wysiwyg = "true";
defparam \reg_32|register[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N0
cycloneive_lcell_comb \reg_32|Mux50~14 (
// Equation(s):
// \reg_32|Mux50~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\reg_32|register[20][13]~q ) # (\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|register[16][13]~q  & ((!\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[16][13]~q ),
	.datac(\reg_32|register[20][13]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~14 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N23
dffeas \reg_32|register[28][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[28][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][13] .is_wysiwyg = "true";
defparam \reg_32|register[28][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N6
cycloneive_lcell_comb \reg_32|Mux50~15 (
// Equation(s):
// \reg_32|Mux50~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux50~14_combout  & (\reg_32|register[28][13]~q )) # (!\reg_32|Mux50~14_combout  & ((\reg_32|register[24][13]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux50~14_combout 
// ))))

	.dataa(\reg_32|register[28][13]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[24][13]~q ),
	.datad(\reg_32|Mux50~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~15 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N17
dffeas \reg_32|register[23][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][13] .is_wysiwyg = "true";
defparam \reg_32|register[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N29
dffeas \reg_32|register[27][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][13] .is_wysiwyg = "true";
defparam \reg_32|register[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N27
dffeas \reg_32|register[19][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][13] .is_wysiwyg = "true";
defparam \reg_32|register[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneive_lcell_comb \reg_32|Mux50~17 (
// Equation(s):
// \reg_32|Mux50~17_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[27][13]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[19][13]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[27][13]~q ),
	.datac(\reg_32|register[19][13]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~17 .lut_mask = 16'hEE50;
defparam \reg_32|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N27
dffeas \reg_32|register[31][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][13] .is_wysiwyg = "true";
defparam \reg_32|register[31][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N26
cycloneive_lcell_comb \reg_32|Mux50~18 (
// Equation(s):
// \reg_32|Mux50~18_combout  = (\reg_32|Mux50~17_combout  & (((\reg_32|register[31][13]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux50~17_combout  & (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][13]~q ))))

	.dataa(\reg_32|Mux50~17_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[31][13]~q ),
	.datad(\reg_32|register[23][13]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~18 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \reg_32|Mux49~7 (
// Equation(s):
// \reg_32|Mux49~7_combout  = (\sel_5_2|result[0]~1_combout  & (\sel_5_2|result[1]~0_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[14][14]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[12][14]~q )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[14][14]~q ),
	.datad(\reg_32|register[12][14]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~7 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneive_lcell_comb \reg_32|Mux49~8 (
// Equation(s):
// \reg_32|Mux49~8_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux49~7_combout  & (\reg_32|register[15][14]~q )) # (!\reg_32|Mux49~7_combout  & ((\reg_32|register[13][14]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux49~7_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[15][14]~q ),
	.datac(\reg_32|register[13][14]~q ),
	.datad(\reg_32|Mux49~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~8 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N31
dffeas \reg_32|register[22][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[14]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][14] .is_wysiwyg = "true";
defparam \reg_32|register[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N13
dffeas \reg_32|register[26][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][14] .is_wysiwyg = "true";
defparam \reg_32|register[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N15
dffeas \reg_32|register[18][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][14] .is_wysiwyg = "true";
defparam \reg_32|register[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \reg_32|Mux49~10 (
// Equation(s):
// \reg_32|Mux49~10_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|register[26][14]~q ))) # (!\sel_5_2|result[3]~2_combout  & 
// (\reg_32|register[18][14]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[18][14]~q ),
	.datad(\reg_32|register[26][14]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~10 .lut_mask = 16'hDC98;
defparam \reg_32|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N17
dffeas \reg_32|register[30][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][14] .is_wysiwyg = "true";
defparam \reg_32|register[30][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N16
cycloneive_lcell_comb \reg_32|Mux49~11 (
// Equation(s):
// \reg_32|Mux49~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux49~10_combout  & ((\reg_32|register[30][14]~q ))) # (!\reg_32|Mux49~10_combout  & (\reg_32|register[22][14]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux49~10_combout 
// ))))

	.dataa(\reg_32|register[22][14]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[30][14]~q ),
	.datad(\reg_32|Mux49~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~11 .lut_mask = 16'hF388;
defparam \reg_32|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N11
dffeas \reg_32|register[23][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][14] .is_wysiwyg = "true";
defparam \reg_32|register[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N21
dffeas \reg_32|register[19][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][14] .is_wysiwyg = "true";
defparam \reg_32|register[19][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
cycloneive_lcell_comb \reg_32|Mux49~17 (
// Equation(s):
// \reg_32|Mux49~17_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][14]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[19][14]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[23][14]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][14]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~17 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N10
cycloneive_lcell_comb \reg_32|Mux48~0 (
// Equation(s):
// \reg_32|Mux48~0_combout  = (\sel_5_2|result[1]~0_combout  & (\sel_5_2|result[0]~1_combout )) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[5][15]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[4][15]~q )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[5][15]~q ),
	.datad(\reg_32|register[4][15]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~0 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N16
cycloneive_lcell_comb \reg_32|Mux48~4 (
// Equation(s):
// \reg_32|Mux48~4_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|register[2][15]~q ) # ((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((!\sel_5_2|result[0]~1_combout  & \reg_32|register[0][15]~q ))))

	.dataa(\reg_32|register[2][15]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[0][15]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~4 .lut_mask = 16'hCBC8;
defparam \reg_32|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N4
cycloneive_lcell_comb \reg_32|Mux48~5 (
// Equation(s):
// \reg_32|Mux48~5_combout  = (\reg_32|Mux48~4_combout  & (((\reg_32|register[3][15]~q )) # (!\sel_5_2|result[0]~1_combout ))) # (!\reg_32|Mux48~4_combout  & (\sel_5_2|result[0]~1_combout  & (\reg_32|register[1][15]~q )))

	.dataa(\reg_32|Mux48~4_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[1][15]~q ),
	.datad(\reg_32|register[3][15]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~5 .lut_mask = 16'hEA62;
defparam \reg_32|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N28
cycloneive_lcell_comb \reg_32|Mux48~7 (
// Equation(s):
// \reg_32|Mux48~7_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[13][15]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[12][15]~q ))))

	.dataa(\reg_32|register[12][15]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[13][15]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~7 .lut_mask = 16'hF2C2;
defparam \reg_32|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N10
cycloneive_lcell_comb \reg_32|Mux48~8 (
// Equation(s):
// \reg_32|Mux48~8_combout  = (\reg_32|Mux48~7_combout  & ((\reg_32|register[15][15]~q ) # ((!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux48~7_combout  & (((\reg_32|register[14][15]~q  & \sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[15][15]~q ),
	.datab(\reg_32|Mux48~7_combout ),
	.datac(\reg_32|register[14][15]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~8 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N21
dffeas \reg_32|register[21][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][15] .is_wysiwyg = "true";
defparam \reg_32|register[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \reg_32|register[25][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][15] .is_wysiwyg = "true";
defparam \reg_32|register[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N31
dffeas \reg_32|register[26][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][15] .is_wysiwyg = "true";
defparam \reg_32|register[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N7
dffeas \reg_32|register[22][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][15] .is_wysiwyg = "true";
defparam \reg_32|register[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N3
dffeas \reg_32|register[18][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][15] .is_wysiwyg = "true";
defparam \reg_32|register[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \reg_32|Mux48~12 (
// Equation(s):
// \reg_32|Mux48~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|register[22][15]~q )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & (\reg_32|register[18][15]~q )))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[18][15]~q ),
	.datad(\reg_32|register[22][15]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~12 .lut_mask = 16'hBA98;
defparam \reg_32|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N1
dffeas \reg_32|register[30][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][15] .is_wysiwyg = "true";
defparam \reg_32|register[30][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \reg_32|Mux48~13 (
// Equation(s):
// \reg_32|Mux48~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux48~12_combout  & ((\reg_32|register[30][15]~q ))) # (!\reg_32|Mux48~12_combout  & (\reg_32|register[26][15]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux48~12_combout 
// ))))

	.dataa(\reg_32|register[26][15]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[30][15]~q ),
	.datad(\reg_32|Mux48~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~13 .lut_mask = 16'hF388;
defparam \reg_32|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N19
dffeas \reg_32|register[24][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][15] .is_wysiwyg = "true";
defparam \reg_32|register[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y23_N27
dffeas \reg_32|register[20][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][15] .is_wysiwyg = "true";
defparam \reg_32|register[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N5
dffeas \reg_32|register[16][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][15] .is_wysiwyg = "true";
defparam \reg_32|register[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneive_lcell_comb \reg_32|Mux48~14 (
// Equation(s):
// \reg_32|Mux48~14_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][15]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[16][15]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[20][15]~q ),
	.datac(\reg_32|register[16][15]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~14 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N1
dffeas \reg_32|register[28][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][15] .is_wysiwyg = "true";
defparam \reg_32|register[28][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneive_lcell_comb \reg_32|Mux48~15 (
// Equation(s):
// \reg_32|Mux48~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux48~14_combout  & ((\reg_32|register[28][15]~q ))) # (!\reg_32|Mux48~14_combout  & (\reg_32|register[24][15]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux48~14_combout 
// ))))

	.dataa(\reg_32|register[24][15]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[28][15]~q ),
	.datad(\reg_32|Mux48~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~15 .lut_mask = 16'hF388;
defparam \reg_32|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N30
cycloneive_lcell_comb \reg_32|Mux48~16 (
// Equation(s):
// \reg_32|Mux48~16_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux48~13_combout ) # ((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux48~15_combout  & !\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux48~13_combout ),
	.datab(\reg_32|Mux48~15_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~16 .lut_mask = 16'hF0AC;
defparam \reg_32|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N15
dffeas \reg_32|register[27][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][15] .is_wysiwyg = "true";
defparam \reg_32|register[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N5
dffeas \reg_32|register[19][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][15] .is_wysiwyg = "true";
defparam \reg_32|register[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
cycloneive_lcell_comb \reg_32|Mux48~17 (
// Equation(s):
// \reg_32|Mux48~17_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[27][15]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[19][15]~q )))))

	.dataa(\reg_32|register[27][15]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][15]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~17 .lut_mask = 16'hEE30;
defparam \reg_32|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N27
dffeas \reg_32|register[26][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][16] .is_wysiwyg = "true";
defparam \reg_32|register[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N29
dffeas \reg_32|register[18][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][16] .is_wysiwyg = "true";
defparam \reg_32|register[18][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \reg_32|Mux47~10 (
// Equation(s):
// \reg_32|Mux47~10_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|register[26][16]~q ))) # (!\sel_5_2|result[3]~2_combout  & 
// (\reg_32|register[18][16]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[18][16]~q ),
	.datad(\reg_32|register[26][16]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~10 .lut_mask = 16'hDC98;
defparam \reg_32|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N7
dffeas \reg_32|register[27][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][16] .is_wysiwyg = "true";
defparam \reg_32|register[27][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N16
cycloneive_lcell_comb \reg_32|Mux46~7 (
// Equation(s):
// \reg_32|Mux46~7_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[13][17]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[12][17]~q )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[13][17]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[12][17]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~7 .lut_mask = 16'hE5E0;
defparam \reg_32|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N30
cycloneive_lcell_comb \reg_32|Mux46~8 (
// Equation(s):
// \reg_32|Mux46~8_combout  = (\reg_32|Mux46~7_combout  & ((\reg_32|register[15][17]~q ) # ((!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux46~7_combout  & (((\sel_5_2|result[1]~0_combout  & \reg_32|register[14][17]~q ))))

	.dataa(\reg_32|Mux46~7_combout ),
	.datab(\reg_32|register[15][17]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[14][17]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~8 .lut_mask = 16'hDA8A;
defparam \reg_32|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N9
dffeas \reg_32|register[21][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][17] .is_wysiwyg = "true";
defparam \reg_32|register[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N5
dffeas \reg_32|register[25][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][17] .is_wysiwyg = "true";
defparam \reg_32|register[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N15
dffeas \reg_32|register[17][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][17] .is_wysiwyg = "true";
defparam \reg_32|register[17][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \reg_32|Mux46~10 (
// Equation(s):
// \reg_32|Mux46~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[25][17]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[17][17]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[25][17]~q ),
	.datac(\reg_32|register[17][17]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N11
dffeas \reg_32|register[29][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][17] .is_wysiwyg = "true";
defparam \reg_32|register[29][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
cycloneive_lcell_comb \reg_32|Mux46~11 (
// Equation(s):
// \reg_32|Mux46~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux46~10_combout  & ((\reg_32|register[29][17]~q ))) # (!\reg_32|Mux46~10_combout  & (\reg_32|register[21][17]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux46~10_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][17]~q ),
	.datac(\reg_32|register[29][17]~q ),
	.datad(\reg_32|Mux46~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~11 .lut_mask = 16'hF588;
defparam \reg_32|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N27
dffeas \reg_32|register[26][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][17] .is_wysiwyg = "true";
defparam \reg_32|register[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N1
dffeas \reg_32|register[27][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][17] .is_wysiwyg = "true";
defparam \reg_32|register[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N15
dffeas \reg_32|register[19][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][17] .is_wysiwyg = "true";
defparam \reg_32|register[19][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N14
cycloneive_lcell_comb \reg_32|Mux46~17 (
// Equation(s):
// \reg_32|Mux46~17_combout  = (\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout ) # ((\reg_32|register[27][17]~q )))) # (!\sel_5_2|result[3]~2_combout  & (!\sel_5_2|result[2]~3_combout  & (\reg_32|register[19][17]~q )))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][17]~q ),
	.datad(\reg_32|register[27][17]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~17 .lut_mask = 16'hBA98;
defparam \reg_32|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N12
cycloneive_lcell_comb \sel_32_03_1|Mux13~0 (
// Equation(s):
// \sel_32_03_1|Mux13~0_combout  = (\Cpu_1|Equal16~2_combout  & (((\GetIR_1|Mux29~1_combout )))) # (!\Cpu_1|Equal16~2_combout  & (\Ext_1|result [16] & ((\Cpu_1|ALUsrcB[0]~1_combout ))))

	.dataa(\Ext_1|result [16]),
	.datab(\Cpu_1|Equal16~2_combout ),
	.datac(\GetIR_1|Mux29~1_combout ),
	.datad(\Cpu_1|ALUsrcB[0]~1_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux13~0 .lut_mask = 16'hE2C0;
defparam \sel_32_03_1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \reg_32|Mux45~0 (
// Equation(s):
// \reg_32|Mux45~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[9][18]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[8][18]~q ))))

	.dataa(\reg_32|register[8][18]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[9][18]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~0 .lut_mask = 16'hFC22;
defparam \reg_32|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \reg_32|Mux45~1 (
// Equation(s):
// \reg_32|Mux45~1_combout  = (\reg_32|Mux45~0_combout  & (((\reg_32|register[11][18]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux45~0_combout  & (\reg_32|register[10][18]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[10][18]~q ),
	.datab(\reg_32|register[11][18]~q ),
	.datac(\reg_32|Mux45~0_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~1 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \reg_32|Mux45~2 (
// Equation(s):
// \reg_32|Mux45~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[6][18]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[4][18]~q ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[4][18]~q ),
	.datac(\reg_32|register[6][18]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~2 .lut_mask = 16'hFA44;
defparam \reg_32|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N5
dffeas \reg_32|register[21][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][18] .is_wysiwyg = "true";
defparam \reg_32|register[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N29
dffeas \reg_32|register[24][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][18] .is_wysiwyg = "true";
defparam \reg_32|register[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N31
dffeas \reg_32|register[16][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][18] .is_wysiwyg = "true";
defparam \reg_32|register[16][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneive_lcell_comb \reg_32|Mux45~14 (
// Equation(s):
// \reg_32|Mux45~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[24][18]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[16][18]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[24][18]~q ),
	.datac(\reg_32|register[16][18]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~14 .lut_mask = 16'hEE50;
defparam \reg_32|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \reg_32|Mux44~0 (
// Equation(s):
// \reg_32|Mux44~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[5][19]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[4][19]~q ))))

	.dataa(\reg_32|register[4][19]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[5][19]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~0 .lut_mask = 16'hFC22;
defparam \reg_32|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \reg_32|Mux44~1 (
// Equation(s):
// \reg_32|Mux44~1_combout  = (\reg_32|Mux44~0_combout  & (((\reg_32|register[7][19]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux44~0_combout  & (\reg_32|register[6][19]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[6][19]~q ),
	.datab(\reg_32|Mux44~0_combout ),
	.datac(\reg_32|register[7][19]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~1 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N20
cycloneive_lcell_comb \reg_32|Mux44~2 (
// Equation(s):
// \reg_32|Mux44~2_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|register[10][19]~q ) # ((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|register[8][19]~q  & !\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[10][19]~q ),
	.datac(\reg_32|register[8][19]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~2 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N30
cycloneive_lcell_comb \reg_32|Mux44~3 (
// Equation(s):
// \reg_32|Mux44~3_combout  = (\reg_32|Mux44~2_combout  & ((\reg_32|register[11][19]~q ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux44~2_combout  & (((\sel_5_2|result[0]~1_combout  & \reg_32|register[9][19]~q ))))

	.dataa(\reg_32|Mux44~2_combout ),
	.datab(\reg_32|register[11][19]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[9][19]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~3 .lut_mask = 16'hDA8A;
defparam \reg_32|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
cycloneive_lcell_comb \reg_32|Mux44~4 (
// Equation(s):
// \reg_32|Mux44~4_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|register[2][19]~q ) # ((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|register[0][19]~q  & !\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[2][19]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[0][19]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~4 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N28
cycloneive_lcell_comb \reg_32|Mux44~5 (
// Equation(s):
// \reg_32|Mux44~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux44~4_combout  & ((\reg_32|register[3][19]~q ))) # (!\reg_32|Mux44~4_combout  & (!\reg_32|register[1][19]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux44~4_combout ))))

	.dataa(\reg_32|register[1][19]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[3][19]~q ),
	.datad(\reg_32|Mux44~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~5 .lut_mask = 16'hF344;
defparam \reg_32|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N22
cycloneive_lcell_comb \reg_32|Mux44~6 (
// Equation(s):
// \reg_32|Mux44~6_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|Mux44~3_combout )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|Mux44~5_combout )))))

	.dataa(\reg_32|Mux44~3_combout ),
	.datab(\reg_32|Mux44~5_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~6 .lut_mask = 16'hFA0C;
defparam \reg_32|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
cycloneive_lcell_comb \reg_32|Mux44~7 (
// Equation(s):
// \reg_32|Mux44~7_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|register[13][19]~q ) # ((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|register[12][19]~q  & !\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[13][19]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[12][19]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~7 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N16
cycloneive_lcell_comb \reg_32|Mux44~8 (
// Equation(s):
// \reg_32|Mux44~8_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux44~7_combout  & (\reg_32|register[15][19]~q )) # (!\reg_32|Mux44~7_combout  & ((\reg_32|register[14][19]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux44~7_combout ))))

	.dataa(\reg_32|register[15][19]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux44~7_combout ),
	.datad(\reg_32|register[14][19]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~8 .lut_mask = 16'hBCB0;
defparam \reg_32|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
cycloneive_lcell_comb \reg_32|Mux44~9 (
// Equation(s):
// \reg_32|Mux44~9_combout  = (\reg_32|Mux44~6_combout  & ((\reg_32|Mux44~8_combout ) # ((!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux44~6_combout  & (((\sel_5_2|result[2]~3_combout  & \reg_32|Mux44~1_combout ))))

	.dataa(\reg_32|Mux44~6_combout ),
	.datab(\reg_32|Mux44~8_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux44~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~9 .lut_mask = 16'hDA8A;
defparam \reg_32|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y21_N3
dffeas \reg_32|register[26][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][19] .is_wysiwyg = "true";
defparam \reg_32|register[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N11
dffeas \reg_32|register[22][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][19] .is_wysiwyg = "true";
defparam \reg_32|register[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N11
dffeas \reg_32|register[18][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][19] .is_wysiwyg = "true";
defparam \reg_32|register[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneive_lcell_comb \reg_32|Mux44~12 (
// Equation(s):
// \reg_32|Mux44~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|register[22][19]~q )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & (\reg_32|register[18][19]~q )))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[18][19]~q ),
	.datad(\reg_32|register[22][19]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~12 .lut_mask = 16'hBA98;
defparam \reg_32|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y21_N13
dffeas \reg_32|register[30][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][19] .is_wysiwyg = "true";
defparam \reg_32|register[30][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N12
cycloneive_lcell_comb \reg_32|Mux44~13 (
// Equation(s):
// \reg_32|Mux44~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux44~12_combout  & ((\reg_32|register[30][19]~q ))) # (!\reg_32|Mux44~12_combout  & (\reg_32|register[26][19]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux44~12_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[26][19]~q ),
	.datac(\reg_32|register[30][19]~q ),
	.datad(\reg_32|Mux44~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~13 .lut_mask = 16'hF588;
defparam \reg_32|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N1
dffeas \reg_32|register[24][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][19] .is_wysiwyg = "true";
defparam \reg_32|register[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y23_N21
dffeas \reg_32|register[20][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][19] .is_wysiwyg = "true";
defparam \reg_32|register[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N7
dffeas \reg_32|register[23][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][19] .is_wysiwyg = "true";
defparam \reg_32|register[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N3
dffeas \reg_32|register[27][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][19] .is_wysiwyg = "true";
defparam \reg_32|register[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N13
dffeas \reg_32|register[19][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][19] .is_wysiwyg = "true";
defparam \reg_32|register[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneive_lcell_comb \reg_32|Mux44~17 (
// Equation(s):
// \reg_32|Mux44~17_combout  = (\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout ) # ((\reg_32|register[27][19]~q )))) # (!\sel_5_2|result[3]~2_combout  & (!\sel_5_2|result[2]~3_combout  & (\reg_32|register[19][19]~q )))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][19]~q ),
	.datad(\reg_32|register[27][19]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~17 .lut_mask = 16'hBA98;
defparam \reg_32|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N21
dffeas \reg_32|register[31][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][19] .is_wysiwyg = "true";
defparam \reg_32|register[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneive_lcell_comb \reg_32|Mux44~18 (
// Equation(s):
// \reg_32|Mux44~18_combout  = (\reg_32|Mux44~17_combout  & (((\reg_32|register[31][19]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux44~17_combout  & (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][19]~q ))))

	.dataa(\reg_32|Mux44~17_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[31][19]~q ),
	.datad(\reg_32|register[23][19]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~18 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \reg_32|Mux43~2 (
// Equation(s):
// \reg_32|Mux43~2_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|register[6][20]~q ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (!\reg_32|register[4][20]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[4][20]~q ),
	.datac(\reg_32|register[6][20]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~2 .lut_mask = 16'hAAB1;
defparam \reg_32|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \reg_32|Mux43~3 (
// Equation(s):
// \reg_32|Mux43~3_combout  = (\reg_32|Mux43~2_combout  & (((\reg_32|register[7][20]~q )) # (!\sel_5_2|result[0]~1_combout ))) # (!\reg_32|Mux43~2_combout  & (\sel_5_2|result[0]~1_combout  & (\reg_32|register[5][20]~q )))

	.dataa(\reg_32|Mux43~2_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[5][20]~q ),
	.datad(\reg_32|register[7][20]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~3 .lut_mask = 16'hEA62;
defparam \reg_32|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N26
cycloneive_lcell_comb \reg_32|Mux43~4 (
// Equation(s):
// \reg_32|Mux43~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[1][20]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[0][20]~q )))))

	.dataa(\reg_32|register[1][20]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[0][20]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~4 .lut_mask = 16'hE3E0;
defparam \reg_32|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \reg_32|Mux43~5 (
// Equation(s):
// \reg_32|Mux43~5_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux43~4_combout  & ((\reg_32|register[3][20]~q ))) # (!\reg_32|Mux43~4_combout  & (!\reg_32|register[2][20]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux43~4_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[2][20]~q ),
	.datac(\reg_32|register[3][20]~q ),
	.datad(\reg_32|Mux43~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~5 .lut_mask = 16'hF522;
defparam \reg_32|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N22
cycloneive_lcell_comb \reg_32|Mux43~6 (
// Equation(s):
// \reg_32|Mux43~6_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & (\reg_32|Mux43~3_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux43~5_combout 
// )))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|Mux43~3_combout ),
	.datad(\reg_32|Mux43~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~6 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \reg_32|register[26][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][20] .is_wysiwyg = "true";
defparam \reg_32|register[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N11
dffeas \reg_32|register[18][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][20] .is_wysiwyg = "true";
defparam \reg_32|register[18][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \reg_32|Mux43~10 (
// Equation(s):
// \reg_32|Mux43~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[26][20]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[18][20]~q )))))

	.dataa(\reg_32|register[26][20]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[18][20]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~10 .lut_mask = 16'hEE30;
defparam \reg_32|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N31
dffeas \reg_32|register[25][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][20] .is_wysiwyg = "true";
defparam \reg_32|register[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N5
dffeas \reg_32|register[21][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][20] .is_wysiwyg = "true";
defparam \reg_32|register[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N17
dffeas \reg_32|register[17][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][20] .is_wysiwyg = "true";
defparam \reg_32|register[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \reg_32|Mux43~12 (
// Equation(s):
// \reg_32|Mux43~12_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & (\reg_32|register[21][20]~q )) # (!\sel_5_2|result[2]~3_combout  & 
// ((\reg_32|register[17][20]~q )))))

	.dataa(\reg_32|register[21][20]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[17][20]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~12 .lut_mask = 16'hEE30;
defparam \reg_32|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \reg_32|register[29][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][20] .is_wysiwyg = "true";
defparam \reg_32|register[29][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \reg_32|Mux43~13 (
// Equation(s):
// \reg_32|Mux43~13_combout  = (\reg_32|Mux43~12_combout  & (((\reg_32|register[29][20]~q ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux43~12_combout  & (\reg_32|register[25][20]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[25][20]~q ),
	.datab(\reg_32|Mux43~12_combout ),
	.datac(\reg_32|register[29][20]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~13 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N13
dffeas \reg_32|register[20][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][20] .is_wysiwyg = "true";
defparam \reg_32|register[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N7
dffeas \reg_32|register[24][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][20] .is_wysiwyg = "true";
defparam \reg_32|register[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N5
dffeas \reg_32|register[16][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][20] .is_wysiwyg = "true";
defparam \reg_32|register[16][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
cycloneive_lcell_comb \reg_32|Mux43~14 (
// Equation(s):
// \reg_32|Mux43~14_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[24][20]~q ) # ((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|register[16][20]~q  & !\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[24][20]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[16][20]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~14 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N7
dffeas \reg_32|register[28][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][20] .is_wysiwyg = "true";
defparam \reg_32|register[28][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \reg_32|Mux43~15 (
// Equation(s):
// \reg_32|Mux43~15_combout  = (\reg_32|Mux43~14_combout  & (((\reg_32|register[28][20]~q ) # (!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux43~14_combout  & (\reg_32|register[20][20]~q  & ((\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[20][20]~q ),
	.datab(\reg_32|Mux43~14_combout ),
	.datac(\reg_32|register[28][20]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~15 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \reg_32|Mux43~16 (
// Equation(s):
// \reg_32|Mux43~16_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout ) # (\reg_32|Mux43~13_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|Mux43~15_combout  & (!\sel_5_2|result[1]~0_combout )))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux43~15_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux43~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~16 .lut_mask = 16'hAEA4;
defparam \reg_32|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N0
cycloneive_lcell_comb \reg_32|Mux42~0 (
// Equation(s):
// \reg_32|Mux42~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[5][21]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[4][21]~q )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[5][21]~q ),
	.datac(\reg_32|register[4][21]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~0 .lut_mask = 16'hEE50;
defparam \reg_32|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N19
dffeas \reg_32|register[21][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][21] .is_wysiwyg = "true";
defparam \reg_32|register[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N7
dffeas \reg_32|register[25][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][21] .is_wysiwyg = "true";
defparam \reg_32|register[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N9
dffeas \reg_32|register[17][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[21]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][21] .is_wysiwyg = "true";
defparam \reg_32|register[17][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \reg_32|Mux42~10 (
// Equation(s):
// \reg_32|Mux42~10_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[25][21]~q ) # ((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|register[17][21]~q  & !\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[25][21]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[17][21]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~10 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N25
dffeas \reg_32|register[29][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[21]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][21] .is_wysiwyg = "true";
defparam \reg_32|register[29][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \reg_32|Mux42~11 (
// Equation(s):
// \reg_32|Mux42~11_combout  = (\reg_32|Mux42~10_combout  & (((\reg_32|register[29][21]~q ) # (!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux42~10_combout  & (\reg_32|register[21][21]~q  & ((\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[21][21]~q ),
	.datab(\reg_32|Mux42~10_combout ),
	.datac(\reg_32|register[29][21]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~11 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N3
dffeas \reg_32|register[26][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][21] .is_wysiwyg = "true";
defparam \reg_32|register[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N27
dffeas \reg_32|register[22][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][21] .is_wysiwyg = "true";
defparam \reg_32|register[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N13
dffeas \reg_32|register[18][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[21]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][21] .is_wysiwyg = "true";
defparam \reg_32|register[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \reg_32|Mux42~12 (
// Equation(s):
// \reg_32|Mux42~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[22][21]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[18][21]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[22][21]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[18][21]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~12 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N25
dffeas \reg_32|register[30][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[21]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][21] .is_wysiwyg = "true";
defparam \reg_32|register[30][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N24
cycloneive_lcell_comb \reg_32|Mux42~13 (
// Equation(s):
// \reg_32|Mux42~13_combout  = (\reg_32|Mux42~12_combout  & (((\reg_32|register[30][21]~q )) # (!\sel_5_2|result[3]~2_combout ))) # (!\reg_32|Mux42~12_combout  & (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[26][21]~q ))))

	.dataa(\reg_32|Mux42~12_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[30][21]~q ),
	.datad(\reg_32|register[26][21]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~13 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N7
dffeas \reg_32|register[20][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][21] .is_wysiwyg = "true";
defparam \reg_32|register[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N13
dffeas \reg_32|register[27][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][21] .is_wysiwyg = "true";
defparam \reg_32|register[27][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \reg_32|Mux41~4 (
// Equation(s):
// \reg_32|Mux41~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[1][22]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[0][22]~q ))))

	.dataa(\reg_32|register[0][22]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[1][22]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~4 .lut_mask = 16'hFC22;
defparam \reg_32|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \reg_32|Mux41~5 (
// Equation(s):
// \reg_32|Mux41~5_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux41~4_combout  & ((\reg_32|register[3][22]~q ))) # (!\reg_32|Mux41~4_combout  & (!\reg_32|register[2][22]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux41~4_combout ))))

	.dataa(\reg_32|register[2][22]~q ),
	.datab(\reg_32|register[3][22]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux41~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~5 .lut_mask = 16'hCF50;
defparam \reg_32|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
cycloneive_lcell_comb \reg_32|Mux41~7 (
// Equation(s):
// \reg_32|Mux41~7_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|register[14][22]~q ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[12][22]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[12][22]~q ),
	.datac(\reg_32|register[14][22]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~7 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N1
dffeas \reg_32|register[26][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][22] .is_wysiwyg = "true";
defparam \reg_32|register[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N19
dffeas \reg_32|register[18][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][22] .is_wysiwyg = "true";
defparam \reg_32|register[18][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \reg_32|Mux41~10 (
// Equation(s):
// \reg_32|Mux41~10_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|register[26][22]~q ))) # (!\sel_5_2|result[3]~2_combout  & 
// (\reg_32|register[18][22]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[18][22]~q ),
	.datad(\reg_32|register[26][22]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~10 .lut_mask = 16'hDC98;
defparam \reg_32|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N23
dffeas \reg_32|register[25][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][22] .is_wysiwyg = "true";
defparam \reg_32|register[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N17
dffeas \reg_32|register[24][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][22] .is_wysiwyg = "true";
defparam \reg_32|register[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N19
dffeas \reg_32|register[16][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][22] .is_wysiwyg = "true";
defparam \reg_32|register[16][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneive_lcell_comb \reg_32|Mux41~14 (
// Equation(s):
// \reg_32|Mux41~14_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|register[24][22]~q ))) # (!\sel_5_2|result[3]~2_combout  & 
// (\reg_32|register[16][22]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[16][22]~q ),
	.datad(\reg_32|register[24][22]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~14 .lut_mask = 16'hDC98;
defparam \reg_32|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N11
dffeas \reg_32|register[23][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][22] .is_wysiwyg = "true";
defparam \reg_32|register[23][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \reg_32|Mux40~0 (
// Equation(s):
// \reg_32|Mux40~0_combout  = (\sel_5_2|result[1]~0_combout  & (\sel_5_2|result[0]~1_combout )) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[5][23]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[4][23]~q )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[5][23]~q ),
	.datad(\reg_32|register[4][23]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~0 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \reg_32|Mux40~1 (
// Equation(s):
// \reg_32|Mux40~1_combout  = (\reg_32|Mux40~0_combout  & (((\reg_32|register[7][23]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux40~0_combout  & (\reg_32|register[6][23]~q  & (\sel_5_2|result[1]~0_combout )))

	.dataa(\reg_32|Mux40~0_combout ),
	.datab(\reg_32|register[6][23]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[7][23]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~1 .lut_mask = 16'hEA4A;
defparam \reg_32|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
cycloneive_lcell_comb \reg_32|Mux40~4 (
// Equation(s):
// \reg_32|Mux40~4_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[2][23]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[0][23]~q )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[2][23]~q ),
	.datac(\reg_32|register[0][23]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~4 .lut_mask = 16'hEE50;
defparam \reg_32|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
cycloneive_lcell_comb \reg_32|Mux40~5 (
// Equation(s):
// \reg_32|Mux40~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux40~4_combout  & ((!\reg_32|register[3][23]~q ))) # (!\reg_32|Mux40~4_combout  & (!\reg_32|register[1][23]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux40~4_combout ))))

	.dataa(\reg_32|register[1][23]~q ),
	.datab(\reg_32|register[3][23]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux40~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~5 .lut_mask = 16'h3F50;
defparam \reg_32|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N13
dffeas \reg_32|register[21][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][23] .is_wysiwyg = "true";
defparam \reg_32|register[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N13
dffeas \reg_32|register[25][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][23] .is_wysiwyg = "true";
defparam \reg_32|register[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N7
dffeas \reg_32|register[17][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][23] .is_wysiwyg = "true";
defparam \reg_32|register[17][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneive_lcell_comb \reg_32|Mux40~10 (
// Equation(s):
// \reg_32|Mux40~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[25][23]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[17][23]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[25][23]~q ),
	.datac(\reg_32|register[17][23]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N11
dffeas \reg_32|register[29][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][23] .is_wysiwyg = "true";
defparam \reg_32|register[29][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
cycloneive_lcell_comb \reg_32|Mux40~11 (
// Equation(s):
// \reg_32|Mux40~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux40~10_combout  & ((\reg_32|register[29][23]~q ))) # (!\reg_32|Mux40~10_combout  & (\reg_32|register[21][23]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux40~10_combout 
// ))))

	.dataa(\reg_32|register[21][23]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[29][23]~q ),
	.datad(\reg_32|Mux40~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~11 .lut_mask = 16'hF388;
defparam \reg_32|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N7
dffeas \reg_32|register[26][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][23] .is_wysiwyg = "true";
defparam \reg_32|register[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N31
dffeas \reg_32|register[22][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][23] .is_wysiwyg = "true";
defparam \reg_32|register[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N7
dffeas \reg_32|register[18][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][23] .is_wysiwyg = "true";
defparam \reg_32|register[18][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N6
cycloneive_lcell_comb \reg_32|Mux40~12 (
// Equation(s):
// \reg_32|Mux40~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[22][23]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[18][23]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[22][23]~q ),
	.datac(\reg_32|register[18][23]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N21
dffeas \reg_32|register[30][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][23] .is_wysiwyg = "true";
defparam \reg_32|register[30][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N20
cycloneive_lcell_comb \reg_32|Mux40~13 (
// Equation(s):
// \reg_32|Mux40~13_combout  = (\reg_32|Mux40~12_combout  & (((\reg_32|register[30][23]~q )) # (!\sel_5_2|result[3]~2_combout ))) # (!\reg_32|Mux40~12_combout  & (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[26][23]~q ))))

	.dataa(\reg_32|Mux40~12_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[30][23]~q ),
	.datad(\reg_32|register[26][23]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~13 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N3
dffeas \reg_32|register[24][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][23] .is_wysiwyg = "true";
defparam \reg_32|register[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N3
dffeas \reg_32|register[20][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][23] .is_wysiwyg = "true";
defparam \reg_32|register[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N29
dffeas \reg_32|register[16][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][23] .is_wysiwyg = "true";
defparam \reg_32|register[16][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N28
cycloneive_lcell_comb \reg_32|Mux40~14 (
// Equation(s):
// \reg_32|Mux40~14_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][23]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[16][23]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[20][23]~q ),
	.datac(\reg_32|register[16][23]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~14 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N1
dffeas \reg_32|register[28][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][23] .is_wysiwyg = "true";
defparam \reg_32|register[28][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N0
cycloneive_lcell_comb \reg_32|Mux40~15 (
// Equation(s):
// \reg_32|Mux40~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux40~14_combout  & ((\reg_32|register[28][23]~q ))) # (!\reg_32|Mux40~14_combout  & (\reg_32|register[24][23]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux40~14_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[24][23]~q ),
	.datac(\reg_32|register[28][23]~q ),
	.datad(\reg_32|Mux40~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~15 .lut_mask = 16'hF588;
defparam \reg_32|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \reg_32|Mux40~16 (
// Equation(s):
// \reg_32|Mux40~16_combout  = (\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout ) # ((\reg_32|Mux40~13_combout )))) # (!\sel_5_2|result[1]~0_combout  & (!\sel_5_2|result[0]~1_combout  & (\reg_32|Mux40~15_combout )))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux40~15_combout ),
	.datad(\reg_32|Mux40~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~16 .lut_mask = 16'hBA98;
defparam \reg_32|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N29
dffeas \reg_32|register[23][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][23] .is_wysiwyg = "true";
defparam \reg_32|register[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N7
dffeas \reg_32|register[27][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][23] .is_wysiwyg = "true";
defparam \reg_32|register[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N9
dffeas \reg_32|register[19][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][23] .is_wysiwyg = "true";
defparam \reg_32|register[19][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \reg_32|Mux40~17 (
// Equation(s):
// \reg_32|Mux40~17_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[27][23]~q ) # ((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|register[19][23]~q  & !\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[27][23]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[19][23]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~17 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N31
dffeas \reg_32|register[31][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[23]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][23] .is_wysiwyg = "true";
defparam \reg_32|register[31][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneive_lcell_comb \reg_32|Mux40~18 (
// Equation(s):
// \reg_32|Mux40~18_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux40~17_combout  & ((\reg_32|register[31][23]~q ))) # (!\reg_32|Mux40~17_combout  & (\reg_32|register[23][23]~q )))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux40~17_combout ))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux40~17_combout ),
	.datac(\reg_32|register[23][23]~q ),
	.datad(\reg_32|register[31][23]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~18 .lut_mask = 16'hEC64;
defparam \reg_32|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneive_lcell_comb \reg_32|Mux40~19 (
// Equation(s):
// \reg_32|Mux40~19_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux40~16_combout  & ((\reg_32|Mux40~18_combout ))) # (!\reg_32|Mux40~16_combout  & (\reg_32|Mux40~11_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux40~16_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux40~11_combout ),
	.datac(\reg_32|Mux40~16_combout ),
	.datad(\reg_32|Mux40~18_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~19 .lut_mask = 16'hF858;
defparam \reg_32|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \reg_32|Mux39~7 (
// Equation(s):
// \reg_32|Mux39~7_combout  = (\sel_5_2|result[0]~1_combout  & (\sel_5_2|result[1]~0_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[14][24]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[12][24]~q )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[14][24]~q ),
	.datad(\reg_32|register[12][24]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~7 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneive_lcell_comb \reg_32|Mux39~8 (
// Equation(s):
// \reg_32|Mux39~8_combout  = (\reg_32|Mux39~7_combout  & ((\reg_32|register[15][24]~q ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux39~7_combout  & (((\reg_32|register[13][24]~q  & \sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux39~7_combout ),
	.datab(\reg_32|register[15][24]~q ),
	.datac(\reg_32|register[13][24]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~8 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \reg_32|register[22][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][24] .is_wysiwyg = "true";
defparam \reg_32|register[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N17
dffeas \reg_32|register[26][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][24] .is_wysiwyg = "true";
defparam \reg_32|register[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N3
dffeas \reg_32|register[18][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][24] .is_wysiwyg = "true";
defparam \reg_32|register[18][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cycloneive_lcell_comb \reg_32|Mux39~10 (
// Equation(s):
// \reg_32|Mux39~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[26][24]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[18][24]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[26][24]~q ),
	.datac(\reg_32|register[18][24]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \reg_32|register[30][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][24] .is_wysiwyg = "true";
defparam \reg_32|register[30][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \reg_32|Mux39~11 (
// Equation(s):
// \reg_32|Mux39~11_combout  = (\reg_32|Mux39~10_combout  & (((\reg_32|register[30][24]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux39~10_combout  & (\sel_5_2|result[2]~3_combout  & (\reg_32|register[22][24]~q )))

	.dataa(\reg_32|Mux39~10_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[22][24]~q ),
	.datad(\reg_32|register[30][24]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~11 .lut_mask = 16'hEA62;
defparam \reg_32|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \reg_32|register[25][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][24] .is_wysiwyg = "true";
defparam \reg_32|register[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N3
dffeas \reg_32|register[21][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][24] .is_wysiwyg = "true";
defparam \reg_32|register[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N3
dffeas \reg_32|register[17][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][24] .is_wysiwyg = "true";
defparam \reg_32|register[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \reg_32|Mux39~12 (
// Equation(s):
// \reg_32|Mux39~12_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & (\reg_32|register[21][24]~q )) # (!\sel_5_2|result[2]~3_combout  & 
// ((\reg_32|register[17][24]~q )))))

	.dataa(\reg_32|register[21][24]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[17][24]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~12 .lut_mask = 16'hEE30;
defparam \reg_32|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \reg_32|register[29][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][24] .is_wysiwyg = "true";
defparam \reg_32|register[29][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \reg_32|Mux39~13 (
// Equation(s):
// \reg_32|Mux39~13_combout  = (\reg_32|Mux39~12_combout  & (((\reg_32|register[29][24]~q ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux39~12_combout  & (\reg_32|register[25][24]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[25][24]~q ),
	.datab(\reg_32|Mux39~12_combout ),
	.datac(\reg_32|register[29][24]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~13 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \reg_32|register[20][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][24] .is_wysiwyg = "true";
defparam \reg_32|register[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N25
dffeas \reg_32|register[24][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][24] .is_wysiwyg = "true";
defparam \reg_32|register[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N23
dffeas \reg_32|register[16][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][24] .is_wysiwyg = "true";
defparam \reg_32|register[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
cycloneive_lcell_comb \reg_32|Mux39~14 (
// Equation(s):
// \reg_32|Mux39~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[24][24]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[16][24]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[24][24]~q ),
	.datac(\reg_32|register[16][24]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~14 .lut_mask = 16'hEE50;
defparam \reg_32|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N3
dffeas \reg_32|register[28][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][24] .is_wysiwyg = "true";
defparam \reg_32|register[28][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \reg_32|Mux39~15 (
// Equation(s):
// \reg_32|Mux39~15_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux39~14_combout  & ((\reg_32|register[28][24]~q ))) # (!\reg_32|Mux39~14_combout  & (\reg_32|register[20][24]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux39~14_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[20][24]~q ),
	.datac(\reg_32|register[28][24]~q ),
	.datad(\reg_32|Mux39~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~15 .lut_mask = 16'hF588;
defparam \reg_32|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \reg_32|Mux39~16 (
// Equation(s):
// \reg_32|Mux39~16_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux39~13_combout ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|Mux39~15_combout ))))

	.dataa(\reg_32|Mux39~15_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux39~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~16 .lut_mask = 16'hF2C2;
defparam \reg_32|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N3
dffeas \reg_32|register[27][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][24] .is_wysiwyg = "true";
defparam \reg_32|register[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N21
dffeas \reg_32|register[23][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][24] .is_wysiwyg = "true";
defparam \reg_32|register[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N29
dffeas \reg_32|register[19][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][24] .is_wysiwyg = "true";
defparam \reg_32|register[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \reg_32|Mux39~17 (
// Equation(s):
// \reg_32|Mux39~17_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|register[23][24]~q )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & (\reg_32|register[19][24]~q )))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[19][24]~q ),
	.datad(\reg_32|register[23][24]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~17 .lut_mask = 16'hBA98;
defparam \reg_32|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N19
dffeas \reg_32|register[31][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[24]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][24] .is_wysiwyg = "true";
defparam \reg_32|register[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \reg_32|Mux39~18 (
// Equation(s):
// \reg_32|Mux39~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux39~17_combout  & (\reg_32|register[31][24]~q )) # (!\reg_32|Mux39~17_combout  & ((\reg_32|register[27][24]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux39~17_combout 
// ))))

	.dataa(\reg_32|register[31][24]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[27][24]~q ),
	.datad(\reg_32|Mux39~17_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~18 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \reg_32|Mux39~19 (
// Equation(s):
// \reg_32|Mux39~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux39~16_combout  & ((\reg_32|Mux39~18_combout ))) # (!\reg_32|Mux39~16_combout  & (\reg_32|Mux39~11_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux39~16_combout ))))

	.dataa(\reg_32|Mux39~11_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux39~18_combout ),
	.datad(\reg_32|Mux39~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~19 .lut_mask = 16'hF388;
defparam \reg_32|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \reg_32|Mux38~2 (
// Equation(s):
// \reg_32|Mux38~2_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|register[10][25]~q ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[8][25]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[8][25]~q ),
	.datac(\reg_32|register[10][25]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~2 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N26
cycloneive_lcell_comb \reg_32|Mux38~7 (
// Equation(s):
// \reg_32|Mux38~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[13][25]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[12][25]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[12][25]~q ),
	.datab(\reg_32|register[13][25]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~7 .lut_mask = 16'hF0CA;
defparam \reg_32|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N14
cycloneive_lcell_comb \reg_32|Mux38~8 (
// Equation(s):
// \reg_32|Mux38~8_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux38~7_combout  & (\reg_32|register[15][25]~q )) # (!\reg_32|Mux38~7_combout  & ((\reg_32|register[14][25]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux38~7_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[15][25]~q ),
	.datac(\reg_32|register[14][25]~q ),
	.datad(\reg_32|Mux38~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~8 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N9
dffeas \reg_32|register[26][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][25] .is_wysiwyg = "true";
defparam \reg_32|register[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N13
dffeas \reg_32|register[22][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][25] .is_wysiwyg = "true";
defparam \reg_32|register[22][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N27
dffeas \reg_32|register[18][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][25] .is_wysiwyg = "true";
defparam \reg_32|register[18][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N26
cycloneive_lcell_comb \reg_32|Mux38~12 (
// Equation(s):
// \reg_32|Mux38~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|register[22][25]~q )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & (\reg_32|register[18][25]~q )))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[18][25]~q ),
	.datad(\reg_32|register[22][25]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~12 .lut_mask = 16'hBA98;
defparam \reg_32|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N15
dffeas \reg_32|register[30][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][25] .is_wysiwyg = "true";
defparam \reg_32|register[30][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
cycloneive_lcell_comb \reg_32|Mux38~13 (
// Equation(s):
// \reg_32|Mux38~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux38~12_combout  & ((\reg_32|register[30][25]~q ))) # (!\reg_32|Mux38~12_combout  & (\reg_32|register[26][25]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux38~12_combout 
// ))))

	.dataa(\reg_32|register[26][25]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[30][25]~q ),
	.datad(\reg_32|Mux38~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~13 .lut_mask = 16'hF388;
defparam \reg_32|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N31
dffeas \reg_32|register[24][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[25]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][25] .is_wysiwyg = "true";
defparam \reg_32|register[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N1
dffeas \reg_32|register[20][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][25] .is_wysiwyg = "true";
defparam \reg_32|register[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N23
dffeas \reg_32|register[16][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][25] .is_wysiwyg = "true";
defparam \reg_32|register[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneive_lcell_comb \reg_32|Mux38~14 (
// Equation(s):
// \reg_32|Mux38~14_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][25]~q ))) # (!\sel_5_2|result[2]~3_combout  & 
// (\reg_32|register[16][25]~q ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[16][25]~q ),
	.datad(\reg_32|register[20][25]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~14 .lut_mask = 16'hDC98;
defparam \reg_32|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N5
dffeas \reg_32|register[28][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][25] .is_wysiwyg = "true";
defparam \reg_32|register[28][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneive_lcell_comb \reg_32|Mux38~15 (
// Equation(s):
// \reg_32|Mux38~15_combout  = (\reg_32|Mux38~14_combout  & (((\reg_32|register[28][25]~q ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux38~14_combout  & (\reg_32|register[24][25]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|Mux38~14_combout ),
	.datab(\reg_32|register[24][25]~q ),
	.datac(\reg_32|register[28][25]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~15 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
cycloneive_lcell_comb \reg_32|Mux38~16 (
// Equation(s):
// \reg_32|Mux38~16_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux38~13_combout ) # ((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux38~15_combout  & !\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux38~13_combout ),
	.datab(\reg_32|Mux38~15_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~16 .lut_mask = 16'hF0AC;
defparam \reg_32|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N11
dffeas \reg_32|register[27][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][25] .is_wysiwyg = "true";
defparam \reg_32|register[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N5
dffeas \reg_32|register[19][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][25] .is_wysiwyg = "true";
defparam \reg_32|register[19][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \reg_32|Mux38~17 (
// Equation(s):
// \reg_32|Mux38~17_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[27][25]~q ) # ((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|register[19][25]~q  & !\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[27][25]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[19][25]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~17 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \reg_32|Mux37~0 (
// Equation(s):
// \reg_32|Mux37~0_combout  = (\sel_5_2|result[1]~0_combout  & (\sel_5_2|result[0]~1_combout )) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[9][26]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[8][26]~q )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[9][26]~q ),
	.datad(\reg_32|register[8][26]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~0 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \reg_32|Mux37~1 (
// Equation(s):
// \reg_32|Mux37~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux37~0_combout  & ((\reg_32|register[11][26]~q ))) # (!\reg_32|Mux37~0_combout  & (\reg_32|register[10][26]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux37~0_combout ))))

	.dataa(\reg_32|register[10][26]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux37~0_combout ),
	.datad(\reg_32|register[11][26]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~1 .lut_mask = 16'hF838;
defparam \reg_32|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneive_lcell_comb \reg_32|Mux37~2 (
// Equation(s):
// \reg_32|Mux37~2_combout  = (\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout ) # ((\reg_32|register[6][26]~q )))) # (!\sel_5_2|result[1]~0_combout  & (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[4][26]~q )))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[4][26]~q ),
	.datad(\reg_32|register[6][26]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~2 .lut_mask = 16'hBA98;
defparam \reg_32|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \reg_32|Mux37~4 (
// Equation(s):
// \reg_32|Mux37~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[1][26]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[0][26]~q ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[0][26]~q ),
	.datac(\reg_32|register[1][26]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~4 .lut_mask = 16'hFA44;
defparam \reg_32|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \reg_32|Mux37~5 (
// Equation(s):
// \reg_32|Mux37~5_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux37~4_combout  & ((\reg_32|register[3][26]~q ))) # (!\reg_32|Mux37~4_combout  & (\reg_32|register[2][26]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux37~4_combout ))))

	.dataa(\reg_32|register[2][26]~q ),
	.datab(\reg_32|register[3][26]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux37~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~5 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \reg_32|register[22][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][26] .is_wysiwyg = "true";
defparam \reg_32|register[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \reg_32|register[26][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][26] .is_wysiwyg = "true";
defparam \reg_32|register[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \reg_32|register[18][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][26] .is_wysiwyg = "true";
defparam \reg_32|register[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \reg_32|Mux37~10 (
// Equation(s):
// \reg_32|Mux37~10_combout  = (\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout ) # ((\reg_32|register[26][26]~q )))) # (!\sel_5_2|result[3]~2_combout  & (!\sel_5_2|result[2]~3_combout  & (\reg_32|register[18][26]~q )))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[18][26]~q ),
	.datad(\reg_32|register[26][26]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~10 .lut_mask = 16'hBA98;
defparam \reg_32|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \reg_32|register[30][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][26] .is_wysiwyg = "true";
defparam \reg_32|register[30][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \reg_32|Mux37~11 (
// Equation(s):
// \reg_32|Mux37~11_combout  = (\reg_32|Mux37~10_combout  & (((\reg_32|register[30][26]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux37~10_combout  & (\sel_5_2|result[2]~3_combout  & (\reg_32|register[22][26]~q )))

	.dataa(\reg_32|Mux37~10_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[22][26]~q ),
	.datad(\reg_32|register[30][26]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~11 .lut_mask = 16'hEA62;
defparam \reg_32|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N21
dffeas \reg_32|register[21][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][26] .is_wysiwyg = "true";
defparam \reg_32|register[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N21
dffeas \reg_32|register[17][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[26]~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][26] .is_wysiwyg = "true";
defparam \reg_32|register[17][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \reg_32|Mux37~12 (
// Equation(s):
// \reg_32|Mux37~12_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((\reg_32|register[21][26]~q ))) # (!\sel_5_2|result[2]~3_combout  & 
// (\reg_32|register[17][26]~q ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[17][26]~q ),
	.datac(\reg_32|register[21][26]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~12 .lut_mask = 16'hFA44;
defparam \reg_32|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \reg_32|register[20][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][26] .is_wysiwyg = "true";
defparam \reg_32|register[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N15
dffeas \reg_32|register[24][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][26] .is_wysiwyg = "true";
defparam \reg_32|register[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N23
dffeas \reg_32|register[16][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][26] .is_wysiwyg = "true";
defparam \reg_32|register[16][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \reg_32|Mux37~14 (
// Equation(s):
// \reg_32|Mux37~14_combout  = (\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout ) # ((\reg_32|register[24][26]~q )))) # (!\sel_5_2|result[3]~2_combout  & (!\sel_5_2|result[2]~3_combout  & (\reg_32|register[16][26]~q )))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[16][26]~q ),
	.datad(\reg_32|register[24][26]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~14 .lut_mask = 16'hBA98;
defparam \reg_32|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \reg_32|register[28][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][26] .is_wysiwyg = "true";
defparam \reg_32|register[28][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \reg_32|Mux37~15 (
// Equation(s):
// \reg_32|Mux37~15_combout  = (\reg_32|Mux37~14_combout  & (((\reg_32|register[28][26]~q ) # (!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux37~14_combout  & (\reg_32|register[20][26]~q  & ((\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[20][26]~q ),
	.datab(\reg_32|Mux37~14_combout ),
	.datac(\reg_32|register[28][26]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~15 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N19
dffeas \reg_32|register[23][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][26] .is_wysiwyg = "true";
defparam \reg_32|register[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \reg_32|register[19][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][26] .is_wysiwyg = "true";
defparam \reg_32|register[19][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \reg_32|Mux37~17 (
// Equation(s):
// \reg_32|Mux37~17_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][26]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[19][26]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[23][26]~q ),
	.datac(\reg_32|register[19][26]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~17 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N22
cycloneive_lcell_comb \reg_32|Mux36~0 (
// Equation(s):
// \reg_32|Mux36~0_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[5][27]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (!\reg_32|register[4][27]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[4][27]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[5][27]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~0 .lut_mask = 16'hCCD1;
defparam \reg_32|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
cycloneive_lcell_comb \reg_32|Mux36~4 (
// Equation(s):
// \reg_32|Mux36~4_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[2][27]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[0][27]~q )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[2][27]~q ),
	.datac(\reg_32|register[0][27]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~4 .lut_mask = 16'hEE50;
defparam \reg_32|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y21_N19
dffeas \reg_32|register[26][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][27] .is_wysiwyg = "true";
defparam \reg_32|register[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y25_N21
dffeas \reg_32|register[22][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[27]~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][27] .is_wysiwyg = "true";
defparam \reg_32|register[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y25_N27
dffeas \reg_32|register[18][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][27] .is_wysiwyg = "true";
defparam \reg_32|register[18][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N26
cycloneive_lcell_comb \reg_32|Mux36~12 (
// Equation(s):
// \reg_32|Mux36~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[22][27]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[18][27]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[22][27]~q ),
	.datac(\reg_32|register[18][27]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y21_N5
dffeas \reg_32|register[30][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][27] .is_wysiwyg = "true";
defparam \reg_32|register[30][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N4
cycloneive_lcell_comb \reg_32|Mux36~13 (
// Equation(s):
// \reg_32|Mux36~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux36~12_combout  & ((\reg_32|register[30][27]~q ))) # (!\reg_32|Mux36~12_combout  & (\reg_32|register[26][27]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux36~12_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[26][27]~q ),
	.datac(\reg_32|register[30][27]~q ),
	.datad(\reg_32|Mux36~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~13 .lut_mask = 16'hF588;
defparam \reg_32|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N19
dffeas \reg_32|register[24][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][27] .is_wysiwyg = "true";
defparam \reg_32|register[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N27
dffeas \reg_32|register[20][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][27] .is_wysiwyg = "true";
defparam \reg_32|register[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N9
dffeas \reg_32|register[16][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][27] .is_wysiwyg = "true";
defparam \reg_32|register[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N8
cycloneive_lcell_comb \reg_32|Mux36~14 (
// Equation(s):
// \reg_32|Mux36~14_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][27]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[16][27]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[20][27]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[16][27]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~14 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N25
dffeas \reg_32|register[28][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][27] .is_wysiwyg = "true";
defparam \reg_32|register[28][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N24
cycloneive_lcell_comb \reg_32|Mux36~15 (
// Equation(s):
// \reg_32|Mux36~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux36~14_combout  & ((\reg_32|register[28][27]~q ))) # (!\reg_32|Mux36~14_combout  & (\reg_32|register[24][27]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux36~14_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[24][27]~q ),
	.datac(\reg_32|register[28][27]~q ),
	.datad(\reg_32|Mux36~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~15 .lut_mask = 16'hF588;
defparam \reg_32|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N30
cycloneive_lcell_comb \reg_32|Mux36~16 (
// Equation(s):
// \reg_32|Mux36~16_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux36~13_combout ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|Mux36~15_combout  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux36~15_combout ),
	.datac(\reg_32|Mux36~13_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~16 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N31
dffeas \reg_32|register[23][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][27] .is_wysiwyg = "true";
defparam \reg_32|register[23][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N4
cycloneive_lcell_comb \reg_32|Mux35~2 (
// Equation(s):
// \reg_32|Mux35~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[6][28]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[4][28]~q ))))

	.dataa(\reg_32|register[4][28]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[6][28]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~2 .lut_mask = 16'hFC22;
defparam \reg_32|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \reg_32|Mux35~3 (
// Equation(s):
// \reg_32|Mux35~3_combout  = (\reg_32|Mux35~2_combout  & ((\reg_32|register[7][28]~q ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux35~2_combout  & (((\reg_32|register[5][28]~q  & \sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux35~2_combout ),
	.datab(\reg_32|register[7][28]~q ),
	.datac(\reg_32|register[5][28]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~3 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
cycloneive_lcell_comb \reg_32|Mux35~4 (
// Equation(s):
// \reg_32|Mux35~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((!\reg_32|register[1][28]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[0][28]~q ))))

	.dataa(\reg_32|register[0][28]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[1][28]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~4 .lut_mask = 16'hC2F2;
defparam \reg_32|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N22
cycloneive_lcell_comb \reg_32|Mux35~7 (
// Equation(s):
// \reg_32|Mux35~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[14][28]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[12][28]~q ))))

	.dataa(\reg_32|register[12][28]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[14][28]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~7 .lut_mask = 16'hFC22;
defparam \reg_32|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneive_lcell_comb \reg_32|Mux35~8 (
// Equation(s):
// \reg_32|Mux35~8_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux35~7_combout  & ((\reg_32|register[15][28]~q ))) # (!\reg_32|Mux35~7_combout  & (\reg_32|register[13][28]~q )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|Mux35~7_combout ))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux35~7_combout ),
	.datac(\reg_32|register[13][28]~q ),
	.datad(\reg_32|register[15][28]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~8 .lut_mask = 16'hEC64;
defparam \reg_32|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N31
dffeas \reg_32|register[22][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][28] .is_wysiwyg = "true";
defparam \reg_32|register[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N31
dffeas \reg_32|register[26][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][28] .is_wysiwyg = "true";
defparam \reg_32|register[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N9
dffeas \reg_32|register[18][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][28] .is_wysiwyg = "true";
defparam \reg_32|register[18][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \reg_32|Mux35~10 (
// Equation(s):
// \reg_32|Mux35~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[26][28]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[18][28]~q )))))

	.dataa(\reg_32|register[26][28]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[18][28]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~10 .lut_mask = 16'hEE30;
defparam \reg_32|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N1
dffeas \reg_32|register[30][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][28] .is_wysiwyg = "true";
defparam \reg_32|register[30][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N30
cycloneive_lcell_comb \reg_32|Mux35~11 (
// Equation(s):
// \reg_32|Mux35~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux35~10_combout  & (\reg_32|register[30][28]~q )) # (!\reg_32|Mux35~10_combout  & ((\reg_32|register[22][28]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux35~10_combout 
// ))))

	.dataa(\reg_32|register[30][28]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[22][28]~q ),
	.datad(\reg_32|Mux35~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~11 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N27
dffeas \reg_32|register[25][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][28] .is_wysiwyg = "true";
defparam \reg_32|register[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N25
dffeas \reg_32|register[21][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][28] .is_wysiwyg = "true";
defparam \reg_32|register[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N3
dffeas \reg_32|register[17][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][28] .is_wysiwyg = "true";
defparam \reg_32|register[17][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \reg_32|Mux35~12 (
// Equation(s):
// \reg_32|Mux35~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[21][28]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[17][28]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][28]~q ),
	.datac(\reg_32|register[17][28]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N13
dffeas \reg_32|register[29][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][28] .is_wysiwyg = "true";
defparam \reg_32|register[29][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneive_lcell_comb \reg_32|Mux35~13 (
// Equation(s):
// \reg_32|Mux35~13_combout  = (\reg_32|Mux35~12_combout  & (((\reg_32|register[29][28]~q ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux35~12_combout  & (\reg_32|register[25][28]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[25][28]~q ),
	.datab(\reg_32|Mux35~12_combout ),
	.datac(\reg_32|register[29][28]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~13 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N29
dffeas \reg_32|register[24][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][28] .is_wysiwyg = "true";
defparam \reg_32|register[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N27
dffeas \reg_32|register[16][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][28] .is_wysiwyg = "true";
defparam \reg_32|register[16][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneive_lcell_comb \reg_32|Mux35~14 (
// Equation(s):
// \reg_32|Mux35~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[24][28]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[16][28]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[24][28]~q ),
	.datac(\reg_32|register[16][28]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~14 .lut_mask = 16'hEE50;
defparam \reg_32|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N13
dffeas \reg_32|register[23][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][28] .is_wysiwyg = "true";
defparam \reg_32|register[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N15
dffeas \reg_32|register[21][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][29] .is_wysiwyg = "true";
defparam \reg_32|register[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N13
dffeas \reg_32|register[20][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][29] .is_wysiwyg = "true";
defparam \reg_32|register[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N19
dffeas \reg_32|register[16][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[29]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][29] .is_wysiwyg = "true";
defparam \reg_32|register[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneive_lcell_comb \reg_32|Mux34~14 (
// Equation(s):
// \reg_32|Mux34~14_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][29]~q ))) # (!\sel_5_2|result[2]~3_combout  & 
// (\reg_32|register[16][29]~q ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[16][29]~q ),
	.datad(\reg_32|register[20][29]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~14 .lut_mask = 16'hDC98;
defparam \reg_32|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y23_N17
dffeas \reg_32|register[27][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][29] .is_wysiwyg = "true";
defparam \reg_32|register[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y23_N19
dffeas \reg_32|register[19][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[29]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][29] .is_wysiwyg = "true";
defparam \reg_32|register[19][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N18
cycloneive_lcell_comb \reg_32|Mux34~17 (
// Equation(s):
// \reg_32|Mux34~17_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|register[27][29]~q ))) # (!\sel_5_2|result[3]~2_combout  & 
// (\reg_32|register[19][29]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[19][29]~q ),
	.datad(\reg_32|register[27][29]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~17 .lut_mask = 16'hDC98;
defparam \reg_32|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneive_lcell_comb \reg_32|Mux33~7 (
// Equation(s):
// \reg_32|Mux33~7_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|register[14][30]~q ) # ((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|register[12][30]~q  & !\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[14][30]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[12][30]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~7 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N11
dffeas \reg_32|register[25][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][30] .is_wysiwyg = "true";
defparam \reg_32|register[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N13
dffeas \reg_32|register[21][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][30] .is_wysiwyg = "true";
defparam \reg_32|register[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N15
dffeas \reg_32|register[20][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][30] .is_wysiwyg = "true";
defparam \reg_32|register[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N21
dffeas \reg_32|register[24][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][30] .is_wysiwyg = "true";
defparam \reg_32|register[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N3
dffeas \reg_32|register[16][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][30] .is_wysiwyg = "true";
defparam \reg_32|register[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneive_lcell_comb \reg_32|Mux33~14 (
// Equation(s):
// \reg_32|Mux33~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[24][30]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[16][30]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[24][30]~q ),
	.datac(\reg_32|register[16][30]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~14 .lut_mask = 16'hEE50;
defparam \reg_32|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N13
dffeas \reg_32|register[28][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][30] .is_wysiwyg = "true";
defparam \reg_32|register[28][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N12
cycloneive_lcell_comb \reg_32|Mux33~15 (
// Equation(s):
// \reg_32|Mux33~15_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux33~14_combout  & ((\reg_32|register[28][30]~q ))) # (!\reg_32|Mux33~14_combout  & (\reg_32|register[20][30]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux33~14_combout 
// ))))

	.dataa(\reg_32|register[20][30]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[28][30]~q ),
	.datad(\reg_32|Mux33~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~15 .lut_mask = 16'hF388;
defparam \reg_32|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N6
cycloneive_lcell_comb \reg_32|Mux32~0 (
// Equation(s):
// \reg_32|Mux32~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[5][31]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[4][31]~q ))))

	.dataa(\reg_32|register[4][31]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[5][31]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~0 .lut_mask = 16'hFC22;
defparam \reg_32|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N13
dffeas \reg_32|register[26][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][31] .is_wysiwyg = "true";
defparam \reg_32|register[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N27
dffeas \reg_32|register[27][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][31] .is_wysiwyg = "true";
defparam \reg_32|register[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N17
dffeas \reg_32|register[19][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][31] .is_wysiwyg = "true";
defparam \reg_32|register[19][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \reg_32|Mux32~17 (
// Equation(s):
// \reg_32|Mux32~17_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[27][31]~q ) # ((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|register[19][31]~q  & !\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[27][31]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[19][31]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~17 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneive_lcell_comb \ALU_1|tempA~0 (
// Equation(s):
// \ALU_1|tempA~0_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux5~9_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_32|Mux5~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempA~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempA~0 .lut_mask = 16'h55AA;
defparam \ALU_1|tempA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
cycloneive_lcell_comb \ALU_1|j~59 (
// Equation(s):
// \ALU_1|j~59_combout  = (\Cpu_1|ALU_op[0]~19_combout  & (\reg_32|Mux2~9_combout  & \reg_32|Mux4~9_combout )) # (!\Cpu_1|ALU_op[0]~19_combout  & (!\reg_32|Mux2~9_combout  & !\reg_32|Mux4~9_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux2~9_combout ),
	.datad(\reg_32|Mux4~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~59 .lut_mask = 16'hC003;
defparam \ALU_1|j~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
cycloneive_lcell_comb \ALU_1|tempB[30]~1 (
// Equation(s):
// \ALU_1|tempB[30]~1_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux1~1_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[30]~1 .lut_mask = 16'h55AA;
defparam \ALU_1|tempB[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneive_lcell_comb \ALU_1|tempB[28]~3 (
// Equation(s):
// \ALU_1|tempB[28]~3_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux3~1_combout )

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[28]~3 .lut_mask = 16'h33CC;
defparam \ALU_1|tempB[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N2
cycloneive_lcell_comb \ALU_1|tempB[25]~6 (
// Equation(s):
// \ALU_1|tempB[25]~6_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux6~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\sel_32_03_1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[25]~6 .lut_mask = 16'h0FF0;
defparam \ALU_1|tempB[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \ALU_1|tempB[24]~7 (
// Equation(s):
// \ALU_1|tempB[24]~7_combout  = \sel_32_03_1|Mux7~1_combout  $ (\Cpu_1|ALU_op[0]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_03_1|Mux7~1_combout ),
	.datad(\Cpu_1|ALU_op[0]~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[24]~7 .lut_mask = 16'h0FF0;
defparam \ALU_1|tempB[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneive_lcell_comb \ALU_1|tempB[23]~8 (
// Equation(s):
// \ALU_1|tempB[23]~8_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux8~1_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[23]~8 .lut_mask = 16'h55AA;
defparam \ALU_1|tempB[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \ALU_1|tempB[22]~9 (
// Equation(s):
// \ALU_1|tempB[22]~9_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux9~1_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[22]~9 .lut_mask = 16'h55AA;
defparam \ALU_1|tempB[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \ALU_1|tempB[21]~10 (
// Equation(s):
// \ALU_1|tempB[21]~10_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux10~1_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[21]~10 .lut_mask = 16'h55AA;
defparam \ALU_1|tempB[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneive_lcell_comb \ALU_1|tempB[20]~11 (
// Equation(s):
// \ALU_1|tempB[20]~11_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux11~1_combout )

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\sel_32_03_1|Mux11~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|tempB[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[20]~11 .lut_mask = 16'h3C3C;
defparam \ALU_1|tempB[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \ALU_1|tempB[18]~13 (
// Equation(s):
// \ALU_1|tempB[18]~13_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux13~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\sel_32_03_1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[18]~13 .lut_mask = 16'h0FF0;
defparam \ALU_1|tempB[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneive_lcell_comb \ALU_1|tempB[14]~17 (
// Equation(s):
// \ALU_1|tempB[14]~17_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux17~0_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[14]~17 .lut_mask = 16'h55AA;
defparam \ALU_1|tempB[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneive_lcell_comb \ALU_1|tempB[11]~20 (
// Equation(s):
// \ALU_1|tempB[11]~20_combout  = \sel_32_03_1|Mux20~0_combout  $ (\Cpu_1|ALU_op[0]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_03_1|Mux20~0_combout ),
	.datad(\Cpu_1|ALU_op[0]~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[11]~20 .lut_mask = 16'h0FF0;
defparam \ALU_1|tempB[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \ALU_1|tempB[7]~24 (
// Equation(s):
// \ALU_1|tempB[7]~24_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux24~0_combout )

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[7]~24 .lut_mask = 16'h33CC;
defparam \ALU_1|tempB[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \ALU_1|tempB[5]~26 (
// Equation(s):
// \ALU_1|tempB[5]~26_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux26~0_combout )

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[5]~26 .lut_mask = 16'h33CC;
defparam \ALU_1|tempB[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneive_lcell_comb \ALU_1|tempB[3]~28 (
// Equation(s):
// \ALU_1|tempB[3]~28_combout  = \sel_32_03_1|Mux28~0_combout  $ (\Cpu_1|ALU_op[0]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_03_1|Mux28~0_combout ),
	.datad(\Cpu_1|ALU_op[0]~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[3]~28 .lut_mask = 16'h0FF0;
defparam \ALU_1|tempB[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \ALU_1|tempB[2]~29 (
// Equation(s):
// \ALU_1|tempB[2]~29_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux29~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\sel_32_03_1|Mux29~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[2]~29 .lut_mask = 16'h0FF0;
defparam \ALU_1|tempB[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneive_lcell_comb \ALU_1|Mux31~5 (
// Equation(s):
// \ALU_1|Mux31~5_combout  = (\ALU_1|ALU_ctr[0]~27_combout  & (\ALU_1|Mux31~2_combout  $ (((\ALU_1|Mux31~3_combout ) # (\sel_32_03_1|Mux31~0_combout ))))) # (!\ALU_1|ALU_ctr[0]~27_combout  & (\ALU_1|Mux31~3_combout  & ((\ALU_1|Mux31~2_combout ) # 
// (\sel_32_03_1|Mux31~0_combout ))))

	.dataa(\ALU_1|ALU_ctr[0]~27_combout ),
	.datab(\ALU_1|Mux31~2_combout ),
	.datac(\ALU_1|Mux31~3_combout ),
	.datad(\sel_32_03_1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux31~5 .lut_mask = 16'h7268;
defparam \ALU_1|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
cycloneive_lcell_comb \ALU_1|j~100 (
// Equation(s):
// \ALU_1|j~100_combout  = (\ALU_1|always0~12_combout  & ((\ALU_1|j~99_combout ))) # (!\ALU_1|always0~12_combout  & (\ALU_1|Add18~2_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|Add18~2_combout ),
	.datad(\ALU_1|j~99_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~100_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~100 .lut_mask = 16'hFC30;
defparam \ALU_1|j~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
cycloneive_lcell_comb \ALU_1|j~118 (
// Equation(s):
// \ALU_1|j~118_combout  = (\ALU_1|always0~3_combout  & (\ALU_1|j~117_combout )) # (!\ALU_1|always0~3_combout  & ((\ALU_1|Add9~4_combout )))

	.dataa(\ALU_1|always0~3_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~117_combout ),
	.datad(\ALU_1|Add9~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~118_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~118 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \ALU_1|Mux29~2 (
// Equation(s):
// \ALU_1|Mux29~2_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux29~9_combout  & ((\ALU_1|Mux16~4_combout ) # (!\sel_32_03_1|Mux29~0_combout ))) # (!\reg_32|Mux29~9_combout  & ((\sel_32_03_1|Mux29~0_combout ))))) # (!\ALU_1|Mux16~3_combout  & 
// (\ALU_1|Mux16~4_combout ))

	.dataa(\ALU_1|Mux16~4_combout ),
	.datab(\reg_32|Mux29~9_combout ),
	.datac(\sel_32_03_1|Mux29~0_combout ),
	.datad(\ALU_1|Mux16~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux29~2 .lut_mask = 16'hBCAA;
defparam \ALU_1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N20
cycloneive_lcell_comb \ALU_1|j~155 (
// Equation(s):
// \ALU_1|j~155_combout  = (\ALU_1|always0~14_combout  & ((\ALU_1|j~154_combout ))) # (!\ALU_1|always0~14_combout  & (\ALU_1|Add20~6_combout ))

	.dataa(\ALU_1|always0~14_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add20~6_combout ),
	.datad(\ALU_1|j~154_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~155_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~155 .lut_mask = 16'hFA50;
defparam \ALU_1|j~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
cycloneive_lcell_comb \ALU_1|j~156 (
// Equation(s):
// \ALU_1|j~156_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~155_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~6_combout )))

	.dataa(\ALU_1|j~155_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~15_combout ),
	.datad(\ALU_1|Add21~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~156_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~156 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \ALU_1|j~157 (
// Equation(s):
// \ALU_1|j~157_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~156_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~6_combout )))

	.dataa(\ALU_1|j~156_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~16_combout ),
	.datad(\ALU_1|Add22~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~157_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~157 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \ALU_1|j~159 (
// Equation(s):
// \ALU_1|j~159_combout  = (\ALU_1|always0~18_combout  & (\ALU_1|j~158_combout )) # (!\ALU_1|always0~18_combout  & ((\ALU_1|Add24~6_combout )))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~158_combout ),
	.datad(\ALU_1|Add24~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~159_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~159 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \ALU_1|Mux28~0 (
// Equation(s):
// \ALU_1|Mux28~0_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux28~9_combout  & ((\ALU_1|Mux16~4_combout ) # (!\sel_32_03_1|Mux28~0_combout ))) # (!\reg_32|Mux28~9_combout  & ((\sel_32_03_1|Mux28~0_combout ))))) # (!\ALU_1|Mux16~3_combout  & 
// (((!\ALU_1|Mux16~4_combout ))))

	.dataa(\reg_32|Mux28~9_combout ),
	.datab(\ALU_1|Mux16~4_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\sel_32_03_1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux28~0 .lut_mask = 16'hD3A3;
defparam \ALU_1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
cycloneive_lcell_comb \ALU_1|j~175 (
// Equation(s):
// \ALU_1|j~175_combout  = (\ALU_1|always0~10_combout  & (\ALU_1|j~174_combout )) # (!\ALU_1|always0~10_combout  & ((\ALU_1|Add16~8_combout )))

	.dataa(\ALU_1|always0~10_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~174_combout ),
	.datad(\ALU_1|Add16~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~175_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~175 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneive_lcell_comb \ALU_1|j~176 (
// Equation(s):
// \ALU_1|j~176_combout  = (\ALU_1|always0~11_combout  & (\ALU_1|j~175_combout )) # (!\ALU_1|always0~11_combout  & ((\ALU_1|Add17~8_combout )))

	.dataa(\ALU_1|always0~11_combout ),
	.datab(\ALU_1|j~175_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add17~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~176_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~176 .lut_mask = 16'hDD88;
defparam \ALU_1|j~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \ALU_1|ALU_out~4 (
// Equation(s):
// \ALU_1|ALU_out~4_combout  = (\reg_32|Mux26~9_combout  & \sel_32_03_1|Mux26~0_combout )

	.dataa(gnd),
	.datab(\reg_32|Mux26~9_combout ),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~4 .lut_mask = 16'hCC00;
defparam \ALU_1|ALU_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N2
cycloneive_lcell_comb \ALU_1|j~214 (
// Equation(s):
// \ALU_1|j~214_combout  = (\ALU_1|always0~4_combout  & (\ALU_1|j~472_combout )) # (!\ALU_1|always0~4_combout  & ((\ALU_1|Add10~12_combout )))

	.dataa(\ALU_1|j~472_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~4_combout ),
	.datad(\ALU_1|Add10~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~214_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~214 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
cycloneive_lcell_comb \ALU_1|j~222 (
// Equation(s):
// \ALU_1|j~222_combout  = (\ALU_1|always0~12_combout  & (\ALU_1|j~221_combout )) # (!\ALU_1|always0~12_combout  & ((\ALU_1|Add18~12_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|j~221_combout ),
	.datad(\ALU_1|Add18~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~222_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~222 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N12
cycloneive_lcell_comb \ALU_1|j~224 (
// Equation(s):
// \ALU_1|j~224_combout  = (\ALU_1|always0~14_combout  & (\ALU_1|j~223_combout )) # (!\ALU_1|always0~14_combout  & ((\ALU_1|Add20~12_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~14_combout ),
	.datac(\ALU_1|j~223_combout ),
	.datad(\ALU_1|Add20~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~224_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~224 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \ALU_1|j~225 (
// Equation(s):
// \ALU_1|j~225_combout  = (\ALU_1|always0~15_combout  & ((\ALU_1|j~224_combout ))) # (!\ALU_1|always0~15_combout  & (\ALU_1|Add21~12_combout ))

	.dataa(\ALU_1|always0~15_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add21~12_combout ),
	.datad(\ALU_1|j~224_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~225_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~225 .lut_mask = 16'hFA50;
defparam \ALU_1|j~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \ALU_1|Mux25~2 (
// Equation(s):
// \ALU_1|Mux25~2_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux25~9_combout  & ((\ALU_1|Mux16~4_combout ) # (!\sel_32_03_1|Mux25~0_combout ))) # (!\reg_32|Mux25~9_combout  & ((\sel_32_03_1|Mux25~0_combout ))))) # (!\ALU_1|Mux16~3_combout  & 
// (\ALU_1|Mux16~4_combout ))

	.dataa(\ALU_1|Mux16~4_combout ),
	.datab(\reg_32|Mux25~9_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\sel_32_03_1|Mux25~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux25~2 .lut_mask = 16'hBACA;
defparam \ALU_1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
cycloneive_lcell_comb \ALU_1|j~244 (
// Equation(s):
// \ALU_1|j~244_combout  = (\ALU_1|always0~13_combout  & (\ALU_1|j~243_combout )) # (!\ALU_1|always0~13_combout  & ((\ALU_1|Add19~14_combout )))

	.dataa(\ALU_1|always0~13_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~243_combout ),
	.datad(\ALU_1|Add19~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~244_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~244 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \ALU_1|j~250 (
// Equation(s):
// \ALU_1|j~250_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~249_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~14_combout )))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~249_combout ),
	.datad(\ALU_1|Add25~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~250_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~250 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
cycloneive_lcell_comb \ALU_1|j~277 (
// Equation(s):
// \ALU_1|j~277_combout  = (!\ALU_1|always0~6_combout  & \ALU_1|Add12~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|always0~6_combout ),
	.datad(\ALU_1|Add12~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~277_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~277 .lut_mask = 16'h0F00;
defparam \ALU_1|j~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \ALU_1|ALU_out~10 (
// Equation(s):
// \ALU_1|ALU_out~10_combout  = (\sel_32_03_1|Mux21~0_combout  & \reg_32|Mux21~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_03_1|Mux21~0_combout ),
	.datad(\reg_32|Mux21~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~10 .lut_mask = 16'hF000;
defparam \ALU_1|ALU_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneive_lcell_comb \ALU_1|Mux21~0 (
// Equation(s):
// \ALU_1|Mux21~0_combout  = (\ALU_1|Mux17~1_combout  & (((\ALU_1|Mux17~2_combout )))) # (!\ALU_1|Mux17~1_combout  & ((\ALU_1|Mux17~2_combout  & (\ALU_1|Add0~22_combout )) # (!\ALU_1|Mux17~2_combout  & ((\ALU_1|ALU_out~10_combout )))))

	.dataa(\ALU_1|Add0~22_combout ),
	.datab(\ALU_1|ALU_out~10_combout ),
	.datac(\ALU_1|Mux17~1_combout ),
	.datad(\ALU_1|Mux17~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux21~0 .lut_mask = 16'hFA0C;
defparam \ALU_1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \ALU_1|Mux21~1 (
// Equation(s):
// \ALU_1|Mux21~1_combout  = (\ALU_1|Mux17~0_combout  & (((\ALU_1|Mux21~0_combout )))) # (!\ALU_1|Mux17~0_combout  & ((\ALU_1|Mux21~0_combout  & (\sel_32_03_1|Mux21~0_combout )) # (!\ALU_1|Mux21~0_combout  & ((\sel_32_03_1|Mux24~0_combout )))))

	.dataa(\ALU_1|Mux17~0_combout ),
	.datab(\sel_32_03_1|Mux21~0_combout ),
	.datac(\sel_32_03_1|Mux24~0_combout ),
	.datad(\ALU_1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux21~1 .lut_mask = 16'hEE50;
defparam \ALU_1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \ALU_1|j~330 (
// Equation(s):
// \ALU_1|j~330_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~329_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~22_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~329_combout ),
	.datac(\ALU_1|Add31~22_combout ),
	.datad(\ALU_1|always0~25_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~330_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~330 .lut_mask = 16'hCCF0;
defparam \ALU_1|j~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \ALU_1|ALU_out~12 (
// Equation(s):
// \ALU_1|ALU_out~12_combout  = (\sel_32_03_1|Mux20~0_combout  & \reg_32|Mux20~9_combout )

	.dataa(\sel_32_03_1|Mux20~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_32|Mux20~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~12 .lut_mask = 16'hAA00;
defparam \ALU_1|ALU_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \ALU_1|Mux20~3 (
// Equation(s):
// \ALU_1|Mux20~3_combout  = (\ALU_1|Mux17~2_combout  & ((\ALU_1|Add0~24_combout ) # ((\ALU_1|Mux17~1_combout )))) # (!\ALU_1|Mux17~2_combout  & (((\ALU_1|ALU_out~12_combout  & !\ALU_1|Mux17~1_combout ))))

	.dataa(\ALU_1|Add0~24_combout ),
	.datab(\ALU_1|ALU_out~12_combout ),
	.datac(\ALU_1|Mux17~2_combout ),
	.datad(\ALU_1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux20~3 .lut_mask = 16'hF0AC;
defparam \ALU_1|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \ALU_1|Mux20~4 (
// Equation(s):
// \ALU_1|Mux20~4_combout  = (\ALU_1|Mux20~3_combout  & ((\sel_32_03_1|Mux20~0_combout ) # ((\ALU_1|Mux17~0_combout )))) # (!\ALU_1|Mux20~3_combout  & (((\sel_32_03_1|Mux24~0_combout  & !\ALU_1|Mux17~0_combout ))))

	.dataa(\sel_32_03_1|Mux20~0_combout ),
	.datab(\ALU_1|Mux20~3_combout ),
	.datac(\sel_32_03_1|Mux24~0_combout ),
	.datad(\ALU_1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux20~4 .lut_mask = 16'hCCB8;
defparam \ALU_1|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \ALU_1|ALU_out~13 (
// Equation(s):
// \ALU_1|ALU_out~13_combout  = (\reg_32|Mux19~9_combout  & \sel_32_03_1|Mux19~0_combout )

	.dataa(\reg_32|Mux19~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~13 .lut_mask = 16'hAA00;
defparam \ALU_1|ALU_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneive_lcell_comb \ALU_1|j~365 (
// Equation(s):
// \ALU_1|j~365_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~364_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~28_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~15_combout ),
	.datac(\ALU_1|j~364_combout ),
	.datad(\ALU_1|Add21~28_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~365_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~365 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N22
cycloneive_lcell_comb \ALU_1|j~376 (
// Equation(s):
// \ALU_1|j~376_combout  = (!\ALU_1|always0~12_combout  & \ALU_1|Add18~30_combout )

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|Add18~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|j~376_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~376 .lut_mask = 16'h3030;
defparam \ALU_1|j~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \ALU_1|j~385 (
// Equation(s):
// \ALU_1|j~385_combout  = (\ALU_1|always0~22_combout  & ((\ALU_1|j~384_combout ))) # (!\ALU_1|always0~22_combout  & (\ALU_1|Add28~30_combout ))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add28~30_combout ),
	.datad(\ALU_1|j~384_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~385_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~385 .lut_mask = 16'hFA50;
defparam \ALU_1|j~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \ALU_1|ALU_out~18 (
// Equation(s):
// \ALU_1|ALU_out~18_combout  = (\reg_32|Mux15~9_combout  & \sel_32_03_1|Mux15~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_32|Mux15~9_combout ),
	.datad(\sel_32_03_1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~18 .lut_mask = 16'hF000;
defparam \ALU_1|ALU_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneive_lcell_comb \ALU_1|j~401 (
// Equation(s):
// \ALU_1|j~401_combout  = (!\ALU_1|always0~14_combout  & \ALU_1|Add20~34_combout )

	.dataa(gnd),
	.datab(\ALU_1|always0~14_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add20~34_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~401_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~401 .lut_mask = 16'h3300;
defparam \ALU_1|j~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \ALU_1|j~407 (
// Equation(s):
// \ALU_1|j~407_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~406_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~34_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|j~406_combout ),
	.datad(\ALU_1|Add27~34_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~407_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~407 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneive_lcell_comb \ALU_1|j~412 (
// Equation(s):
// \ALU_1|j~412_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~484_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~36_combout )))

	.dataa(\ALU_1|always0~16_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~484_combout ),
	.datad(\ALU_1|Add22~36_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~412_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~412 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \ALU_1|j~413 (
// Equation(s):
// \ALU_1|j~413_combout  = (\ALU_1|always0~17_combout  & ((\ALU_1|j~412_combout ))) # (!\ALU_1|always0~17_combout  & (\ALU_1|Add23~36_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|Add23~36_combout ),
	.datad(\ALU_1|j~412_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~413_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~413 .lut_mask = 16'hFC30;
defparam \ALU_1|j~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \ALU_1|j~414 (
// Equation(s):
// \ALU_1|j~414_combout  = (\ALU_1|always0~18_combout  & ((\ALU_1|j~413_combout ))) # (!\ALU_1|always0~18_combout  & (\ALU_1|Add24~36_combout ))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add24~36_combout ),
	.datad(\ALU_1|j~413_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~414_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~414 .lut_mask = 16'hFA50;
defparam \ALU_1|j~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneive_lcell_comb \ALU_1|Mux12~3 (
// Equation(s):
// \ALU_1|Mux12~3_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux12~1_combout  & ((\ALU_1|Mux16~4_combout ) # (!\reg_32|Mux12~9_combout ))) # (!\sel_32_03_1|Mux12~1_combout  & ((\reg_32|Mux12~9_combout ))))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux16~4_combout ))))

	.dataa(\sel_32_03_1|Mux12~1_combout ),
	.datab(\ALU_1|Mux16~4_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\reg_32|Mux12~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux12~3 .lut_mask = 16'hDCAC;
defparam \ALU_1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \ALU_1|j~435 (
// Equation(s):
// \ALU_1|j~435_combout  = (\ALU_1|always0~22_combout  & ((\ALU_1|j~434_combout ))) # (!\ALU_1|always0~22_combout  & (\ALU_1|Add28~40_combout ))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add28~40_combout ),
	.datad(\ALU_1|j~434_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~435_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~435 .lut_mask = 16'hFA50;
defparam \ALU_1|j~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \ALU_1|j~436 (
// Equation(s):
// \ALU_1|j~436_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~435_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~40_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~435_combout ),
	.datad(\ALU_1|Add29~40_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~436_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~436 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \ALU_1|j~437 (
// Equation(s):
// \ALU_1|j~437_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~436_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~40_combout ))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add30~40_combout ),
	.datad(\ALU_1|j~436_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~437_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~437 .lut_mask = 16'hFA50;
defparam \ALU_1|j~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneive_lcell_comb \ALU_1|j~439 (
// Equation(s):
// \ALU_1|j~439_combout  = (!\ALU_1|always0~18_combout  & \ALU_1|Add24~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|always0~18_combout ),
	.datad(\ALU_1|Add24~42_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~439_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~439 .lut_mask = 16'h0F00;
defparam \ALU_1|j~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \ALU_1|j~454 (
// Equation(s):
// \ALU_1|j~454_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~453_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~46_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~453_combout ),
	.datad(\ALU_1|Add29~46_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~454_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~454 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneive_lcell_comb \ALU_1|j~455 (
// Equation(s):
// \ALU_1|j~455_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~454_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~46_combout )))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~454_combout ),
	.datad(\ALU_1|Add30~46_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~455_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~455 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneive_lcell_comb \ALU_1|Mux6~2 (
// Equation(s):
// \ALU_1|Mux6~2_combout  = (\sel_32_03_1|Mux6~1_combout  & ((\ALU_1|Mux16~7_combout ) # (\reg_32|Mux6~9_combout ))) # (!\sel_32_03_1|Mux6~1_combout  & (\ALU_1|Mux16~7_combout  & \reg_32|Mux6~9_combout ))

	.dataa(\sel_32_03_1|Mux6~1_combout ),
	.datab(gnd),
	.datac(\ALU_1|Mux16~7_combout ),
	.datad(\reg_32|Mux6~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux6~2 .lut_mask = 16'hFAA0;
defparam \ALU_1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \ALU_1|j~461 (
// Equation(s):
// \ALU_1|j~461_combout  = (!\ALU_1|always0~22_combout  & \ALU_1|Add28~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|always0~22_combout ),
	.datad(\ALU_1|Add28~50_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~461_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~461 .lut_mask = 16'h0F00;
defparam \ALU_1|j~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
cycloneive_lcell_comb \ALU_1|Mux4~2 (
// Equation(s):
// \ALU_1|Mux4~2_combout  = (\sel_32_03_1|Mux4~1_combout  & (\ALU_1|Mux16~6_combout  $ (!\reg_32|Mux4~9_combout ))) # (!\sel_32_03_1|Mux4~1_combout  & (!\ALU_1|Mux16~6_combout  & \reg_32|Mux4~9_combout ))

	.dataa(\sel_32_03_1|Mux4~1_combout ),
	.datab(gnd),
	.datac(\ALU_1|Mux16~6_combout ),
	.datad(\reg_32|Mux4~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux4~2 .lut_mask = 16'hA50A;
defparam \ALU_1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneive_lcell_comb \ALU_1|Mux0~3 (
// Equation(s):
// \ALU_1|Mux0~3_combout  = (\ALU_1|ALU_ctr[1]~25_combout  & (\ALU_1|ALU_ctr[0]~27_combout  $ (((\reg_32|Mux0~9_combout ) # (\sel_32_03_1|Mux0~1_combout ))))) # (!\ALU_1|ALU_ctr[1]~25_combout  & (\ALU_1|ALU_ctr[0]~27_combout  & (\reg_32|Mux0~9_combout  $ 
// (\sel_32_03_1|Mux0~1_combout ))))

	.dataa(\ALU_1|ALU_ctr[0]~27_combout ),
	.datab(\reg_32|Mux0~9_combout ),
	.datac(\ALU_1|ALU_ctr[1]~25_combout ),
	.datad(\sel_32_03_1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux0~3 .lut_mask = 16'h5268;
defparam \ALU_1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N0
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~35 (
// Equation(s):
// \shift_reg_1|ShiftRight0~35_combout  = (\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux36~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux38~20_combout ))

	.dataa(\reg_32|Mux38~20_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[1]~6_combout ),
	.datad(\reg_32|Mux36~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~35 .lut_mask = 16'hFA0A;
defparam \shift_reg_1|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N26
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~37 (
// Equation(s):
// \shift_reg_1|ShiftRight0~37_combout  = (\sel_5_3|result[0]~7_combout  & (\shift_reg_1|ShiftRight0~35_combout )) # (!\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~36_combout )))

	.dataa(\shift_reg_1|ShiftRight0~35_combout ),
	.datab(\shift_reg_1|ShiftRight0~36_combout ),
	.datac(gnd),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~37 .lut_mask = 16'hAACC;
defparam \shift_reg_1|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~40 (
// Equation(s):
// \shift_reg_1|ShiftRight0~40_combout  = (\sel_5_3|result[1]~6_combout  & (\reg_32|Mux41~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux43~20_combout )))

	.dataa(\reg_32|Mux41~20_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[1]~6_combout ),
	.datad(\reg_32|Mux43~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~40 .lut_mask = 16'hAFA0;
defparam \shift_reg_1|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~41 (
// Equation(s):
// \shift_reg_1|ShiftRight0~41_combout  = (\sel_5_3|result[0]~7_combout  & (\shift_reg_1|ShiftRight0~39_combout )) # (!\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~40_combout )))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\shift_reg_1|ShiftRight0~39_combout ),
	.datac(gnd),
	.datad(\shift_reg_1|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~41 .lut_mask = 16'hDD88;
defparam \shift_reg_1|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N14
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~48 (
// Equation(s):
// \shift_reg_1|ShiftRight0~48_combout  = (\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux49~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux51~20_combout ))

	.dataa(\sel_5_3|result[1]~6_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux51~20_combout ),
	.datad(\reg_32|Mux49~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~48 .lut_mask = 16'hFA50;
defparam \shift_reg_1|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N16
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~49 (
// Equation(s):
// \shift_reg_1|ShiftRight0~49_combout  = (\sel_5_3|result[0]~7_combout  & (\shift_reg_1|ShiftRight0~47_combout )) # (!\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~48_combout )))

	.dataa(\shift_reg_1|ShiftRight0~47_combout ),
	.datab(\sel_5_3|result[0]~7_combout ),
	.datac(gnd),
	.datad(\shift_reg_1|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~49 .lut_mask = 16'hBB88;
defparam \shift_reg_1|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N28
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~53 (
// Equation(s):
// \shift_reg_1|ShiftRight0~53_combout  = (\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~49_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~52_combout )))

	.dataa(\shift_reg_1|ShiftRight0~49_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~53 .lut_mask = 16'hAFA0;
defparam \shift_reg_1|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~56 (
// Equation(s):
// \shift_reg_1|ShiftRight0~56_combout  = (\sel_5_3|result[0]~7_combout  & (\shift_reg_1|ShiftRight0~54_combout )) # (!\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~55_combout )))

	.dataa(\shift_reg_1|ShiftRight0~54_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~56 .lut_mask = 16'hAFA0;
defparam \shift_reg_1|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N14
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~60 (
// Equation(s):
// \shift_reg_1|ShiftRight0~60_combout  = (\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~56_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~59_combout )))

	.dataa(\shift_reg_1|ShiftRight0~56_combout ),
	.datab(\shift_reg_1|ShiftRight0~59_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~60 .lut_mask = 16'hACAC;
defparam \shift_reg_1|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N26
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~61 (
// Equation(s):
// \shift_reg_1|ShiftRight0~61_combout  = (\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~53_combout ))) # (!\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~60_combout ))

	.dataa(\shift_reg_1|ShiftRight0~60_combout ),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(gnd),
	.datad(\shift_reg_1|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~61 .lut_mask = 16'hEE22;
defparam \shift_reg_1|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N24
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~64 (
// Equation(s):
// \shift_reg_1|ShiftRight0~64_combout  = (\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux35~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux37~20_combout ))))

	.dataa(\reg_32|Mux37~20_combout ),
	.datab(\sel_5_3|result[1]~6_combout ),
	.datac(\reg_32|Mux35~20_combout ),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~64 .lut_mask = 16'hE200;
defparam \shift_reg_1|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N6
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~65 (
// Equation(s):
// \shift_reg_1|ShiftRight0~65_combout  = (\shift_reg_1|ShiftRight0~64_combout ) # ((\shift_reg_1|ShiftRight0~35_combout  & !\sel_5_3|result[0]~7_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~35_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~65 .lut_mask = 16'hFF0C;
defparam \shift_reg_1|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~72 (
// Equation(s):
// \shift_reg_1|ShiftRight0~72_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~66_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~71_combout )))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~66_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~72 .lut_mask = 16'hCFC0;
defparam \shift_reg_1|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N6
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~80 (
// Equation(s):
// \shift_reg_1|ShiftRight0~80_combout  = (\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & (\reg_32|Mux59~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux61~20_combout )))))

	.dataa(\reg_32|Mux59~20_combout ),
	.datab(\reg_32|Mux61~20_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~80 .lut_mask = 16'hA0C0;
defparam \shift_reg_1|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~82 (
// Equation(s):
// \shift_reg_1|ShiftRight0~82_combout  = (\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~79_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~81_combout )))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~79_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~82 .lut_mask = 16'hCFC0;
defparam \shift_reg_1|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N12
cycloneive_lcell_comb \sel_32_2|result[1]~37 (
// Equation(s):
// \sel_32_2|result[1]~37_combout  = (\sel_5_3|result[4]~10_combout  & ((\shift_reg_1|ShiftRight0~72_combout ))) # (!\sel_5_3|result[4]~10_combout  & (\shift_reg_1|ShiftRight0~83_combout ))

	.dataa(\shift_reg_1|ShiftRight0~83_combout ),
	.datab(gnd),
	.datac(\shift_reg_1|ShiftRight0~72_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[1]~37 .lut_mask = 16'hF0AA;
defparam \sel_32_2|result[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N30
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~84 (
// Equation(s):
// \shift_reg_1|ShiftRight0~84_combout  = (!\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux39~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux37~20_combout ))))

	.dataa(\reg_32|Mux37~20_combout ),
	.datab(\sel_5_3|result[1]~6_combout ),
	.datac(\reg_32|Mux39~20_combout ),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~84 .lut_mask = 16'h00E2;
defparam \shift_reg_1|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N6
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~85 (
// Equation(s):
// \shift_reg_1|ShiftRight0~85_combout  = (\shift_reg_1|ShiftRight0~84_combout ) # ((\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~135_combout ) # (\shift_reg_1|ShiftRight0~134_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~135_combout ),
	.datab(\sel_5_3|result[0]~7_combout ),
	.datac(\shift_reg_1|ShiftRight0~84_combout ),
	.datad(\shift_reg_1|ShiftRight0~134_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~85 .lut_mask = 16'hFCF8;
defparam \shift_reg_1|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \shift_reg_1|Mux61~0 (
// Equation(s):
// \shift_reg_1|Mux61~0_combout  = (!\Cpu_1|Shift_op [0] & ((\Cpu_1|Shift_amountSrc~combout  & (\reg_32|Mux27~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((\GetIR_1|Mux21~1_combout )))))

	.dataa(\reg_32|Mux27~9_combout ),
	.datab(\Cpu_1|Shift_op [0]),
	.datac(\Cpu_1|Shift_amountSrc~combout ),
	.datad(\GetIR_1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux61~0 .lut_mask = 16'h2320;
defparam \shift_reg_1|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \shift_reg_1|Mux61~1 (
// Equation(s):
// \shift_reg_1|Mux61~1_combout  = (\shift_reg_1|Mux61~0_combout  & (\sel_5_3|result[3]~9_combout  & (\sel_5_3|result[1]~6_combout  & \sel_5_3|result[2]~8_combout )))

	.dataa(\shift_reg_1|Mux61~0_combout ),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\sel_5_3|result[1]~6_combout ),
	.datad(\sel_5_3|result[2]~8_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux61~1 .lut_mask = 16'h8000;
defparam \shift_reg_1|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N12
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~100 (
// Equation(s):
// \shift_reg_1|ShiftRight0~100_combout  = (\sel_5_3|result[0]~7_combout  & (((\shift_reg_1|ShiftRight0~58_combout )))) # (!\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~141_combout ) # ((\shift_reg_1|ShiftRight0~146_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~141_combout ),
	.datab(\shift_reg_1|ShiftRight0~146_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~100 .lut_mask = 16'hFE0E;
defparam \shift_reg_1|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~104 (
// Equation(s):
// \shift_reg_1|ShiftRight0~104_combout  = (\sel_5_3|result[0]~7_combout  & (((\shift_reg_1|ShiftRight0~40_combout )))) # (!\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~139_combout ) # ((\shift_reg_1|ShiftRight0~136_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~139_combout ),
	.datab(\shift_reg_1|ShiftRight0~40_combout ),
	.datac(\shift_reg_1|ShiftRight0~136_combout ),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~104 .lut_mask = 16'hCCFA;
defparam \shift_reg_1|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N14
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~106 (
// Equation(s):
// \shift_reg_1|ShiftRight0~106_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~102_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~105_combout )))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~102_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~105_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~106 .lut_mask = 16'hCFC0;
defparam \shift_reg_1|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~110 (
// Equation(s):
// \shift_reg_1|ShiftRight0~110_combout  = (\sel_5_3|result[0]~7_combout  & (((\shift_reg_1|ShiftRight0~51_combout )))) # (!\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~142_combout ) # ((\shift_reg_1|ShiftRight0~145_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~142_combout ),
	.datab(\shift_reg_1|ShiftRight0~145_combout ),
	.datac(\shift_reg_1|ShiftRight0~51_combout ),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~110_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~110 .lut_mask = 16'hF0EE;
defparam \shift_reg_1|ShiftRight0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N22
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~113 (
// Equation(s):
// \shift_reg_1|ShiftRight0~113_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~109_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~112_combout )))

	.dataa(\shift_reg_1|ShiftRight0~109_combout ),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(gnd),
	.datad(\shift_reg_1|ShiftRight0~112_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~113_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~113 .lut_mask = 16'hBB88;
defparam \shift_reg_1|ShiftRight0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N12
cycloneive_lcell_comb \sel_32_2|result[3]~43 (
// Equation(s):
// \sel_32_2|result[3]~43_combout  = (\sel_5_3|result[4]~10_combout  & ((\shift_reg_1|ShiftRight0~106_combout ))) # (!\sel_5_3|result[4]~10_combout  & (\shift_reg_1|ShiftRight0~113_combout ))

	.dataa(\shift_reg_1|ShiftRight0~113_combout ),
	.datab(\shift_reg_1|ShiftRight0~106_combout ),
	.datac(gnd),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[3]~43 .lut_mask = 16'hCCAA;
defparam \sel_32_2|result[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N22
cycloneive_lcell_comb \shift_reg_1|Mux27~1 (
// Equation(s):
// \shift_reg_1|Mux27~1_combout  = (\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~37_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~34_combout )))

	.dataa(\shift_reg_1|ShiftRight0~37_combout ),
	.datab(\shift_reg_1|ShiftRight0~34_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shift_reg_1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux27~1 .lut_mask = 16'hACAC;
defparam \shift_reg_1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N30
cycloneive_lcell_comb \shift_reg_1|Add27~0 (
// Equation(s):
// \shift_reg_1|Add27~0_combout  = \sel_5_3|result[4]~10_combout  $ (((\sel_5_3|result[2]~8_combout  & \sel_5_3|result[3]~9_combout )))

	.dataa(\sel_5_3|result[2]~8_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Add27~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Add27~0 .lut_mask = 16'h5FA0;
defparam \shift_reg_1|Add27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N26
cycloneive_lcell_comb \shift_reg_1|LessThan27~0 (
// Equation(s):
// \shift_reg_1|LessThan27~0_combout  = (\sel_5_3|result[2]~8_combout  & (\sel_5_3|result[3]~9_combout  & \sel_5_3|result[4]~10_combout ))

	.dataa(\sel_5_3|result[2]~8_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|LessThan27~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|LessThan27~0 .lut_mask = 16'hA000;
defparam \shift_reg_1|LessThan27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~115 (
// Equation(s):
// \shift_reg_1|ShiftRight0~115_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~65_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~68_combout ))

	.dataa(\shift_reg_1|ShiftRight0~68_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~115_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~115 .lut_mask = 16'hFA0A;
defparam \shift_reg_1|ShiftRight0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneive_lcell_comb \sel_32_2|result[5]~49 (
// Equation(s):
// \sel_32_2|result[5]~49_combout  = (\sel_5_3|result[4]~10_combout  & ((\sel_32_2|result[21]~48_combout ) # ((\sel_32_2|result[16]~38_combout  & \shift_reg_1|LessThan26~0_combout ))))

	.dataa(\sel_32_2|result[16]~38_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\shift_reg_1|LessThan26~0_combout ),
	.datad(\sel_32_2|result[21]~48_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[5]~49 .lut_mask = 16'hCC80;
defparam \sel_32_2|result[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \shift_reg_1|Mux25~0 (
// Equation(s):
// \shift_reg_1|Mux25~0_combout  = (\shift_reg_1|Add29~4_combout  & (((\shift_reg_1|ShiftRight0~89_combout ) # (\shift_reg_1|Add25~2_combout )))) # (!\shift_reg_1|Add29~4_combout  & (\shift_reg_1|ShiftRight0~87_combout  & ((!\shift_reg_1|Add25~2_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~87_combout ),
	.datab(\shift_reg_1|ShiftRight0~89_combout ),
	.datac(\shift_reg_1|Add29~4_combout ),
	.datad(\shift_reg_1|Add25~2_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux25~0 .lut_mask = 16'hF0CA;
defparam \shift_reg_1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \shift_reg_1|Mux25~1 (
// Equation(s):
// \shift_reg_1|Mux25~1_combout  = (\shift_reg_1|Add25~2_combout  & ((\shift_reg_1|Mux25~0_combout  & (\shift_reg_1|ShiftRight0~85_combout )) # (!\shift_reg_1|Mux25~0_combout  & ((\shift_reg_1|ShiftRight0~91_combout ))))) # (!\shift_reg_1|Add25~2_combout  & 
// (((\shift_reg_1|Mux25~0_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~85_combout ),
	.datab(\shift_reg_1|Add25~2_combout ),
	.datac(\shift_reg_1|Mux25~0_combout ),
	.datad(\shift_reg_1|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux25~1 .lut_mask = 16'hBCB0;
defparam \shift_reg_1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneive_lcell_comb \shift_reg_1|Mux25~2 (
// Equation(s):
// \shift_reg_1|Mux25~2_combout  = (\shift_reg_1|Add29~4_combout  & ((\shift_reg_1|ShiftRight0~97_combout ) # ((\shift_reg_1|Add25~2_combout )))) # (!\shift_reg_1|Add29~4_combout  & (((!\shift_reg_1|Add25~2_combout  & \shift_reg_1|ShiftRight0~95_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~97_combout ),
	.datab(\shift_reg_1|Add29~4_combout ),
	.datac(\shift_reg_1|Add25~2_combout ),
	.datad(\shift_reg_1|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux25~2 .lut_mask = 16'hCBC8;
defparam \shift_reg_1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N28
cycloneive_lcell_comb \sel_32_2|result[23]~56 (
// Equation(s):
// \sel_32_2|result[23]~56_combout  = (\Cpu_1|Shift_op [0]) # (((\shift_reg_1|Add25~4_combout  & !\sel_5_3|result[0]~7_combout )) # (!\sel_5_3|result[3]~9_combout ))

	.dataa(\shift_reg_1|Add25~4_combout ),
	.datab(\sel_5_3|result[0]~7_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[23]~56 .lut_mask = 16'hF2FF;
defparam \sel_32_2|result[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N30
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~122 (
// Equation(s):
// \shift_reg_1|ShiftRight0~122_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~111_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~100_combout ))

	.dataa(\shift_reg_1|ShiftRight0~100_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~111_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~122_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~122 .lut_mask = 16'hFA0A;
defparam \shift_reg_1|ShiftRight0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N16
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~123 (
// Equation(s):
// \shift_reg_1|ShiftRight0~123_combout  = (\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~101_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~103_combout )))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~101_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~103_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~123_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~123 .lut_mask = 16'hCFC0;
defparam \shift_reg_1|ShiftRight0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N10
cycloneive_lcell_comb \sel_32_2|result[23]~57 (
// Equation(s):
// \sel_32_2|result[23]~57_combout  = (\sel_32_2|result[23]~56_combout  & ((\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~122_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~123_combout )))))

	.dataa(\sel_32_2|result[23]~56_combout ),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\shift_reg_1|ShiftRight0~122_combout ),
	.datad(\shift_reg_1|ShiftRight0~123_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[23]~57_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[23]~57 .lut_mask = 16'hA280;
defparam \sel_32_2|result[23]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N6
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~124 (
// Equation(s):
// \shift_reg_1|ShiftRight0~124_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~60_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~53_combout )))

	.dataa(\sel_5_3|result[3]~9_combout ),
	.datab(gnd),
	.datac(\shift_reg_1|ShiftRight0~60_combout ),
	.datad(\shift_reg_1|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~124_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~124 .lut_mask = 16'hF5A0;
defparam \shift_reg_1|ShiftRight0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N20
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~125 (
// Equation(s):
// \shift_reg_1|ShiftRight0~125_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~45_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~38_combout )))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~45_combout ),
	.datac(\shift_reg_1|ShiftRight0~38_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~125_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~125 .lut_mask = 16'hCCF0;
defparam \shift_reg_1|ShiftRight0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N12
cycloneive_lcell_comb \sel_32_2|result[8]~60 (
// Equation(s):
// \sel_32_2|result[8]~60_combout  = (\shift_reg_1|ShiftRight0~125_combout  & ((\shift_reg_1|ShiftRight0~124_combout ) # (\sel_5_3|result[4]~10_combout  $ (\sel_5_3|result[3]~9_combout )))) # (!\shift_reg_1|ShiftRight0~125_combout  & 
// (\shift_reg_1|ShiftRight0~124_combout  & (\sel_5_3|result[4]~10_combout  $ (!\sel_5_3|result[3]~9_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~125_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~124_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[8]~60 .lut_mask = 16'hEB28;
defparam \sel_32_2|result[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneive_lcell_comb \shift_reg_1|Mux21~0 (
// Equation(s):
// \shift_reg_1|Mux21~0_combout  = (\shift_reg_1|Add29~2_combout  & (\shift_reg_1|Add29~4_combout )) # (!\shift_reg_1|Add29~2_combout  & ((\shift_reg_1|Add29~4_combout  & ((\shift_reg_1|ShiftRight0~99_combout ))) # (!\shift_reg_1|Add29~4_combout  & 
// (\shift_reg_1|ShiftRight0~93_combout ))))

	.dataa(\shift_reg_1|Add29~2_combout ),
	.datab(\shift_reg_1|Add29~4_combout ),
	.datac(\shift_reg_1|ShiftRight0~93_combout ),
	.datad(\shift_reg_1|ShiftRight0~99_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux21~0 .lut_mask = 16'hDC98;
defparam \shift_reg_1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneive_lcell_comb \sel_32_2|result[11]~67 (
// Equation(s):
// \sel_32_2|result[11]~67_combout  = (\sel_5_3|result[4]~10_combout  & (\shift_reg_1|ShiftRight0~128_combout )) # (!\sel_5_3|result[4]~10_combout  & ((\shift_reg_1|ShiftRight0~129_combout )))

	.dataa(\sel_5_3|result[4]~10_combout ),
	.datab(\shift_reg_1|ShiftRight0~128_combout ),
	.datac(gnd),
	.datad(\shift_reg_1|ShiftRight0~129_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[11]~67 .lut_mask = 16'hDD88;
defparam \sel_32_2|result[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N30
cycloneive_lcell_comb \sel_32_2|result[12]~69 (
// Equation(s):
// \sel_32_2|result[12]~69_combout  = (\shift_reg_1|Add19~0_combout  & ((\shift_reg_1|Mux27~6_combout ))) # (!\shift_reg_1|Add19~0_combout  & (\shift_reg_1|Mux27~7_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|Add19~0_combout ),
	.datac(\shift_reg_1|Mux27~7_combout ),
	.datad(\shift_reg_1|Mux27~6_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[12]~69 .lut_mask = 16'hFC30;
defparam \sel_32_2|result[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneive_lcell_comb \sel_32_2|result[13]~71 (
// Equation(s):
// \sel_32_2|result[13]~71_combout  = (\sel_5_3|result[4]~10_combout  & (\sel_32_2|result[13]~141_combout )) # (!\sel_5_3|result[4]~10_combout  & ((\shift_reg_1|ShiftRight0~130_combout )))

	.dataa(\sel_32_2|result[13]~141_combout ),
	.datab(\shift_reg_1|ShiftRight0~130_combout ),
	.datac(gnd),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[13]~71_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[13]~71 .lut_mask = 16'hAACC;
defparam \sel_32_2|result[13]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneive_lcell_comb \shift_reg_1|Mux17~2 (
// Equation(s):
// \shift_reg_1|Mux17~2_combout  = (\shift_reg_1|Add29~4_combout  & ((\shift_reg_1|Add25~2_combout ) # ((\shift_reg_1|ShiftRight0~93_combout )))) # (!\shift_reg_1|Add29~4_combout  & (!\shift_reg_1|Add25~2_combout  & ((\shift_reg_1|ShiftRight0~99_combout ))))

	.dataa(\shift_reg_1|Add29~4_combout ),
	.datab(\shift_reg_1|Add25~2_combout ),
	.datac(\shift_reg_1|ShiftRight0~93_combout ),
	.datad(\shift_reg_1|ShiftRight0~99_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux17~2 .lut_mask = 16'hB9A8;
defparam \shift_reg_1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N0
cycloneive_lcell_comb \sel_32_2|result[17]~80 (
// Equation(s):
// \sel_32_2|result[17]~80_combout  = (\sel_5_3|result[2]~8_combout  & (\sel_5_3|result[0]~7_combout  & (\sel_5_3|result[3]~9_combout  & \sel_5_3|result[1]~6_combout )))

	.dataa(\sel_5_3|result[2]~8_combout ),
	.datab(\sel_5_3|result[0]~7_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[17]~80_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[17]~80 .lut_mask = 16'h8000;
defparam \sel_32_2|result[17]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N22
cycloneive_lcell_comb \sel_32_2|result[17]~81 (
// Equation(s):
// \sel_32_2|result[17]~81_combout  = (!\sel_5_3|result[4]~10_combout  & (\shift_reg_1|ShiftRight0~72_combout  & ((\Cpu_1|Shift_op [0]) # (!\sel_32_2|result[17]~80_combout ))))

	.dataa(\sel_5_3|result[4]~10_combout ),
	.datab(\sel_32_2|result[17]~80_combout ),
	.datac(\shift_reg_1|ShiftRight0~72_combout ),
	.datad(\Cpu_1|Shift_op [0]),
	.cin(gnd),
	.combout(\sel_32_2|result[17]~81_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[17]~81 .lut_mask = 16'h5010;
defparam \sel_32_2|result[17]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N26
cycloneive_lcell_comb \sel_32_2|result[17]~82 (
// Equation(s):
// \sel_32_2|result[17]~82_combout  = (\reg_32|Mux32~20_combout  & (!\Cpu_1|Shift_op [0] & ((\sel_32_2|result[17]~80_combout ) # (\sel_5_3|result[4]~10_combout ))))

	.dataa(\sel_32_2|result[17]~80_combout ),
	.datab(\reg_32|Mux32~20_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[17]~82_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[17]~82 .lut_mask = 16'h0C08;
defparam \sel_32_2|result[17]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N6
cycloneive_lcell_comb \sel_32_2|result[19]~91 (
// Equation(s):
// \sel_32_2|result[19]~91_combout  = (\reg_32|Mux32~20_combout  & (!\Cpu_1|Shift_op [0] & ((\sel_5_3|result[4]~10_combout ) # (\sel_32_2|result[19]~89_combout ))))

	.dataa(\reg_32|Mux32~20_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\sel_32_2|result[19]~89_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[19]~91_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[19]~91 .lut_mask = 16'h0A08;
defparam \sel_32_2|result[19]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N10
cycloneive_lcell_comb \sel_32_2|result[19]~92 (
// Equation(s):
// \sel_32_2|result[19]~92_combout  = (\sel_32_2|result[19]~91_combout ) # ((\sel_32_2|result[21]~83_combout  & \shift_reg_1|ShiftRight0~113_combout ))

	.dataa(\sel_32_2|result[19]~91_combout ),
	.datab(\sel_32_2|result[21]~83_combout ),
	.datac(gnd),
	.datad(\shift_reg_1|ShiftRight0~113_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[19]~92_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[19]~92 .lut_mask = 16'hEEAA;
defparam \sel_32_2|result[19]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N10
cycloneive_lcell_comb \sel_32_2|result[20]~94 (
// Equation(s):
// \sel_32_2|result[20]~94_combout  = (\shift_reg_1|Add27~0_combout  & (\shift_reg_1|Mux27~5_combout )) # (!\shift_reg_1|Add27~0_combout  & ((\shift_reg_1|Mux27~2_combout )))

	.dataa(\shift_reg_1|Add27~0_combout ),
	.datab(gnd),
	.datac(\shift_reg_1|Mux27~5_combout ),
	.datad(\shift_reg_1|Mux27~2_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[20]~94_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[20]~94 .lut_mask = 16'hF5A0;
defparam \sel_32_2|result[20]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneive_lcell_comb \sel_32_2|result[23]~104 (
// Equation(s):
// \sel_32_2|result[23]~104_combout  = (!\sel_5_3|result[4]~10_combout  & \sel_32_2|result[23]~57_combout )

	.dataa(\sel_5_3|result[4]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[23]~57_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[23]~104_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[23]~104 .lut_mask = 16'h5500;
defparam \sel_32_2|result[23]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N30
cycloneive_lcell_comb \sel_32_2|result[23]~105 (
// Equation(s):
// \sel_32_2|result[23]~105_combout  = (\sel_5_3|result[4]~10_combout ) # ((\sel_5_3|result[3]~9_combout  & ((\sel_5_3|result[0]~7_combout ) # (!\shift_reg_1|Add25~4_combout ))))

	.dataa(\shift_reg_1|Add25~4_combout ),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[23]~105_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[23]~105 .lut_mask = 16'hFFC4;
defparam \sel_32_2|result[23]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N18
cycloneive_lcell_comb \sel_32_2|result[24]~108 (
// Equation(s):
// \sel_32_2|result[24]~108_combout  = (\shift_reg_1|ShiftRight0~125_combout  & ((\shift_reg_1|ShiftRight0~124_combout ) # (\sel_5_3|result[4]~10_combout  $ (!\sel_5_3|result[3]~9_combout )))) # (!\shift_reg_1|ShiftRight0~125_combout  & 
// (\shift_reg_1|ShiftRight0~124_combout  & (\sel_5_3|result[4]~10_combout  $ (\sel_5_3|result[3]~9_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~125_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~124_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[24]~108_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[24]~108 .lut_mask = 16'hBE82;
defparam \sel_32_2|result[24]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N2
cycloneive_lcell_comb \sel_32_2|result[25]~111 (
// Equation(s):
// \sel_32_2|result[25]~111_combout  = ((\sel_5_3|result[2]~8_combout  & (\sel_5_3|result[1]~6_combout  & \sel_5_3|result[0]~7_combout ))) # (!\sel_32_2|result[24]~34_combout )

	.dataa(\sel_5_3|result[2]~8_combout ),
	.datab(\sel_5_3|result[1]~6_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\sel_32_2|result[24]~34_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[25]~111_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[25]~111 .lut_mask = 16'h80FF;
defparam \sel_32_2|result[25]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneive_lcell_comb \sel_32_2|result[25]~112 (
// Equation(s):
// \sel_32_2|result[25]~112_combout  = (\shift_reg_1|ShiftRight0~126_combout  & ((\sel_32_2|result[21]~83_combout ) # ((\sel_32_2|result[16]~38_combout  & \sel_32_2|result[25]~111_combout )))) # (!\shift_reg_1|ShiftRight0~126_combout  & 
// (\sel_32_2|result[16]~38_combout  & ((\sel_32_2|result[25]~111_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~126_combout ),
	.datab(\sel_32_2|result[16]~38_combout ),
	.datac(\sel_32_2|result[21]~83_combout ),
	.datad(\sel_32_2|result[25]~111_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[25]~112_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[25]~112 .lut_mask = 16'hECA0;
defparam \sel_32_2|result[25]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \sel_32_2|result[26]~114 (
// Equation(s):
// \sel_32_2|result[26]~114_combout  = (\sel_5_3|result[4]~10_combout  & ((\shift_reg_1|Add21~0_combout  & ((\shift_reg_1|Mux21~3_combout ))) # (!\shift_reg_1|Add21~0_combout  & (\shift_reg_1|Mux21~1_combout )))) # (!\sel_5_3|result[4]~10_combout  & 
// ((\shift_reg_1|Add21~0_combout  & (\shift_reg_1|Mux21~1_combout )) # (!\shift_reg_1|Add21~0_combout  & ((\shift_reg_1|Mux21~3_combout )))))

	.dataa(\sel_5_3|result[4]~10_combout ),
	.datab(\shift_reg_1|Mux21~1_combout ),
	.datac(\shift_reg_1|Mux21~3_combout ),
	.datad(\shift_reg_1|Add21~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[26]~114 .lut_mask = 16'hE4D8;
defparam \sel_32_2|result[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N30
cycloneive_lcell_comb \sel_32_2|result[27]~118 (
// Equation(s):
// \sel_32_2|result[27]~118_combout  = (\shift_reg_1|LessThan28~4_combout  & (((\sel_32_2|result[16]~38_combout )))) # (!\shift_reg_1|LessThan28~4_combout  & ((\sel_32_2|result[27]~117_combout ) # ((!\sel_32_2|result[24]~34_combout  & 
// \sel_32_2|result[16]~38_combout ))))

	.dataa(\sel_32_2|result[24]~34_combout ),
	.datab(\shift_reg_1|LessThan28~4_combout ),
	.datac(\sel_32_2|result[16]~38_combout ),
	.datad(\sel_32_2|result[27]~117_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[27]~118_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[27]~118 .lut_mask = 16'hF3D0;
defparam \sel_32_2|result[27]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N26
cycloneive_lcell_comb \sel_32_2|result[28]~123 (
// Equation(s):
// \sel_32_2|result[28]~123_combout  = (!\sel_5_3|result[2]~8_combout  & (!\sel_5_3|result[3]~9_combout  & !\sel_5_3|result[4]~10_combout ))

	.dataa(gnd),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[28]~123_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[28]~123 .lut_mask = 16'h0003;
defparam \sel_32_2|result[28]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \ALU_1|Equal0~2 (
// Equation(s):
// \ALU_1|Equal0~2_combout  = (!\ALU_1|Add0~18_combout  & (!\ALU_1|Add0~22_combout  & (!\ALU_1|Add0~16_combout  & !\ALU_1|Add0~20_combout )))

	.dataa(\ALU_1|Add0~18_combout ),
	.datab(\ALU_1|Add0~22_combout ),
	.datac(\ALU_1|Add0~16_combout ),
	.datad(\ALU_1|Add0~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Equal0~2 .lut_mask = 16'h0001;
defparam \ALU_1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneive_lcell_comb \ALU_1|Equal0~8 (
// Equation(s):
// \ALU_1|Equal0~8_combout  = (!\ALU_1|Add0~58_combout  & !\ALU_1|Add0~56_combout )

	.dataa(\ALU_1|Add0~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALU_1|Add0~56_combout ),
	.cin(gnd),
	.combout(\ALU_1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Equal0~8 .lut_mask = 16'h0055;
defparam \ALU_1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N10
cycloneive_lcell_comb \reg_32|Decoder0~2 (
// Equation(s):
// \reg_32|Decoder0~2_combout  = (!\sel_5_1|result[1]~3_combout  & (!\sel_5_1|result[0]~2_combout  & (!\sel_5_1|result[2]~4_combout  & \sel_5_1|result[3]~6_combout )))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[0]~2_combout ),
	.datac(\sel_5_1|result[2]~4_combout ),
	.datad(\sel_5_1|result[3]~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~2 .lut_mask = 16'h0100;
defparam \reg_32|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N30
cycloneive_lcell_comb \reg_32|Decoder0~5 (
// Equation(s):
// \reg_32|Decoder0~5_combout  = (!\sel_5_1|result[3]~6_combout  & (\sel_5_1|result[2]~4_combout  & (\sel_5_1|result[1]~3_combout  & !\sel_5_1|result[0]~2_combout )))

	.dataa(\sel_5_1|result[3]~6_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[1]~3_combout ),
	.datad(\sel_5_1|result[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~5 .lut_mask = 16'h0040;
defparam \reg_32|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \reg_32|register~35 (
// Equation(s):
// \reg_32|register~35_combout  = (\reg_32|register[0][31]~28_combout  & ((\sel_32_2|result[2]~41_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux29~6_combout ))))

	.dataa(\reg_32|register[0][31]~28_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\ALU_1|Mux29~6_combout ),
	.datad(\sel_32_2|result[2]~41_combout ),
	.cin(gnd),
	.combout(\reg_32|register~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~35 .lut_mask = 16'hAA20;
defparam \reg_32|register~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \reg_32|register~36 (
// Equation(s):
// \reg_32|register~36_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[3]~135_combout ))) # (!\Cpu_1|Shift_op[1]~0_combout  & (\ALU_1|Mux28~4_combout ))))

	.dataa(\reg_32|register[0][31]~28_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\ALU_1|Mux28~4_combout ),
	.datad(\sel_32_2|result[3]~135_combout ),
	.cin(gnd),
	.combout(\reg_32|register~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~36 .lut_mask = 16'hA820;
defparam \reg_32|register~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneive_lcell_comb \reg_32|register~37 (
// Equation(s):
// \reg_32|register~37_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[4]~136_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux27~7_combout )))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\reg_32|register[0][31]~28_combout ),
	.datac(\sel_32_2|result[4]~136_combout ),
	.datad(\ALU_1|Mux27~7_combout ),
	.cin(gnd),
	.combout(\reg_32|register~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~37 .lut_mask = 16'hC480;
defparam \reg_32|register~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \reg_32|register~40 (
// Equation(s):
// \reg_32|register~40_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[7]~58_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux24~4_combout )))))

	.dataa(\sel_32_2|result[7]~58_combout ),
	.datab(\reg_32|register[0][31]~28_combout ),
	.datac(\ALU_1|Mux24~4_combout ),
	.datad(\Cpu_1|Shift_op[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|register~40_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~40 .lut_mask = 16'h88C0;
defparam \reg_32|register~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \reg_32|register~45 (
// Equation(s):
// \reg_32|register~45_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[12]~140_combout ))) # (!\Cpu_1|Shift_op[1]~0_combout  & (\ALU_1|Mux19~5_combout ))))

	.dataa(\reg_32|register[0][31]~28_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\ALU_1|Mux19~5_combout ),
	.datad(\sel_32_2|result[12]~140_combout ),
	.cin(gnd),
	.combout(\reg_32|register~45_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~45 .lut_mask = 16'hA820;
defparam \reg_32|register~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \reg_32|register~46 (
// Equation(s):
// \reg_32|register~46_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[13]~71_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux18~5_combout )))))

	.dataa(\sel_32_2|result[13]~71_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\reg_32|register[0][31]~28_combout ),
	.datad(\ALU_1|Mux18~5_combout ),
	.cin(gnd),
	.combout(\reg_32|register~46_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~46 .lut_mask = 16'hB080;
defparam \reg_32|register~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \reg_32|register~48 (
// Equation(s):
// \reg_32|register~48_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[15]~142_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux16~14_combout )))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\sel_32_2|result[15]~142_combout ),
	.datac(\reg_32|register[0][31]~28_combout ),
	.datad(\ALU_1|Mux16~14_combout ),
	.cin(gnd),
	.combout(\reg_32|register~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~48 .lut_mask = 16'hD080;
defparam \reg_32|register~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \reg_32|register~50 (
// Equation(s):
// \reg_32|register~50_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[20]~144_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux11~4_combout )))))

	.dataa(\sel_32_2|result[20]~144_combout ),
	.datab(\reg_32|register[0][31]~28_combout ),
	.datac(\Cpu_1|Shift_op[1]~0_combout ),
	.datad(\ALU_1|Mux11~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register~50_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~50 .lut_mask = 16'h8C80;
defparam \reg_32|register~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \reg_32|register~52 (
// Equation(s):
// \reg_32|register~52_combout  = (\reg_32|register[0][31]~28_combout  & ((\sel_32_2|result[22]~102_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux9~4_combout ))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\reg_32|register[0][31]~28_combout ),
	.datac(\sel_32_2|result[22]~102_combout ),
	.datad(\ALU_1|Mux9~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register~52_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~52 .lut_mask = 16'hC4C0;
defparam \reg_32|register~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \reg_32|register~54 (
// Equation(s):
// \reg_32|register~54_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[26]~115_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux5~4_combout )))))

	.dataa(\reg_32|register[0][31]~28_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[26]~115_combout ),
	.datad(\ALU_1|Mux5~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register~54_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~54 .lut_mask = 16'hA280;
defparam \reg_32|register~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \reg_32|register~55 (
// Equation(s):
// \reg_32|register~55_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[28]~147_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux3~4_combout )))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\sel_32_2|result[28]~147_combout ),
	.datac(\reg_32|register[0][31]~28_combout ),
	.datad(\ALU_1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register~55_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~55 .lut_mask = 16'hD080;
defparam \reg_32|register~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
cycloneive_lcell_comb \ALU_1|j~472 (
// Equation(s):
// \ALU_1|j~472_combout  = (\ALU_1|Add9~12_combout  & (!\ALU_1|always0~2_combout  & (\reg_32|Mux8~9_combout  $ (!\Cpu_1|ALU_op[0]~19_combout ))))

	.dataa(\reg_32|Mux8~9_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\ALU_1|Add9~12_combout ),
	.datad(\ALU_1|always0~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~472_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~472 .lut_mask = 16'h0090;
defparam \ALU_1|j~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
cycloneive_lcell_comb \ALU_1|j~473 (
// Equation(s):
// \ALU_1|j~473_combout  = (\ALU_1|always0~5_combout  & (((\ALU_1|Add10~14_combout  & !\ALU_1|always0~4_combout )))) # (!\ALU_1|always0~5_combout  & (\ALU_1|Add11~14_combout ))

	.dataa(\ALU_1|always0~5_combout ),
	.datab(\ALU_1|Add11~14_combout ),
	.datac(\ALU_1|Add10~14_combout ),
	.datad(\ALU_1|always0~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~473_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~473 .lut_mask = 16'h44E4;
defparam \ALU_1|j~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
cycloneive_lcell_comb \ALU_1|j~484 (
// Equation(s):
// \ALU_1|j~484_combout  = (!\ALU_1|always0~14_combout  & (\ALU_1|Add21~36_combout  & (\Cpu_1|ALU_op[0]~19_combout  $ (!\reg_32|Mux20~9_combout ))))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\ALU_1|always0~14_combout ),
	.datac(\reg_32|Mux20~9_combout ),
	.datad(\ALU_1|Add21~36_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~484_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~484 .lut_mask = 16'h2100;
defparam \ALU_1|j~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \ALU_1|j~489 (
// Equation(s):
// \ALU_1|j~489_combout  = (\ALU_1|always0~21_combout  & (!\ALU_1|always0~20_combout  & (\ALU_1|Add26~46_combout ))) # (!\ALU_1|always0~21_combout  & (((\ALU_1|Add27~46_combout ))))

	.dataa(\ALU_1|always0~20_combout ),
	.datab(\ALU_1|Add26~46_combout ),
	.datac(\ALU_1|always0~21_combout ),
	.datad(\ALU_1|Add27~46_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~489_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~489 .lut_mask = 16'h4F40;
defparam \ALU_1|j~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~134 (
// Equation(s):
// \shift_reg_1|ShiftRight0~134_combout  = (\reg_32|Mux38~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & (\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((\GetIR_1|Mux24~0_combout )))))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\Cpu_1|Shift_amountSrc~combout ),
	.datac(\GetIR_1|Mux24~0_combout ),
	.datad(\reg_32|Mux38~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~134_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~134 .lut_mask = 16'hB800;
defparam \shift_reg_1|ShiftRight0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~136 (
// Equation(s):
// \shift_reg_1|ShiftRight0~136_combout  = (\reg_32|Mux42~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & ((\reg_32|Mux30~9_combout ))) # (!\Cpu_1|Shift_amountSrc~combout  & (\GetIR_1|Mux24~0_combout ))))

	.dataa(\Cpu_1|Shift_amountSrc~combout ),
	.datab(\reg_32|Mux42~20_combout ),
	.datac(\GetIR_1|Mux24~0_combout ),
	.datad(\reg_32|Mux30~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~136_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~136 .lut_mask = 16'hC840;
defparam \shift_reg_1|ShiftRight0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N6
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~141 (
// Equation(s):
// \shift_reg_1|ShiftRight0~141_combout  = (\reg_32|Mux32~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & (!\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((!\GetIR_1|Mux24~0_combout )))))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\reg_32|Mux32~20_combout ),
	.datac(\Cpu_1|Shift_amountSrc~combout ),
	.datad(\GetIR_1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~141_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~141 .lut_mask = 16'h404C;
defparam \shift_reg_1|ShiftRight0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N8
cycloneive_lcell_comb \sel_32_2|result[8]~137 (
// Equation(s):
// \sel_32_2|result[8]~137_combout  = (\Cpu_1|Shift_op [0] & (\sel_32_2|result[8]~60_combout )) # (!\Cpu_1|Shift_op [0] & ((\shift_reg_1|LessThan23~0_combout  & ((\reg_32|Mux32~20_combout ))) # (!\shift_reg_1|LessThan23~0_combout  & 
// (\sel_32_2|result[8]~60_combout ))))

	.dataa(\sel_32_2|result[8]~60_combout ),
	.datab(\Cpu_1|Shift_op [0]),
	.datac(\shift_reg_1|LessThan23~0_combout ),
	.datad(\reg_32|Mux32~20_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[8]~137_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[8]~137 .lut_mask = 16'hBA8A;
defparam \sel_32_2|result[8]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneive_lcell_comb \sel_32_2|result[9]~138 (
// Equation(s):
// \sel_32_2|result[9]~138_combout  = (\shift_reg_1|LessThan22~0_combout  & ((\Cpu_1|Shift_op [0] & ((\shift_reg_1|ShiftRight0~127_combout ))) # (!\Cpu_1|Shift_op [0] & (\reg_32|Mux32~20_combout )))) # (!\shift_reg_1|LessThan22~0_combout  & 
// (((\shift_reg_1|ShiftRight0~127_combout ))))

	.dataa(\reg_32|Mux32~20_combout ),
	.datab(\shift_reg_1|LessThan22~0_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\shift_reg_1|ShiftRight0~127_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[9]~138_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[9]~138 .lut_mask = 16'hFB08;
defparam \sel_32_2|result[9]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneive_lcell_comb \sel_32_2|result[13]~141 (
// Equation(s):
// \sel_32_2|result[13]~141_combout  = (\Cpu_1|Shift_op [0] & (((\shift_reg_1|ShiftRight0~131_combout )))) # (!\Cpu_1|Shift_op [0] & ((\shift_reg_1|LessThan18~0_combout  & ((\shift_reg_1|ShiftRight0~131_combout ))) # (!\shift_reg_1|LessThan18~0_combout  & 
// (\reg_32|Mux32~20_combout ))))

	.dataa(\Cpu_1|Shift_op [0]),
	.datab(\shift_reg_1|LessThan18~0_combout ),
	.datac(\reg_32|Mux32~20_combout ),
	.datad(\shift_reg_1|ShiftRight0~131_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[13]~141_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[13]~141 .lut_mask = 16'hFE10;
defparam \sel_32_2|result[13]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \sel_32_2|result[24]~145 (
// Equation(s):
// \sel_32_2|result[24]~145_combout  = (\sel_32_2|result[24]~34_combout  & (\sel_32_2|result[24]~108_combout )) # (!\sel_32_2|result[24]~34_combout  & ((\Cpu_1|Shift_op [0] & (\sel_32_2|result[24]~108_combout )) # (!\Cpu_1|Shift_op [0] & 
// ((\reg_32|Mux32~20_combout )))))

	.dataa(\sel_32_2|result[24]~34_combout ),
	.datab(\sel_32_2|result[24]~108_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\reg_32|Mux32~20_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[24]~145_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[24]~145 .lut_mask = 16'hCDC8;
defparam \sel_32_2|result[24]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneive_lcell_comb \reg_32|register~79 (
// Equation(s):
// \reg_32|register~79_combout  = (\reg_32|register[0][31]~17_combout  & (\reg_32|Decoder0~10_combout  & (!\sel_5_1|result[4]~5_combout  & \sel_32_2|result[19]~93_combout )))

	.dataa(\reg_32|register[0][31]~17_combout ),
	.datab(\reg_32|Decoder0~10_combout ),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\sel_32_2|result[19]~93_combout ),
	.cin(gnd),
	.combout(\reg_32|register~79_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~79 .lut_mask = 16'h0800;
defparam \reg_32|register~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneive_lcell_comb \reg_32|register~80 (
// Equation(s):
// \reg_32|register~80_combout  = (\reg_32|register[0][31]~17_combout  & (\reg_32|Decoder0~10_combout  & (\sel_32_2|result[23]~107_combout  & !\sel_5_1|result[4]~5_combout )))

	.dataa(\reg_32|register[0][31]~17_combout ),
	.datab(\reg_32|Decoder0~10_combout ),
	.datac(\sel_32_2|result[23]~107_combout ),
	.datad(\sel_5_1|result[4]~5_combout ),
	.cin(gnd),
	.combout(\reg_32|register~80_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~80 .lut_mask = 16'h0080;
defparam \reg_32|register~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneive_lcell_comb \reg_32|register~82 (
// Equation(s):
// \reg_32|register~82_combout  = (\reg_32|register[0][31]~17_combout  & (\reg_32|Decoder0~10_combout  & (\sel_32_2|result[27]~121_combout  & !\sel_5_1|result[4]~5_combout )))

	.dataa(\reg_32|register[0][31]~17_combout ),
	.datab(\reg_32|Decoder0~10_combout ),
	.datac(\sel_32_2|result[27]~121_combout ),
	.datad(\sel_5_1|result[4]~5_combout ),
	.cin(gnd),
	.combout(\reg_32|register~82_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~82 .lut_mask = 16'h0080;
defparam \reg_32|register~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N12
cycloneive_lcell_comb \Cpu_1|Equal5~0 (
// Equation(s):
// \Cpu_1|Equal5~0_combout  = (\GetIR_1|Mux2~1_combout  & (\Cpu_1|Equal18~0_combout  & (!\GetIR_1|Mux5~1_combout  & !\GetIR_1|Mux4~1_combout )))

	.dataa(\GetIR_1|Mux2~1_combout ),
	.datab(\Cpu_1|Equal18~0_combout ),
	.datac(\GetIR_1|Mux5~1_combout ),
	.datad(\GetIR_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal5~0 .lut_mask = 16'h0008;
defparam \Cpu_1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N16
cycloneive_lcell_comb \ALU_1|Less~5 (
// Equation(s):
// \ALU_1|Less~5_combout  = (!\PC_counter_1|PC_out [6] & \PC_counter_1|PC_out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\ALU_1|Less~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Less~5 .lut_mask = 16'h0F00;
defparam \ALU_1|Less~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N10
cycloneive_lcell_comb \ALU_1|Less~12 (
// Equation(s):
// \ALU_1|Less~12_combout  = (\PC_counter_1|PC_out [3] & (\PC_counter_1|PC_out [4] & (!\PC_counter_1|PC_out [2] & \ALU_1|Less~5_combout )))

	.dataa(\PC_counter_1|PC_out [3]),
	.datab(\PC_counter_1|PC_out [4]),
	.datac(\PC_counter_1|PC_out [2]),
	.datad(\ALU_1|Less~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Less~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Less~12 .lut_mask = 16'h0800;
defparam \ALU_1|Less~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N16
cycloneive_lcell_comb \reg_32|register[9][0]~83 (
// Equation(s):
// \reg_32|register[9][0]~83_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][0]~83_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][0]~83 .lut_mask = 16'h00FF;
defparam \reg_32|register[9][0]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneive_lcell_comb \reg_32|register[5][0]~85 (
// Equation(s):
// \reg_32|register[5][0]~85_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[5][0]~85_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][0]~85 .lut_mask = 16'h0F0F;
defparam \reg_32|register[5][0]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \reg_32|register[3][0]~90 (
// Equation(s):
// \reg_32|register[3][0]~90_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][0]~90 .lut_mask = 16'h00FF;
defparam \reg_32|register[3][0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N30
cycloneive_lcell_comb \reg_32|register[14][1]~96 (
// Equation(s):
// \reg_32|register[14][1]~96_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[14][1]~96_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][1]~96 .lut_mask = 16'h00FF;
defparam \reg_32|register[14][1]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneive_lcell_comb \reg_32|register[7][1]~99 (
// Equation(s):
// \reg_32|register[7][1]~99_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[7][1]~99_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][1]~99 .lut_mask = 16'h00FF;
defparam \reg_32|register[7][1]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N16
cycloneive_lcell_comb \reg_32|register[5][2]~102 (
// Equation(s):
// \reg_32|register[5][2]~102_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[5][2]~102_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][2]~102 .lut_mask = 16'h00FF;
defparam \reg_32|register[5][2]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneive_lcell_comb \reg_32|register[1][2]~105 (
// Equation(s):
// \reg_32|register[1][2]~105_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[2]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[1][2]~105_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][2]~105 .lut_mask = 16'h0F0F;
defparam \reg_32|register[1][2]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N26
cycloneive_lcell_comb \reg_32|register[14][3]~115 (
// Equation(s):
// \reg_32|register[14][3]~115_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[14][3]~115_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][3]~115 .lut_mask = 16'h00FF;
defparam \reg_32|register[14][3]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneive_lcell_comb \reg_32|register[11][3]~118 (
// Equation(s):
// \reg_32|register[11][3]~118_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[3]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[11][3]~118_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][3]~118 .lut_mask = 16'h0F0F;
defparam \reg_32|register[11][3]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N14
cycloneive_lcell_comb \reg_32|register[15][3]~119 (
// Equation(s):
// \reg_32|register[15][3]~119_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][3]~119_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][3]~119 .lut_mask = 16'h00FF;
defparam \reg_32|register[15][3]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \reg_32|register[4][6]~125 (
// Equation(s):
// \reg_32|register[4][6]~125_combout  = !\sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[6]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[4][6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][6]~125 .lut_mask = 16'h0F0F;
defparam \reg_32|register[4][6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \reg_32|register[2][6]~126 (
// Equation(s):
// \reg_32|register[2][6]~126_combout  = !\sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[6]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[2][6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][6]~126 .lut_mask = 16'h0F0F;
defparam \reg_32|register[2][6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \reg_32|register[4][8]~128 (
// Equation(s):
// \reg_32|register[4][8]~128_combout  = !\sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[8]~61_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][8]~128_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][8]~128 .lut_mask = 16'h00FF;
defparam \reg_32|register[4][8]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N28
cycloneive_lcell_comb \reg_32|register[1][9]~133 (
// Equation(s):
// \reg_32|register[1][9]~133_combout  = !\sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[9]~63_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][9]~133_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][9]~133 .lut_mask = 16'h00FF;
defparam \reg_32|register[1][9]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneive_lcell_comb \reg_32|register[3][11]~137 (
// Equation(s):
// \reg_32|register[3][11]~137_combout  = !\sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[11]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[3][11]~137_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][11]~137 .lut_mask = 16'h0F0F;
defparam \reg_32|register[3][11]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \reg_32|register[4][16]~141 (
// Equation(s):
// \reg_32|register[4][16]~141_combout  = !\sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[16]~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[4][16]~141_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][16]~141 .lut_mask = 16'h0F0F;
defparam \reg_32|register[4][16]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \reg_32|register[2][16]~142 (
// Equation(s):
// \reg_32|register[2][16]~142_combout  = !\sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[16]~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[2][16]~142_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][16]~142 .lut_mask = 16'h0F0F;
defparam \reg_32|register[2][16]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \reg_32|register[4][20]~147 (
// Equation(s):
// \reg_32|register[4][20]~147_combout  = !\sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[20]~96_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][20]~147_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][20]~147 .lut_mask = 16'h00FF;
defparam \reg_32|register[4][20]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \reg_32|register[2][20]~148 (
// Equation(s):
// \reg_32|register[2][20]~148_combout  = !\sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[20]~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[2][20]~148_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][20]~148 .lut_mask = 16'h0F0F;
defparam \reg_32|register[2][20]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N14
cycloneive_lcell_comb \reg_32|register[1][21]~149 (
// Equation(s):
// \reg_32|register[1][21]~149_combout  = !\sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][21]~149_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][21]~149 .lut_mask = 16'h00FF;
defparam \reg_32|register[1][21]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N30
cycloneive_lcell_comb \reg_32|register[1][23]~153 (
// Equation(s):
// \reg_32|register[1][23]~153_combout  = !\sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[23]~107_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][23]~153_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][23]~153 .lut_mask = 16'h00FF;
defparam \reg_32|register[1][23]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \reg_32|register[3][23]~154 (
// Equation(s):
// \reg_32|register[3][23]~154_combout  = !\sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[23]~107_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][23]~154_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][23]~154 .lut_mask = 16'h00FF;
defparam \reg_32|register[3][23]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N24
cycloneive_lcell_comb \reg_32|register[4][27]~160 (
// Equation(s):
// \reg_32|register[4][27]~160_combout  = !\sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[27]~121_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][27]~160_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][27]~160 .lut_mask = 16'h00FF;
defparam \reg_32|register[4][27]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneive_lcell_comb \reg_32|register[1][28]~161 (
// Equation(s):
// \reg_32|register[1][28]~161_combout  = !\sel_32_2|result[28]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[28]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[1][28]~161_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][28]~161 .lut_mask = 16'h0F0F;
defparam \reg_32|register[1][28]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N26
cycloneive_lcell_comb \reg_32|register[3][29]~164 (
// Equation(s):
// \reg_32|register[3][29]~164_combout  = !\sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[29]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[3][29]~164_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][29]~164 .lut_mask = 16'h0F0F;
defparam \reg_32|register[3][29]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \reg_32|register[25][0]~169 (
// Equation(s):
// \reg_32|register[25][0]~169_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][0]~169_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][0]~169 .lut_mask = 16'h00FF;
defparam \reg_32|register[25][0]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \reg_32|register[27][0]~173 (
// Equation(s):
// \reg_32|register[27][0]~173_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][0]~173_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][0]~173 .lut_mask = 16'h00FF;
defparam \reg_32|register[27][0]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \reg_32|register[23][0]~174 (
// Equation(s):
// \reg_32|register[23][0]~174_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][0]~174_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][0]~174 .lut_mask = 16'h0F0F;
defparam \reg_32|register[23][0]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \reg_32|register[19][0]~175 (
// Equation(s):
// \reg_32|register[19][0]~175_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[19][0]~175_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[19][0]~175 .lut_mask = 16'h0F0F;
defparam \reg_32|register[19][0]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \reg_32|register[31][0]~176 (
// Equation(s):
// \reg_32|register[31][0]~176_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[31][0]~176_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[31][0]~176 .lut_mask = 16'h00FF;
defparam \reg_32|register[31][0]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \reg_32|register[22][1]~178 (
// Equation(s):
// \reg_32|register[22][1]~178_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[22][1]~178_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][1]~178 .lut_mask = 16'h00FF;
defparam \reg_32|register[22][1]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \reg_32|register[23][1]~181 (
// Equation(s):
// \reg_32|register[23][1]~181_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[23][1]~181_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][1]~181 .lut_mask = 16'h00FF;
defparam \reg_32|register[23][1]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneive_lcell_comb \reg_32|register[19][1]~183 (
// Equation(s):
// \reg_32|register[19][1]~183_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[19][1]~183_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[19][1]~183 .lut_mask = 16'h00FF;
defparam \reg_32|register[19][1]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \reg_32|register[22][2]~185 (
// Equation(s):
// \reg_32|register[22][2]~185_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[22][2]~185_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][2]~185 .lut_mask = 16'h00FF;
defparam \reg_32|register[22][2]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \reg_32|register[29][2]~188 (
// Equation(s):
// \reg_32|register[29][2]~188_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[2]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[29][2]~188_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[29][2]~188 .lut_mask = 16'h0F0F;
defparam \reg_32|register[29][2]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \reg_32|register[25][3]~193 (
// Equation(s):
// \reg_32|register[25][3]~193_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[3]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][3]~193_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][3]~193 .lut_mask = 16'h0F0F;
defparam \reg_32|register[25][3]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N18
cycloneive_lcell_comb \reg_32|register[29][3]~194 (
// Equation(s):
// \reg_32|register[29][3]~194_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[29][3]~194_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[29][3]~194 .lut_mask = 16'h00FF;
defparam \reg_32|register[29][3]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N26
cycloneive_lcell_comb \reg_32|register[24][3]~197 (
// Equation(s):
// \reg_32|register[24][3]~197_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][3]~197_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][3]~197 .lut_mask = 16'h00FF;
defparam \reg_32|register[24][3]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
cycloneive_lcell_comb \reg_32|register[28][3]~198 (
// Equation(s):
// \reg_32|register[28][3]~198_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[28][3]~198_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[28][3]~198 .lut_mask = 16'h00FF;
defparam \reg_32|register[28][3]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N12
cycloneive_lcell_comb \reg_32|register[27][3]~199 (
// Equation(s):
// \reg_32|register[27][3]~199_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[3]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][3]~199_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][3]~199 .lut_mask = 16'h0F0F;
defparam \reg_32|register[27][3]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \reg_32|register[31][3]~200 (
// Equation(s):
// \reg_32|register[31][3]~200_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[31][3]~200_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[31][3]~200 .lut_mask = 16'h00FF;
defparam \reg_32|register[31][3]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N26
cycloneive_lcell_comb \reg_32|register[30][4]~204 (
// Equation(s):
// \reg_32|register[30][4]~204_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[4]~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[30][4]~204_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][4]~204 .lut_mask = 16'h0F0F;
defparam \reg_32|register[30][4]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \reg_32|register[25][4]~205 (
// Equation(s):
// \reg_32|register[25][4]~205_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][4]~205_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][4]~205 .lut_mask = 16'h00FF;
defparam \reg_32|register[25][4]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \reg_32|register[17][4]~207 (
// Equation(s):
// \reg_32|register[17][4]~207_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[17][4]~207_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[17][4]~207 .lut_mask = 16'h00FF;
defparam \reg_32|register[17][4]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \reg_32|register[28][4]~212 (
// Equation(s):
// \reg_32|register[28][4]~212_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[28][4]~212_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[28][4]~212 .lut_mask = 16'h00FF;
defparam \reg_32|register[28][4]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \reg_32|register[14][0]~feeder (
// Equation(s):
// \reg_32|register[14][0]~feeder_combout  = \sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \reg_32|register[30][0]~feeder (
// Equation(s):
// \reg_32|register[30][0]~feeder_combout  = \sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[30][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][0]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[30][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
cycloneive_lcell_comb \reg_32|register[24][0]~feeder (
// Equation(s):
// \reg_32|register[24][0]~feeder_combout  = \sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \reg_32|register[26][0]~feeder (
// Equation(s):
// \reg_32|register[26][0]~feeder_combout  = \sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \reg_32|register[20][0]~feeder (
// Equation(s):
// \reg_32|register[20][0]~feeder_combout  = \sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \reg_32|register[25][1]~feeder (
// Equation(s):
// \reg_32|register[25][1]~feeder_combout  = \sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][1]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \reg_32|register[21][1]~feeder (
// Equation(s):
// \reg_32|register[21][1]~feeder_combout  = \sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[1]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \reg_32|register[24][1]~feeder (
// Equation(s):
// \reg_32|register[24][1]~feeder_combout  = \sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][1]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneive_lcell_comb \reg_32|register[24][2]~feeder (
// Equation(s):
// \reg_32|register[24][2]~feeder_combout  = \sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][2]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneive_lcell_comb \reg_32|register[20][3]~feeder (
// Equation(s):
// \reg_32|register[20][3]~feeder_combout  = \sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[3]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][3]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneive_lcell_comb \reg_32|register[4][3]~feeder (
// Equation(s):
// \reg_32|register[4][3]~feeder_combout  = \sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[3]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][3]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \reg_32|register[3][4]~feeder (
// Equation(s):
// \reg_32|register[3][4]~feeder_combout  = \sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[4]~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
cycloneive_lcell_comb \reg_32|register[24][5]~feeder (
// Equation(s):
// \reg_32|register[24][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[5]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneive_lcell_comb \reg_32|register[27][5]~feeder (
// Equation(s):
// \reg_32|register[27][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[5]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \reg_32|register[21][5]~feeder (
// Equation(s):
// \reg_32|register[21][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[5]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \reg_32|register[25][5]~feeder (
// Equation(s):
// \reg_32|register[25][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[5]~51_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[25][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneive_lcell_comb \reg_32|register[26][5]~feeder (
// Equation(s):
// \reg_32|register[26][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[5]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \reg_32|register[26][6]~feeder (
// Equation(s):
// \reg_32|register[26][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[6]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \reg_32|register[20][6]~feeder (
// Equation(s):
// \reg_32|register[20][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[6]~54_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][6]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[20][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneive_lcell_comb \reg_32|register[7][6]~feeder (
// Equation(s):
// \reg_32|register[7][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[6]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \reg_32|register[10][6]~feeder (
// Equation(s):
// \reg_32|register[10][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[6]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \reg_32|register[6][6]~feeder (
// Equation(s):
// \reg_32|register[6][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[6]~54_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][6]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \reg_32|register[21][6]~feeder (
// Equation(s):
// \reg_32|register[21][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[6]~54_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][6]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[21][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \reg_32|register[22][7]~feeder (
// Equation(s):
// \reg_32|register[22][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[7]~59_combout ),
	.cin(gnd),
	.combout(\reg_32|register[22][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[22][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \reg_32|register[23][7]~feeder (
// Equation(s):
// \reg_32|register[23][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N18
cycloneive_lcell_comb \reg_32|register[13][7]~feeder (
// Equation(s):
// \reg_32|register[13][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[7]~59_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N24
cycloneive_lcell_comb \reg_32|register[14][7]~feeder (
// Equation(s):
// \reg_32|register[14][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[7]~59_combout ),
	.cin(gnd),
	.combout(\reg_32|register[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneive_lcell_comb \reg_32|register[27][7]~feeder (
// Equation(s):
// \reg_32|register[27][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N24
cycloneive_lcell_comb \reg_32|register[1][7]~feeder (
// Equation(s):
// \reg_32|register[1][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[7]~59_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
cycloneive_lcell_comb \reg_32|register[23][8]~feeder (
// Equation(s):
// \reg_32|register[23][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[8]~61_combout ),
	.cin(gnd),
	.combout(\reg_32|register[23][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][8]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[23][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N2
cycloneive_lcell_comb \reg_32|register[30][8]~feeder (
// Equation(s):
// \reg_32|register[30][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[8]~61_combout ),
	.cin(gnd),
	.combout(\reg_32|register[30][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][8]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[30][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N22
cycloneive_lcell_comb \reg_32|register[6][8]~feeder (
// Equation(s):
// \reg_32|register[6][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[8]~61_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][8]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneive_lcell_comb \reg_32|register[20][8]~feeder (
// Equation(s):
// \reg_32|register[20][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[8]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneive_lcell_comb \reg_32|register[24][8]~feeder (
// Equation(s):
// \reg_32|register[24][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[8]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \reg_32|register[21][8]~feeder (
// Equation(s):
// \reg_32|register[21][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[8]~61_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][8]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[21][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \reg_32|register[11][8]~feeder (
// Equation(s):
// \reg_32|register[11][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[8]~61_combout ),
	.cin(gnd),
	.combout(\reg_32|register[11][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][8]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[11][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneive_lcell_comb \reg_32|register[12][8]~feeder (
// Equation(s):
// \reg_32|register[12][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[8]~61_combout ),
	.cin(gnd),
	.combout(\reg_32|register[12][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][8]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[12][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \reg_32|register[10][8]~feeder (
// Equation(s):
// \reg_32|register[10][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[8]~61_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][8]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \reg_32|register[8][8]~feeder (
// Equation(s):
// \reg_32|register[8][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[8]~61_combout ),
	.cin(gnd),
	.combout(\reg_32|register[8][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][8]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[8][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \reg_32|register[21][9]~feeder (
// Equation(s):
// \reg_32|register[21][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[9]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
cycloneive_lcell_comb \reg_32|register[23][9]~feeder (
// Equation(s):
// \reg_32|register[23][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[9]~63_combout ),
	.cin(gnd),
	.combout(\reg_32|register[23][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][9]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[23][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneive_lcell_comb \reg_32|register[5][9]~feeder (
// Equation(s):
// \reg_32|register[5][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[9]~63_combout ),
	.cin(gnd),
	.combout(\reg_32|register[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][9]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N10
cycloneive_lcell_comb \reg_32|register[26][9]~feeder (
// Equation(s):
// \reg_32|register[26][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[9]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \reg_32|register[25][9]~feeder (
// Equation(s):
// \reg_32|register[25][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[9]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneive_lcell_comb \reg_32|register[10][10]~feeder (
// Equation(s):
// \reg_32|register[10][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[10]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N14
cycloneive_lcell_comb \reg_32|register[2][10]~feeder (
// Equation(s):
// \reg_32|register[2][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[10]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N0
cycloneive_lcell_comb \reg_32|register[23][10]~feeder (
// Equation(s):
// \reg_32|register[23][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[10]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N12
cycloneive_lcell_comb \reg_32|register[20][10]~feeder (
// Equation(s):
// \reg_32|register[20][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[10]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneive_lcell_comb \reg_32|register[27][10]~feeder (
// Equation(s):
// \reg_32|register[27][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[10]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \reg_32|register[26][10]~feeder (
// Equation(s):
// \reg_32|register[26][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[10]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N30
cycloneive_lcell_comb \reg_32|register[26][11]~feeder (
// Equation(s):
// \reg_32|register[26][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[26][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N28
cycloneive_lcell_comb \reg_32|register[10][11]~feeder (
// Equation(s):
// \reg_32|register[10][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[10][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N14
cycloneive_lcell_comb \reg_32|register[2][11]~feeder (
// Equation(s):
// \reg_32|register[2][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N28
cycloneive_lcell_comb \reg_32|register[6][11]~feeder (
// Equation(s):
// \reg_32|register[6][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N26
cycloneive_lcell_comb \reg_32|register[8][11]~feeder (
// Equation(s):
// \reg_32|register[8][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[8][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[8][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneive_lcell_comb \reg_32|register[27][11]~feeder (
// Equation(s):
// \reg_32|register[27][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N26
cycloneive_lcell_comb \reg_32|register[6][12]~feeder (
// Equation(s):
// \reg_32|register[6][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[12]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \reg_32|register[26][12]~feeder (
// Equation(s):
// \reg_32|register[26][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[12]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneive_lcell_comb \reg_32|register[23][12]~feeder (
// Equation(s):
// \reg_32|register[23][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[12]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \reg_32|register[30][12]~feeder (
// Equation(s):
// \reg_32|register[30][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[12]~70_combout ),
	.cin(gnd),
	.combout(\reg_32|register[30][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][12]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[30][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \reg_32|register[7][12]~feeder (
// Equation(s):
// \reg_32|register[7][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[12]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \reg_32|register[21][12]~feeder (
// Equation(s):
// \reg_32|register[21][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[12]~70_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][12]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[21][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \reg_32|register[27][12]~feeder (
// Equation(s):
// \reg_32|register[27][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[12]~70_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][12]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \reg_32|register[2][12]~feeder (
// Equation(s):
// \reg_32|register[2][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[12]~70_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][12]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N8
cycloneive_lcell_comb \reg_32|register[24][13]~feeder (
// Equation(s):
// \reg_32|register[24][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[13]~72_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][13]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N22
cycloneive_lcell_comb \reg_32|register[28][13]~feeder (
// Equation(s):
// \reg_32|register[28][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[13]~72_combout ),
	.cin(gnd),
	.combout(\reg_32|register[28][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[28][13]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[28][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N22
cycloneive_lcell_comb \reg_32|register[26][13]~feeder (
// Equation(s):
// \reg_32|register[26][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[13]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneive_lcell_comb \reg_32|register[27][13]~feeder (
// Equation(s):
// \reg_32|register[27][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[13]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \reg_32|register[6][13]~feeder (
// Equation(s):
// \reg_32|register[6][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[13]~72_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][13]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
cycloneive_lcell_comb \reg_32|register[23][13]~feeder (
// Equation(s):
// \reg_32|register[23][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[13]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
cycloneive_lcell_comb \reg_32|register[23][14]~feeder (
// Equation(s):
// \reg_32|register[23][14]~feeder_combout  = \sel_32_2|result[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \reg_32|register[26][14]~feeder (
// Equation(s):
// \reg_32|register[26][14]~feeder_combout  = \sel_32_2|result[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N4
cycloneive_lcell_comb \reg_32|register[2][15]~feeder (
// Equation(s):
// \reg_32|register[2][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[15]~77_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][15]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N8
cycloneive_lcell_comb \reg_32|register[14][15]~feeder (
// Equation(s):
// \reg_32|register[14][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[15]~77_combout ),
	.cin(gnd),
	.combout(\reg_32|register[14][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][15]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[14][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N26
cycloneive_lcell_comb \reg_32|register[20][15]~feeder (
// Equation(s):
// \reg_32|register[20][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[15]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N6
cycloneive_lcell_comb \reg_32|register[5][15]~feeder (
// Equation(s):
// \reg_32|register[5][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[15]~77_combout ),
	.cin(gnd),
	.combout(\reg_32|register[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][15]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneive_lcell_comb \reg_32|register[22][15]~feeder (
// Equation(s):
// \reg_32|register[22][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[15]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[22][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[22][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \reg_32|register[25][15]~feeder (
// Equation(s):
// \reg_32|register[25][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[15]~77_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][15]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[25][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \reg_32|register[24][15]~feeder (
// Equation(s):
// \reg_32|register[24][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[15]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \reg_32|register[26][15]~feeder (
// Equation(s):
// \reg_32|register[26][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[15]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \reg_32|register[21][15]~feeder (
// Equation(s):
// \reg_32|register[21][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[15]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \reg_32|register[27][15]~feeder (
// Equation(s):
// \reg_32|register[27][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[15]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneive_lcell_comb \reg_32|register[27][16]~feeder (
// Equation(s):
// \reg_32|register[27][16]~feeder_combout  = \sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[16]~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][16]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneive_lcell_comb \reg_32|register[1][16]~feeder (
// Equation(s):
// \reg_32|register[1][16]~feeder_combout  = \sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[16]~79_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][16]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \reg_32|register[26][16]~feeder (
// Equation(s):
// \reg_32|register[26][16]~feeder_combout  = \sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[16]~79_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][16]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[26][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N10
cycloneive_lcell_comb \reg_32|register[15][17]~feeder (
// Equation(s):
// \reg_32|register[15][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[17]~85_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][17]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N12
cycloneive_lcell_comb \reg_32|register[14][17]~feeder (
// Equation(s):
// \reg_32|register[14][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[17]~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[14][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[14][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
cycloneive_lcell_comb \reg_32|register[21][17]~feeder (
// Equation(s):
// \reg_32|register[21][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[17]~85_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][17]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[21][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N8
cycloneive_lcell_comb \reg_32|register[9][17]~feeder (
// Equation(s):
// \reg_32|register[9][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[17]~85_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][17]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[9][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \reg_32|register[25][17]~feeder (
// Equation(s):
// \reg_32|register[25][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[17]~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
cycloneive_lcell_comb \reg_32|register[27][17]~feeder (
// Equation(s):
// \reg_32|register[27][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[17]~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N26
cycloneive_lcell_comb \reg_32|register[26][17]~feeder (
// Equation(s):
// \reg_32|register[26][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[17]~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneive_lcell_comb \reg_32|register[21][18]~feeder (
// Equation(s):
// \reg_32|register[21][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][18]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[21][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneive_lcell_comb \reg_32|register[11][18]~feeder (
// Equation(s):
// \reg_32|register[11][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[11][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][18]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[11][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \reg_32|register[10][18]~feeder (
// Equation(s):
// \reg_32|register[10][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][18]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[10][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneive_lcell_comb \reg_32|register[24][18]~feeder (
// Equation(s):
// \reg_32|register[24][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[18]~88_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][18]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \reg_32|register[12][18]~feeder (
// Equation(s):
// \reg_32|register[12][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[12][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][18]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[12][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneive_lcell_comb \reg_32|register[15][18]~feeder (
// Equation(s):
// \reg_32|register[15][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][18]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N26
cycloneive_lcell_comb \reg_32|register[13][19]~feeder (
// Equation(s):
// \reg_32|register[13][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[19]~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[13][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][19]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[13][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N2
cycloneive_lcell_comb \reg_32|register[15][19]~feeder (
// Equation(s):
// \reg_32|register[15][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[19]~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[15][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][19]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[15][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneive_lcell_comb \reg_32|register[23][19]~feeder (
// Equation(s):
// \reg_32|register[23][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[19]~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][19]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N2
cycloneive_lcell_comb \reg_32|register[27][19]~feeder (
// Equation(s):
// \reg_32|register[27][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[19]~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][19]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N2
cycloneive_lcell_comb \reg_32|register[26][19]~feeder (
// Equation(s):
// \reg_32|register[26][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[19]~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][19]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N30
cycloneive_lcell_comb \reg_32|register[2][19]~feeder (
// Equation(s):
// \reg_32|register[2][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[19]~93_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][19]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N20
cycloneive_lcell_comb \reg_32|register[20][19]~feeder (
// Equation(s):
// \reg_32|register[20][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[19]~93_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][19]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[20][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneive_lcell_comb \reg_32|register[24][19]~feeder (
// Equation(s):
// \reg_32|register[24][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[19]~93_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][19]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
cycloneive_lcell_comb \reg_32|register[10][19]~feeder (
// Equation(s):
// \reg_32|register[10][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[19]~93_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][19]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[10][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneive_lcell_comb \reg_32|register[22][19]~feeder (
// Equation(s):
// \reg_32|register[22][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[19]~93_combout ),
	.cin(gnd),
	.combout(\reg_32|register[22][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][19]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[22][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \reg_32|register[25][20]~feeder (
// Equation(s):
// \reg_32|register[25][20]~feeder_combout  = \sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[20]~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][20]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \reg_32|register[21][20]~feeder (
// Equation(s):
// \reg_32|register[21][20]~feeder_combout  = \sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[20]~96_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][20]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[21][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N30
cycloneive_lcell_comb \reg_32|register[11][20]~feeder (
// Equation(s):
// \reg_32|register[11][20]~feeder_combout  = \sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[20]~96_combout ),
	.cin(gnd),
	.combout(\reg_32|register[11][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][20]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[11][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \reg_32|register[24][20]~feeder (
// Equation(s):
// \reg_32|register[24][20]~feeder_combout  = \sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[20]~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][20]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \reg_32|register[20][20]~feeder (
// Equation(s):
// \reg_32|register[20][20]~feeder_combout  = \sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[20]~96_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][20]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[20][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \reg_32|register[26][20]~feeder (
// Equation(s):
// \reg_32|register[26][20]~feeder_combout  = \sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[20]~96_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][20]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[26][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \reg_32|register[25][21]~feeder (
// Equation(s):
// \reg_32|register[25][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[21]~100_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][21]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \reg_32|register[27][21]~feeder (
// Equation(s):
// \reg_32|register[27][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][21]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneive_lcell_comb \reg_32|register[22][21]~feeder (
// Equation(s):
// \reg_32|register[22][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[22][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][21]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[22][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \reg_32|register[11][21]~feeder (
// Equation(s):
// \reg_32|register[11][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[11][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][21]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[11][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \reg_32|register[10][21]~feeder (
// Equation(s):
// \reg_32|register[10][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][21]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[10][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneive_lcell_comb \reg_32|register[21][21]~feeder (
// Equation(s):
// \reg_32|register[21][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[21]~100_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][21]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N6
cycloneive_lcell_comb \reg_32|register[20][21]~feeder (
// Equation(s):
// \reg_32|register[20][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[21]~100_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][21]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N2
cycloneive_lcell_comb \reg_32|register[26][21]~feeder (
// Equation(s):
// \reg_32|register[26][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[21]~100_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][21]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_lcell_comb \reg_32|register[26][22]~feeder (
// Equation(s):
// \reg_32|register[26][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[22]~103_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][22]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[26][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \reg_32|register[25][22]~feeder (
// Equation(s):
// \reg_32|register[25][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[22]~103_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][22]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[25][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \reg_32|register[5][22]~feeder (
// Equation(s):
// \reg_32|register[5][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[22]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[5][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][22]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[5][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneive_lcell_comb \reg_32|register[24][22]~feeder (
// Equation(s):
// \reg_32|register[24][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[22]~103_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][22]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \reg_32|register[23][22]~feeder (
// Equation(s):
// \reg_32|register[23][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[22]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][22]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneive_lcell_comb \reg_32|register[22][23]~feeder (
// Equation(s):
// \reg_32|register[22][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[23]~107_combout ),
	.cin(gnd),
	.combout(\reg_32|register[22][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][23]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[22][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N6
cycloneive_lcell_comb \reg_32|register[26][23]~feeder (
// Equation(s):
// \reg_32|register[26][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[23]~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][23]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N2
cycloneive_lcell_comb \reg_32|register[20][23]~feeder (
// Equation(s):
// \reg_32|register[20][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[23]~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][23]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \reg_32|register[15][23]~feeder (
// Equation(s):
// \reg_32|register[15][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[23]~107_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][23]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneive_lcell_comb \reg_32|register[21][23]~feeder (
// Equation(s):
// \reg_32|register[21][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[23]~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][23]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \reg_32|register[5][23]~feeder (
// Equation(s):
// \reg_32|register[5][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[23]~107_combout ),
	.cin(gnd),
	.combout(\reg_32|register[5][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][23]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[5][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \reg_32|register[27][23]~feeder (
// Equation(s):
// \reg_32|register[27][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[23]~107_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][23]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \reg_32|register[25][23]~feeder (
// Equation(s):
// \reg_32|register[25][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[23]~107_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][23]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[25][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \reg_32|register[7][23]~feeder (
// Equation(s):
// \reg_32|register[7][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[23]~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[7][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][23]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[7][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N2
cycloneive_lcell_comb \reg_32|register[24][23]~feeder (
// Equation(s):
// \reg_32|register[24][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[23]~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][23]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N24
cycloneive_lcell_comb \reg_32|register[6][23]~feeder (
// Equation(s):
// \reg_32|register[6][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[23]~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[6][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][23]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[6][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \reg_32|register[30][24]~feeder (
// Equation(s):
// \reg_32|register[30][24]~feeder_combout  = \sel_32_2|result[24]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[24]~109_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[30][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][24]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[30][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \reg_32|register[25][24]~feeder (
// Equation(s):
// \reg_32|register[25][24]~feeder_combout  = \sel_32_2|result[24]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[24]~109_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][24]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[25][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneive_lcell_comb \reg_32|register[21][24]~feeder (
// Equation(s):
// \reg_32|register[21][24]~feeder_combout  = \sel_32_2|result[24]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[24]~109_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][24]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[21][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \reg_32|register[24][24]~feeder (
// Equation(s):
// \reg_32|register[24][24]~feeder_combout  = \sel_32_2|result[24]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[24]~109_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][24]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneive_lcell_comb \reg_32|register[26][24]~feeder (
// Equation(s):
// \reg_32|register[26][24]~feeder_combout  = \sel_32_2|result[24]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[24]~109_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][24]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[26][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \reg_32|register[20][24]~feeder (
// Equation(s):
// \reg_32|register[20][24]~feeder_combout  = \sel_32_2|result[24]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[24]~109_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][24]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \reg_32|register[23][24]~feeder (
// Equation(s):
// \reg_32|register[23][24]~feeder_combout  = \sel_32_2|result[24]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[24]~109_combout ),
	.cin(gnd),
	.combout(\reg_32|register[23][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][24]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[23][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \reg_32|register[26][25]~feeder (
// Equation(s):
// \reg_32|register[26][25]~feeder_combout  = \sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[25]~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][25]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N20
cycloneive_lcell_comb \reg_32|register[15][25]~feeder (
// Equation(s):
// \reg_32|register[15][25]~feeder_combout  = \sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[25]~113_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][25]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
cycloneive_lcell_comb \reg_32|register[20][25]~feeder (
// Equation(s):
// \reg_32|register[20][25]~feeder_combout  = \sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[25]~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][25]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N12
cycloneive_lcell_comb \reg_32|register[22][25]~feeder (
// Equation(s):
// \reg_32|register[22][25]~feeder_combout  = \sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[25]~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[22][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][25]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[22][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \reg_32|register[27][25]~feeder (
// Equation(s):
// \reg_32|register[27][25]~feeder_combout  = \sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[25]~113_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][25]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
cycloneive_lcell_comb \reg_32|register[13][25]~feeder (
// Equation(s):
// \reg_32|register[13][25]~feeder_combout  = \sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[25]~113_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][25]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[13][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \reg_32|register[23][26]~feeder (
// Equation(s):
// \reg_32|register[23][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[26]~116_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][26]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \reg_32|register[30][26]~feeder (
// Equation(s):
// \reg_32|register[30][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[26]~116_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[30][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][26]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[30][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \reg_32|register[20][26]~feeder (
// Equation(s):
// \reg_32|register[20][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[26]~116_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][26]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \reg_32|register[26][26]~feeder (
// Equation(s):
// \reg_32|register[26][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[26]~116_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][26]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[26][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N18
cycloneive_lcell_comb \reg_32|register[24][27]~feeder (
// Equation(s):
// \reg_32|register[24][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[27]~121_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \reg_32|register[11][27]~feeder (
// Equation(s):
// \reg_32|register[11][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[27]~121_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[11][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[11][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N22
cycloneive_lcell_comb \reg_32|register[8][27]~feeder (
// Equation(s):
// \reg_32|register[8][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[27]~121_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[8][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[8][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N26
cycloneive_lcell_comb \reg_32|register[20][27]~feeder (
// Equation(s):
// \reg_32|register[20][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[27]~121_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
cycloneive_lcell_comb \reg_32|register[23][27]~feeder (
// Equation(s):
// \reg_32|register[23][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[27]~121_combout ),
	.cin(gnd),
	.combout(\reg_32|register[23][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][27]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[23][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N18
cycloneive_lcell_comb \reg_32|register[26][27]~feeder (
// Equation(s):
// \reg_32|register[26][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[27]~121_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N12
cycloneive_lcell_comb \reg_32|register[2][27]~feeder (
// Equation(s):
// \reg_32|register[2][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[27]~121_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \reg_32|register[26][28]~feeder (
// Equation(s):
// \reg_32|register[26][28]~feeder_combout  = \sel_32_2|result[28]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[28]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \reg_32|register[21][28]~feeder (
// Equation(s):
// \reg_32|register[21][28]~feeder_combout  = \sel_32_2|result[28]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[28]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneive_lcell_comb \reg_32|register[24][28]~feeder (
// Equation(s):
// \reg_32|register[24][28]~feeder_combout  = \sel_32_2|result[28]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[28]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneive_lcell_comb \reg_32|register[25][28]~feeder (
// Equation(s):
// \reg_32|register[25][28]~feeder_combout  = \sel_32_2|result[28]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[28]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N0
cycloneive_lcell_comb \reg_32|register[30][28]~feeder (
// Equation(s):
// \reg_32|register[30][28]~feeder_combout  = \sel_32_2|result[28]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[28]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[30][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[30][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
cycloneive_lcell_comb \reg_32|register[23][28]~feeder (
// Equation(s):
// \reg_32|register[23][28]~feeder_combout  = \sel_32_2|result[28]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[28]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N16
cycloneive_lcell_comb \reg_32|register[27][29]~feeder (
// Equation(s):
// \reg_32|register[27][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[29]~128_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][29]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneive_lcell_comb \reg_32|register[5][29]~feeder (
// Equation(s):
// \reg_32|register[5][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[29]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[5][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[5][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N20
cycloneive_lcell_comb \reg_32|register[15][29]~feeder (
// Equation(s):
// \reg_32|register[15][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[29]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[15][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[15][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N26
cycloneive_lcell_comb \reg_32|register[2][29]~feeder (
// Equation(s):
// \reg_32|register[2][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[29]~128_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][29]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneive_lcell_comb \reg_32|register[20][29]~feeder (
// Equation(s):
// \reg_32|register[20][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[29]~128_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][29]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[20][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \reg_32|register[21][29]~feeder (
// Equation(s):
// \reg_32|register[21][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[29]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
cycloneive_lcell_comb \reg_32|register[2][30]~feeder (
// Equation(s):
// \reg_32|register[2][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[30]~131_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][30]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[2][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneive_lcell_comb \reg_32|register[24][30]~feeder (
// Equation(s):
// \reg_32|register[24][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[30]~131_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N14
cycloneive_lcell_comb \reg_32|register[20][30]~feeder (
// Equation(s):
// \reg_32|register[20][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[30]~131_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][30]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[20][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \reg_32|register[21][30]~feeder (
// Equation(s):
// \reg_32|register[21][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[30]~131_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \reg_32|register[25][30]~feeder (
// Equation(s):
// \reg_32|register[25][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[30]~131_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneive_lcell_comb \reg_32|register[7][30]~feeder (
// Equation(s):
// \reg_32|register[7][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[30]~131_combout ),
	.cin(gnd),
	.combout(\reg_32|register[7][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][30]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[7][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \reg_32|register[27][31]~feeder (
// Equation(s):
// \reg_32|register[27][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneive_lcell_comb \reg_32|register[26][31]~feeder (
// Equation(s):
// \reg_32|register[26][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
cycloneive_lcell_comb \reg_32|register[4][31]~feeder (
// Equation(s):
// \reg_32|register[4][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[4][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[4][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \PC_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \PC_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \PC_out[2]~output (
	.i(\PC_counter_1|PC_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \PC_out[3]~output (
	.i(\PC_counter_1|PC_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \PC_out[4]~output (
	.i(\PC_counter_1|PC_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \PC_out[5]~output (
	.i(\PC_counter_1|PC_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \PC_out[6]~output (
	.i(\PC_counter_1|PC_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \PC_out[7]~output (
	.i(\PC_counter_1|PC_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \PC_out[8]~output (
	.i(\PC_counter_1|PC_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \PC_out[9]~output (
	.i(\PC_counter_1|PC_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \PC_out[10]~output (
	.i(\PC_counter_1|PC_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \PC_out[11]~output (
	.i(\PC_counter_1|PC_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[11]~output .bus_hold = "false";
defparam \PC_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \PC_out[12]~output (
	.i(\PC_counter_1|PC_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[12]~output .bus_hold = "false";
defparam \PC_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \PC_out[13]~output (
	.i(\PC_counter_1|PC_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[13]~output .bus_hold = "false";
defparam \PC_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \PC_out[14]~output (
	.i(\PC_counter_1|PC_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[14]~output .bus_hold = "false";
defparam \PC_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \PC_out[15]~output (
	.i(\PC_counter_1|PC_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[15]~output .bus_hold = "false";
defparam \PC_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \PC_out[16]~output (
	.i(\PC_counter_1|PC_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[16]~output .bus_hold = "false";
defparam \PC_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \PC_out[17]~output (
	.i(\PC_counter_1|PC_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[17]~output .bus_hold = "false";
defparam \PC_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \PC_out[18]~output (
	.i(\PC_counter_1|PC_out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[18]~output .bus_hold = "false";
defparam \PC_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \PC_out[19]~output (
	.i(\PC_counter_1|PC_out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[19]~output .bus_hold = "false";
defparam \PC_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \PC_out[20]~output (
	.i(\PC_counter_1|PC_out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[20]~output .bus_hold = "false";
defparam \PC_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \PC_out[21]~output (
	.i(\PC_counter_1|PC_out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[21]~output .bus_hold = "false";
defparam \PC_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \PC_out[22]~output (
	.i(\PC_counter_1|PC_out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[22]~output .bus_hold = "false";
defparam \PC_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \PC_out[23]~output (
	.i(\PC_counter_1|PC_out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[23]~output .bus_hold = "false";
defparam \PC_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \PC_out[24]~output (
	.i(\PC_counter_1|PC_out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[24]~output .bus_hold = "false";
defparam \PC_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \PC_out[25]~output (
	.i(\PC_counter_1|PC_out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[25]~output .bus_hold = "false";
defparam \PC_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \PC_out[26]~output (
	.i(\PC_counter_1|PC_out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[26]~output .bus_hold = "false";
defparam \PC_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \PC_out[27]~output (
	.i(\PC_counter_1|PC_out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[27]~output .bus_hold = "false";
defparam \PC_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \PC_out[28]~output (
	.i(\PC_counter_1|PC_out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[28]~output .bus_hold = "false";
defparam \PC_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \PC_out[29]~output (
	.i(\PC_counter_1|PC_out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[29]~output .bus_hold = "false";
defparam \PC_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \PC_out[30]~output (
	.i(\PC_counter_1|PC_out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[30]~output .bus_hold = "false";
defparam \PC_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \PC_out[31]~output (
	.i(\PC_counter_1|PC_out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[31]~output .bus_hold = "false";
defparam \PC_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \IR[0]~output (
	.i(\GetIR_1|Mux31~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[0]~output .bus_hold = "false";
defparam \IR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \IR[1]~output (
	.i(\GetIR_1|Mux30~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[1]~output .bus_hold = "false";
defparam \IR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \IR[2]~output (
	.i(\GetIR_1|Mux29~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[2]~output .bus_hold = "false";
defparam \IR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \IR[3]~output (
	.i(\GetIR_1|Mux28~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[3]~output .bus_hold = "false";
defparam \IR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \IR[4]~output (
	.i(\GetIR_1|Mux27~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[4]~output .bus_hold = "false";
defparam \IR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \IR[5]~output (
	.i(!\GetIR_1|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[5]~output .bus_hold = "false";
defparam \IR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \IR[6]~output (
	.i(\GetIR_1|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[6]~output .bus_hold = "false";
defparam \IR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \IR[7]~output (
	.i(\GetIR_1|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[7]~output .bus_hold = "false";
defparam \IR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \IR[8]~output (
	.i(\GetIR_1|Mux23~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[8]~output .bus_hold = "false";
defparam \IR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \IR[9]~output (
	.i(\GetIR_1|Mux22~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[9]~output .bus_hold = "false";
defparam \IR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \IR[10]~output (
	.i(\GetIR_1|Mux21~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[10]~output .bus_hold = "false";
defparam \IR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \IR[11]~output (
	.i(\GetIR_1|Mux20~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[11]~output .bus_hold = "false";
defparam \IR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \IR[12]~output (
	.i(\GetIR_1|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[12]~output .bus_hold = "false";
defparam \IR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \IR[13]~output (
	.i(!\GetIR_1|Mux18~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[13]~output .bus_hold = "false";
defparam \IR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \IR[14]~output (
	.i(\GetIR_1|Mux17~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[14]~output .bus_hold = "false";
defparam \IR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \IR[15]~output (
	.i(\GetIR_1|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[15]~output .bus_hold = "false";
defparam \IR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \IR[16]~output (
	.i(\GetIR_1|Mux15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[16]~output .bus_hold = "false";
defparam \IR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \IR[17]~output (
	.i(\GetIR_1|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[17]~output .bus_hold = "false";
defparam \IR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \IR[18]~output (
	.i(\GetIR_1|Mux13~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[18]~output .bus_hold = "false";
defparam \IR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \IR[19]~output (
	.i(\GetIR_1|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[19]~output .bus_hold = "false";
defparam \IR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \IR[20]~output (
	.i(\GetIR_1|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[20]~output .bus_hold = "false";
defparam \IR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \IR[21]~output (
	.i(\GetIR_1|Mux10~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[21]~output .bus_hold = "false";
defparam \IR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \IR[22]~output (
	.i(\GetIR_1|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[22]~output .bus_hold = "false";
defparam \IR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \IR[23]~output (
	.i(\GetIR_1|Mux8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[23]~output .bus_hold = "false";
defparam \IR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \IR[24]~output (
	.i(\GetIR_1|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[24]~output .bus_hold = "false";
defparam \IR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \IR[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[25]~output .bus_hold = "false";
defparam \IR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \IR[26]~output (
	.i(\GetIR_1|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[26]~output .bus_hold = "false";
defparam \IR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \IR[27]~output (
	.i(\GetIR_1|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[27]~output .bus_hold = "false";
defparam \IR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \IR[28]~output (
	.i(\GetIR_1|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[28]~output .bus_hold = "false";
defparam \IR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \IR[29]~output (
	.i(\GetIR_1|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[29]~output .bus_hold = "false";
defparam \IR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \IR[30]~output (
	.i(\GetIR_1|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[30]~output .bus_hold = "false";
defparam \IR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \IR[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[31]~output .bus_hold = "false";
defparam \IR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \busA[0]~output (
	.i(\reg_32|Mux31~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[0]~output .bus_hold = "false";
defparam \busA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \busA[1]~output (
	.i(\reg_32|Mux30~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[1]~output .bus_hold = "false";
defparam \busA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \busA[2]~output (
	.i(\reg_32|Mux29~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[2]~output .bus_hold = "false";
defparam \busA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \busA[3]~output (
	.i(\reg_32|Mux28~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[3]~output .bus_hold = "false";
defparam \busA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \busA[4]~output (
	.i(\reg_32|Mux27~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[4]~output .bus_hold = "false";
defparam \busA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \busA[5]~output (
	.i(\reg_32|Mux26~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[5]~output .bus_hold = "false";
defparam \busA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \busA[6]~output (
	.i(\reg_32|Mux25~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[6]~output .bus_hold = "false";
defparam \busA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \busA[7]~output (
	.i(\reg_32|Mux24~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[7]~output .bus_hold = "false";
defparam \busA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \busA[8]~output (
	.i(\reg_32|Mux23~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[8]~output .bus_hold = "false";
defparam \busA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \busA[9]~output (
	.i(\reg_32|Mux22~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[9]~output .bus_hold = "false";
defparam \busA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \busA[10]~output (
	.i(\reg_32|Mux21~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[10]~output .bus_hold = "false";
defparam \busA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \busA[11]~output (
	.i(\reg_32|Mux20~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[11]~output .bus_hold = "false";
defparam \busA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \busA[12]~output (
	.i(\reg_32|Mux19~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[12]~output .bus_hold = "false";
defparam \busA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \busA[13]~output (
	.i(\reg_32|Mux18~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[13]~output .bus_hold = "false";
defparam \busA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \busA[14]~output (
	.i(\reg_32|Mux17~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[14]~output .bus_hold = "false";
defparam \busA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \busA[15]~output (
	.i(\reg_32|Mux16~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[15]~output .bus_hold = "false";
defparam \busA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \busA[16]~output (
	.i(\reg_32|Mux15~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[16]~output .bus_hold = "false";
defparam \busA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \busA[17]~output (
	.i(\reg_32|Mux14~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[17]~output .bus_hold = "false";
defparam \busA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \busA[18]~output (
	.i(\reg_32|Mux13~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[18]~output .bus_hold = "false";
defparam \busA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \busA[19]~output (
	.i(\reg_32|Mux12~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[19]~output .bus_hold = "false";
defparam \busA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \busA[20]~output (
	.i(\reg_32|Mux11~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[20]~output .bus_hold = "false";
defparam \busA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \busA[21]~output (
	.i(\reg_32|Mux10~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[21]~output .bus_hold = "false";
defparam \busA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \busA[22]~output (
	.i(\reg_32|Mux9~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[22]~output .bus_hold = "false";
defparam \busA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \busA[23]~output (
	.i(\reg_32|Mux8~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[23]~output .bus_hold = "false";
defparam \busA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \busA[24]~output (
	.i(\reg_32|Mux7~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[24]~output .bus_hold = "false";
defparam \busA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \busA[25]~output (
	.i(\reg_32|Mux6~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[25]~output .bus_hold = "false";
defparam \busA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \busA[26]~output (
	.i(\reg_32|Mux5~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[26]~output .bus_hold = "false";
defparam \busA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \busA[27]~output (
	.i(\reg_32|Mux4~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[27]~output .bus_hold = "false";
defparam \busA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \busA[28]~output (
	.i(\reg_32|Mux3~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[28]~output .bus_hold = "false";
defparam \busA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \busA[29]~output (
	.i(\reg_32|Mux2~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[29]~output .bus_hold = "false";
defparam \busA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \busA[30]~output (
	.i(\reg_32|Mux1~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[30]~output .bus_hold = "false";
defparam \busA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \busA[31]~output (
	.i(\reg_32|Mux0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[31]~output .bus_hold = "false";
defparam \busA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \busB[0]~output (
	.i(\sel_32_03_1|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[0]~output .bus_hold = "false";
defparam \busB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \busB[1]~output (
	.i(\sel_32_03_1|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[1]~output .bus_hold = "false";
defparam \busB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \busB[2]~output (
	.i(\sel_32_03_1|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[2]~output .bus_hold = "false";
defparam \busB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \busB[3]~output (
	.i(\sel_32_03_1|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[3]~output .bus_hold = "false";
defparam \busB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \busB[4]~output (
	.i(\sel_32_03_1|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[4]~output .bus_hold = "false";
defparam \busB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \busB[5]~output (
	.i(\sel_32_03_1|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[5]~output .bus_hold = "false";
defparam \busB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \busB[6]~output (
	.i(\sel_32_03_1|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[6]~output .bus_hold = "false";
defparam \busB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \busB[7]~output (
	.i(\sel_32_03_1|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[7]~output .bus_hold = "false";
defparam \busB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \busB[8]~output (
	.i(\sel_32_03_1|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[8]~output .bus_hold = "false";
defparam \busB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \busB[9]~output (
	.i(\sel_32_03_1|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[9]~output .bus_hold = "false";
defparam \busB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \busB[10]~output (
	.i(\sel_32_03_1|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[10]~output .bus_hold = "false";
defparam \busB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \busB[11]~output (
	.i(\sel_32_03_1|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[11]~output .bus_hold = "false";
defparam \busB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \busB[12]~output (
	.i(\sel_32_03_1|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[12]~output .bus_hold = "false";
defparam \busB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \busB[13]~output (
	.i(\sel_32_03_1|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[13]~output .bus_hold = "false";
defparam \busB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \busB[14]~output (
	.i(\sel_32_03_1|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[14]~output .bus_hold = "false";
defparam \busB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \busB[15]~output (
	.i(\sel_32_03_1|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[15]~output .bus_hold = "false";
defparam \busB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \busB[16]~output (
	.i(\sel_32_03_1|Mux15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[16]~output .bus_hold = "false";
defparam \busB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \busB[17]~output (
	.i(\sel_32_03_1|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[17]~output .bus_hold = "false";
defparam \busB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \busB[18]~output (
	.i(\sel_32_03_1|Mux13~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[18]~output .bus_hold = "false";
defparam \busB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \busB[19]~output (
	.i(\sel_32_03_1|Mux12~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[19]~output .bus_hold = "false";
defparam \busB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \busB[20]~output (
	.i(\sel_32_03_1|Mux11~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[20]~output .bus_hold = "false";
defparam \busB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \busB[21]~output (
	.i(\sel_32_03_1|Mux10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[21]~output .bus_hold = "false";
defparam \busB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \busB[22]~output (
	.i(\sel_32_03_1|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[22]~output .bus_hold = "false";
defparam \busB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \busB[23]~output (
	.i(\sel_32_03_1|Mux8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[23]~output .bus_hold = "false";
defparam \busB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \busB[24]~output (
	.i(\sel_32_03_1|Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[24]~output .bus_hold = "false";
defparam \busB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \busB[25]~output (
	.i(\sel_32_03_1|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[25]~output .bus_hold = "false";
defparam \busB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \busB[26]~output (
	.i(\sel_32_03_1|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[26]~output .bus_hold = "false";
defparam \busB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \busB[27]~output (
	.i(\sel_32_03_1|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[27]~output .bus_hold = "false";
defparam \busB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \busB[28]~output (
	.i(\sel_32_03_1|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[28]~output .bus_hold = "false";
defparam \busB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \busB[29]~output (
	.i(\sel_32_03_1|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[29]~output .bus_hold = "false";
defparam \busB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \busB[30]~output (
	.i(\sel_32_03_1|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[30]~output .bus_hold = "false";
defparam \busB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \busB[31]~output (
	.i(\sel_32_03_1|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[31]~output .bus_hold = "false";
defparam \busB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \ALU_out[0]~output (
	.i(\ALU_1|Mux31~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[0]~output .bus_hold = "false";
defparam \ALU_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \ALU_out[1]~output (
	.i(\ALU_1|Mux30~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[1]~output .bus_hold = "false";
defparam \ALU_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \ALU_out[2]~output (
	.i(\ALU_1|Mux29~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[2]~output .bus_hold = "false";
defparam \ALU_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \ALU_out[3]~output (
	.i(\ALU_1|Mux28~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[3]~output .bus_hold = "false";
defparam \ALU_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \ALU_out[4]~output (
	.i(\ALU_1|Mux27~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[4]~output .bus_hold = "false";
defparam \ALU_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \ALU_out[5]~output (
	.i(\ALU_1|Mux26~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[5]~output .bus_hold = "false";
defparam \ALU_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \ALU_out[6]~output (
	.i(\ALU_1|Mux25~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[6]~output .bus_hold = "false";
defparam \ALU_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \ALU_out[7]~output (
	.i(\ALU_1|Mux24~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[7]~output .bus_hold = "false";
defparam \ALU_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \ALU_out[8]~output (
	.i(\ALU_1|Mux23~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[8]~output .bus_hold = "false";
defparam \ALU_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \ALU_out[9]~output (
	.i(\ALU_1|Mux22~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[9]~output .bus_hold = "false";
defparam \ALU_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \ALU_out[10]~output (
	.i(\ALU_1|Mux21~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[10]~output .bus_hold = "false";
defparam \ALU_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \ALU_out[11]~output (
	.i(\ALU_1|Mux20~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[11]~output .bus_hold = "false";
defparam \ALU_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \ALU_out[12]~output (
	.i(\ALU_1|Mux19~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[12]~output .bus_hold = "false";
defparam \ALU_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \ALU_out[13]~output (
	.i(\ALU_1|Mux18~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[13]~output .bus_hold = "false";
defparam \ALU_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \ALU_out[14]~output (
	.i(\ALU_1|Mux17~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[14]~output .bus_hold = "false";
defparam \ALU_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \ALU_out[15]~output (
	.i(\ALU_1|Mux16~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[15]~output .bus_hold = "false";
defparam \ALU_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \ALU_out[16]~output (
	.i(\ALU_1|Mux15~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[16]~output .bus_hold = "false";
defparam \ALU_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \ALU_out[17]~output (
	.i(\ALU_1|Mux14~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[17]~output .bus_hold = "false";
defparam \ALU_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \ALU_out[18]~output (
	.i(\ALU_1|Mux13~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[18]~output .bus_hold = "false";
defparam \ALU_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \ALU_out[19]~output (
	.i(\ALU_1|Mux12~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[19]~output .bus_hold = "false";
defparam \ALU_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \ALU_out[20]~output (
	.i(\ALU_1|Mux11~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[20]~output .bus_hold = "false";
defparam \ALU_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \ALU_out[21]~output (
	.i(\ALU_1|Mux10~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[21]~output .bus_hold = "false";
defparam \ALU_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \ALU_out[22]~output (
	.i(\ALU_1|Mux9~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[22]~output .bus_hold = "false";
defparam \ALU_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \ALU_out[23]~output (
	.i(\ALU_1|Mux8~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[23]~output .bus_hold = "false";
defparam \ALU_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \ALU_out[24]~output (
	.i(\ALU_1|Mux7~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[24]~output .bus_hold = "false";
defparam \ALU_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \ALU_out[25]~output (
	.i(\ALU_1|Mux6~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[25]~output .bus_hold = "false";
defparam \ALU_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \ALU_out[26]~output (
	.i(\ALU_1|Mux5~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[26]~output .bus_hold = "false";
defparam \ALU_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \ALU_out[27]~output (
	.i(\ALU_1|Mux4~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[27]~output .bus_hold = "false";
defparam \ALU_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \ALU_out[28]~output (
	.i(\ALU_1|Mux3~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[28]~output .bus_hold = "false";
defparam \ALU_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \ALU_out[29]~output (
	.i(\ALU_1|Mux2~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[29]~output .bus_hold = "false";
defparam \ALU_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \ALU_out[30]~output (
	.i(\ALU_1|Mux1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[30]~output .bus_hold = "false";
defparam \ALU_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \ALU_out[31]~output (
	.i(\ALU_1|Mux0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[31]~output .bus_hold = "false";
defparam \ALU_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \ALUShift_out[0]~output (
	.i(\sel_32_2|result[0]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[0]~output .bus_hold = "false";
defparam \ALUShift_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \ALUShift_out[1]~output (
	.i(\sel_32_2|result[1]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[1]~output .bus_hold = "false";
defparam \ALUShift_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \ALUShift_out[2]~output (
	.i(\sel_32_2|result[2]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[2]~output .bus_hold = "false";
defparam \ALUShift_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \ALUShift_out[3]~output (
	.i(\sel_32_2|result[3]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[3]~output .bus_hold = "false";
defparam \ALUShift_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \ALUShift_out[4]~output (
	.i(\sel_32_2|result[4]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[4]~output .bus_hold = "false";
defparam \ALUShift_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \ALUShift_out[5]~output (
	.i(\sel_32_2|result[5]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[5]~output .bus_hold = "false";
defparam \ALUShift_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \ALUShift_out[6]~output (
	.i(\sel_32_2|result[6]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[6]~output .bus_hold = "false";
defparam \ALUShift_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \ALUShift_out[7]~output (
	.i(\sel_32_2|result[7]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[7]~output .bus_hold = "false";
defparam \ALUShift_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \ALUShift_out[8]~output (
	.i(\sel_32_2|result[8]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[8]~output .bus_hold = "false";
defparam \ALUShift_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \ALUShift_out[9]~output (
	.i(\sel_32_2|result[9]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[9]~output .bus_hold = "false";
defparam \ALUShift_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \ALUShift_out[10]~output (
	.i(\sel_32_2|result[10]~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[10]~output .bus_hold = "false";
defparam \ALUShift_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \ALUShift_out[11]~output (
	.i(\sel_32_2|result[11]~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[11]~output .bus_hold = "false";
defparam \ALUShift_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ALUShift_out[12]~output (
	.i(\sel_32_2|result[12]~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[12]~output .bus_hold = "false";
defparam \ALUShift_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \ALUShift_out[13]~output (
	.i(\sel_32_2|result[13]~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[13]~output .bus_hold = "false";
defparam \ALUShift_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \ALUShift_out[14]~output (
	.i(\sel_32_2|result[14]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[14]~output .bus_hold = "false";
defparam \ALUShift_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \ALUShift_out[15]~output (
	.i(\sel_32_2|result[15]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[15]~output .bus_hold = "false";
defparam \ALUShift_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \ALUShift_out[16]~output (
	.i(\sel_32_2|result[16]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[16]~output .bus_hold = "false";
defparam \ALUShift_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \ALUShift_out[17]~output (
	.i(\sel_32_2|result[17]~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[17]~output .bus_hold = "false";
defparam \ALUShift_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \ALUShift_out[18]~output (
	.i(\sel_32_2|result[18]~88_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[18]~output .bus_hold = "false";
defparam \ALUShift_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \ALUShift_out[19]~output (
	.i(\sel_32_2|result[19]~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[19]~output .bus_hold = "false";
defparam \ALUShift_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \ALUShift_out[20]~output (
	.i(\sel_32_2|result[20]~96_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[20]~output .bus_hold = "false";
defparam \ALUShift_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \ALUShift_out[21]~output (
	.i(\sel_32_2|result[21]~100_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[21]~output .bus_hold = "false";
defparam \ALUShift_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ALUShift_out[22]~output (
	.i(\sel_32_2|result[22]~103_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[22]~output .bus_hold = "false";
defparam \ALUShift_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \ALUShift_out[23]~output (
	.i(\sel_32_2|result[23]~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[23]~output .bus_hold = "false";
defparam \ALUShift_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \ALUShift_out[24]~output (
	.i(\sel_32_2|result[24]~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[24]~output .bus_hold = "false";
defparam \ALUShift_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \ALUShift_out[25]~output (
	.i(\sel_32_2|result[25]~113_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[25]~output .bus_hold = "false";
defparam \ALUShift_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \ALUShift_out[26]~output (
	.i(\sel_32_2|result[26]~116_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[26]~output .bus_hold = "false";
defparam \ALUShift_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \ALUShift_out[27]~output (
	.i(\sel_32_2|result[27]~121_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[27]~output .bus_hold = "false";
defparam \ALUShift_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \ALUShift_out[28]~output (
	.i(\sel_32_2|result[28]~124_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[28]~output .bus_hold = "false";
defparam \ALUShift_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \ALUShift_out[29]~output (
	.i(\sel_32_2|result[29]~128_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[29]~output .bus_hold = "false";
defparam \ALUShift_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \ALUShift_out[30]~output (
	.i(\sel_32_2|result[30]~131_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[30]~output .bus_hold = "false";
defparam \ALUShift_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \ALUShift_out[31]~output (
	.i(\sel_32_2|result[31]~133_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_out[31]~output .bus_hold = "false";
defparam \ALUShift_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \Rd_write_byte_en[0]~output (
	.i(!\Cpu_1|Rd_write_byte_en~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd_write_byte_en[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd_write_byte_en[0]~output .bus_hold = "false";
defparam \Rd_write_byte_en[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \Rd_write_byte_en[1]~output (
	.i(!\Cpu_1|Rd_write_byte_en~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd_write_byte_en[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd_write_byte_en[1]~output .bus_hold = "false";
defparam \Rd_write_byte_en[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \Rd_write_byte_en[2]~output (
	.i(!\Cpu_1|Rd_write_byte_en~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd_write_byte_en[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd_write_byte_en[2]~output .bus_hold = "false";
defparam \Rd_write_byte_en[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \Rd_write_byte_en[3]~output (
	.i(!\Cpu_1|Rd_write_byte_en~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd_write_byte_en[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd_write_byte_en[3]~output .bus_hold = "false";
defparam \Rd_write_byte_en[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \ALUsrcB[0]~output (
	.i(\Cpu_1|ALUsrcB[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUsrcB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUsrcB[0]~output .bus_hold = "false";
defparam \ALUsrcB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \ALUsrcB[1]~output (
	.i(\Cpu_1|Equal16~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUsrcB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUsrcB[1]~output .bus_hold = "false";
defparam \ALUsrcB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \Ex_top~output (
	.i(\Cpu_1|Ex_op~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ex_top~output_o ),
	.obar());
// synopsys translate_off
defparam \Ex_top~output .bus_hold = "false";
defparam \Ex_top~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \ALU_op[0]~output (
	.i(\Cpu_1|ALU_op[0]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_op[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_op[0]~output .bus_hold = "false";
defparam \ALU_op[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \ALU_op[1]~output (
	.i(\Cpu_1|ALU_op [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_op[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_op[1]~output .bus_hold = "false";
defparam \ALU_op[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \ALU_op[2]~output (
	.i(!\ALU_1|ALU_ctr~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_op[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_op[2]~output .bus_hold = "false";
defparam \ALU_op[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \ALU_op[3]~output (
	.i(\Cpu_1|ALU_op[3]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_op[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_op[3]~output .bus_hold = "false";
defparam \ALU_op[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \RegDst~output (
	.i(\Cpu_1|RegDst~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegDst~output_o ),
	.obar());
// synopsys translate_off
defparam \RegDst~output .bus_hold = "false";
defparam \RegDst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \Shift_amountSrc~output (
	.i(\Cpu_1|Shift_amountSrc~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shift_amountSrc~output_o ),
	.obar());
// synopsys translate_off
defparam \Shift_amountSrc~output .bus_hold = "false";
defparam \Shift_amountSrc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \ALUShift_sel~output (
	.i(\Cpu_1|Shift_op[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUShift_sel~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUShift_sel~output .bus_hold = "false";
defparam \ALUShift_sel~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \Condition[0]~output (
	.i(\Cpu_1|Equal18~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Condition[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Condition[0]~output .bus_hold = "false";
defparam \Condition[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \Condition[1]~output (
	.i(\Cpu_1|Equal18~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Condition[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Condition[1]~output .bus_hold = "false";
defparam \Condition[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \Condition[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Condition[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Condition[2]~output .bus_hold = "false";
defparam \Condition[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \Shift_op[0]~output (
	.i(\Cpu_1|Shift_op [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shift_op[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shift_op[0]~output .bus_hold = "false";
defparam \Shift_op[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \Shift_op[1]~output (
	.i(\Cpu_1|Shift_op[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shift_op[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shift_op[1]~output .bus_hold = "false";
defparam \Shift_op[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \Jump~output (
	.i(\Cpu_1|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Jump~output_o ),
	.obar());
// synopsys translate_off
defparam \Jump~output .bus_hold = "false";
defparam \Jump~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \Overflow~output (
	.i(!\ALU_1|Overflow~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Overflow~output_o ),
	.obar());
// synopsys translate_off
defparam \Overflow~output .bus_hold = "false";
defparam \Overflow~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \Less~output (
	.i(\ALU_1|Less~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Less~output_o ),
	.obar());
// synopsys translate_off
defparam \Less~output .bus_hold = "false";
defparam \Less~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \Zero~output (
	.i(\ALU_1|Equal0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Zero~output_o ),
	.obar());
// synopsys translate_off
defparam \Zero~output .bus_hold = "false";
defparam \Zero~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N2
cycloneive_lcell_comb \PC_counter_1|Add0~0 (
// Equation(s):
// \PC_counter_1|Add0~0_combout  = \PC_counter_1|PC_out [2] $ (VCC)
// \PC_counter_1|Add0~1  = CARRY(\PC_counter_1|PC_out [2])

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_counter_1|Add0~0_combout ),
	.cout(\PC_counter_1|Add0~1 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~0 .lut_mask = 16'h55AA;
defparam \PC_counter_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N6
cycloneive_lcell_comb \PC_counter_1|Add0~4 (
// Equation(s):
// \PC_counter_1|Add0~4_combout  = (\PC_counter_1|PC_out [4] & (\PC_counter_1|Add0~3  $ (GND))) # (!\PC_counter_1|PC_out [4] & (!\PC_counter_1|Add0~3  & VCC))
// \PC_counter_1|Add0~5  = CARRY((\PC_counter_1|PC_out [4] & !\PC_counter_1|Add0~3 ))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~3 ),
	.combout(\PC_counter_1|Add0~4_combout ),
	.cout(\PC_counter_1|Add0~5 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~4 .lut_mask = 16'hC30C;
defparam \PC_counter_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N8
cycloneive_lcell_comb \PC_counter_1|Add0~6 (
// Equation(s):
// \PC_counter_1|Add0~6_combout  = (\PC_counter_1|PC_out [5] & (!\PC_counter_1|Add0~5 )) # (!\PC_counter_1|PC_out [5] & ((\PC_counter_1|Add0~5 ) # (GND)))
// \PC_counter_1|Add0~7  = CARRY((!\PC_counter_1|Add0~5 ) # (!\PC_counter_1|PC_out [5]))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~5 ),
	.combout(\PC_counter_1|Add0~6_combout ),
	.cout(\PC_counter_1|Add0~7 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~6 .lut_mask = 16'h3C3F;
defparam \PC_counter_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneive_lcell_comb \PC_counter_1|PC_out[5]~3 (
// Equation(s):
// \PC_counter_1|PC_out[5]~3_combout  = (\PC_counter_1|always0~0_combout  & (\GetIR_1|Mux28~1_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~6_combout )))

	.dataa(\GetIR_1|Mux28~1_combout ),
	.datab(\PC_counter_1|Add0~6_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[5]~3 .lut_mask = 16'hAACC;
defparam \PC_counter_1|PC_out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N10
cycloneive_lcell_comb \PC_counter_1|Add0~8 (
// Equation(s):
// \PC_counter_1|Add0~8_combout  = (\PC_counter_1|PC_out [6] & (\PC_counter_1|Add0~7  $ (GND))) # (!\PC_counter_1|PC_out [6] & (!\PC_counter_1|Add0~7  & VCC))
// \PC_counter_1|Add0~9  = CARRY((\PC_counter_1|PC_out [6] & !\PC_counter_1|Add0~7 ))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~7 ),
	.combout(\PC_counter_1|Add0~8_combout ),
	.cout(\PC_counter_1|Add0~9 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~8 .lut_mask = 16'hC30C;
defparam \PC_counter_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneive_lcell_comb \PC_counter_1|PC_out[6]~4 (
// Equation(s):
// \PC_counter_1|PC_out[6]~4_combout  = (\PC_counter_1|always0~0_combout  & (\GetIR_1|Mux27~1_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~8_combout )))

	.dataa(\GetIR_1|Mux27~1_combout ),
	.datab(\PC_counter_1|Add0~8_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[6]~4 .lut_mask = 16'hAACC;
defparam \PC_counter_1|PC_out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N24
cycloneive_lcell_comb \GetIR_1|Mux27~1 (
// Equation(s):
// \GetIR_1|Mux27~1_combout  = (\GetIR_1|Mux27~0_combout  & (((\GetIR_1|Mux31~0_combout  & !\PC_counter_1|PC_out [3])) # (!\PC_counter_1|PC_out [6]))) # (!\GetIR_1|Mux27~0_combout  & (\GetIR_1|Mux31~0_combout  & ((!\PC_counter_1|PC_out [3]))))

	.dataa(\GetIR_1|Mux27~0_combout ),
	.datab(\GetIR_1|Mux31~0_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\GetIR_1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux27~1 .lut_mask = 16'h0ACE;
defparam \GetIR_1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N4
cycloneive_lcell_comb \PC_counter_1|Add0~2 (
// Equation(s):
// \PC_counter_1|Add0~2_combout  = (\PC_counter_1|PC_out [3] & (!\PC_counter_1|Add0~1 )) # (!\PC_counter_1|PC_out [3] & ((\PC_counter_1|Add0~1 ) # (GND)))
// \PC_counter_1|Add0~3  = CARRY((!\PC_counter_1|Add0~1 ) # (!\PC_counter_1|PC_out [3]))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~1 ),
	.combout(\PC_counter_1|Add0~2_combout ),
	.cout(\PC_counter_1|Add0~3 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~2 .lut_mask = 16'h3C3F;
defparam \PC_counter_1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N2
cycloneive_lcell_comb \PC_counter_1|Add1~0 (
// Equation(s):
// \PC_counter_1|Add1~0_combout  = (\GetIR_1|Mux31~2_combout  & (\PC_counter_1|Add0~0_combout  $ (VCC))) # (!\GetIR_1|Mux31~2_combout  & (\PC_counter_1|Add0~0_combout  & VCC))
// \PC_counter_1|Add1~1  = CARRY((\GetIR_1|Mux31~2_combout  & \PC_counter_1|Add0~0_combout ))

	.dataa(\GetIR_1|Mux31~2_combout ),
	.datab(\PC_counter_1|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_counter_1|Add1~0_combout ),
	.cout(\PC_counter_1|Add1~1 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~0 .lut_mask = 16'h6688;
defparam \PC_counter_1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N4
cycloneive_lcell_comb \PC_counter_1|Add1~2 (
// Equation(s):
// \PC_counter_1|Add1~2_combout  = (\GetIR_1|Mux30~1_combout  & ((\PC_counter_1|Add0~2_combout  & (\PC_counter_1|Add1~1  & VCC)) # (!\PC_counter_1|Add0~2_combout  & (!\PC_counter_1|Add1~1 )))) # (!\GetIR_1|Mux30~1_combout  & ((\PC_counter_1|Add0~2_combout  & 
// (!\PC_counter_1|Add1~1 )) # (!\PC_counter_1|Add0~2_combout  & ((\PC_counter_1|Add1~1 ) # (GND)))))
// \PC_counter_1|Add1~3  = CARRY((\GetIR_1|Mux30~1_combout  & (!\PC_counter_1|Add0~2_combout  & !\PC_counter_1|Add1~1 )) # (!\GetIR_1|Mux30~1_combout  & ((!\PC_counter_1|Add1~1 ) # (!\PC_counter_1|Add0~2_combout ))))

	.dataa(\GetIR_1|Mux30~1_combout ),
	.datab(\PC_counter_1|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~1 ),
	.combout(\PC_counter_1|Add1~2_combout ),
	.cout(\PC_counter_1|Add1~3 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~2 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N6
cycloneive_lcell_comb \PC_counter_1|Add1~4 (
// Equation(s):
// \PC_counter_1|Add1~4_combout  = ((\GetIR_1|Mux29~1_combout  $ (\PC_counter_1|Add0~4_combout  $ (!\PC_counter_1|Add1~3 )))) # (GND)
// \PC_counter_1|Add1~5  = CARRY((\GetIR_1|Mux29~1_combout  & ((\PC_counter_1|Add0~4_combout ) # (!\PC_counter_1|Add1~3 ))) # (!\GetIR_1|Mux29~1_combout  & (\PC_counter_1|Add0~4_combout  & !\PC_counter_1|Add1~3 )))

	.dataa(\GetIR_1|Mux29~1_combout ),
	.datab(\PC_counter_1|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~3 ),
	.combout(\PC_counter_1|Add1~4_combout ),
	.cout(\PC_counter_1|Add1~5 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~4 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N8
cycloneive_lcell_comb \PC_counter_1|Add1~6 (
// Equation(s):
// \PC_counter_1|Add1~6_combout  = (\PC_counter_1|Add0~6_combout  & ((\GetIR_1|Mux28~1_combout  & (\PC_counter_1|Add1~5  & VCC)) # (!\GetIR_1|Mux28~1_combout  & (!\PC_counter_1|Add1~5 )))) # (!\PC_counter_1|Add0~6_combout  & ((\GetIR_1|Mux28~1_combout  & 
// (!\PC_counter_1|Add1~5 )) # (!\GetIR_1|Mux28~1_combout  & ((\PC_counter_1|Add1~5 ) # (GND)))))
// \PC_counter_1|Add1~7  = CARRY((\PC_counter_1|Add0~6_combout  & (!\GetIR_1|Mux28~1_combout  & !\PC_counter_1|Add1~5 )) # (!\PC_counter_1|Add0~6_combout  & ((!\PC_counter_1|Add1~5 ) # (!\GetIR_1|Mux28~1_combout ))))

	.dataa(\PC_counter_1|Add0~6_combout ),
	.datab(\GetIR_1|Mux28~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~5 ),
	.combout(\PC_counter_1|Add1~6_combout ),
	.cout(\PC_counter_1|Add1~7 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~6 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N10
cycloneive_lcell_comb \PC_counter_1|Add1~8 (
// Equation(s):
// \PC_counter_1|Add1~8_combout  = ((\PC_counter_1|Add0~8_combout  $ (\GetIR_1|Mux27~1_combout  $ (!\PC_counter_1|Add1~7 )))) # (GND)
// \PC_counter_1|Add1~9  = CARRY((\PC_counter_1|Add0~8_combout  & ((\GetIR_1|Mux27~1_combout ) # (!\PC_counter_1|Add1~7 ))) # (!\PC_counter_1|Add0~8_combout  & (\GetIR_1|Mux27~1_combout  & !\PC_counter_1|Add1~7 )))

	.dataa(\PC_counter_1|Add0~8_combout ),
	.datab(\GetIR_1|Mux27~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~7 ),
	.combout(\PC_counter_1|Add1~8_combout ),
	.cout(\PC_counter_1|Add1~9 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~8 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
cycloneive_lcell_comb \GetIR_1|Mux5~0 (
// Equation(s):
// \GetIR_1|Mux5~0_combout  = (\PC_counter_1|PC_out [5] & (!\PC_counter_1|PC_out [2] & (!\PC_counter_1|PC_out [6] & !\PC_counter_1|PC_out [3]))) # (!\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [3] & (\PC_counter_1|PC_out [2] $ (\PC_counter_1|PC_out 
// [6]))))

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\GetIR_1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux5~0 .lut_mask = 16'h1204;
defparam \GetIR_1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N14
cycloneive_lcell_comb \GetIR_1|Mux5~1 (
// Equation(s):
// \GetIR_1|Mux5~1_combout  = (\GetIR_1|Mux5~0_combout  & ((\PC_counter_1|PC_out [2]) # (!\PC_counter_1|PC_out [4])))

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\GetIR_1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux5~1 .lut_mask = 16'hAF00;
defparam \GetIR_1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
cycloneive_lcell_comb \GetIR_1|Mux4~0 (
// Equation(s):
// \GetIR_1|Mux4~0_combout  = (\PC_counter_1|PC_out [2] & (!\PC_counter_1|PC_out [6] & ((\PC_counter_1|PC_out [5]) # (\PC_counter_1|PC_out [3])))) # (!\PC_counter_1|PC_out [2] & (!\PC_counter_1|PC_out [3] & (\PC_counter_1|PC_out [5] $ (\PC_counter_1|PC_out 
// [6]))))

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\GetIR_1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux4~0 .lut_mask = 16'h0A1C;
defparam \GetIR_1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneive_lcell_comb \GetIR_1|Mux4~1 (
// Equation(s):
// \GetIR_1|Mux4~1_combout  = (\GetIR_1|Mux4~0_combout  & (\PC_counter_1|PC_out [4] $ (!\PC_counter_1|PC_out [3])))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [4]),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\GetIR_1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux4~1 .lut_mask = 16'hC300;
defparam \GetIR_1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N18
cycloneive_lcell_comb \Cpu_1|Equal18~1 (
// Equation(s):
// \Cpu_1|Equal18~1_combout  = (!\GetIR_1|Mux2~1_combout  & (\Cpu_1|Equal18~0_combout  & (\GetIR_1|Mux5~1_combout  & !\GetIR_1|Mux4~1_combout )))

	.dataa(\GetIR_1|Mux2~1_combout ),
	.datab(\Cpu_1|Equal18~0_combout ),
	.datac(\GetIR_1|Mux5~1_combout ),
	.datad(\GetIR_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal18~1 .lut_mask = 16'h0040;
defparam \Cpu_1|Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneive_lcell_comb \Cpu_1|ALU_op[0]~18 (
// Equation(s):
// \Cpu_1|ALU_op[0]~18_combout  = (\PC_counter_1|PC_out [5] & ((\PC_counter_1|PC_out [4] & ((\PC_counter_1|PC_out [3]))) # (!\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [2])))) # (!\PC_counter_1|PC_out [5] & ((\PC_counter_1|PC_out [3] & 
// (!\PC_counter_1|PC_out [2])) # (!\PC_counter_1|PC_out [3] & ((\PC_counter_1|PC_out [4])))))

	.dataa(\PC_counter_1|PC_out [5]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\PC_counter_1|PC_out [4]),
	.cin(gnd),
	.combout(\Cpu_1|ALU_op[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|ALU_op[0]~18 .lut_mask = 16'hB598;
defparam \Cpu_1|ALU_op[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneive_lcell_comb \Cpu_1|ALU_op[0]~19 (
// Equation(s):
// \Cpu_1|ALU_op[0]~19_combout  = (\Cpu_1|ALU_op[0]~18_combout  & (\PC_counter_1|PC_out [6] $ (((\PC_counter_1|PC_out [4]) # (\PC_counter_1|PC_out [2])))))

	.dataa(\PC_counter_1|PC_out [6]),
	.datab(\Cpu_1|ALU_op[0]~18_combout ),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\PC_counter_1|PC_out [2]),
	.cin(gnd),
	.combout(\Cpu_1|ALU_op[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|ALU_op[0]~19 .lut_mask = 16'h4448;
defparam \Cpu_1|ALU_op[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
cycloneive_lcell_comb \GetIR_1|Mux3~0 (
// Equation(s):
// \GetIR_1|Mux3~0_combout  = (\PC_counter_1|PC_out [5] & (((!\PC_counter_1|PC_out [4])))) # (!\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [4] & \PC_counter_1|PC_out [3])))

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\GetIR_1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux3~0 .lut_mask = 16'h2C0C;
defparam \GetIR_1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
cycloneive_lcell_comb \GetIR_1|Mux2~0 (
// Equation(s):
// \GetIR_1|Mux2~0_combout  = (\PC_counter_1|PC_out [3] & (((\PC_counter_1|PC_out [2])) # (!\PC_counter_1|PC_out [4]))) # (!\PC_counter_1|PC_out [3] & (!\PC_counter_1|PC_out [4] & ((\PC_counter_1|PC_out [5]))))

	.dataa(\PC_counter_1|PC_out [3]),
	.datab(\PC_counter_1|PC_out [4]),
	.datac(\PC_counter_1|PC_out [2]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\GetIR_1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux2~0 .lut_mask = 16'hB3A2;
defparam \GetIR_1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
cycloneive_lcell_comb \GetIR_1|Mux2~1 (
// Equation(s):
// \GetIR_1|Mux2~1_combout  = (!\PC_counter_1|PC_out [6] & \GetIR_1|Mux2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\GetIR_1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux2~1 .lut_mask = 16'h0F00;
defparam \GetIR_1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N2
cycloneive_lcell_comb \GetIR_1|Mux1~0 (
// Equation(s):
// \GetIR_1|Mux1~0_combout  = (\PC_counter_1|PC_out [3] & ((\PC_counter_1|PC_out [5] & ((!\PC_counter_1|PC_out [4]))) # (!\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [2] & \PC_counter_1|PC_out [4]))))

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\GetIR_1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux1~0 .lut_mask = 16'h2C00;
defparam \GetIR_1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
cycloneive_lcell_comb \Cpu_1|ALUsrcB[0]~0 (
// Equation(s):
// \Cpu_1|ALUsrcB[0]~0_combout  = (\GetIR_1|Mux2~1_combout  & (!\GetIR_1|Mux1~0_combout  & ((!\GetIR_1|Mux5~1_combout ) # (!\GetIR_1|Mux4~1_combout ))))

	.dataa(\GetIR_1|Mux4~1_combout ),
	.datab(\GetIR_1|Mux2~1_combout ),
	.datac(\GetIR_1|Mux5~1_combout ),
	.datad(\GetIR_1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|ALUsrcB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|ALUsrcB[0]~0 .lut_mask = 16'h004C;
defparam \Cpu_1|ALUsrcB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneive_lcell_comb \Cpu_1|ALUsrcB[0]~1 (
// Equation(s):
// \Cpu_1|ALUsrcB[0]~1_combout  = (\Cpu_1|ALUsrcB[0]~0_combout  & ((\GetIR_1|Mux4~1_combout ) # (!\GetIR_1|Mux3~0_combout )))

	.dataa(\GetIR_1|Mux4~1_combout ),
	.datab(\GetIR_1|Mux3~0_combout ),
	.datac(\Cpu_1|ALUsrcB[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Cpu_1|ALUsrcB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|ALUsrcB[0]~1 .lut_mask = 16'hB0B0;
defparam \Cpu_1|ALUsrcB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N2
cycloneive_lcell_comb \GetIR_1|Mux16~0 (
// Equation(s):
// \GetIR_1|Mux16~0_combout  = (\PC_counter_1|PC_out [5] & ((\PC_counter_1|PC_out [2] & ((!\PC_counter_1|PC_out [4]) # (!\PC_counter_1|PC_out [3]))) # (!\PC_counter_1|PC_out [2] & ((\PC_counter_1|PC_out [4])))))

	.dataa(\PC_counter_1|PC_out [3]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\GetIR_1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux16~0 .lut_mask = 16'h7C00;
defparam \GetIR_1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N10
cycloneive_lcell_comb \Cpu_1|Equal6~0 (
// Equation(s):
// \Cpu_1|Equal6~0_combout  = (\GetIR_1|Mux2~1_combout  & (\Cpu_1|Equal18~0_combout  & (!\GetIR_1|Mux5~1_combout  & \GetIR_1|Mux4~1_combout )))

	.dataa(\GetIR_1|Mux2~1_combout ),
	.datab(\Cpu_1|Equal18~0_combout ),
	.datac(\GetIR_1|Mux5~1_combout ),
	.datad(\GetIR_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal6~0 .lut_mask = 16'h0800;
defparam \Cpu_1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N16
cycloneive_lcell_comb \Ext_1|result[16] (
// Equation(s):
// \Ext_1|result [16] = (\GetIR_1|Mux16~0_combout  & ((\Cpu_1|Equal5~0_combout ) # ((\Cpu_1|Equal18~1_combout ) # (\Cpu_1|Equal6~0_combout ))))

	.dataa(\Cpu_1|Equal5~0_combout ),
	.datab(\GetIR_1|Mux16~0_combout ),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\Cpu_1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\Ext_1|result [16]),
	.cout());
// synopsys translate_off
defparam \Ext_1|result[16] .lut_mask = 16'hCCC8;
defparam \Ext_1|result[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N4
cycloneive_lcell_comb \sel_32_03_1|Mux0~0 (
// Equation(s):
// \sel_32_03_1|Mux0~0_combout  = (\Cpu_1|Equal16~2_combout  & (((\GetIR_1|Mux16~0_combout )))) # (!\Cpu_1|Equal16~2_combout  & (\Cpu_1|ALUsrcB[0]~1_combout  & ((\Ext_1|result [16]))))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\GetIR_1|Mux16~0_combout ),
	.datad(\Ext_1|result [16]),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux0~0 .lut_mask = 16'hE4A0;
defparam \sel_32_03_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N24
cycloneive_lcell_comb \GetIR_1|Mux14~0 (
// Equation(s):
// \GetIR_1|Mux14~0_combout  = (\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [2] & ((\PC_counter_1|PC_out [5]) # (!\PC_counter_1|PC_out [3])))) # (!\PC_counter_1|PC_out [4] & ((\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [3])) # 
// (!\PC_counter_1|PC_out [2] & ((\PC_counter_1|PC_out [5])))))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\GetIR_1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux14~0 .lut_mask = 16'hD948;
defparam \GetIR_1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N20
cycloneive_lcell_comb \GetIR_1|Mux20~0 (
// Equation(s):
// \GetIR_1|Mux20~0_combout  = (!\PC_counter_1|PC_out [4] & (!\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [2] & \PC_counter_1|PC_out [6])))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\PC_counter_1|PC_out [2]),
	.datad(\PC_counter_1|PC_out [6]),
	.cin(gnd),
	.combout(\GetIR_1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux20~0 .lut_mask = 16'h1000;
defparam \GetIR_1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N22
cycloneive_lcell_comb \GetIR_1|Mux14~1 (
// Equation(s):
// \GetIR_1|Mux14~1_combout  = (\PC_counter_1|PC_out [6] & (((!\PC_counter_1|PC_out [3] & \GetIR_1|Mux20~0_combout )))) # (!\PC_counter_1|PC_out [6] & (((!\PC_counter_1|PC_out [3] & \GetIR_1|Mux20~0_combout )) # (!\GetIR_1|Mux14~0_combout )))

	.dataa(\PC_counter_1|PC_out [6]),
	.datab(\GetIR_1|Mux14~0_combout ),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\GetIR_1|Mux20~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux14~1 .lut_mask = 16'h1F11;
defparam \GetIR_1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
cycloneive_lcell_comb \sel_5_2|result[1]~0 (
// Equation(s):
// \sel_5_2|result[1]~0_combout  = (\GetIR_1|Mux14~1_combout  & !\Cpu_1|Equal18~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GetIR_1|Mux14~1_combout ),
	.datad(\Cpu_1|Equal18~1_combout ),
	.cin(gnd),
	.combout(\sel_5_2|result[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_2|result[1]~0 .lut_mask = 16'h00F0;
defparam \sel_5_2|result[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N22
cycloneive_lcell_comb \Cpu_1|Equal1~0 (
// Equation(s):
// \Cpu_1|Equal1~0_combout  = (!\GetIR_1|Mux2~1_combout  & (\Cpu_1|Equal18~0_combout  & (!\GetIR_1|Mux5~1_combout  & !\GetIR_1|Mux4~1_combout )))

	.dataa(\GetIR_1|Mux2~1_combout ),
	.datab(\Cpu_1|Equal18~0_combout ),
	.datac(\GetIR_1|Mux5~1_combout ),
	.datad(\GetIR_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal1~0 .lut_mask = 16'h0004;
defparam \Cpu_1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N26
cycloneive_lcell_comb \GetIR_1|Mux31~1 (
// Equation(s):
// \GetIR_1|Mux31~1_combout  = (\PC_counter_1|PC_out [3] & ((\PC_counter_1|PC_out [2] & ((\PC_counter_1|PC_out [5]) # (!\PC_counter_1|PC_out [4]))) # (!\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [4])))) # (!\PC_counter_1|PC_out [3] & 
// (\PC_counter_1|PC_out [5] & ((!\PC_counter_1|PC_out [4]) # (!\PC_counter_1|PC_out [2]))))

	.dataa(\PC_counter_1|PC_out [3]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\GetIR_1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux31~1 .lut_mask = 16'hBD28;
defparam \GetIR_1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N4
cycloneive_lcell_comb \GetIR_1|Mux31~2 (
// Equation(s):
// \GetIR_1|Mux31~2_combout  = (\PC_counter_1|PC_out [6] & (((\PC_counter_1|PC_out [3] & \GetIR_1|Mux31~0_combout )))) # (!\PC_counter_1|PC_out [6] & ((\GetIR_1|Mux31~1_combout ) # ((\PC_counter_1|PC_out [3] & \GetIR_1|Mux31~0_combout ))))

	.dataa(\PC_counter_1|PC_out [6]),
	.datab(\GetIR_1|Mux31~1_combout ),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\GetIR_1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux31~2 .lut_mask = 16'hF444;
defparam \GetIR_1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneive_lcell_comb \GetIR_1|Mux26~0 (
// Equation(s):
// \GetIR_1|Mux26~0_combout  = (\PC_counter_1|PC_out [3] & (((\PC_counter_1|PC_out [6])))) # (!\PC_counter_1|PC_out [3] & ((\PC_counter_1|PC_out [5]) # ((!\PC_counter_1|PC_out [2] & \PC_counter_1|PC_out [6]))))

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\GetIR_1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux26~0 .lut_mask = 16'hF0DC;
defparam \GetIR_1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneive_lcell_comb \Cpu_1|Equal2~0 (
// Equation(s):
// \Cpu_1|Equal2~0_combout  = (!\GetIR_1|Mux27~1_combout  & (\GetIR_1|Mux30~1_combout  & (!\GetIR_1|Mux28~1_combout  & \GetIR_1|Mux26~0_combout )))

	.dataa(\GetIR_1|Mux27~1_combout ),
	.datab(\GetIR_1|Mux30~1_combout ),
	.datac(\GetIR_1|Mux28~1_combout ),
	.datad(\GetIR_1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal2~0 .lut_mask = 16'h0400;
defparam \Cpu_1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneive_lcell_comb \Cpu_1|Shift_op[1]~0 (
// Equation(s):
// \Cpu_1|Shift_op[1]~0_combout  = (\Cpu_1|Equal1~0_combout  & (\Cpu_1|Equal2~0_combout  & (\GetIR_1|Mux29~1_combout  $ (!\GetIR_1|Mux31~2_combout ))))

	.dataa(\GetIR_1|Mux29~1_combout ),
	.datab(\Cpu_1|Equal1~0_combout ),
	.datac(\GetIR_1|Mux31~2_combout ),
	.datad(\Cpu_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Shift_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Shift_op[1]~0 .lut_mask = 16'h8400;
defparam \Cpu_1|Shift_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N18
cycloneive_lcell_comb \GetIR_1|Mux23~0 (
// Equation(s):
// \GetIR_1|Mux23~0_combout  = (\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [3] $ (!\PC_counter_1|PC_out [4])))) # (!\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [3] & (!\PC_counter_1|PC_out [4] & !\PC_counter_1|PC_out 
// [5])))

	.dataa(\PC_counter_1|PC_out [3]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\GetIR_1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux23~0 .lut_mask = 16'h8402;
defparam \GetIR_1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneive_lcell_comb \GetIR_1|Mux8~0 (
// Equation(s):
// \GetIR_1|Mux8~0_combout  = (\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [5] & (!\PC_counter_1|PC_out [3] & !\PC_counter_1|PC_out [2]))) # (!\PC_counter_1|PC_out [4] & (((\PC_counter_1|PC_out [3]) # (\PC_counter_1|PC_out [2]))))

	.dataa(\PC_counter_1|PC_out [5]),
	.datab(\PC_counter_1|PC_out [4]),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\PC_counter_1|PC_out [2]),
	.cin(gnd),
	.combout(\GetIR_1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux8~0 .lut_mask = 16'h3338;
defparam \GetIR_1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneive_lcell_comb \GetIR_1|Mux8~1 (
// Equation(s):
// \GetIR_1|Mux8~1_combout  = (!\PC_counter_1|PC_out [6] & \GetIR_1|Mux8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\GetIR_1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux8~1 .lut_mask = 16'h0F00;
defparam \GetIR_1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneive_lcell_comb \Cpu_1|Shift_amountSrc (
// Equation(s):
// \Cpu_1|Shift_amountSrc~combout  = (\GetIR_1|Mux29~1_combout  & (\Cpu_1|Equal1~0_combout  & (\GetIR_1|Mux31~2_combout  & \Cpu_1|Equal2~0_combout )))

	.dataa(\GetIR_1|Mux29~1_combout ),
	.datab(\Cpu_1|Equal1~0_combout ),
	.datac(\GetIR_1|Mux31~2_combout ),
	.datad(\Cpu_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Shift_amountSrc~combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Shift_amountSrc .lut_mask = 16'h8000;
defparam \Cpu_1|Shift_amountSrc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
cycloneive_lcell_comb \GetIR_1|Mux24~0 (
// Equation(s):
// \GetIR_1|Mux24~0_combout  = (\PC_counter_1|PC_out [3] & (\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [4] $ (!\PC_counter_1|PC_out [5])))) # (!\PC_counter_1|PC_out [3] & (\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [4] $ (!\PC_counter_1|PC_out 
// [2]))))

	.dataa(\PC_counter_1|PC_out [3]),
	.datab(\PC_counter_1|PC_out [4]),
	.datac(\PC_counter_1|PC_out [2]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\GetIR_1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux24~0 .lut_mask = 16'hC120;
defparam \GetIR_1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N12
cycloneive_lcell_comb \GetIR_1|Mux15~1 (
// Equation(s):
// \GetIR_1|Mux15~1_combout  = (\GetIR_1|Mux15~0_combout  & (((\GetIR_1|Mux31~0_combout  & \PC_counter_1|PC_out [3])) # (!\PC_counter_1|PC_out [6]))) # (!\GetIR_1|Mux15~0_combout  & (\GetIR_1|Mux31~0_combout  & ((\PC_counter_1|PC_out [3]))))

	.dataa(\GetIR_1|Mux15~0_combout ),
	.datab(\GetIR_1|Mux31~0_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\GetIR_1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux15~1 .lut_mask = 16'hCE0A;
defparam \GetIR_1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
cycloneive_lcell_comb \sel_5_2|result[0]~1 (
// Equation(s):
// \sel_5_2|result[0]~1_combout  = (!\Cpu_1|Equal18~1_combout  & \GetIR_1|Mux15~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\GetIR_1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\sel_5_2|result[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_2|result[0]~1 .lut_mask = 16'h0F00;
defparam \sel_5_2|result[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N8
cycloneive_lcell_comb \sel_5_2|result[2]~3 (
// Equation(s):
// \sel_5_2|result[2]~3_combout  = (\GetIR_1|Mux13~0_combout  & (!\PC_counter_1|PC_out [6] & !\Cpu_1|Equal18~1_combout ))

	.dataa(\GetIR_1|Mux13~0_combout ),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\Cpu_1|Equal18~1_combout ),
	.cin(gnd),
	.combout(\sel_5_2|result[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_2|result[2]~3 .lut_mask = 16'h000A;
defparam \sel_5_2|result[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \ALU_1|ALU_ctr[1]~3 (
// Equation(s):
// \ALU_1|ALU_ctr[1]~3_combout  = (\PC_counter_1|PC_out [4]) # (!\PC_counter_1|PC_out [2])

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|ALU_ctr[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_ctr[1]~3 .lut_mask = 16'hAFAF;
defparam \ALU_1|ALU_ctr[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \ALU_1|ALU_ctr[1]~25 (
// Equation(s):
// \ALU_1|ALU_ctr[1]~25_combout  = (\PC_counter_1|PC_out [6]) # (((!\PC_counter_1|PC_out [3] & \ALU_1|ALU_ctr[1]~3_combout )) # (!\PC_counter_1|PC_out [5]))

	.dataa(\PC_counter_1|PC_out [6]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\ALU_1|ALU_ctr[1]~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_ctr[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_ctr[1]~25 .lut_mask = 16'hBFBB;
defparam \ALU_1|ALU_ctr[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \ALU_1|ALU_ctr[0]~21 (
// Equation(s):
// \ALU_1|ALU_ctr[0]~21_combout  = (\PC_counter_1|PC_out [5] & ((\PC_counter_1|PC_out [4]))) # (!\PC_counter_1|PC_out [5] & ((!\PC_counter_1|PC_out [4]) # (!\PC_counter_1|PC_out [2])))

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|ALU_ctr[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_ctr[0]~21 .lut_mask = 16'hD3D3;
defparam \ALU_1|ALU_ctr[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \ALU_1|ALU_ctr[0]~27 (
// Equation(s):
// \ALU_1|ALU_ctr[0]~27_combout  = (\PC_counter_1|PC_out [6]) # ((\ALU_1|ALU_ctr[0]~21_combout ) # (!\PC_counter_1|PC_out [3]))

	.dataa(\PC_counter_1|PC_out [6]),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\ALU_1|ALU_ctr[0]~21_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_ctr[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_ctr[0]~27 .lut_mask = 16'hFFAF;
defparam \ALU_1|ALU_ctr[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \ALU_1|Mux17~0 (
// Equation(s):
// \ALU_1|Mux17~0_combout  = (\ALU_1|ALU_ctr[0]~27_combout ) # (!\ALU_1|ALU_ctr[1]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|ALU_ctr[1]~25_combout ),
	.datad(\ALU_1|ALU_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux17~0 .lut_mask = 16'hFF0F;
defparam \ALU_1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \ALU_1|Mux17~2 (
// Equation(s):
// \ALU_1|Mux17~2_combout  = (\ALU_1|ALU_ctr[1]~25_combout  & ((\Cpu_1|ALU_op[0]~19_combout ) # (\ALU_1|ALU_ctr[0]~27_combout )))

	.dataa(\ALU_1|ALU_ctr[1]~25_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(gnd),
	.datad(\ALU_1|ALU_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux17~2 .lut_mask = 16'hAA88;
defparam \ALU_1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneive_lcell_comb \Cpu_1|Equal11~0 (
// Equation(s):
// \Cpu_1|Equal11~0_combout  = (\GetIR_1|Mux4~1_combout  & (\GetIR_1|Mux3~0_combout  & (\GetIR_1|Mux2~1_combout  & !\GetIR_1|Mux1~0_combout )))

	.dataa(\GetIR_1|Mux4~1_combout ),
	.datab(\GetIR_1|Mux3~0_combout ),
	.datac(\GetIR_1|Mux2~1_combout ),
	.datad(\GetIR_1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal11~0 .lut_mask = 16'h0080;
defparam \Cpu_1|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
cycloneive_lcell_comb \Cpu_1|Equal16~2 (
// Equation(s):
// \Cpu_1|Equal16~2_combout  = (\Cpu_1|Equal11~0_combout  & (\GetIR_1|Mux5~0_combout  & ((\PC_counter_1|PC_out [2]) # (!\PC_counter_1|PC_out [4]))))

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(\Cpu_1|Equal11~0_combout ),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\GetIR_1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Equal16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal16~2 .lut_mask = 16'h8C00;
defparam \Cpu_1|Equal16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N30
cycloneive_lcell_comb \GetIR_1|Mux18~0 (
// Equation(s):
// \GetIR_1|Mux18~0_combout  = (\PC_counter_1|PC_out [4] & (((!\PC_counter_1|PC_out [2])) # (!\PC_counter_1|PC_out [3]))) # (!\PC_counter_1|PC_out [4] & (((\PC_counter_1|PC_out [5] & \PC_counter_1|PC_out [2]))))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [3]),
	.datac(\PC_counter_1|PC_out [5]),
	.datad(\PC_counter_1|PC_out [2]),
	.cin(gnd),
	.combout(\GetIR_1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux18~0 .lut_mask = 16'h72AA;
defparam \GetIR_1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N6
cycloneive_lcell_comb \GetIR_1|Mux18~1 (
// Equation(s):
// \GetIR_1|Mux18~1_combout  = (\PC_counter_1|PC_out [6]) # (\GetIR_1|Mux18~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\GetIR_1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux18~1 .lut_mask = 16'hFFF0;
defparam \GetIR_1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \sel_32_03_1|Mux18~0 (
// Equation(s):
// \sel_32_03_1|Mux18~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (!\GetIR_1|Mux18~1_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux50~20_combout )))))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\Cpu_1|Equal16~2_combout ),
	.datac(\GetIR_1|Mux18~1_combout ),
	.datad(\reg_32|Mux50~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux18~0 .lut_mask = 16'h1302;
defparam \sel_32_03_1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \ALU_1|tempB[13]~18 (
// Equation(s):
// \ALU_1|tempB[13]~18_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux18~0_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[13]~18 .lut_mask = 16'h55AA;
defparam \ALU_1|tempB[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N6
cycloneive_lcell_comb \GetIR_1|Mux11~0 (
// Equation(s):
// \GetIR_1|Mux11~0_combout  = (\PC_counter_1|PC_out [3] & (\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [4] & \PC_counter_1|PC_out [5])))

	.dataa(\PC_counter_1|PC_out [3]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\GetIR_1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux11~0 .lut_mask = 16'h8000;
defparam \GetIR_1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N12
cycloneive_lcell_comb \GetIR_1|Mux12~0 (
// Equation(s):
// \GetIR_1|Mux12~0_combout  = (\PC_counter_1|PC_out [3] & (!\PC_counter_1|PC_out [5] & ((\PC_counter_1|PC_out [4]) # (\PC_counter_1|PC_out [2])))) # (!\PC_counter_1|PC_out [3] & (!\PC_counter_1|PC_out [4] & ((\PC_counter_1|PC_out [5]))))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\GetIR_1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux12~0 .lut_mask = 16'h05E0;
defparam \GetIR_1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N22
cycloneive_lcell_comb \sel_5_2|result[3]~2 (
// Equation(s):
// \sel_5_2|result[3]~2_combout  = (!\Cpu_1|Equal18~1_combout  & \GetIR_1|Mux12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\GetIR_1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\sel_5_2|result[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_2|result[3]~2 .lut_mask = 16'h0F00;
defparam \sel_5_2|result[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneive_lcell_comb \Cpu_1|Shift_op[0] (
// Equation(s):
// \Cpu_1|Shift_op [0] = (!\GetIR_1|Mux29~1_combout  & (\Cpu_1|Equal1~0_combout  & (!\GetIR_1|Mux31~2_combout  & \Cpu_1|Equal2~0_combout )))

	.dataa(\GetIR_1|Mux29~1_combout ),
	.datab(\Cpu_1|Equal1~0_combout ),
	.datac(\GetIR_1|Mux31~2_combout ),
	.datad(\Cpu_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Shift_op [0]),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Shift_op[0] .lut_mask = 16'h0400;
defparam \Cpu_1|Shift_op[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N0
cycloneive_lcell_comb \GetIR_1|Mux22~0 (
// Equation(s):
// \GetIR_1|Mux22~0_combout  = (\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [4]))) # (!\PC_counter_1|PC_out [5] & (((!\PC_counter_1|PC_out [4] & \PC_counter_1|PC_out [3]))))

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\GetIR_1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux22~0 .lut_mask = 16'h8380;
defparam \GetIR_1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneive_lcell_comb \sel_5_3|result[3]~9 (
// Equation(s):
// \sel_5_3|result[3]~9_combout  = (\Cpu_1|Shift_amountSrc~combout  & (\reg_32|Mux28~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & (((\GetIR_1|Mux22~0_combout  & !\PC_counter_1|PC_out [6]))))

	.dataa(\reg_32|Mux28~9_combout ),
	.datab(\GetIR_1|Mux22~0_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\Cpu_1|Shift_amountSrc~combout ),
	.cin(gnd),
	.combout(\sel_5_3|result[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_3|result[3]~9 .lut_mask = 16'hAA0C;
defparam \sel_5_3|result[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N24
cycloneive_lcell_comb \shift_reg_1|LessThan19~0 (
// Equation(s):
// \shift_reg_1|LessThan19~0_combout  = (\sel_5_3|result[4]~10_combout  & ((\sel_5_3|result[2]~8_combout ) # (\sel_5_3|result[3]~9_combout )))

	.dataa(gnd),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|LessThan19~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|LessThan19~0 .lut_mask = 16'hFC00;
defparam \shift_reg_1|LessThan19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N8
cycloneive_lcell_comb \sel_32_2|result[12]~140 (
// Equation(s):
// \sel_32_2|result[12]~140_combout  = (\Cpu_1|Shift_op [0] & (\sel_32_2|result[12]~69_combout )) # (!\Cpu_1|Shift_op [0] & ((\shift_reg_1|LessThan19~0_combout  & ((\reg_32|Mux32~20_combout ))) # (!\shift_reg_1|LessThan19~0_combout  & 
// (\sel_32_2|result[12]~69_combout ))))

	.dataa(\sel_32_2|result[12]~69_combout ),
	.datab(\reg_32|Mux32~20_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\shift_reg_1|LessThan19~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[12]~140_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[12]~140 .lut_mask = 16'hACAA;
defparam \sel_32_2|result[12]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneive_lcell_comb \GetIR_1|Mux9~0 (
// Equation(s):
// \GetIR_1|Mux9~0_combout  = (\PC_counter_1|PC_out [5] & (!\PC_counter_1|PC_out [6] & (\PC_counter_1|PC_out [2] $ (\PC_counter_1|PC_out [4])))) # (!\PC_counter_1|PC_out [5] & (!\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [2] $ (\PC_counter_1|PC_out 
// [6]))))

	.dataa(\PC_counter_1|PC_out [5]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\PC_counter_1|PC_out [4]),
	.cin(gnd),
	.combout(\GetIR_1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux9~0 .lut_mask = 16'h021C;
defparam \GetIR_1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneive_lcell_comb \GetIR_1|Mux9~1 (
// Equation(s):
// \GetIR_1|Mux9~1_combout  = (\GetIR_1|Mux9~0_combout  & (\PC_counter_1|PC_out [4] $ (\PC_counter_1|PC_out [3])))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [4]),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\GetIR_1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux9~1 .lut_mask = 16'h3C00;
defparam \GetIR_1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneive_lcell_comb \GetIR_1|Mux10~1 (
// Equation(s):
// \GetIR_1|Mux10~1_combout  = (\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [4] $ (((\PC_counter_1|PC_out [5]) # (!\PC_counter_1|PC_out [3]))))) # (!\PC_counter_1|PC_out [2] & (!\PC_counter_1|PC_out [3] & (\PC_counter_1|PC_out [5] $ 
// (\PC_counter_1|PC_out [4]))))

	.dataa(\PC_counter_1|PC_out [5]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\PC_counter_1|PC_out [4]),
	.cin(gnd),
	.combout(\GetIR_1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux10~1 .lut_mask = 16'h418E;
defparam \GetIR_1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneive_lcell_comb \GetIR_1|Mux10~0 (
// Equation(s):
// \GetIR_1|Mux10~0_combout  = (!\PC_counter_1|PC_out [5] & (!\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [2] $ (\PC_counter_1|PC_out [3]))))

	.dataa(\PC_counter_1|PC_out [5]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\PC_counter_1|PC_out [4]),
	.cin(gnd),
	.combout(\GetIR_1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux10~0 .lut_mask = 16'h0014;
defparam \GetIR_1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneive_lcell_comb \GetIR_1|Mux10~2 (
// Equation(s):
// \GetIR_1|Mux10~2_combout  = (\PC_counter_1|PC_out [6] & ((\GetIR_1|Mux10~0_combout ))) # (!\PC_counter_1|PC_out [6] & (!\GetIR_1|Mux10~1_combout ))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [6]),
	.datac(\GetIR_1|Mux10~1_combout ),
	.datad(\GetIR_1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux10~2 .lut_mask = 16'hCF03;
defparam \GetIR_1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N30
cycloneive_lcell_comb \GetIR_1|Mux25~0 (
// Equation(s):
// \GetIR_1|Mux25~0_combout  = (\PC_counter_1|PC_out [5] & ((\PC_counter_1|PC_out [3] & (\PC_counter_1|PC_out [4] & \PC_counter_1|PC_out [2])) # (!\PC_counter_1|PC_out [3] & (!\PC_counter_1|PC_out [4]))))

	.dataa(\PC_counter_1|PC_out [3]),
	.datab(\PC_counter_1|PC_out [4]),
	.datac(\PC_counter_1|PC_out [2]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\GetIR_1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux25~0 .lut_mask = 16'h9100;
defparam \GetIR_1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneive_lcell_comb \GetIR_1|Mux7~0 (
// Equation(s):
// \GetIR_1|Mux7~0_combout  = (\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [4] $ (((\PC_counter_1|PC_out [2]) # (\PC_counter_1|PC_out [3]))))) # (!\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [4] & ((!\PC_counter_1|PC_out [3]) # 
// (!\PC_counter_1|PC_out [2]))))

	.dataa(\PC_counter_1|PC_out [5]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\PC_counter_1|PC_out [4]),
	.cin(gnd),
	.combout(\GetIR_1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux7~0 .lut_mask = 16'h17A8;
defparam \GetIR_1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N14
cycloneive_lcell_comb \shift_reg_1|LessThan23~0 (
// Equation(s):
// \shift_reg_1|LessThan23~0_combout  = (\sel_5_3|result[3]~9_combout  & \sel_5_3|result[4]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|LessThan23~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|LessThan23~0 .lut_mask = 16'hF000;
defparam \shift_reg_1|LessThan23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneive_lcell_comb \sel_5_3|result[1]~6 (
// Equation(s):
// \sel_5_3|result[1]~6_combout  = (\Cpu_1|Shift_amountSrc~combout  & (\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((\GetIR_1|Mux24~0_combout )))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(gnd),
	.datac(\GetIR_1|Mux24~0_combout ),
	.datad(\Cpu_1|Shift_amountSrc~combout ),
	.cin(gnd),
	.combout(\sel_5_3|result[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_3|result[1]~6 .lut_mask = 16'hAAF0;
defparam \sel_5_3|result[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N16
cycloneive_lcell_comb \shift_reg_1|LessThan30~0 (
// Equation(s):
// \shift_reg_1|LessThan30~0_combout  = (\sel_5_3|result[2]~8_combout  & (\sel_5_3|result[0]~7_combout  & (\shift_reg_1|LessThan23~0_combout  & \sel_5_3|result[1]~6_combout )))

	.dataa(\sel_5_3|result[2]~8_combout ),
	.datab(\sel_5_3|result[0]~7_combout ),
	.datac(\shift_reg_1|LessThan23~0_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|LessThan30~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|LessThan30~0 .lut_mask = 16'h8000;
defparam \shift_reg_1|LessThan30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N24
cycloneive_lcell_comb \sel_32_2|result[1]~134 (
// Equation(s):
// \sel_32_2|result[1]~134_combout  = (\shift_reg_1|LessThan30~0_combout  & ((\Cpu_1|Shift_op [0] & (\sel_32_2|result[1]~37_combout )) # (!\Cpu_1|Shift_op [0] & ((\reg_32|Mux32~20_combout ))))) # (!\shift_reg_1|LessThan30~0_combout  & 
// (\sel_32_2|result[1]~37_combout ))

	.dataa(\sel_32_2|result[1]~37_combout ),
	.datab(\shift_reg_1|LessThan30~0_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\reg_32|Mux32~20_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[1]~134_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[1]~134 .lut_mask = 16'hAEA2;
defparam \sel_32_2|result[1]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \ALU_1|ALU_ctr[2]~12 (
// Equation(s):
// \ALU_1|ALU_ctr[2]~12_combout  = (!\PC_counter_1|PC_out [2] & !\PC_counter_1|PC_out [3])

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|ALU_ctr[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_ctr[2]~12 .lut_mask = 16'h0505;
defparam \ALU_1|ALU_ctr[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \ALU_1|ALU_ctr[2]~26 (
// Equation(s):
// \ALU_1|ALU_ctr[2]~26_combout  = (\PC_counter_1|PC_out [6]) # (((\ALU_1|ALU_ctr[2]~12_combout ) # (\PC_counter_1|PC_out [4])) # (!\PC_counter_1|PC_out [5]))

	.dataa(\PC_counter_1|PC_out [6]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\ALU_1|ALU_ctr[2]~12_combout ),
	.datad(\PC_counter_1|PC_out [4]),
	.cin(gnd),
	.combout(\ALU_1|ALU_ctr[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_ctr[2]~26 .lut_mask = 16'hFFFB;
defparam \ALU_1|ALU_ctr[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \ALU_1|Mux16~7 (
// Equation(s):
// \ALU_1|Mux16~7_combout  = (\ALU_1|ALU_ctr[1]~25_combout  & (!\ALU_1|ALU_ctr[2]~26_combout  & \ALU_1|ALU_ctr[0]~27_combout ))

	.dataa(\ALU_1|ALU_ctr[1]~25_combout ),
	.datab(gnd),
	.datac(\ALU_1|ALU_ctr[2]~26_combout ),
	.datad(\ALU_1|ALU_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~7 .lut_mask = 16'h0A00;
defparam \ALU_1|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
cycloneive_lcell_comb \Cpu_1|Equal7~0 (
// Equation(s):
// \Cpu_1|Equal7~0_combout  = (\GetIR_1|Mux2~0_combout  & (\GetIR_1|Mux1~0_combout  & (!\PC_counter_1|PC_out [6] & \GetIR_1|Mux3~0_combout )))

	.dataa(\GetIR_1|Mux2~0_combout ),
	.datab(\GetIR_1|Mux1~0_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\GetIR_1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal7~0 .lut_mask = 16'h0800;
defparam \Cpu_1|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N20
cycloneive_lcell_comb \Cpu_1|Equal7~1 (
// Equation(s):
// \Cpu_1|Equal7~1_combout  = (!\GetIR_1|Mux5~1_combout  & (\Cpu_1|Equal7~0_combout  & !\GetIR_1|Mux4~1_combout ))

	.dataa(\GetIR_1|Mux5~1_combout ),
	.datab(gnd),
	.datac(\Cpu_1|Equal7~0_combout ),
	.datad(\GetIR_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal7~1 .lut_mask = 16'h0050;
defparam \Cpu_1|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N2
cycloneive_lcell_comb \Cpu_1|Equal8~0 (
// Equation(s):
// \Cpu_1|Equal8~0_combout  = (\GetIR_1|Mux5~1_combout  & (\Cpu_1|Equal7~0_combout  & \GetIR_1|Mux4~1_combout ))

	.dataa(\GetIR_1|Mux5~1_combout ),
	.datab(gnd),
	.datac(\Cpu_1|Equal7~0_combout ),
	.datad(\GetIR_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal8~0 .lut_mask = 16'hA000;
defparam \Cpu_1|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N14
cycloneive_lcell_comb \Cpu_1|RegDst (
// Equation(s):
// \Cpu_1|RegDst~combout  = (\Cpu_1|Equal7~1_combout ) # ((\Cpu_1|Equal1~0_combout ) # (\Cpu_1|Equal8~0_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|Equal7~1_combout ),
	.datac(\Cpu_1|Equal1~0_combout ),
	.datad(\Cpu_1|Equal8~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|RegDst~combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|RegDst .lut_mask = 16'hFFFC;
defparam \Cpu_1|RegDst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N22
cycloneive_lcell_comb \sel_5_1|result[0]~2 (
// Equation(s):
// \sel_5_1|result[0]~2_combout  = (\Cpu_1|RegDst~combout  & (\GetIR_1|Mux20~2_combout )) # (!\Cpu_1|RegDst~combout  & ((\GetIR_1|Mux15~1_combout )))

	.dataa(\GetIR_1|Mux20~2_combout ),
	.datab(gnd),
	.datac(\GetIR_1|Mux15~1_combout ),
	.datad(\Cpu_1|RegDst~combout ),
	.cin(gnd),
	.combout(\sel_5_1|result[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_1|result[0]~2 .lut_mask = 16'hAAF0;
defparam \sel_5_1|result[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N6
cycloneive_lcell_comb \Cpu_1|Rd_write_byte_en~0 (
// Equation(s):
// \Cpu_1|Rd_write_byte_en~0_combout  = ((\GetIR_1|Mux2~1_combout  & ((\GetIR_1|Mux5~1_combout ) # (\GetIR_1|Mux4~1_combout ))) # (!\GetIR_1|Mux2~1_combout  & (\GetIR_1|Mux5~1_combout  $ (!\GetIR_1|Mux4~1_combout )))) # (!\Cpu_1|Equal18~0_combout )

	.dataa(\GetIR_1|Mux2~1_combout ),
	.datab(\Cpu_1|Equal18~0_combout ),
	.datac(\GetIR_1|Mux5~1_combout ),
	.datad(\GetIR_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Rd_write_byte_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Rd_write_byte_en~0 .lut_mask = 16'hFBB7;
defparam \Cpu_1|Rd_write_byte_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N14
cycloneive_lcell_comb \GetIR_1|Mux29~1 (
// Equation(s):
// \GetIR_1|Mux29~1_combout  = (\GetIR_1|Mux29~0_combout  & (((\GetIR_1|Mux31~0_combout  & \PC_counter_1|PC_out [3])) # (!\PC_counter_1|PC_out [6]))) # (!\GetIR_1|Mux29~0_combout  & (\GetIR_1|Mux31~0_combout  & ((\PC_counter_1|PC_out [3]))))

	.dataa(\GetIR_1|Mux29~0_combout ),
	.datab(\GetIR_1|Mux31~0_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\GetIR_1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux29~1 .lut_mask = 16'hCE0A;
defparam \GetIR_1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N18
cycloneive_lcell_comb \Cpu_1|ALU_op~12 (
// Equation(s):
// \Cpu_1|ALU_op~12_combout  = (!\GetIR_1|Mux27~1_combout  & (!\GetIR_1|Mux29~1_combout  & !\GetIR_1|Mux26~0_combout ))

	.dataa(gnd),
	.datab(\GetIR_1|Mux27~1_combout ),
	.datac(\GetIR_1|Mux29~1_combout ),
	.datad(\GetIR_1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|ALU_op~12_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|ALU_op~12 .lut_mask = 16'h0003;
defparam \Cpu_1|ALU_op~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N0
cycloneive_lcell_comb \Cpu_1|ALU_op~13 (
// Equation(s):
// \Cpu_1|ALU_op~13_combout  = (\Cpu_1|Equal1~0_combout  & (!\GetIR_1|Mux28~1_combout  & (\Cpu_1|ALU_op~12_combout  & !\GetIR_1|Mux31~2_combout )))

	.dataa(\Cpu_1|Equal1~0_combout ),
	.datab(\GetIR_1|Mux28~1_combout ),
	.datac(\Cpu_1|ALU_op~12_combout ),
	.datad(\GetIR_1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\Cpu_1|ALU_op~13_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|ALU_op~13 .lut_mask = 16'h0020;
defparam \Cpu_1|ALU_op~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \ALU_1|Mux16~8 (
// Equation(s):
// \ALU_1|Mux16~8_combout  = (\ALU_1|ALU_ctr[1]~25_combout  & \ALU_1|ALU_ctr[0]~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|ALU_ctr[1]~25_combout ),
	.datad(\ALU_1|ALU_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~8 .lut_mask = 16'hF000;
defparam \ALU_1|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N28
cycloneive_lcell_comb \sel_5_1|result[4]~5 (
// Equation(s):
// \sel_5_1|result[4]~5_combout  = (\Cpu_1|RegDst~combout  & ((\GetIR_1|Mux16~0_combout ))) # (!\Cpu_1|RegDst~combout  & (\GetIR_1|Mux11~0_combout ))

	.dataa(\Cpu_1|RegDst~combout ),
	.datab(\GetIR_1|Mux11~0_combout ),
	.datac(gnd),
	.datad(\GetIR_1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\sel_5_1|result[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_1|result[4]~5 .lut_mask = 16'hEE44;
defparam \sel_5_1|result[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N22
cycloneive_lcell_comb \GetIR_1|Mux13~0 (
// Equation(s):
// \GetIR_1|Mux13~0_combout  = (\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [4] $ (!\PC_counter_1|PC_out [3])))) # (!\PC_counter_1|PC_out [2] & (!\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [3] $ (\PC_counter_1|PC_out 
// [5]))))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [3]),
	.datac(\PC_counter_1|PC_out [5]),
	.datad(\PC_counter_1|PC_out [2]),
	.cin(gnd),
	.combout(\GetIR_1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux13~0 .lut_mask = 16'h9014;
defparam \GetIR_1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N18
cycloneive_lcell_comb \sel_5_1|result[2]~4 (
// Equation(s):
// \sel_5_1|result[2]~4_combout  = (!\PC_counter_1|PC_out [6] & ((\Cpu_1|RegDst~combout  & (!\GetIR_1|Mux18~0_combout )) # (!\Cpu_1|RegDst~combout  & ((\GetIR_1|Mux13~0_combout )))))

	.dataa(\GetIR_1|Mux18~0_combout ),
	.datab(\GetIR_1|Mux13~0_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\Cpu_1|RegDst~combout ),
	.cin(gnd),
	.combout(\sel_5_1|result[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_1|result[2]~4 .lut_mask = 16'h050C;
defparam \sel_5_1|result[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N28
cycloneive_lcell_comb \GetIR_1|Mux17~0 (
// Equation(s):
// \GetIR_1|Mux17~0_combout  = (\PC_counter_1|PC_out [3] & ((\PC_counter_1|PC_out [4] $ (!\PC_counter_1|PC_out [2])) # (!\PC_counter_1|PC_out [5]))) # (!\PC_counter_1|PC_out [3] & (\PC_counter_1|PC_out [4] $ ((\PC_counter_1|PC_out [5]))))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [3]),
	.datac(\PC_counter_1|PC_out [5]),
	.datad(\PC_counter_1|PC_out [2]),
	.cin(gnd),
	.combout(\GetIR_1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux17~0 .lut_mask = 16'h9E5E;
defparam \GetIR_1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N14
cycloneive_lcell_comb \sel_5_1|result[3]~6 (
// Equation(s):
// \sel_5_1|result[3]~6_combout  = (\Cpu_1|RegDst~combout  & (((\GetIR_1|Mux17~0_combout  & !\PC_counter_1|PC_out [6])))) # (!\Cpu_1|RegDst~combout  & (\GetIR_1|Mux12~0_combout ))

	.dataa(\GetIR_1|Mux12~0_combout ),
	.datab(\GetIR_1|Mux17~0_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\Cpu_1|RegDst~combout ),
	.cin(gnd),
	.combout(\sel_5_1|result[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_1|result[3]~6 .lut_mask = 16'h0CAA;
defparam \sel_5_1|result[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N8
cycloneive_lcell_comb \reg_32|Decoder0~15 (
// Equation(s):
// \reg_32|Decoder0~15_combout  = (\sel_5_1|result[1]~3_combout  & (\sel_5_1|result[2]~4_combout  & (\sel_5_1|result[3]~6_combout  & \sel_5_1|result[0]~2_combout )))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[3]~6_combout ),
	.datad(\sel_5_1|result[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~15 .lut_mask = 16'h8000;
defparam \reg_32|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \reg_32|register[15][0]~33 (
// Equation(s):
// \reg_32|register[15][0]~33_combout  = (!\sel_5_1|result[4]~5_combout  & (\reg_32|Decoder0~15_combout  & \reg_32|register[0][31]~17_combout ))

	.dataa(gnd),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|Decoder0~15_combout ),
	.datad(\reg_32|register[0][31]~17_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][0]~33 .lut_mask = 16'h3000;
defparam \reg_32|register[15][0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N3
dffeas \reg_32|register[15][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][31] .is_wysiwyg = "true";
defparam \reg_32|register[15][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
cycloneive_lcell_comb \reg_32|register[11][31]~feeder (
// Equation(s):
// \reg_32|register[11][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[11][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[11][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
cycloneive_lcell_comb \GetIR_1|Mux19~0 (
// Equation(s):
// \GetIR_1|Mux19~0_combout  = (\PC_counter_1|PC_out [2] & ((\PC_counter_1|PC_out [5] $ (!\PC_counter_1|PC_out [4])) # (!\PC_counter_1|PC_out [3]))) # (!\PC_counter_1|PC_out [2] & ((\PC_counter_1|PC_out [4] & ((\PC_counter_1|PC_out [3]))) # 
// (!\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [5]))))

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\GetIR_1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux19~0 .lut_mask = 16'hD6AE;
defparam \GetIR_1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N12
cycloneive_lcell_comb \sel_5_1|result[1]~3 (
// Equation(s):
// \sel_5_1|result[1]~3_combout  = (\Cpu_1|RegDst~combout  & (\GetIR_1|Mux19~0_combout )) # (!\Cpu_1|RegDst~combout  & ((\GetIR_1|Mux14~1_combout )))

	.dataa(gnd),
	.datab(\GetIR_1|Mux19~0_combout ),
	.datac(\GetIR_1|Mux14~1_combout ),
	.datad(\Cpu_1|RegDst~combout ),
	.cin(gnd),
	.combout(\sel_5_1|result[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_1|result[1]~3 .lut_mask = 16'hCCF0;
defparam \sel_5_1|result[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N6
cycloneive_lcell_comb \reg_32|Decoder0~3 (
// Equation(s):
// \reg_32|Decoder0~3_combout  = (\sel_5_1|result[3]~6_combout  & (!\sel_5_1|result[2]~4_combout  & (\sel_5_1|result[1]~3_combout  & \sel_5_1|result[0]~2_combout )))

	.dataa(\sel_5_1|result[3]~6_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[1]~3_combout ),
	.datad(\sel_5_1|result[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~3 .lut_mask = 16'h2000;
defparam \reg_32|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N16
cycloneive_lcell_comb \reg_32|register[11][0]~21 (
// Equation(s):
// \reg_32|register[11][0]~21_combout  = (!\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~3_combout ))

	.dataa(gnd),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|register[0][31]~17_combout ),
	.datad(\reg_32|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\reg_32|register[11][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][0]~21 .lut_mask = 16'h3000;
defparam \reg_32|register[11][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N15
dffeas \reg_32|register[11][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][31] .is_wysiwyg = "true";
defparam \reg_32|register[11][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \reg_32|Decoder0~11 (
// Equation(s):
// \reg_32|Decoder0~11_combout  = (\sel_5_1|result[1]~3_combout  & (!\sel_5_1|result[2]~4_combout  & (\sel_5_1|result[0]~2_combout  & !\sel_5_1|result[3]~6_combout )))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[0]~2_combout ),
	.datad(\sel_5_1|result[3]~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~11 .lut_mask = 16'h0020;
defparam \reg_32|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \reg_32|register[3][0]~29 (
// Equation(s):
// \reg_32|register[3][0]~29_combout  = (\reg_32|register[0][31]~17_combout  & (!\sel_5_1|result[4]~5_combout  & \reg_32|Decoder0~11_combout ))

	.dataa(gnd),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\reg_32|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][0]~29 .lut_mask = 16'h0C00;
defparam \reg_32|register[3][0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N29
dffeas \reg_32|register[3][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][31] .is_wysiwyg = "true";
defparam \reg_32|register[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N28
cycloneive_lcell_comb \reg_32|Mux0~7 (
// Equation(s):
// \reg_32|Mux0~7_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|register[11][31]~q ) # ((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|register[3][31]~q  & !\GetIR_1|Mux8~1_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[11][31]~q ),
	.datac(\reg_32|register[3][31]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux0~7 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N2
cycloneive_lcell_comb \reg_32|Mux0~8 (
// Equation(s):
// \reg_32|Mux0~8_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux0~7_combout  & ((\reg_32|register[15][31]~q ))) # (!\reg_32|Mux0~7_combout  & (\reg_32|register[7][31]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux0~7_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[7][31]~q ),
	.datac(\reg_32|register[15][31]~q ),
	.datad(\reg_32|Mux0~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux0~8 .lut_mask = 16'hF588;
defparam \reg_32|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N16
cycloneive_lcell_comb \reg_32|register[13][31]~feeder (
// Equation(s):
// \reg_32|register[13][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[13][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[13][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \reg_32|Decoder0~12 (
// Equation(s):
// \reg_32|Decoder0~12_combout  = (!\sel_5_1|result[1]~3_combout  & (\sel_5_1|result[2]~4_combout  & (\sel_5_1|result[0]~2_combout  & \sel_5_1|result[3]~6_combout )))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[0]~2_combout ),
	.datad(\sel_5_1|result[3]~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~12 .lut_mask = 16'h4000;
defparam \reg_32|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneive_lcell_comb \reg_32|register[13][0]~30 (
// Equation(s):
// \reg_32|register[13][0]~30_combout  = (!\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~12_combout ))

	.dataa(\sel_5_1|result[4]~5_combout ),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(\reg_32|Decoder0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[13][0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][0]~30 .lut_mask = 16'h4040;
defparam \reg_32|register[13][0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N17
dffeas \reg_32|register[13][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][31] .is_wysiwyg = "true";
defparam \reg_32|register[13][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \reg_32|register[5][31]~feeder (
// Equation(s):
// \reg_32|register[5][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[5][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[5][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N15
dffeas \reg_32|register[5][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][31] .is_wysiwyg = "true";
defparam \reg_32|register[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N12
cycloneive_lcell_comb \reg_32|register[1][31]~168 (
// Equation(s):
// \reg_32|register[1][31]~168_combout  = !\sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[31]~133_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][31]~168_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][31]~168 .lut_mask = 16'h00FF;
defparam \reg_32|register[1][31]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneive_lcell_comb \reg_32|Decoder0~9 (
// Equation(s):
// \reg_32|Decoder0~9_combout  = (!\sel_5_1|result[1]~3_combout  & (!\sel_5_1|result[2]~4_combout  & (\sel_5_1|result[0]~2_combout  & !\sel_5_1|result[3]~6_combout )))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[0]~2_combout ),
	.datad(\sel_5_1|result[3]~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~9 .lut_mask = 16'h0010;
defparam \reg_32|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneive_lcell_comb \reg_32|register[1][0]~27 (
// Equation(s):
// \reg_32|register[1][0]~27_combout  = (\reg_32|register[0][31]~17_combout  & (!\sel_5_1|result[4]~5_combout  & \reg_32|Decoder0~9_combout ))

	.dataa(\reg_32|register[0][31]~17_combout ),
	.datab(gnd),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\reg_32|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][0]~27 .lut_mask = 16'h0A00;
defparam \reg_32|register[1][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N13
dffeas \reg_32|register[1][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][31]~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][31] .is_wysiwyg = "true";
defparam \reg_32|register[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N2
cycloneive_lcell_comb \reg_32|Decoder0~1 (
// Equation(s):
// \reg_32|Decoder0~1_combout  = (\sel_5_1|result[3]~6_combout  & (!\sel_5_1|result[2]~4_combout  & (!\sel_5_1|result[1]~3_combout  & \sel_5_1|result[0]~2_combout )))

	.dataa(\sel_5_1|result[3]~6_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[1]~3_combout ),
	.datad(\sel_5_1|result[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~1 .lut_mask = 16'h0200;
defparam \reg_32|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N8
cycloneive_lcell_comb \reg_32|register[9][0]~19 (
// Equation(s):
// \reg_32|register[9][0]~19_combout  = (!\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|register[0][31]~17_combout ),
	.datad(\reg_32|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][0]~19 .lut_mask = 16'h3000;
defparam \reg_32|register[9][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N17
dffeas \reg_32|register[9][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][31] .is_wysiwyg = "true";
defparam \reg_32|register[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \reg_32|Mux0~0 (
// Equation(s):
// \reg_32|Mux0~0_combout  = (\GetIR_1|Mux7~0_combout  & (((\reg_32|register[9][31]~q ) # (\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (!\reg_32|register[1][31]~q  & ((!\GetIR_1|Mux8~1_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[1][31]~q ),
	.datac(\reg_32|register[9][31]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux0~0 .lut_mask = 16'hAAB1;
defparam \reg_32|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \reg_32|Mux0~1 (
// Equation(s):
// \reg_32|Mux0~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux0~0_combout  & (\reg_32|register[13][31]~q )) # (!\reg_32|Mux0~0_combout  & ((\reg_32|register[5][31]~q ))))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux0~0_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[13][31]~q ),
	.datac(\reg_32|register[5][31]~q ),
	.datad(\reg_32|Mux0~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux0~1 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \reg_32|register[10][31]~feeder (
// Equation(s):
// \reg_32|register[10][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[10][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[10][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N28
cycloneive_lcell_comb \reg_32|Decoder0~0 (
// Equation(s):
// \reg_32|Decoder0~0_combout  = (\sel_5_1|result[3]~6_combout  & (!\sel_5_1|result[2]~4_combout  & (\sel_5_1|result[1]~3_combout  & !\sel_5_1|result[0]~2_combout )))

	.dataa(\sel_5_1|result[3]~6_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[1]~3_combout ),
	.datad(\sel_5_1|result[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~0 .lut_mask = 16'h0020;
defparam \reg_32|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N30
cycloneive_lcell_comb \reg_32|register[10][0]~18 (
// Equation(s):
// \reg_32|register[10][0]~18_combout  = (!\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~0_combout ))

	.dataa(\sel_5_1|result[4]~5_combout ),
	.datab(gnd),
	.datac(\reg_32|register[0][31]~17_combout ),
	.datad(\reg_32|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][0]~18 .lut_mask = 16'h5000;
defparam \reg_32|register[10][0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N19
dffeas \reg_32|register[10][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][31] .is_wysiwyg = "true";
defparam \reg_32|register[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N24
cycloneive_lcell_comb \reg_32|register[6][31]~feeder (
// Equation(s):
// \reg_32|register[6][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[31]~133_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][31]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[6][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N12
cycloneive_lcell_comb \reg_32|register[6][0]~23 (
// Equation(s):
// \reg_32|register[6][0]~23_combout  = (\reg_32|Decoder0~5_combout  & (!\sel_5_1|result[4]~5_combout  & \reg_32|register[0][31]~17_combout ))

	.dataa(\reg_32|Decoder0~5_combout ),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|register[0][31]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[6][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][0]~23 .lut_mask = 16'h2020;
defparam \reg_32|register[6][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N25
dffeas \reg_32|register[6][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][31] .is_wysiwyg = "true";
defparam \reg_32|register[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N6
cycloneive_lcell_comb \reg_32|Mux0~2 (
// Equation(s):
// \reg_32|Mux0~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|register[6][31]~q ))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|register[2][31]~q ))))

	.dataa(\reg_32|register[2][31]~q ),
	.datab(\reg_32|register[6][31]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux0~2 .lut_mask = 16'hFC0A;
defparam \reg_32|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N22
cycloneive_lcell_comb \reg_32|Mux0~3 (
// Equation(s):
// \reg_32|Mux0~3_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux0~2_combout  & (\reg_32|register[14][31]~q )) # (!\reg_32|Mux0~2_combout  & ((\reg_32|register[10][31]~q ))))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux0~2_combout ))))

	.dataa(\reg_32|register[14][31]~q ),
	.datab(\reg_32|register[10][31]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|Mux0~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux0~3 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
cycloneive_lcell_comb \reg_32|register[12][31]~feeder (
// Equation(s):
// \reg_32|register[12][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[12][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[12][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \reg_32|Decoder0~14 (
// Equation(s):
// \reg_32|Decoder0~14_combout  = (!\sel_5_1|result[1]~3_combout  & (\sel_5_1|result[2]~4_combout  & (!\sel_5_1|result[0]~2_combout  & \sel_5_1|result[3]~6_combout )))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[0]~2_combout ),
	.datad(\sel_5_1|result[3]~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~14 .lut_mask = 16'h0400;
defparam \reg_32|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneive_lcell_comb \reg_32|register[12][0]~32 (
// Equation(s):
// \reg_32|register[12][0]~32_combout  = (\reg_32|register[0][31]~17_combout  & (!\sel_5_1|result[4]~5_combout  & \reg_32|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\reg_32|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\reg_32|register[12][0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][0]~32 .lut_mask = 16'h0C00;
defparam \reg_32|register[12][0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N19
dffeas \reg_32|register[12][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][31] .is_wysiwyg = "true";
defparam \reg_32|register[12][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneive_lcell_comb \ALU_1|Mux0~2 (
// Equation(s):
// \ALU_1|Mux0~2_combout  = (\ALU_1|ALU_ctr[1]~25_combout  & (\ALU_1|ALU_out~17_combout )) # (!\ALU_1|ALU_ctr[1]~25_combout  & (((\reg_32|Mux0~9_combout  & \sel_32_03_1|Mux0~1_combout ))))

	.dataa(\ALU_1|ALU_out~17_combout ),
	.datab(\reg_32|Mux0~9_combout ),
	.datac(\ALU_1|ALU_ctr[1]~25_combout ),
	.datad(\sel_32_03_1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux0~2 .lut_mask = 16'hACA0;
defparam \ALU_1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \shift_reg_1|Mux33~0 (
// Equation(s):
// \shift_reg_1|Mux33~0_combout  = (!\Cpu_1|Shift_op [0] & (((\sel_5_3|result[4]~10_combout ) # (\sel_5_3|result[3]~9_combout )) # (!\shift_reg_1|Add25~4_combout )))

	.dataa(\shift_reg_1|Add25~4_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\Cpu_1|Shift_op [0]),
	.cin(gnd),
	.combout(\shift_reg_1|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux33~0 .lut_mask = 16'h00FD;
defparam \shift_reg_1|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \shift_reg_1|Add17~0 (
// Equation(s):
// \shift_reg_1|Add17~0_combout  = \sel_5_3|result[4]~10_combout  $ (((\sel_5_3|result[3]~9_combout ) # ((\sel_5_3|result[2]~8_combout ) # (\sel_5_3|result[1]~6_combout ))))

	.dataa(\sel_5_3|result[3]~9_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Add17~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Add17~0 .lut_mask = 16'h3336;
defparam \shift_reg_1|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~139 (
// Equation(s):
// \shift_reg_1|ShiftRight0~139_combout  = (\reg_32|Mux44~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & ((!\reg_32|Mux30~9_combout ))) # (!\Cpu_1|Shift_amountSrc~combout  & (!\GetIR_1|Mux24~0_combout ))))

	.dataa(\reg_32|Mux44~20_combout ),
	.datab(\GetIR_1|Mux24~0_combout ),
	.datac(\reg_32|Mux30~9_combout ),
	.datad(\Cpu_1|Shift_amountSrc~combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~139_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~139 .lut_mask = 16'h0A22;
defparam \shift_reg_1|ShiftRight0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~138 (
// Equation(s):
// \shift_reg_1|ShiftRight0~138_combout  = (\reg_32|Mux46~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & ((\reg_32|Mux30~9_combout ))) # (!\Cpu_1|Shift_amountSrc~combout  & (\GetIR_1|Mux24~0_combout ))))

	.dataa(\reg_32|Mux46~20_combout ),
	.datab(\GetIR_1|Mux24~0_combout ),
	.datac(\reg_32|Mux30~9_combout ),
	.datad(\Cpu_1|Shift_amountSrc~combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~138_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~138 .lut_mask = 16'hA088;
defparam \shift_reg_1|ShiftRight0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \shift_reg_1|Add29~3 (
// Equation(s):
// \shift_reg_1|Add29~3_combout  = \sel_5_3|result[4]~10_combout  $ (((\sel_5_3|result[3]~9_combout  & (\sel_5_3|result[2]~8_combout  & \sel_5_3|result[1]~6_combout ))))

	.dataa(\sel_5_3|result[3]~9_combout ),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(\sel_5_3|result[4]~10_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Add29~3_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Add29~3 .lut_mask = 16'h78F0;
defparam \shift_reg_1|Add29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \sel_32_2|result[18]~86 (
// Equation(s):
// \sel_32_2|result[18]~86_combout  = (\shift_reg_1|Add29~3_combout  & ((\shift_reg_1|Mux29~3_combout ))) # (!\shift_reg_1|Add29~3_combout  & (\shift_reg_1|Mux29~1_combout ))

	.dataa(\shift_reg_1|Mux29~1_combout ),
	.datab(gnd),
	.datac(\shift_reg_1|Mux29~3_combout ),
	.datad(\shift_reg_1|Add29~3_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[18]~86_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[18]~86 .lut_mask = 16'hF0AA;
defparam \sel_32_2|result[18]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N8
cycloneive_lcell_comb \shift_reg_1|Mux45~0 (
// Equation(s):
// \shift_reg_1|Mux45~0_combout  = (\sel_5_3|result[4]~10_combout ) # ((\sel_5_3|result[1]~6_combout  & (\sel_5_3|result[3]~9_combout  & \sel_5_3|result[2]~8_combout )))

	.dataa(\sel_5_3|result[1]~6_combout ),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux45~0 .lut_mask = 16'hFF80;
defparam \shift_reg_1|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \sel_32_2|result[18]~87 (
// Equation(s):
// \sel_32_2|result[18]~87_combout  = (\Cpu_1|Shift_op [0] & (((\sel_32_2|result[18]~86_combout )))) # (!\Cpu_1|Shift_op [0] & ((\shift_reg_1|Mux45~0_combout  & (\reg_32|Mux32~20_combout )) # (!\shift_reg_1|Mux45~0_combout  & 
// ((\sel_32_2|result[18]~86_combout )))))

	.dataa(\Cpu_1|Shift_op [0]),
	.datab(\reg_32|Mux32~20_combout ),
	.datac(\sel_32_2|result[18]~86_combout ),
	.datad(\shift_reg_1|Mux45~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[18]~87_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[18]~87 .lut_mask = 16'hE4F0;
defparam \sel_32_2|result[18]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N30
cycloneive_lcell_comb \sel_32_03_1|Mux13~1 (
// Equation(s):
// \sel_32_03_1|Mux13~1_combout  = (\sel_32_03_1|Mux13~0_combout ) # ((!\Cpu_1|ALUsrcB[0]~1_combout  & (!\Cpu_1|Equal16~2_combout  & \reg_32|Mux45~20_combout )))

	.dataa(\sel_32_03_1|Mux13~0_combout ),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\reg_32|Mux45~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux13~1 .lut_mask = 16'hABAA;
defparam \sel_32_03_1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N20
cycloneive_lcell_comb \reg_32|register[1][18]~143 (
// Equation(s):
// \reg_32|register[1][18]~143_combout  = !\sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][18]~143_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][18]~143 .lut_mask = 16'h00FF;
defparam \reg_32|register[1][18]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N21
dffeas \reg_32|register[1][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][18]~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][18] .is_wysiwyg = "true";
defparam \reg_32|register[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \reg_32|register~49 (
// Equation(s):
// \reg_32|register~49_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[18]~87_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux13~4_combout )))))

	.dataa(\reg_32|register[0][31]~28_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[18]~87_combout ),
	.datad(\ALU_1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~49 .lut_mask = 16'hA280;
defparam \reg_32|register~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N21
dffeas \reg_32|register[0][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][18] .is_wysiwyg = "true";
defparam \reg_32|register[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \reg_32|register[2][18]~144 (
// Equation(s):
// \reg_32|register[2][18]~144_combout  = !\sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][18]~144_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][18]~144 .lut_mask = 16'h00FF;
defparam \reg_32|register[2][18]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N10
cycloneive_lcell_comb \reg_32|Decoder0~8 (
// Equation(s):
// \reg_32|Decoder0~8_combout  = (\sel_5_1|result[1]~3_combout  & (!\sel_5_1|result[2]~4_combout  & (!\sel_5_1|result[3]~6_combout  & !\sel_5_1|result[0]~2_combout )))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[3]~6_combout ),
	.datad(\sel_5_1|result[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~8 .lut_mask = 16'h0002;
defparam \reg_32|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \reg_32|register[2][0]~26 (
// Equation(s):
// \reg_32|register[2][0]~26_combout  = (!\sel_5_1|result[4]~5_combout  & (\reg_32|Decoder0~8_combout  & \reg_32|register[0][31]~17_combout ))

	.dataa(gnd),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|Decoder0~8_combout ),
	.datad(\reg_32|register[0][31]~17_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][0]~26 .lut_mask = 16'h3000;
defparam \reg_32|register[2][0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \reg_32|register[2][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][18]~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][18] .is_wysiwyg = "true";
defparam \reg_32|register[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N18
cycloneive_lcell_comb \reg_32|Mux13~4 (
// Equation(s):
// \reg_32|Mux13~4_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & ((!\reg_32|register[2][18]~q ))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|register[0][18]~q ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[0][18]~q ),
	.datac(\reg_32|register[2][18]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux13~4 .lut_mask = 16'hAF44;
defparam \reg_32|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N4
cycloneive_lcell_comb \reg_32|Mux13~5 (
// Equation(s):
// \reg_32|Mux13~5_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux13~4_combout  & (!\reg_32|register[3][18]~q )) # (!\reg_32|Mux13~4_combout  & ((!\reg_32|register[1][18]~q ))))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux13~4_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[3][18]~q ),
	.datac(\reg_32|register[1][18]~q ),
	.datad(\reg_32|Mux13~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux13~5 .lut_mask = 16'h770A;
defparam \reg_32|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N25
dffeas \reg_32|register[9][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][18] .is_wysiwyg = "true";
defparam \reg_32|register[9][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N20
cycloneive_lcell_comb \reg_32|register[8][0]~20 (
// Equation(s):
// \reg_32|register[8][0]~20_combout  = (\reg_32|Decoder0~2_combout  & (\reg_32|register[0][31]~17_combout  & !\sel_5_1|result[4]~5_combout ))

	.dataa(\reg_32|Decoder0~2_combout ),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(gnd),
	.datad(\sel_5_1|result[4]~5_combout ),
	.cin(gnd),
	.combout(\reg_32|register[8][0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][0]~20 .lut_mask = 16'h0088;
defparam \reg_32|register[8][0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N23
dffeas \reg_32|register[8][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][18] .is_wysiwyg = "true";
defparam \reg_32|register[8][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \reg_32|Mux13~2 (
// Equation(s):
// \reg_32|Mux13~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[10][18]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[8][18]~q )))))

	.dataa(\reg_32|register[10][18]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[8][18]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux13~2 .lut_mask = 16'hEE30;
defparam \reg_32|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \reg_32|Mux13~3 (
// Equation(s):
// \reg_32|Mux13~3_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux13~2_combout  & (\reg_32|register[11][18]~q )) # (!\reg_32|Mux13~2_combout  & ((\reg_32|register[9][18]~q ))))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux13~2_combout ))))

	.dataa(\reg_32|register[11][18]~q ),
	.datab(\reg_32|register[9][18]~q ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\reg_32|Mux13~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux13~3 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N26
cycloneive_lcell_comb \reg_32|Mux13~6 (
// Equation(s):
// \reg_32|Mux13~6_combout  = (\GetIR_1|Mux8~1_combout  & (\GetIR_1|Mux7~0_combout )) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux13~3_combout ))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|Mux13~5_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|Mux13~5_combout ),
	.datad(\reg_32|Mux13~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux13~6 .lut_mask = 16'hDC98;
defparam \reg_32|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \reg_32|register[14][18]~feeder (
// Equation(s):
// \reg_32|register[14][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[14][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][18]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[14][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneive_lcell_comb \reg_32|Decoder0~13 (
// Equation(s):
// \reg_32|Decoder0~13_combout  = (\sel_5_1|result[1]~3_combout  & (\sel_5_1|result[2]~4_combout  & (!\sel_5_1|result[0]~2_combout  & \sel_5_1|result[3]~6_combout )))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[0]~2_combout ),
	.datad(\sel_5_1|result[3]~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~13 .lut_mask = 16'h0800;
defparam \reg_32|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \reg_32|register[14][0]~31 (
// Equation(s):
// \reg_32|register[14][0]~31_combout  = (!\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~13_combout ))

	.dataa(\sel_5_1|result[4]~5_combout ),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(\reg_32|Decoder0~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[14][0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][0]~31 .lut_mask = 16'h4040;
defparam \reg_32|register[14][0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N31
dffeas \reg_32|register[14][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][18] .is_wysiwyg = "true";
defparam \reg_32|register[14][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneive_lcell_comb \reg_32|register[13][18]~feeder (
// Equation(s):
// \reg_32|register[13][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][18]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[13][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N15
dffeas \reg_32|register[13][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][18] .is_wysiwyg = "true";
defparam \reg_32|register[13][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
cycloneive_lcell_comb \reg_32|Mux13~7 (
// Equation(s):
// \reg_32|Mux13~7_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & ((\reg_32|register[13][18]~q ))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|register[12][18]~q ))))

	.dataa(\reg_32|register[12][18]~q ),
	.datab(\reg_32|register[13][18]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux13~7 .lut_mask = 16'hFC0A;
defparam \reg_32|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
cycloneive_lcell_comb \reg_32|Mux13~8 (
// Equation(s):
// \reg_32|Mux13~8_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux13~7_combout  & (\reg_32|register[15][18]~q )) # (!\reg_32|Mux13~7_combout  & ((\reg_32|register[14][18]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux13~7_combout ))))

	.dataa(\reg_32|register[15][18]~q ),
	.datab(\reg_32|register[14][18]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|Mux13~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux13~8 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
cycloneive_lcell_comb \reg_32|Mux13~9 (
// Equation(s):
// \reg_32|Mux13~9_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux13~6_combout  & ((\reg_32|Mux13~8_combout ))) # (!\reg_32|Mux13~6_combout  & (\reg_32|Mux13~1_combout )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux13~6_combout ))))

	.dataa(\reg_32|Mux13~1_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|Mux13~6_combout ),
	.datad(\reg_32|Mux13~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux13~9 .lut_mask = 16'hF838;
defparam \reg_32|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \sel_32_03_1|Mux14~0 (
// Equation(s):
// \sel_32_03_1|Mux14~0_combout  = (\Cpu_1|Equal16~2_combout  & (\GetIR_1|Mux30~1_combout )) # (!\Cpu_1|Equal16~2_combout  & (((\Cpu_1|ALUsrcB[0]~1_combout  & \Ext_1|result [16]))))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\GetIR_1|Mux30~1_combout ),
	.datac(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datad(\Ext_1|result [16]),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux14~0 .lut_mask = 16'hD888;
defparam \sel_32_03_1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N28
cycloneive_lcell_comb \sel_32_2|result[21]~83 (
// Equation(s):
// \sel_32_2|result[21]~83_combout  = (\Cpu_1|Shift_op [0] & ((\Cpu_1|Shift_amountSrc~combout  & ((\reg_32|Mux27~9_combout ))) # (!\Cpu_1|Shift_amountSrc~combout  & (\GetIR_1|Mux21~1_combout ))))

	.dataa(\GetIR_1|Mux21~1_combout ),
	.datab(\reg_32|Mux27~9_combout ),
	.datac(\Cpu_1|Shift_amountSrc~combout ),
	.datad(\Cpu_1|Shift_op [0]),
	.cin(gnd),
	.combout(\sel_32_2|result[21]~83_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[21]~83 .lut_mask = 16'hCA00;
defparam \sel_32_2|result[21]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N22
cycloneive_lcell_comb \reg_32|register[13][10]~feeder (
// Equation(s):
// \reg_32|register[13][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[10]~66_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][10]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[13][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N23
dffeas \reg_32|register[13][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][10] .is_wysiwyg = "true";
defparam \reg_32|register[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N27
dffeas \reg_32|register[12][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][10] .is_wysiwyg = "true";
defparam \reg_32|register[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneive_lcell_comb \reg_32|Mux21~7 (
// Equation(s):
// \reg_32|Mux21~7_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[13][10]~q ) # ((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|register[12][10]~q  & !\GetIR_1|Mux9~1_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[13][10]~q ),
	.datac(\reg_32|register[12][10]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux21~7 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N17
dffeas \reg_32|register[14][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][10] .is_wysiwyg = "true";
defparam \reg_32|register[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneive_lcell_comb \reg_32|Mux21~8 (
// Equation(s):
// \reg_32|Mux21~8_combout  = (\reg_32|Mux21~7_combout  & ((\reg_32|register[15][10]~q ) # ((!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux21~7_combout  & (((\GetIR_1|Mux9~1_combout  & \reg_32|register[14][10]~q ))))

	.dataa(\reg_32|register[15][10]~q ),
	.datab(\reg_32|Mux21~7_combout ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|register[14][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux21~8 .lut_mask = 16'hBC8C;
defparam \reg_32|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N21
dffeas \reg_32|register[1][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][10] .is_wysiwyg = "true";
defparam \reg_32|register[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N7
dffeas \reg_32|register[3][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[10]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][10] .is_wysiwyg = "true";
defparam \reg_32|register[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneive_lcell_comb \reg_32|Mux21~5 (
// Equation(s):
// \reg_32|Mux21~5_combout  = (\reg_32|Mux21~4_combout  & (((\reg_32|register[3][10]~q )) # (!\GetIR_1|Mux10~2_combout ))) # (!\reg_32|Mux21~4_combout  & (\GetIR_1|Mux10~2_combout  & (\reg_32|register[1][10]~q )))

	.dataa(\reg_32|Mux21~4_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[1][10]~q ),
	.datad(\reg_32|register[3][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux21~5 .lut_mask = 16'hEA62;
defparam \reg_32|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneive_lcell_comb \reg_32|register[11][10]~feeder (
// Equation(s):
// \reg_32|register[11][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[10]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[11][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[11][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N11
dffeas \reg_32|register[11][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][10] .is_wysiwyg = "true";
defparam \reg_32|register[11][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \reg_32|register[9][10]~feeder (
// Equation(s):
// \reg_32|register[9][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[10]~66_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][10]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N25
dffeas \reg_32|register[9][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][10] .is_wysiwyg = "true";
defparam \reg_32|register[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \reg_32|Mux21~3 (
// Equation(s):
// \reg_32|Mux21~3_combout  = (\reg_32|Mux21~2_combout  & (((\reg_32|register[11][10]~q )) # (!\GetIR_1|Mux10~2_combout ))) # (!\reg_32|Mux21~2_combout  & (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[9][10]~q ))))

	.dataa(\reg_32|Mux21~2_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[11][10]~q ),
	.datad(\reg_32|register[9][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux21~3 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \reg_32|Mux21~6 (
// Equation(s):
// \reg_32|Mux21~6_combout  = (\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux21~3_combout ) # (\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|Mux21~5_combout  & ((!\GetIR_1|Mux8~1_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|Mux21~5_combout ),
	.datac(\reg_32|Mux21~3_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux21~6 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N17
dffeas \reg_32|register[6][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][10] .is_wysiwyg = "true";
defparam \reg_32|register[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N10
cycloneive_lcell_comb \reg_32|Decoder0~7 (
// Equation(s):
// \reg_32|Decoder0~7_combout  = (!\sel_5_1|result[3]~6_combout  & (\sel_5_1|result[2]~4_combout  & (\sel_5_1|result[1]~3_combout  & \sel_5_1|result[0]~2_combout )))

	.dataa(\sel_5_1|result[3]~6_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[1]~3_combout ),
	.datad(\sel_5_1|result[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~7 .lut_mask = 16'h4000;
defparam \reg_32|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N20
cycloneive_lcell_comb \reg_32|register[7][0]~25 (
// Equation(s):
// \reg_32|register[7][0]~25_combout  = (!\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|register[0][31]~17_combout ),
	.datad(\reg_32|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\reg_32|register[7][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][0]~25 .lut_mask = 16'h3000;
defparam \reg_32|register[7][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N25
dffeas \reg_32|register[7][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][10] .is_wysiwyg = "true";
defparam \reg_32|register[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N24
cycloneive_lcell_comb \reg_32|Mux21~1 (
// Equation(s):
// \reg_32|Mux21~1_combout  = (\reg_32|Mux21~0_combout  & (((\reg_32|register[7][10]~q ) # (!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux21~0_combout  & (\reg_32|register[6][10]~q  & ((\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|Mux21~0_combout ),
	.datab(\reg_32|register[6][10]~q ),
	.datac(\reg_32|register[7][10]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux21~1 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \reg_32|Mux21~9 (
// Equation(s):
// \reg_32|Mux21~9_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux21~6_combout  & (\reg_32|Mux21~8_combout )) # (!\reg_32|Mux21~6_combout  & ((\reg_32|Mux21~1_combout ))))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux21~6_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|Mux21~8_combout ),
	.datac(\reg_32|Mux21~6_combout ),
	.datad(\reg_32|Mux21~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux21~9 .lut_mask = 16'hDAD0;
defparam \reg_32|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N6
cycloneive_lcell_comb \sel_32_03_1|Mux21~0 (
// Equation(s):
// \sel_32_03_1|Mux21~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux21~1_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux53~20_combout )))))

	.dataa(\GetIR_1|Mux21~1_combout ),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\reg_32|Mux53~20_combout ),
	.datad(\Cpu_1|Equal16~2_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux21~0 .lut_mask = 16'h00B8;
defparam \sel_32_03_1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneive_lcell_comb \ALU_1|Mux16~2 (
// Equation(s):
// \ALU_1|Mux16~2_combout  = (\ALU_1|ALU_ctr[1]~25_combout  & \ALU_1|ALU_ctr[2]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|ALU_ctr[1]~25_combout ),
	.datad(\ALU_1|ALU_ctr[2]~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~2 .lut_mask = 16'hF000;
defparam \ALU_1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \reg_32|register[30][6]~feeder (
// Equation(s):
// \reg_32|register[30][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[6]~54_combout ),
	.cin(gnd),
	.combout(\reg_32|register[30][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][6]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[30][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \reg_32|register[30][0]~63 (
// Equation(s):
// \reg_32|register[30][0]~63_combout  = (\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~13_combout ))

	.dataa(\sel_5_1|result[4]~5_combout ),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(\reg_32|Decoder0~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[30][0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][0]~63 .lut_mask = 16'h8080;
defparam \reg_32|register[30][0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \reg_32|register[30][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][6] .is_wysiwyg = "true";
defparam \reg_32|register[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N26
cycloneive_lcell_comb \reg_32|register[22][0]~60 (
// Equation(s):
// \reg_32|register[22][0]~60_combout  = (\reg_32|Decoder0~5_combout  & (\sel_5_1|result[4]~5_combout  & \reg_32|register[0][31]~17_combout ))

	.dataa(\reg_32|Decoder0~5_combout ),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|register[0][31]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[22][0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][0]~60 .lut_mask = 16'h8080;
defparam \reg_32|register[22][0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N17
dffeas \reg_32|register[22][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][6] .is_wysiwyg = "true";
defparam \reg_32|register[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \reg_32|Mux57~11 (
// Equation(s):
// \reg_32|Mux57~11_combout  = (\reg_32|Mux57~10_combout  & ((\reg_32|register[30][6]~q ) # ((!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux57~10_combout  & (((\reg_32|register[22][6]~q  & \sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|Mux57~10_combout ),
	.datab(\reg_32|register[30][6]~q ),
	.datac(\reg_32|register[22][6]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~11 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \reg_32|register[25][6]~feeder (
// Equation(s):
// \reg_32|register[25][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[6]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N24
cycloneive_lcell_comb \reg_32|register[25][0]~64 (
// Equation(s):
// \reg_32|register[25][0]~64_combout  = (\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|register[0][31]~17_combout ),
	.datad(\reg_32|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][0]~64 .lut_mask = 16'hC000;
defparam \reg_32|register[25][0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N15
dffeas \reg_32|register[25][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][6] .is_wysiwyg = "true";
defparam \reg_32|register[25][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \reg_32|register[29][0]~67 (
// Equation(s):
// \reg_32|register[29][0]~67_combout  = (\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~12_combout ))

	.dataa(\sel_5_1|result[4]~5_combout ),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(\reg_32|Decoder0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[29][0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[29][0]~67 .lut_mask = 16'h8080;
defparam \reg_32|register[29][0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \reg_32|register[29][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][6] .is_wysiwyg = "true";
defparam \reg_32|register[29][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \reg_32|Mux57~13 (
// Equation(s):
// \reg_32|Mux57~13_combout  = (\reg_32|Mux57~12_combout  & (((\reg_32|register[29][6]~q ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux57~12_combout  & (\reg_32|register[25][6]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|Mux57~12_combout ),
	.datab(\reg_32|register[25][6]~q ),
	.datac(\reg_32|register[29][6]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~13 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \reg_32|register[28][0]~71 (
// Equation(s):
// \reg_32|register[28][0]~71_combout  = (\reg_32|register[0][31]~17_combout  & (\sel_5_1|result[4]~5_combout  & \reg_32|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\reg_32|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\reg_32|register[28][0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[28][0]~71 .lut_mask = 16'hC000;
defparam \reg_32|register[28][0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \reg_32|register[28][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][6] .is_wysiwyg = "true";
defparam \reg_32|register[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneive_lcell_comb \reg_32|register[24][6]~feeder (
// Equation(s):
// \reg_32|register[24][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[6]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N22
cycloneive_lcell_comb \reg_32|register[24][0]~69 (
// Equation(s):
// \reg_32|register[24][0]~69_combout  = (\reg_32|Decoder0~2_combout  & (\reg_32|register[0][31]~17_combout  & \sel_5_1|result[4]~5_combout ))

	.dataa(\reg_32|Decoder0~2_combout ),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(gnd),
	.datad(\sel_5_1|result[4]~5_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][0]~69 .lut_mask = 16'h8800;
defparam \reg_32|register[24][0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N19
dffeas \reg_32|register[24][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][6] .is_wysiwyg = "true";
defparam \reg_32|register[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneive_lcell_comb \reg_32|Decoder0~10 (
// Equation(s):
// \reg_32|Decoder0~10_combout  = (!\sel_5_1|result[1]~3_combout  & (!\sel_5_1|result[2]~4_combout  & (!\sel_5_1|result[0]~2_combout  & !\sel_5_1|result[3]~6_combout )))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[0]~2_combout ),
	.datad(\sel_5_1|result[3]~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~10 .lut_mask = 16'h0001;
defparam \reg_32|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneive_lcell_comb \reg_32|register[16][0]~70 (
// Equation(s):
// \reg_32|register[16][0]~70_combout  = (\reg_32|register[0][31]~17_combout  & (\sel_5_1|result[4]~5_combout  & \reg_32|Decoder0~10_combout ))

	.dataa(\reg_32|register[0][31]~17_combout ),
	.datab(gnd),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\reg_32|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\reg_32|register[16][0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[16][0]~70 .lut_mask = 16'hA000;
defparam \reg_32|register[16][0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N25
dffeas \reg_32|register[16][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][6] .is_wysiwyg = "true";
defparam \reg_32|register[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneive_lcell_comb \reg_32|Mux57~14 (
// Equation(s):
// \reg_32|Mux57~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[24][6]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[16][6]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[24][6]~q ),
	.datac(\reg_32|register[16][6]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~14 .lut_mask = 16'hEE50;
defparam \reg_32|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \reg_32|Mux57~15 (
// Equation(s):
// \reg_32|Mux57~15_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux57~14_combout  & ((\reg_32|register[28][6]~q ))) # (!\reg_32|Mux57~14_combout  & (\reg_32|register[20][6]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux57~14_combout ))))

	.dataa(\reg_32|register[20][6]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[28][6]~q ),
	.datad(\reg_32|Mux57~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~15 .lut_mask = 16'hF388;
defparam \reg_32|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \reg_32|Mux57~16 (
// Equation(s):
// \reg_32|Mux57~16_combout  = (\sel_5_2|result[1]~0_combout  & (\sel_5_2|result[0]~1_combout )) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|Mux57~13_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux57~15_combout 
// )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux57~13_combout ),
	.datad(\reg_32|Mux57~15_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~16 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \reg_32|register[31][0]~75 (
// Equation(s):
// \reg_32|register[31][0]~75_combout  = (\sel_5_1|result[4]~5_combout  & (\reg_32|Decoder0~15_combout  & \reg_32|register[0][31]~17_combout ))

	.dataa(gnd),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|Decoder0~15_combout ),
	.datad(\reg_32|register[0][31]~17_combout ),
	.cin(gnd),
	.combout(\reg_32|register[31][0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[31][0]~75 .lut_mask = 16'hC000;
defparam \reg_32|register[31][0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N23
dffeas \reg_32|register[31][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][6] .is_wysiwyg = "true";
defparam \reg_32|register[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \reg_32|register[27][6]~feeder (
// Equation(s):
// \reg_32|register[27][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[6]~54_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][6]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N22
cycloneive_lcell_comb \reg_32|register[27][0]~72 (
// Equation(s):
// \reg_32|register[27][0]~72_combout  = (\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~3_combout ))

	.dataa(gnd),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|register[0][31]~17_combout ),
	.datad(\reg_32|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][0]~72 .lut_mask = 16'hC000;
defparam \reg_32|register[27][0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N17
dffeas \reg_32|register[27][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][6] .is_wysiwyg = "true";
defparam \reg_32|register[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \reg_32|Mux57~18 (
// Equation(s):
// \reg_32|Mux57~18_combout  = (\reg_32|Mux57~17_combout  & (((\reg_32|register[31][6]~q )) # (!\sel_5_2|result[3]~2_combout ))) # (!\reg_32|Mux57~17_combout  & (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[27][6]~q ))))

	.dataa(\reg_32|Mux57~17_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[31][6]~q ),
	.datad(\reg_32|register[27][6]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~18 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \reg_32|Mux57~19 (
// Equation(s):
// \reg_32|Mux57~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux57~16_combout  & ((\reg_32|Mux57~18_combout ))) # (!\reg_32|Mux57~16_combout  & (\reg_32|Mux57~11_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux57~16_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux57~11_combout ),
	.datac(\reg_32|Mux57~16_combout ),
	.datad(\reg_32|Mux57~18_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~19 .lut_mask = 16'hF858;
defparam \reg_32|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \reg_32|Mux57~20 (
// Equation(s):
// \reg_32|Mux57~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux57~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux57~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux57~9_combout ))

	.dataa(\reg_32|Mux57~9_combout ),
	.datab(\GetIR_1|Mux11~0_combout ),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\reg_32|Mux57~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux57~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux57~20 .lut_mask = 16'hAEA2;
defparam \reg_32|Mux57~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \sel_32_03_1|Mux25~0 (
// Equation(s):
// \sel_32_03_1|Mux25~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux25~0_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux57~20_combout )))))

	.dataa(\GetIR_1|Mux25~0_combout ),
	.datab(\reg_32|Mux57~20_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\Cpu_1|ALUsrcB[0]~1_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux25~0 .lut_mask = 16'h0A0C;
defparam \sel_32_03_1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \ALU_1|tempB[6]~25 (
// Equation(s):
// \ALU_1|tempB[6]~25_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux25~0_combout )

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux25~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[6]~25 .lut_mask = 16'h33CC;
defparam \ALU_1|tempB[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \ALU_1|Mux17~1 (
// Equation(s):
// \ALU_1|Mux17~1_combout  = \ALU_1|ALU_ctr[1]~25_combout  $ (\ALU_1|ALU_ctr[0]~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|ALU_ctr[1]~25_combout ),
	.datad(\ALU_1|ALU_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux17~1 .lut_mask = 16'h0FF0;
defparam \ALU_1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
cycloneive_lcell_comb \GetIR_1|Mux23~1 (
// Equation(s):
// \GetIR_1|Mux23~1_combout  = (\GetIR_1|Mux23~0_combout  & !\PC_counter_1|PC_out [6])

	.dataa(gnd),
	.datab(\GetIR_1|Mux23~0_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\GetIR_1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux23~1 .lut_mask = 16'h0C0C;
defparam \GetIR_1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
cycloneive_lcell_comb \sel_32_03_1|Mux23~0 (
// Equation(s):
// \sel_32_03_1|Mux23~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & ((\GetIR_1|Mux23~1_combout ))) # (!\Cpu_1|ALUsrcB[0]~1_combout  & (\reg_32|Mux55~20_combout ))))

	.dataa(\reg_32|Mux55~20_combout ),
	.datab(\GetIR_1|Mux23~1_combout ),
	.datac(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datad(\Cpu_1|Equal16~2_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux23~0 .lut_mask = 16'h00CA;
defparam \sel_32_03_1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
cycloneive_lcell_comb \ALU_1|ALU_out~7 (
// Equation(s):
// \ALU_1|ALU_out~7_combout  = (\reg_32|Mux23~9_combout  & \sel_32_03_1|Mux23~0_combout )

	.dataa(\reg_32|Mux23~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux23~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~7 .lut_mask = 16'hAA00;
defparam \ALU_1|ALU_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
cycloneive_lcell_comb \ALU_1|tempB[8]~23 (
// Equation(s):
// \ALU_1|tempB[8]~23_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux23~0_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux23~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[8]~23 .lut_mask = 16'h55AA;
defparam \ALU_1|tempB[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \ALU_1|Add0~14 (
// Equation(s):
// \ALU_1|Add0~14_combout  = (\reg_32|Mux25~9_combout  & ((\ALU_1|tempB[6]~25_combout  & (\ALU_1|Add0~13  & VCC)) # (!\ALU_1|tempB[6]~25_combout  & (!\ALU_1|Add0~13 )))) # (!\reg_32|Mux25~9_combout  & ((\ALU_1|tempB[6]~25_combout  & (!\ALU_1|Add0~13 )) # 
// (!\ALU_1|tempB[6]~25_combout  & ((\ALU_1|Add0~13 ) # (GND)))))
// \ALU_1|Add0~15  = CARRY((\reg_32|Mux25~9_combout  & (!\ALU_1|tempB[6]~25_combout  & !\ALU_1|Add0~13 )) # (!\reg_32|Mux25~9_combout  & ((!\ALU_1|Add0~13 ) # (!\ALU_1|tempB[6]~25_combout ))))

	.dataa(\reg_32|Mux25~9_combout ),
	.datab(\ALU_1|tempB[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~13 ),
	.combout(\ALU_1|Add0~14_combout ),
	.cout(\ALU_1|Add0~15 ));
// synopsys translate_off
defparam \ALU_1|Add0~14 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \ALU_1|Add0~16 (
// Equation(s):
// \ALU_1|Add0~16_combout  = ((\ALU_1|tempB[7]~24_combout  $ (\reg_32|Mux24~9_combout  $ (!\ALU_1|Add0~15 )))) # (GND)
// \ALU_1|Add0~17  = CARRY((\ALU_1|tempB[7]~24_combout  & ((\reg_32|Mux24~9_combout ) # (!\ALU_1|Add0~15 ))) # (!\ALU_1|tempB[7]~24_combout  & (\reg_32|Mux24~9_combout  & !\ALU_1|Add0~15 )))

	.dataa(\ALU_1|tempB[7]~24_combout ),
	.datab(\reg_32|Mux24~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~15 ),
	.combout(\ALU_1|Add0~16_combout ),
	.cout(\ALU_1|Add0~17 ));
// synopsys translate_off
defparam \ALU_1|Add0~16 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \ALU_1|ALU_out~6 (
// Equation(s):
// \ALU_1|ALU_out~6_combout  = (\sel_32_03_1|Mux24~0_combout  & \reg_32|Mux24~9_combout )

	.dataa(\sel_32_03_1|Mux24~0_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux24~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~6 .lut_mask = 16'hA0A0;
defparam \ALU_1|ALU_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneive_lcell_comb \ALU_1|Mux16~5 (
// Equation(s):
// \ALU_1|Mux16~5_combout  = ((!\ALU_1|ALU_ctr[0]~27_combout  & !\ALU_1|ALU_ctr[1]~25_combout )) # (!\ALU_1|ALU_ctr[2]~26_combout )

	.dataa(\ALU_1|ALU_ctr[0]~27_combout ),
	.datab(gnd),
	.datac(\ALU_1|ALU_ctr[1]~25_combout ),
	.datad(\ALU_1|ALU_ctr[2]~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~5 .lut_mask = 16'h05FF;
defparam \ALU_1|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneive_lcell_comb \ALU_1|Mux16~3 (
// Equation(s):
// \ALU_1|Mux16~3_combout  = (\ALU_1|ALU_ctr[1]~25_combout ) # (\ALU_1|ALU_ctr[0]~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|ALU_ctr[1]~25_combout ),
	.datad(\ALU_1|ALU_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~3 .lut_mask = 16'hFFF0;
defparam \ALU_1|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \ALU_1|Mux16~4 (
// Equation(s):
// \ALU_1|Mux16~4_combout  = (\ALU_1|ALU_ctr[1]~25_combout ) # ((\ALU_1|always0~26_combout  & !\ALU_1|ALU_ctr[0]~27_combout ))

	.dataa(\ALU_1|always0~26_combout ),
	.datab(gnd),
	.datac(\ALU_1|ALU_ctr[1]~25_combout ),
	.datad(\ALU_1|ALU_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~4 .lut_mask = 16'hF0FA;
defparam \ALU_1|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N24
cycloneive_lcell_comb \shift_reg_1|LessThan28~5 (
// Equation(s):
// \shift_reg_1|LessThan28~5_combout  = (\sel_5_3|result[4]~10_combout  & (\shift_reg_1|LessThan28~4_combout  & \sel_5_3|result[3]~9_combout ))

	.dataa(gnd),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\shift_reg_1|LessThan28~4_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|LessThan28~5_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|LessThan28~5 .lut_mask = 16'hC000;
defparam \shift_reg_1|LessThan28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N10
cycloneive_lcell_comb \sel_32_2|result[3]~135 (
// Equation(s):
// \sel_32_2|result[3]~135_combout  = (\Cpu_1|Shift_op [0] & (\sel_32_2|result[3]~43_combout )) # (!\Cpu_1|Shift_op [0] & ((\shift_reg_1|LessThan28~5_combout  & ((\reg_32|Mux32~20_combout ))) # (!\shift_reg_1|LessThan28~5_combout  & 
// (\sel_32_2|result[3]~43_combout ))))

	.dataa(\sel_32_2|result[3]~43_combout ),
	.datab(\Cpu_1|Shift_op [0]),
	.datac(\reg_32|Mux32~20_combout ),
	.datad(\shift_reg_1|LessThan28~5_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[3]~135_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[3]~135 .lut_mask = 16'hB8AA;
defparam \sel_32_2|result[3]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneive_lcell_comb \ALU_1|tempB[1]~30 (
// Equation(s):
// \ALU_1|tempB[1]~30_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux30~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\sel_32_03_1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[1]~30 .lut_mask = 16'h0FF0;
defparam \ALU_1|tempB[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N28
cycloneive_lcell_comb \reg_32|register[4][0]~86 (
// Equation(s):
// \reg_32|register[4][0]~86_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][0]~86_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][0]~86 .lut_mask = 16'h00FF;
defparam \reg_32|register[4][0]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N2
cycloneive_lcell_comb \reg_32|Decoder0~6 (
// Equation(s):
// \reg_32|Decoder0~6_combout  = (!\sel_5_1|result[1]~3_combout  & (!\sel_5_1|result[0]~2_combout  & (\sel_5_1|result[2]~4_combout  & !\sel_5_1|result[3]~6_combout )))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[0]~2_combout ),
	.datac(\sel_5_1|result[2]~4_combout ),
	.datad(\sel_5_1|result[3]~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~6 .lut_mask = 16'h0010;
defparam \reg_32|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N6
cycloneive_lcell_comb \reg_32|register[4][0]~24 (
// Equation(s):
// \reg_32|register[4][0]~24_combout  = (!\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~6_combout ))

	.dataa(\sel_5_1|result[4]~5_combout ),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(gnd),
	.datad(\reg_32|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][0]~24 .lut_mask = 16'h4400;
defparam \reg_32|register[4][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N29
dffeas \reg_32|register[4][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][0]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][0] .is_wysiwyg = "true";
defparam \reg_32|register[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N22
cycloneive_lcell_comb \reg_32|Mux63~2 (
// Equation(s):
// \reg_32|Mux63~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[6][0]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((!\reg_32|register[4][0]~q )))))

	.dataa(\reg_32|register[6][0]~q ),
	.datab(\reg_32|register[4][0]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~2 .lut_mask = 16'hFA03;
defparam \reg_32|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneive_lcell_comb \reg_32|register[7][0]~87 (
// Equation(s):
// \reg_32|register[7][0]~87_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[7][0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][0]~87 .lut_mask = 16'h0F0F;
defparam \reg_32|register[7][0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N15
dffeas \reg_32|register[7][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][0]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][0] .is_wysiwyg = "true";
defparam \reg_32|register[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N8
cycloneive_lcell_comb \reg_32|Mux63~3 (
// Equation(s):
// \reg_32|Mux63~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux63~2_combout  & ((!\reg_32|register[7][0]~q ))) # (!\reg_32|Mux63~2_combout  & (!\reg_32|register[5][0]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux63~2_combout ))))

	.dataa(\reg_32|register[5][0]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux63~2_combout ),
	.datad(\reg_32|register[7][0]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~3 .lut_mask = 16'h34F4;
defparam \reg_32|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneive_lcell_comb \reg_32|register~76 (
// Equation(s):
// \reg_32|register~76_combout  = (!\sel_5_1|result[4]~5_combout  & (\reg_32|Decoder0~10_combout  & (\sel_32_2|result[0]~36_combout  & \reg_32|register[0][31]~17_combout )))

	.dataa(\sel_5_1|result[4]~5_combout ),
	.datab(\reg_32|Decoder0~10_combout ),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(\reg_32|register[0][31]~17_combout ),
	.cin(gnd),
	.combout(\reg_32|register~76_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~76 .lut_mask = 16'h4000;
defparam \reg_32|register~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N21
dffeas \reg_32|register[0][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][0] .is_wysiwyg = "true";
defparam \reg_32|register[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N14
cycloneive_lcell_comb \reg_32|Mux63~4 (
// Equation(s):
// \reg_32|Mux63~4_combout  = (\sel_5_2|result[1]~0_combout  & (\sel_5_2|result[0]~1_combout )) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (!\reg_32|register[1][0]~q )) # (!\sel_5_2|result[0]~1_combout  & ((\reg_32|register[0][0]~q 
// )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[1][0]~q ),
	.datad(\reg_32|register[0][0]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~4 .lut_mask = 16'h9D8C;
defparam \reg_32|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \reg_32|register[2][0]~88 (
// Equation(s):
// \reg_32|register[2][0]~88_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][0]~88 .lut_mask = 16'h00FF;
defparam \reg_32|register[2][0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \reg_32|register[2][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][0]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][0] .is_wysiwyg = "true";
defparam \reg_32|register[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N20
cycloneive_lcell_comb \reg_32|Mux63~5 (
// Equation(s):
// \reg_32|Mux63~5_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux63~4_combout  & (!\reg_32|register[3][0]~q )) # (!\reg_32|Mux63~4_combout  & ((!\reg_32|register[2][0]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux63~4_combout ))))

	.dataa(\reg_32|register[3][0]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux63~4_combout ),
	.datad(\reg_32|register[2][0]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~5 .lut_mask = 16'h707C;
defparam \reg_32|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N6
cycloneive_lcell_comb \reg_32|Mux63~6 (
// Equation(s):
// \reg_32|Mux63~6_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & (\reg_32|Mux63~3_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux63~5_combout 
// )))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|Mux63~3_combout ),
	.datad(\reg_32|Mux63~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~6 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N4
cycloneive_lcell_comb \reg_32|register[15][0]~92 (
// Equation(s):
// \reg_32|register[15][0]~92_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][0]~92 .lut_mask = 16'h00FF;
defparam \reg_32|register[15][0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N5
dffeas \reg_32|register[15][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][0]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][0] .is_wysiwyg = "true";
defparam \reg_32|register[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \reg_32|register[13][0]~91 (
// Equation(s):
// \reg_32|register[13][0]~91_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][0]~91 .lut_mask = 16'h00FF;
defparam \reg_32|register[13][0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \reg_32|register[13][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][0]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][0] .is_wysiwyg = "true";
defparam \reg_32|register[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \reg_32|register[12][0]~feeder (
// Equation(s):
// \reg_32|register[12][0]~feeder_combout  = \sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[12][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[12][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \reg_32|register[12][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][0] .is_wysiwyg = "true";
defparam \reg_32|register[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \reg_32|Mux63~7 (
// Equation(s):
// \reg_32|Mux63~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[14][0]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[12][0]~q )))))

	.dataa(\reg_32|register[14][0]~q ),
	.datab(\reg_32|register[12][0]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~7 .lut_mask = 16'hFA0C;
defparam \reg_32|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N4
cycloneive_lcell_comb \reg_32|Mux63~8 (
// Equation(s):
// \reg_32|Mux63~8_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux63~7_combout  & (!\reg_32|register[15][0]~q )) # (!\reg_32|Mux63~7_combout  & ((!\reg_32|register[13][0]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux63~7_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[15][0]~q ),
	.datac(\reg_32|register[13][0]~q ),
	.datad(\reg_32|Mux63~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~8 .lut_mask = 16'h770A;
defparam \reg_32|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N16
cycloneive_lcell_comb \reg_32|Mux63~9 (
// Equation(s):
// \reg_32|Mux63~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux63~6_combout  & ((\reg_32|Mux63~8_combout ))) # (!\reg_32|Mux63~6_combout  & (\reg_32|Mux63~1_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux63~6_combout ))))

	.dataa(\reg_32|Mux63~1_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux63~6_combout ),
	.datad(\reg_32|Mux63~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~9 .lut_mask = 16'hF838;
defparam \reg_32|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \reg_32|register[29][0]~172 (
// Equation(s):
// \reg_32|register[29][0]~172_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[29][0]~172_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[29][0]~172 .lut_mask = 16'h00FF;
defparam \reg_32|register[29][0]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \reg_32|register[29][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[29][0]~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][0] .is_wysiwyg = "true";
defparam \reg_32|register[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \reg_32|register[21][0]~170 (
// Equation(s):
// \reg_32|register[21][0]~170_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][0]~170_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][0]~170 .lut_mask = 16'h0F0F;
defparam \reg_32|register[21][0]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N18
cycloneive_lcell_comb \reg_32|Decoder0~4 (
// Equation(s):
// \reg_32|Decoder0~4_combout  = (!\sel_5_1|result[1]~3_combout  & (\sel_5_1|result[0]~2_combout  & (\sel_5_1|result[2]~4_combout  & !\sel_5_1|result[3]~6_combout )))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[0]~2_combout ),
	.datac(\sel_5_1|result[2]~4_combout ),
	.datad(\sel_5_1|result[3]~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Decoder0~4 .lut_mask = 16'h0040;
defparam \reg_32|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N28
cycloneive_lcell_comb \reg_32|register[21][0]~65 (
// Equation(s):
// \reg_32|register[21][0]~65_combout  = (\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~4_combout ))

	.dataa(\sel_5_1|result[4]~5_combout ),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(gnd),
	.datad(\reg_32|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][0]~65 .lut_mask = 16'h8800;
defparam \reg_32|register[21][0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N1
dffeas \reg_32|register[21][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][0]~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][0] .is_wysiwyg = "true";
defparam \reg_32|register[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \reg_32|register[17][0]~171 (
// Equation(s):
// \reg_32|register[17][0]~171_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[17][0]~171_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[17][0]~171 .lut_mask = 16'h00FF;
defparam \reg_32|register[17][0]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneive_lcell_comb \reg_32|register[17][0]~66 (
// Equation(s):
// \reg_32|register[17][0]~66_combout  = (\reg_32|register[0][31]~17_combout  & (\sel_5_1|result[4]~5_combout  & \reg_32|Decoder0~9_combout ))

	.dataa(\reg_32|register[0][31]~17_combout ),
	.datab(gnd),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\reg_32|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\reg_32|register[17][0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[17][0]~66 .lut_mask = 16'hA000;
defparam \reg_32|register[17][0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N21
dffeas \reg_32|register[17][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[17][0]~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][0] .is_wysiwyg = "true";
defparam \reg_32|register[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \reg_32|Mux63~12 (
// Equation(s):
// \reg_32|Mux63~12_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )) # (!\reg_32|register[21][0]~q ))) # (!\sel_5_2|result[2]~3_combout  & (((!\reg_32|register[17][0]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][0]~q ),
	.datac(\reg_32|register[17][0]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~12 .lut_mask = 16'hAA27;
defparam \reg_32|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \reg_32|Mux63~13 (
// Equation(s):
// \reg_32|Mux63~13_combout  = (\reg_32|Mux63~12_combout  & (((!\sel_5_2|result[3]~2_combout ) # (!\reg_32|register[29][0]~q )))) # (!\reg_32|Mux63~12_combout  & (!\reg_32|register[25][0]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[25][0]~q ),
	.datab(\reg_32|register[29][0]~q ),
	.datac(\reg_32|Mux63~12_combout ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~13 .lut_mask = 16'h35F0;
defparam \reg_32|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \reg_32|Mux63~16 (
// Equation(s):
// \reg_32|Mux63~16_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout ) # (\reg_32|Mux63~13_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|Mux63~15_combout  & (!\sel_5_2|result[1]~0_combout )))

	.dataa(\reg_32|Mux63~15_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux63~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~16 .lut_mask = 16'hCEC2;
defparam \reg_32|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N31
dffeas \reg_32|register[22][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[0]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][0] .is_wysiwyg = "true";
defparam \reg_32|register[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \reg_32|register[18][0]~62 (
// Equation(s):
// \reg_32|register[18][0]~62_combout  = (\sel_5_1|result[4]~5_combout  & (\reg_32|Decoder0~8_combout  & \reg_32|register[0][31]~17_combout ))

	.dataa(gnd),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|Decoder0~8_combout ),
	.datad(\reg_32|register[0][31]~17_combout ),
	.cin(gnd),
	.combout(\reg_32|register[18][0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[18][0]~62 .lut_mask = 16'hC000;
defparam \reg_32|register[18][0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \reg_32|register[18][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[0]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][0] .is_wysiwyg = "true";
defparam \reg_32|register[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \reg_32|Mux63~10 (
// Equation(s):
// \reg_32|Mux63~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[26][0]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[18][0]~q )))))

	.dataa(\reg_32|register[26][0]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[18][0]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~10 .lut_mask = 16'hEE30;
defparam \reg_32|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \reg_32|Mux63~11 (
// Equation(s):
// \reg_32|Mux63~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux63~10_combout  & (\reg_32|register[30][0]~q )) # (!\reg_32|Mux63~10_combout  & ((\reg_32|register[22][0]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux63~10_combout ))))

	.dataa(\reg_32|register[30][0]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[22][0]~q ),
	.datad(\reg_32|Mux63~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~11 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \reg_32|Mux63~19 (
// Equation(s):
// \reg_32|Mux63~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux63~16_combout  & (\reg_32|Mux63~18_combout )) # (!\reg_32|Mux63~16_combout  & ((\reg_32|Mux63~11_combout ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux63~16_combout ))))

	.dataa(\reg_32|Mux63~18_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux63~16_combout ),
	.datad(\reg_32|Mux63~11_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~19 .lut_mask = 16'hBCB0;
defparam \reg_32|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \reg_32|Mux63~20 (
// Equation(s):
// \reg_32|Mux63~20_combout  = (\Cpu_1|Equal18~1_combout  & (((\reg_32|Mux63~9_combout )))) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux63~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux63~9_combout ))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\GetIR_1|Mux11~0_combout ),
	.datac(\reg_32|Mux63~9_combout ),
	.datad(\reg_32|Mux63~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux63~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux63~20 .lut_mask = 16'hF4B0;
defparam \reg_32|Mux63~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N4
cycloneive_lcell_comb \sel_32_03_1|Mux31~0 (
// Equation(s):
// \sel_32_03_1|Mux31~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux31~2_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux63~20_combout )))))

	.dataa(\GetIR_1|Mux31~2_combout ),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\reg_32|Mux63~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux31~0 .lut_mask = 16'h0B08;
defparam \sel_32_03_1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneive_lcell_comb \ALU_1|tempB[0]~31 (
// Equation(s):
// \ALU_1|tempB[0]~31_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux31~0_combout )

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[0]~31 .lut_mask = 16'h33CC;
defparam \ALU_1|tempB[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \ALU_1|Add0~1 (
// Equation(s):
// \ALU_1|Add0~1_cout  = CARRY(\Cpu_1|ALU_op[0]~19_combout )

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU_1|Add0~1_cout ));
// synopsys translate_off
defparam \ALU_1|Add0~1 .lut_mask = 16'h00CC;
defparam \ALU_1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \ALU_1|Add0~2 (
// Equation(s):
// \ALU_1|Add0~2_combout  = (\reg_32|Mux31~9_combout  & ((\ALU_1|tempB[0]~31_combout  & (\ALU_1|Add0~1_cout  & VCC)) # (!\ALU_1|tempB[0]~31_combout  & (!\ALU_1|Add0~1_cout )))) # (!\reg_32|Mux31~9_combout  & ((\ALU_1|tempB[0]~31_combout  & 
// (!\ALU_1|Add0~1_cout )) # (!\ALU_1|tempB[0]~31_combout  & ((\ALU_1|Add0~1_cout ) # (GND)))))
// \ALU_1|Add0~3  = CARRY((\reg_32|Mux31~9_combout  & (!\ALU_1|tempB[0]~31_combout  & !\ALU_1|Add0~1_cout )) # (!\reg_32|Mux31~9_combout  & ((!\ALU_1|Add0~1_cout ) # (!\ALU_1|tempB[0]~31_combout ))))

	.dataa(\reg_32|Mux31~9_combout ),
	.datab(\ALU_1|tempB[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~1_cout ),
	.combout(\ALU_1|Add0~2_combout ),
	.cout(\ALU_1|Add0~3 ));
// synopsys translate_off
defparam \ALU_1|Add0~2 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \ALU_1|Add0~4 (
// Equation(s):
// \ALU_1|Add0~4_combout  = ((\reg_32|Mux30~9_combout  $ (\ALU_1|tempB[1]~30_combout  $ (!\ALU_1|Add0~3 )))) # (GND)
// \ALU_1|Add0~5  = CARRY((\reg_32|Mux30~9_combout  & ((\ALU_1|tempB[1]~30_combout ) # (!\ALU_1|Add0~3 ))) # (!\reg_32|Mux30~9_combout  & (\ALU_1|tempB[1]~30_combout  & !\ALU_1|Add0~3 )))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\ALU_1|tempB[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~3 ),
	.combout(\ALU_1|Add0~4_combout ),
	.cout(\ALU_1|Add0~5 ));
// synopsys translate_off
defparam \ALU_1|Add0~4 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \ALU_1|Add0~6 (
// Equation(s):
// \ALU_1|Add0~6_combout  = (\ALU_1|tempB[2]~29_combout  & ((\reg_32|Mux29~9_combout  & (\ALU_1|Add0~5  & VCC)) # (!\reg_32|Mux29~9_combout  & (!\ALU_1|Add0~5 )))) # (!\ALU_1|tempB[2]~29_combout  & ((\reg_32|Mux29~9_combout  & (!\ALU_1|Add0~5 )) # 
// (!\reg_32|Mux29~9_combout  & ((\ALU_1|Add0~5 ) # (GND)))))
// \ALU_1|Add0~7  = CARRY((\ALU_1|tempB[2]~29_combout  & (!\reg_32|Mux29~9_combout  & !\ALU_1|Add0~5 )) # (!\ALU_1|tempB[2]~29_combout  & ((!\ALU_1|Add0~5 ) # (!\reg_32|Mux29~9_combout ))))

	.dataa(\ALU_1|tempB[2]~29_combout ),
	.datab(\reg_32|Mux29~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~5 ),
	.combout(\ALU_1|Add0~6_combout ),
	.cout(\ALU_1|Add0~7 ));
// synopsys translate_off
defparam \ALU_1|Add0~6 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \ALU_1|Add0~8 (
// Equation(s):
// \ALU_1|Add0~8_combout  = ((\ALU_1|tempB[3]~28_combout  $ (\reg_32|Mux28~9_combout  $ (!\ALU_1|Add0~7 )))) # (GND)
// \ALU_1|Add0~9  = CARRY((\ALU_1|tempB[3]~28_combout  & ((\reg_32|Mux28~9_combout ) # (!\ALU_1|Add0~7 ))) # (!\ALU_1|tempB[3]~28_combout  & (\reg_32|Mux28~9_combout  & !\ALU_1|Add0~7 )))

	.dataa(\ALU_1|tempB[3]~28_combout ),
	.datab(\reg_32|Mux28~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~7 ),
	.combout(\ALU_1|Add0~8_combout ),
	.cout(\ALU_1|Add0~9 ));
// synopsys translate_off
defparam \ALU_1|Add0~8 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \ALU_1|Mux16~6 (
// Equation(s):
// \ALU_1|Mux16~6_combout  = (\ALU_1|ALU_ctr[2]~26_combout  & ((\ALU_1|ALU_ctr[0]~27_combout ) # (!\ALU_1|ALU_ctr[1]~25_combout )))

	.dataa(\ALU_1|ALU_ctr[1]~25_combout ),
	.datab(gnd),
	.datac(\ALU_1|ALU_ctr[2]~26_combout ),
	.datad(\ALU_1|ALU_ctr[0]~27_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~6 .lut_mask = 16'hF050;
defparam \ALU_1|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N24
cycloneive_lcell_comb \reg_32|register[26][3]~195 (
// Equation(s):
// \reg_32|register[26][3]~195_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][3]~195_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][3]~195 .lut_mask = 16'h00FF;
defparam \reg_32|register[26][3]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N16
cycloneive_lcell_comb \reg_32|register[26][0]~61 (
// Equation(s):
// \reg_32|register[26][0]~61_combout  = (\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~0_combout ))

	.dataa(\sel_5_1|result[4]~5_combout ),
	.datab(gnd),
	.datac(\reg_32|register[0][31]~17_combout ),
	.datad(\reg_32|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][0]~61 .lut_mask = 16'hA000;
defparam \reg_32|register[26][0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y21_N25
dffeas \reg_32|register[26][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][3]~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][3] .is_wysiwyg = "true";
defparam \reg_32|register[26][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneive_lcell_comb \reg_32|register[30][3]~196 (
// Equation(s):
// \reg_32|register[30][3]~196_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[30][3]~196_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][3]~196 .lut_mask = 16'h00FF;
defparam \reg_32|register[30][3]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N19
dffeas \reg_32|register[30][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][3]~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][3] .is_wysiwyg = "true";
defparam \reg_32|register[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N17
dffeas \reg_32|register[22][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[3]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][3] .is_wysiwyg = "true";
defparam \reg_32|register[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N11
dffeas \reg_32|register[18][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[3]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][3] .is_wysiwyg = "true";
defparam \reg_32|register[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N16
cycloneive_lcell_comb \reg_32|Mux60~12 (
// Equation(s):
// \reg_32|Mux60~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|register[22][3]~q )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & ((\reg_32|register[18][3]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[22][3]~q ),
	.datad(\reg_32|register[18][3]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~12 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N4
cycloneive_lcell_comb \reg_32|Mux60~13 (
// Equation(s):
// \reg_32|Mux60~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux60~12_combout  & ((!\reg_32|register[30][3]~q ))) # (!\reg_32|Mux60~12_combout  & (!\reg_32|register[26][3]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux60~12_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[26][3]~q ),
	.datac(\reg_32|register[30][3]~q ),
	.datad(\reg_32|Mux60~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~13 .lut_mask = 16'h5F22;
defparam \reg_32|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N20
cycloneive_lcell_comb \reg_32|Mux60~16 (
// Equation(s):
// \reg_32|Mux60~16_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux60~13_combout ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|Mux60~15_combout  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux60~15_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux60~13_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~16 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \reg_32|register[19][0]~74 (
// Equation(s):
// \reg_32|register[19][0]~74_combout  = (\reg_32|register[0][31]~17_combout  & (\sel_5_1|result[4]~5_combout  & \reg_32|Decoder0~11_combout ))

	.dataa(gnd),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\reg_32|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\reg_32|register[19][0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[19][0]~74 .lut_mask = 16'hC000;
defparam \reg_32|register[19][0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y23_N23
dffeas \reg_32|register[19][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[3]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][3] .is_wysiwyg = "true";
defparam \reg_32|register[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N22
cycloneive_lcell_comb \reg_32|Mux60~17 (
// Equation(s):
// \reg_32|Mux60~17_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (!\reg_32|register[27][3]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[19][3]~q )))))

	.dataa(\reg_32|register[27][3]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][3]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~17 .lut_mask = 16'hDD30;
defparam \reg_32|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N0
cycloneive_lcell_comb \reg_32|register[23][0]~73 (
// Equation(s):
// \reg_32|register[23][0]~73_combout  = (\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\sel_5_1|result[4]~5_combout ),
	.datac(\reg_32|register[0][31]~17_combout ),
	.datad(\reg_32|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\reg_32|register[23][0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][0]~73 .lut_mask = 16'hC000;
defparam \reg_32|register[23][0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N21
dffeas \reg_32|register[23][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[3]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][3] .is_wysiwyg = "true";
defparam \reg_32|register[23][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \reg_32|Mux60~18 (
// Equation(s):
// \reg_32|Mux60~18_combout  = (\reg_32|Mux60~17_combout  & (((!\sel_5_2|result[2]~3_combout )) # (!\reg_32|register[31][3]~q ))) # (!\reg_32|Mux60~17_combout  & (((\reg_32|register[23][3]~q  & \sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[31][3]~q ),
	.datab(\reg_32|Mux60~17_combout ),
	.datac(\reg_32|register[23][3]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~18 .lut_mask = 16'h74CC;
defparam \reg_32|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N2
cycloneive_lcell_comb \reg_32|Mux60~19 (
// Equation(s):
// \reg_32|Mux60~19_combout  = (\reg_32|Mux60~16_combout  & (((\reg_32|Mux60~18_combout ) # (!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux60~16_combout  & (\reg_32|Mux60~11_combout  & ((\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux60~11_combout ),
	.datab(\reg_32|Mux60~16_combout ),
	.datac(\reg_32|Mux60~18_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~19 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
cycloneive_lcell_comb \reg_32|Mux60~20 (
// Equation(s):
// \reg_32|Mux60~20_combout  = (\Cpu_1|Equal18~1_combout  & (\reg_32|Mux60~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux60~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux60~9_combout ))))

	.dataa(\reg_32|Mux60~9_combout ),
	.datab(\reg_32|Mux60~19_combout ),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\GetIR_1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux60~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux60~20 .lut_mask = 16'hACAA;
defparam \reg_32|Mux60~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \sel_32_03_1|Mux28~0 (
// Equation(s):
// \sel_32_03_1|Mux28~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux28~1_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux60~20_combout )))))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\GetIR_1|Mux28~1_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\reg_32|Mux60~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux28~0 .lut_mask = 16'h0D08;
defparam \sel_32_03_1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \ALU_1|ALU_out~2 (
// Equation(s):
// \ALU_1|ALU_out~2_combout  = (\reg_32|Mux28~9_combout  & \sel_32_03_1|Mux28~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_32|Mux28~9_combout ),
	.datad(\sel_32_03_1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~2 .lut_mask = 16'hF000;
defparam \ALU_1|ALU_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \ALU_1|always0~21 (
// Equation(s):
// \ALU_1|always0~21_combout  = (\ALU_1|always0~20_combout ) # (\Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux26~9_combout ))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\reg_32|Mux26~9_combout ),
	.datac(gnd),
	.datad(\ALU_1|always0~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~21 .lut_mask = 16'hFF66;
defparam \ALU_1|always0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N31
dffeas \reg_32|register[11][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][12] .is_wysiwyg = "true";
defparam \reg_32|register[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N17
dffeas \reg_32|register[10][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][12] .is_wysiwyg = "true";
defparam \reg_32|register[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \reg_32|Mux19~1 (
// Equation(s):
// \reg_32|Mux19~1_combout  = (\reg_32|Mux19~0_combout  & ((\reg_32|register[11][12]~q ) # ((!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux19~0_combout  & (((\reg_32|register[10][12]~q  & \GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|Mux19~0_combout ),
	.datab(\reg_32|register[11][12]~q ),
	.datac(\reg_32|register[10][12]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux19~1 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N23
dffeas \reg_32|register[15][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][12] .is_wysiwyg = "true";
defparam \reg_32|register[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N13
dffeas \reg_32|register[13][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][12] .is_wysiwyg = "true";
defparam \reg_32|register[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
cycloneive_lcell_comb \reg_32|Mux19~8 (
// Equation(s):
// \reg_32|Mux19~8_combout  = (\reg_32|Mux19~7_combout  & (((\reg_32|register[15][12]~q )) # (!\GetIR_1|Mux10~2_combout ))) # (!\reg_32|Mux19~7_combout  & (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[13][12]~q ))))

	.dataa(\reg_32|Mux19~7_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[15][12]~q ),
	.datad(\reg_32|register[13][12]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux19~8 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \reg_32|Mux19~9 (
// Equation(s):
// \reg_32|Mux19~9_combout  = (\reg_32|Mux19~6_combout  & (((\reg_32|Mux19~8_combout )) # (!\GetIR_1|Mux7~0_combout ))) # (!\reg_32|Mux19~6_combout  & (\GetIR_1|Mux7~0_combout  & (\reg_32|Mux19~1_combout )))

	.dataa(\reg_32|Mux19~6_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|Mux19~1_combout ),
	.datad(\reg_32|Mux19~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux19~9 .lut_mask = 16'hEA62;
defparam \reg_32|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N24
cycloneive_lcell_comb \reg_32|register[13][15]~feeder (
// Equation(s):
// \reg_32|register[13][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[15]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[13][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[13][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N25
dffeas \reg_32|register[13][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][15] .is_wysiwyg = "true";
defparam \reg_32|register[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N9
dffeas \reg_32|register[9][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][15] .is_wysiwyg = "true";
defparam \reg_32|register[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N5
dffeas \reg_32|register[1][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][15] .is_wysiwyg = "true";
defparam \reg_32|register[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N4
cycloneive_lcell_comb \reg_32|Mux16~0 (
// Equation(s):
// \reg_32|Mux16~0_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|register[9][15]~q ) # ((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|register[1][15]~q  & !\GetIR_1|Mux8~1_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[9][15]~q ),
	.datac(\reg_32|register[1][15]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux16~0 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N22
cycloneive_lcell_comb \reg_32|Mux16~1 (
// Equation(s):
// \reg_32|Mux16~1_combout  = (\reg_32|Mux16~0_combout  & (((\reg_32|register[13][15]~q ) # (!\GetIR_1|Mux8~1_combout )))) # (!\reg_32|Mux16~0_combout  & (\reg_32|register[5][15]~q  & ((\GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|register[5][15]~q ),
	.datab(\reg_32|register[13][15]~q ),
	.datac(\reg_32|Mux16~0_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux16~1 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneive_lcell_comb \reg_32|register[7][15]~feeder (
// Equation(s):
// \reg_32|register[7][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[15]~77_combout ),
	.cin(gnd),
	.combout(\reg_32|register[7][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][15]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[7][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N5
dffeas \reg_32|register[7][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][15] .is_wysiwyg = "true";
defparam \reg_32|register[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y24_N7
dffeas \reg_32|register[15][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][15] .is_wysiwyg = "true";
defparam \reg_32|register[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y24_N13
dffeas \reg_32|register[3][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][15] .is_wysiwyg = "true";
defparam \reg_32|register[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N12
cycloneive_lcell_comb \reg_32|Mux16~7 (
// Equation(s):
// \reg_32|Mux16~7_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & (\reg_32|register[11][15]~q )) # (!\GetIR_1|Mux7~0_combout  & ((\reg_32|register[3][15]~q )))))

	.dataa(\reg_32|register[11][15]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[3][15]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux16~7 .lut_mask = 16'hEE30;
defparam \reg_32|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N6
cycloneive_lcell_comb \reg_32|Mux16~8 (
// Equation(s):
// \reg_32|Mux16~8_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux16~7_combout  & ((\reg_32|register[15][15]~q ))) # (!\reg_32|Mux16~7_combout  & (\reg_32|register[7][15]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux16~7_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[7][15]~q ),
	.datac(\reg_32|register[15][15]~q ),
	.datad(\reg_32|Mux16~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux16~8 .lut_mask = 16'hF588;
defparam \reg_32|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \reg_32|Mux16~9 (
// Equation(s):
// \reg_32|Mux16~9_combout  = (\reg_32|Mux16~6_combout  & (((\reg_32|Mux16~8_combout )) # (!\GetIR_1|Mux10~2_combout ))) # (!\reg_32|Mux16~6_combout  & (\GetIR_1|Mux10~2_combout  & (\reg_32|Mux16~1_combout )))

	.dataa(\reg_32|Mux16~6_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|Mux16~1_combout ),
	.datad(\reg_32|Mux16~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux16~9 .lut_mask = 16'hEA62;
defparam \reg_32|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N0
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~62 (
// Equation(s):
// \shift_reg_1|ShiftRight0~62_combout  = (\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux63~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux33~20_combout ))))

	.dataa(\reg_32|Mux33~20_combout ),
	.datab(\sel_5_3|result[1]~6_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\reg_32|Mux63~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~62 .lut_mask = 16'hE020;
defparam \shift_reg_1|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N26
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~63 (
// Equation(s):
// \shift_reg_1|ShiftRight0~63_combout  = (\shift_reg_1|ShiftRight0~62_combout ) # ((!\sel_5_3|result[0]~7_combout  & \shift_reg_1|ShiftRight0~32_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~62_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~63 .lut_mask = 16'hCFCC;
defparam \shift_reg_1|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~57 (
// Equation(s):
// \shift_reg_1|ShiftRight0~57_combout  = (\sel_5_3|result[1]~6_combout  & (\reg_32|Mux60~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux62~20_combout )))

	.dataa(\reg_32|Mux60~20_combout ),
	.datab(\reg_32|Mux62~20_combout ),
	.datac(gnd),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~57 .lut_mask = 16'hAACC;
defparam \shift_reg_1|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N16
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~81 (
// Equation(s):
// \shift_reg_1|ShiftRight0~81_combout  = (\shift_reg_1|ShiftRight0~80_combout ) # ((!\sel_5_3|result[0]~7_combout  & \shift_reg_1|ShiftRight0~57_combout ))

	.dataa(\shift_reg_1|ShiftRight0~80_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~81 .lut_mask = 16'hAFAA;
defparam \shift_reg_1|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~114 (
// Equation(s):
// \shift_reg_1|ShiftRight0~114_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~81_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~63_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~63_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~114_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~114 .lut_mask = 16'hFC0C;
defparam \shift_reg_1|ShiftRight0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~131 (
// Equation(s):
// \shift_reg_1|ShiftRight0~131_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~117_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~114_combout )))

	.dataa(gnd),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\shift_reg_1|ShiftRight0~117_combout ),
	.datad(\shift_reg_1|ShiftRight0~114_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~131_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~131 .lut_mask = 16'hF3C0;
defparam \shift_reg_1|ShiftRight0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneive_lcell_comb \shift_reg_1|LessThan18~0 (
// Equation(s):
// \shift_reg_1|LessThan18~0_combout  = (!\sel_5_3|result[2]~8_combout  & (!\sel_5_3|result[3]~9_combout  & ((!\sel_5_3|result[0]~7_combout ) # (!\sel_5_3|result[1]~6_combout ))))

	.dataa(\sel_5_3|result[2]~8_combout ),
	.datab(\sel_5_3|result[1]~6_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|LessThan18~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|LessThan18~0 .lut_mask = 16'h0015;
defparam \shift_reg_1|LessThan18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneive_lcell_comb \sel_32_2|result[29]~127 (
// Equation(s):
// \sel_32_2|result[29]~127_combout  = (\shift_reg_1|ShiftRight0~131_combout  & (!\sel_5_3|result[4]~10_combout  & ((\Cpu_1|Shift_op [0]) # (\shift_reg_1|LessThan18~0_combout ))))

	.dataa(\Cpu_1|Shift_op [0]),
	.datab(\shift_reg_1|ShiftRight0~131_combout ),
	.datac(\sel_5_3|result[4]~10_combout ),
	.datad(\shift_reg_1|LessThan18~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[29]~127_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[29]~127 .lut_mask = 16'h0C08;
defparam \sel_32_2|result[29]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneive_lcell_comb \GetIR_1|Mux21~0 (
// Equation(s):
// \GetIR_1|Mux21~0_combout  = (\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [4] $ (!\PC_counter_1|PC_out [3])))) # (!\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [3] & (\PC_counter_1|PC_out [4] $ (!\PC_counter_1|PC_out 
// [2]))))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [3]),
	.datac(\PC_counter_1|PC_out [2]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\GetIR_1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux21~0 .lut_mask = 16'h9084;
defparam \GetIR_1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneive_lcell_comb \GetIR_1|Mux21~1 (
// Equation(s):
// \GetIR_1|Mux21~1_combout  = (!\PC_counter_1|PC_out [6] & \GetIR_1|Mux21~0_combout )

	.dataa(\PC_counter_1|PC_out [6]),
	.datab(gnd),
	.datac(\GetIR_1|Mux21~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\GetIR_1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux21~1 .lut_mask = 16'h5050;
defparam \GetIR_1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneive_lcell_comb \sel_32_2|result[24]~34 (
// Equation(s):
// \sel_32_2|result[24]~34_combout  = (!\sel_5_3|result[3]~9_combout  & ((\Cpu_1|Shift_amountSrc~combout  & ((!\reg_32|Mux27~9_combout ))) # (!\Cpu_1|Shift_amountSrc~combout  & (!\GetIR_1|Mux21~1_combout ))))

	.dataa(\Cpu_1|Shift_amountSrc~combout ),
	.datab(\GetIR_1|Mux21~1_combout ),
	.datac(\reg_32|Mux27~9_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[24]~34_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[24]~34 .lut_mask = 16'h001B;
defparam \sel_32_2|result[24]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \sel_32_2|result[29]~125 (
// Equation(s):
// \sel_32_2|result[29]~125_combout  = (\sel_5_3|result[2]~8_combout ) # (((\sel_5_3|result[1]~6_combout  & \sel_5_3|result[0]~7_combout )) # (!\sel_32_2|result[24]~34_combout ))

	.dataa(\sel_5_3|result[1]~6_combout ),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\sel_32_2|result[24]~34_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[29]~125_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[29]~125 .lut_mask = 16'hECFF;
defparam \sel_32_2|result[29]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \sel_32_2|result[16]~38 (
// Equation(s):
// \sel_32_2|result[16]~38_combout  = (!\Cpu_1|Shift_op [0] & \reg_32|Mux32~20_combout )

	.dataa(\Cpu_1|Shift_op [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_32|Mux32~20_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[16]~38 .lut_mask = 16'h5500;
defparam \sel_32_2|result[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N16
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~47 (
// Equation(s):
// \shift_reg_1|ShiftRight0~47_combout  = (\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux48~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux50~20_combout ))

	.dataa(\sel_5_3|result[1]~6_combout ),
	.datab(\reg_32|Mux50~20_combout ),
	.datac(gnd),
	.datad(\reg_32|Mux48~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~47 .lut_mask = 16'hEE44;
defparam \shift_reg_1|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \shift_reg_1|Mux49~0 (
// Equation(s):
// \shift_reg_1|Mux49~0_combout  = (\shift_reg_1|Mux61~0_combout  & ((\sel_5_3|result[3]~9_combout ) # ((\sel_5_3|result[2]~8_combout ) # (\sel_5_3|result[1]~6_combout ))))

	.dataa(\shift_reg_1|Mux61~0_combout ),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux49~0 .lut_mask = 16'hAAA8;
defparam \shift_reg_1|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \shift_reg_1|Add25~2 (
// Equation(s):
// \shift_reg_1|Add25~2_combout  = \sel_5_3|result[3]~9_combout  $ (((\sel_5_3|result[2]~8_combout ) # (\sel_5_3|result[1]~6_combout )))

	.dataa(gnd),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Add25~2_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Add25~2 .lut_mask = 16'h333C;
defparam \shift_reg_1|Add25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~146 (
// Equation(s):
// \shift_reg_1|ShiftRight0~146_combout  = (\reg_32|Mux62~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & ((\reg_32|Mux30~9_combout ))) # (!\Cpu_1|Shift_amountSrc~combout  & (\GetIR_1|Mux24~0_combout ))))

	.dataa(\reg_32|Mux62~20_combout ),
	.datab(\GetIR_1|Mux24~0_combout ),
	.datac(\reg_32|Mux30~9_combout ),
	.datad(\Cpu_1|Shift_amountSrc~combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~146_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~146 .lut_mask = 16'hA088;
defparam \shift_reg_1|ShiftRight0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N0
cycloneive_lcell_comb \reg_32|register[8][2]~feeder (
// Equation(s):
// \reg_32|register[8][2]~feeder_combout  = \sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][2]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N1
dffeas \reg_32|register[8][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][2] .is_wysiwyg = "true";
defparam \reg_32|register[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
cycloneive_lcell_comb \reg_32|Mux61~0 (
// Equation(s):
// \reg_32|Mux61~0_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|register[9][2]~q ) # ((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|register[8][2]~q  & !\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[9][2]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[8][2]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~0 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneive_lcell_comb \reg_32|Mux61~1 (
// Equation(s):
// \reg_32|Mux61~1_combout  = (\reg_32|Mux61~0_combout  & (((\reg_32|register[11][2]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux61~0_combout  & (\reg_32|register[10][2]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[10][2]~q ),
	.datab(\reg_32|register[11][2]~q ),
	.datac(\reg_32|Mux61~0_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~1 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \reg_32|register[3][2]~107 (
// Equation(s):
// \reg_32|register[3][2]~107_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][2]~107_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][2]~107 .lut_mask = 16'h00FF;
defparam \reg_32|register[3][2]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N3
dffeas \reg_32|register[3][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][2]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][2] .is_wysiwyg = "true";
defparam \reg_32|register[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \reg_32|register[2][2]~106 (
// Equation(s):
// \reg_32|register[2][2]~106_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][2]~106_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][2]~106 .lut_mask = 16'h00FF;
defparam \reg_32|register[2][2]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N1
dffeas \reg_32|register[2][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][2]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][2] .is_wysiwyg = "true";
defparam \reg_32|register[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \reg_32|Mux61~5 (
// Equation(s):
// \reg_32|Mux61~5_combout  = (\reg_32|Mux61~4_combout  & (((!\sel_5_2|result[1]~0_combout )) # (!\reg_32|register[3][2]~q ))) # (!\reg_32|Mux61~4_combout  & (((!\reg_32|register[2][2]~q  & \sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|Mux61~4_combout ),
	.datab(\reg_32|register[3][2]~q ),
	.datac(\reg_32|register[2][2]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~5 .lut_mask = 16'h27AA;
defparam \reg_32|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \reg_32|register[4][2]~103 (
// Equation(s):
// \reg_32|register[4][2]~103_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[2]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[4][2]~103_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][2]~103 .lut_mask = 16'h0F0F;
defparam \reg_32|register[4][2]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N25
dffeas \reg_32|register[4][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][2]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][2] .is_wysiwyg = "true";
defparam \reg_32|register[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \reg_32|register[6][2]~101 (
// Equation(s):
// \reg_32|register[6][2]~101_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[2]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[6][2]~101_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][2]~101 .lut_mask = 16'h0F0F;
defparam \reg_32|register[6][2]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N21
dffeas \reg_32|register[6][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][2]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][2] .is_wysiwyg = "true";
defparam \reg_32|register[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N8
cycloneive_lcell_comb \reg_32|Mux61~2 (
// Equation(s):
// \reg_32|Mux61~2_combout  = (\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout ) # ((!\reg_32|register[6][2]~q )))) # (!\sel_5_2|result[1]~0_combout  & (!\sel_5_2|result[0]~1_combout  & (!\reg_32|register[4][2]~q )))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[4][2]~q ),
	.datad(\reg_32|register[6][2]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~2 .lut_mask = 16'h89AB;
defparam \reg_32|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N10
cycloneive_lcell_comb \reg_32|register[7][2]~104 (
// Equation(s):
// \reg_32|register[7][2]~104_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[7][2]~104_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][2]~104 .lut_mask = 16'h00FF;
defparam \reg_32|register[7][2]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N11
dffeas \reg_32|register[7][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][2]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][2] .is_wysiwyg = "true";
defparam \reg_32|register[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N30
cycloneive_lcell_comb \reg_32|Mux61~3 (
// Equation(s):
// \reg_32|Mux61~3_combout  = (\reg_32|Mux61~2_combout  & (((!\sel_5_2|result[0]~1_combout ) # (!\reg_32|register[7][2]~q )))) # (!\reg_32|Mux61~2_combout  & (!\reg_32|register[5][2]~q  & ((\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[5][2]~q ),
	.datab(\reg_32|Mux61~2_combout ),
	.datac(\reg_32|register[7][2]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~3 .lut_mask = 16'h1DCC;
defparam \reg_32|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N12
cycloneive_lcell_comb \reg_32|Mux61~6 (
// Equation(s):
// \reg_32|Mux61~6_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout ) # (\reg_32|Mux61~3_combout )))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux61~5_combout  & (!\sel_5_2|result[3]~2_combout )))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux61~5_combout ),
	.datac(\sel_5_2|result[3]~2_combout ),
	.datad(\reg_32|Mux61~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~6 .lut_mask = 16'hAEA4;
defparam \reg_32|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N14
cycloneive_lcell_comb \reg_32|Mux61~9 (
// Equation(s):
// \reg_32|Mux61~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux61~6_combout  & (\reg_32|Mux61~8_combout )) # (!\reg_32|Mux61~6_combout  & ((\reg_32|Mux61~1_combout ))))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux61~6_combout ))))

	.dataa(\reg_32|Mux61~8_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux61~1_combout ),
	.datad(\reg_32|Mux61~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~9 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \reg_32|register[30][2]~186 (
// Equation(s):
// \reg_32|register[30][2]~186_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[30][2]~186_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][2]~186 .lut_mask = 16'h00FF;
defparam \reg_32|register[30][2]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \reg_32|register[30][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][2]~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][2] .is_wysiwyg = "true";
defparam \reg_32|register[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \reg_32|register[18][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][2] .is_wysiwyg = "true";
defparam \reg_32|register[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \reg_32|register[26][2]~feeder (
// Equation(s):
// \reg_32|register[26][2]~feeder_combout  = \sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[2]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \reg_32|register[26][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][2] .is_wysiwyg = "true";
defparam \reg_32|register[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \reg_32|Mux61~10 (
// Equation(s):
// \reg_32|Mux61~10_combout  = (\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout ) # ((\reg_32|register[26][2]~q )))) # (!\sel_5_2|result[3]~2_combout  & (!\sel_5_2|result[2]~3_combout  & (\reg_32|register[18][2]~q )))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[18][2]~q ),
	.datad(\reg_32|register[26][2]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~10 .lut_mask = 16'hBA98;
defparam \reg_32|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \reg_32|Mux61~11 (
// Equation(s):
// \reg_32|Mux61~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux61~10_combout  & ((!\reg_32|register[30][2]~q ))) # (!\reg_32|Mux61~10_combout  & (!\reg_32|register[22][2]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux61~10_combout 
// ))))

	.dataa(\reg_32|register[22][2]~q ),
	.datab(\reg_32|register[30][2]~q ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux61~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~11 .lut_mask = 16'h3F50;
defparam \reg_32|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \reg_32|register[23][2]~191 (
// Equation(s):
// \reg_32|register[23][2]~191_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[2]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][2]~191_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][2]~191 .lut_mask = 16'h0F0F;
defparam \reg_32|register[23][2]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N15
dffeas \reg_32|register[23][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][2]~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][2] .is_wysiwyg = "true";
defparam \reg_32|register[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \reg_32|register[19][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][2] .is_wysiwyg = "true";
defparam \reg_32|register[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \reg_32|Mux61~17 (
// Equation(s):
// \reg_32|Mux61~17_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )) # (!\reg_32|register[23][2]~q ))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[19][2]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[23][2]~q ),
	.datac(\reg_32|register[19][2]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~17 .lut_mask = 16'hAA72;
defparam \reg_32|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \reg_32|register[31][2]~192 (
// Equation(s):
// \reg_32|register[31][2]~192_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[31][2]~192_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[31][2]~192 .lut_mask = 16'h00FF;
defparam \reg_32|register[31][2]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \reg_32|register[31][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[31][2]~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][2] .is_wysiwyg = "true";
defparam \reg_32|register[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \reg_32|register[27][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[2]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][2] .is_wysiwyg = "true";
defparam \reg_32|register[27][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \reg_32|Mux61~18 (
// Equation(s):
// \reg_32|Mux61~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux61~17_combout  & (!\reg_32|register[31][2]~q )) # (!\reg_32|Mux61~17_combout  & ((\reg_32|register[27][2]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux61~17_combout ))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux61~17_combout ),
	.datac(\reg_32|register[31][2]~q ),
	.datad(\reg_32|register[27][2]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~18 .lut_mask = 16'h6E4C;
defparam \reg_32|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \reg_32|register[28][2]~190 (
// Equation(s):
// \reg_32|register[28][2]~190_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[28][2]~190_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[28][2]~190 .lut_mask = 16'h00FF;
defparam \reg_32|register[28][2]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \reg_32|register[28][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[28][2]~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][2] .is_wysiwyg = "true";
defparam \reg_32|register[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \reg_32|register[20][2]~189 (
// Equation(s):
// \reg_32|register[20][2]~189_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][2]~189_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][2]~189 .lut_mask = 16'h00FF;
defparam \reg_32|register[20][2]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N8
cycloneive_lcell_comb \reg_32|register[20][0]~68 (
// Equation(s):
// \reg_32|register[20][0]~68_combout  = (\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~6_combout ))

	.dataa(\sel_5_1|result[4]~5_combout ),
	.datab(\reg_32|register[0][31]~17_combout ),
	.datac(gnd),
	.datad(\reg_32|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][0]~68 .lut_mask = 16'h8800;
defparam \reg_32|register[20][0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \reg_32|register[20][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][2]~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][2] .is_wysiwyg = "true";
defparam \reg_32|register[20][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \reg_32|Mux61~15 (
// Equation(s):
// \reg_32|Mux61~15_combout  = (\reg_32|Mux61~14_combout  & (((!\sel_5_2|result[2]~3_combout )) # (!\reg_32|register[28][2]~q ))) # (!\reg_32|Mux61~14_combout  & (((!\reg_32|register[20][2]~q  & \sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|Mux61~14_combout ),
	.datab(\reg_32|register[28][2]~q ),
	.datac(\reg_32|register[20][2]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~15 .lut_mask = 16'h27AA;
defparam \reg_32|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \reg_32|register[25][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][2] .is_wysiwyg = "true";
defparam \reg_32|register[25][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneive_lcell_comb \reg_32|register[21][2]~187 (
// Equation(s):
// \reg_32|register[21][2]~187_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[2]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][2]~187_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][2]~187 .lut_mask = 16'h0F0F;
defparam \reg_32|register[21][2]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N21
dffeas \reg_32|register[21][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][2]~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][2] .is_wysiwyg = "true";
defparam \reg_32|register[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N31
dffeas \reg_32|register[17][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][2] .is_wysiwyg = "true";
defparam \reg_32|register[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneive_lcell_comb \reg_32|Mux61~12 (
// Equation(s):
// \reg_32|Mux61~12_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )) # (!\reg_32|register[21][2]~q ))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[17][2]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][2]~q ),
	.datac(\reg_32|register[17][2]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~12 .lut_mask = 16'hAA72;
defparam \reg_32|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \reg_32|Mux61~13 (
// Equation(s):
// \reg_32|Mux61~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux61~12_combout  & (!\reg_32|register[29][2]~q )) # (!\reg_32|Mux61~12_combout  & ((\reg_32|register[25][2]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux61~12_combout 
// ))))

	.dataa(\reg_32|register[29][2]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[25][2]~q ),
	.datad(\reg_32|Mux61~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~13 .lut_mask = 16'h77C0;
defparam \reg_32|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \reg_32|Mux61~16 (
// Equation(s):
// \reg_32|Mux61~16_combout  = (\sel_5_2|result[1]~0_combout  & (\sel_5_2|result[0]~1_combout )) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux61~13_combout ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|Mux61~15_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux61~15_combout ),
	.datad(\reg_32|Mux61~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~16 .lut_mask = 16'hDC98;
defparam \reg_32|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \reg_32|Mux61~19 (
// Equation(s):
// \reg_32|Mux61~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux61~16_combout  & ((\reg_32|Mux61~18_combout ))) # (!\reg_32|Mux61~16_combout  & (\reg_32|Mux61~11_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux61~16_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux61~11_combout ),
	.datac(\reg_32|Mux61~18_combout ),
	.datad(\reg_32|Mux61~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~19 .lut_mask = 16'hF588;
defparam \reg_32|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N28
cycloneive_lcell_comb \reg_32|Mux61~20 (
// Equation(s):
// \reg_32|Mux61~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux61~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux61~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux61~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux61~9_combout ),
	.datad(\reg_32|Mux61~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux61~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux61~20 .lut_mask = 16'hF2D0;
defparam \reg_32|Mux61~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N28
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~96 (
// Equation(s):
// \shift_reg_1|ShiftRight0~96_combout  = (!\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & (\reg_32|Mux63~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux61~20_combout )))))

	.dataa(\reg_32|Mux63~20_combout ),
	.datab(\reg_32|Mux61~20_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~96 .lut_mask = 16'h0A0C;
defparam \shift_reg_1|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~97 (
// Equation(s):
// \shift_reg_1|ShiftRight0~97_combout  = (\shift_reg_1|ShiftRight0~96_combout ) # ((\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~147_combout ) # (\shift_reg_1|ShiftRight0~146_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~147_combout ),
	.datab(\shift_reg_1|ShiftRight0~146_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~97 .lut_mask = 16'hFFE0;
defparam \shift_reg_1|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \reg_32|register[7][7]~feeder (
// Equation(s):
// \reg_32|register[7][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[7]~59_combout ),
	.cin(gnd),
	.combout(\reg_32|register[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N15
dffeas \reg_32|register[7][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][7] .is_wysiwyg = "true";
defparam \reg_32|register[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \reg_32|register[6][7]~feeder (
// Equation(s):
// \reg_32|register[6][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N9
dffeas \reg_32|register[6][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][7] .is_wysiwyg = "true";
defparam \reg_32|register[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N15
dffeas \reg_32|register[4][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][7] .is_wysiwyg = "true";
defparam \reg_32|register[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneive_lcell_comb \reg_32|Mux56~0 (
// Equation(s):
// \reg_32|Mux56~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[5][7]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[4][7]~q )))))

	.dataa(\reg_32|register[5][7]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[4][7]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~0 .lut_mask = 16'hEE30;
defparam \reg_32|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \reg_32|Mux56~1 (
// Equation(s):
// \reg_32|Mux56~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux56~0_combout  & (\reg_32|register[7][7]~q )) # (!\reg_32|Mux56~0_combout  & ((\reg_32|register[6][7]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux56~0_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[7][7]~q ),
	.datac(\reg_32|register[6][7]~q ),
	.datad(\reg_32|Mux56~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~1 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \reg_32|register[10][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[7]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][7] .is_wysiwyg = "true";
defparam \reg_32|register[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N10
cycloneive_lcell_comb \reg_32|Mux56~2 (
// Equation(s):
// \reg_32|Mux56~2_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout ) # (\reg_32|register[10][7]~q )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[8][7]~q  & (!\sel_5_2|result[0]~1_combout )))

	.dataa(\reg_32|register[8][7]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[10][7]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~2 .lut_mask = 16'hCEC2;
defparam \reg_32|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneive_lcell_comb \reg_32|register[11][7]~feeder (
// Equation(s):
// \reg_32|register[11][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[7]~59_combout ),
	.cin(gnd),
	.combout(\reg_32|register[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][7]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N17
dffeas \reg_32|register[11][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][7] .is_wysiwyg = "true";
defparam \reg_32|register[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N20
cycloneive_lcell_comb \reg_32|Mux56~3 (
// Equation(s):
// \reg_32|Mux56~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux56~2_combout  & ((\reg_32|register[11][7]~q ))) # (!\reg_32|Mux56~2_combout  & (\reg_32|register[9][7]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux56~2_combout ))))

	.dataa(\reg_32|register[9][7]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux56~2_combout ),
	.datad(\reg_32|register[11][7]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~3 .lut_mask = 16'hF838;
defparam \reg_32|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N8
cycloneive_lcell_comb \reg_32|register[3][7]~feeder (
// Equation(s):
// \reg_32|register[3][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N9
dffeas \reg_32|register[3][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][7] .is_wysiwyg = "true";
defparam \reg_32|register[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \reg_32|register[2][7]~127 (
// Equation(s):
// \reg_32|register[2][7]~127_combout  = !\sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[7]~59_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][7]~127_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][7]~127 .lut_mask = 16'h00FF;
defparam \reg_32|register[2][7]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N3
dffeas \reg_32|register[2][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][7]~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][7] .is_wysiwyg = "true";
defparam \reg_32|register[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \reg_32|Mux56~4 (
// Equation(s):
// \reg_32|Mux56~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout ) # (!\reg_32|register[2][7]~q )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[0][7]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[0][7]~q ),
	.datab(\reg_32|register[2][7]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~4 .lut_mask = 16'hF03A;
defparam \reg_32|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N12
cycloneive_lcell_comb \reg_32|Mux56~5 (
// Equation(s):
// \reg_32|Mux56~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux56~4_combout  & ((\reg_32|register[3][7]~q ))) # (!\reg_32|Mux56~4_combout  & (\reg_32|register[1][7]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux56~4_combout ))))

	.dataa(\reg_32|register[1][7]~q ),
	.datab(\reg_32|register[3][7]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux56~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~5 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N30
cycloneive_lcell_comb \reg_32|Mux56~6 (
// Equation(s):
// \reg_32|Mux56~6_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux56~3_combout ) # ((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((!\sel_5_2|result[2]~3_combout  & \reg_32|Mux56~5_combout ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux56~3_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux56~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~6 .lut_mask = 16'hADA8;
defparam \reg_32|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \reg_32|Mux56~9 (
// Equation(s):
// \reg_32|Mux56~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux56~6_combout  & (\reg_32|Mux56~8_combout )) # (!\reg_32|Mux56~6_combout  & ((\reg_32|Mux56~1_combout ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux56~6_combout ))))

	.dataa(\reg_32|Mux56~8_combout ),
	.datab(\reg_32|Mux56~1_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux56~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~9 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \reg_32|register[26][7]~feeder (
// Equation(s):
// \reg_32|register[26][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \reg_32|register[26][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][7] .is_wysiwyg = "true";
defparam \reg_32|register[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N19
dffeas \reg_32|register[30][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][7] .is_wysiwyg = "true";
defparam \reg_32|register[30][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \reg_32|Mux56~13 (
// Equation(s):
// \reg_32|Mux56~13_combout  = (\reg_32|Mux56~12_combout  & (((\reg_32|register[30][7]~q ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux56~12_combout  & (\reg_32|register[26][7]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|Mux56~12_combout ),
	.datab(\reg_32|register[26][7]~q ),
	.datac(\reg_32|register[30][7]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~13 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
cycloneive_lcell_comb \reg_32|register[24][7]~feeder (
// Equation(s):
// \reg_32|register[24][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N19
dffeas \reg_32|register[24][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][7] .is_wysiwyg = "true";
defparam \reg_32|register[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N5
dffeas \reg_32|register[28][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][7] .is_wysiwyg = "true";
defparam \reg_32|register[28][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneive_lcell_comb \reg_32|register[20][7]~feeder (
// Equation(s):
// \reg_32|register[20][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N29
dffeas \reg_32|register[20][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][7] .is_wysiwyg = "true";
defparam \reg_32|register[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N15
dffeas \reg_32|register[16][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][7] .is_wysiwyg = "true";
defparam \reg_32|register[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
cycloneive_lcell_comb \reg_32|Mux56~14 (
// Equation(s):
// \reg_32|Mux56~14_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][7]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[16][7]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[20][7]~q ),
	.datac(\reg_32|register[16][7]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~14 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
cycloneive_lcell_comb \reg_32|Mux56~15 (
// Equation(s):
// \reg_32|Mux56~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux56~14_combout  & ((\reg_32|register[28][7]~q ))) # (!\reg_32|Mux56~14_combout  & (\reg_32|register[24][7]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux56~14_combout ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[24][7]~q ),
	.datac(\reg_32|register[28][7]~q ),
	.datad(\reg_32|Mux56~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~15 .lut_mask = 16'hF588;
defparam \reg_32|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \reg_32|Mux56~16 (
// Equation(s):
// \reg_32|Mux56~16_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|Mux56~13_combout )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|Mux56~15_combout )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux56~13_combout ),
	.datac(\reg_32|Mux56~15_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~16 .lut_mask = 16'hEE50;
defparam \reg_32|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \reg_32|register[21][7]~feeder (
// Equation(s):
// \reg_32|register[21][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N21
dffeas \reg_32|register[21][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][7] .is_wysiwyg = "true";
defparam \reg_32|register[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N11
dffeas \reg_32|register[29][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][7] .is_wysiwyg = "true";
defparam \reg_32|register[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N19
dffeas \reg_32|register[17][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][7] .is_wysiwyg = "true";
defparam \reg_32|register[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \reg_32|register[25][7]~feeder (
// Equation(s):
// \reg_32|register[25][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \reg_32|register[25][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][7] .is_wysiwyg = "true";
defparam \reg_32|register[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \reg_32|Mux56~10 (
// Equation(s):
// \reg_32|Mux56~10_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|register[25][7]~q ))) # (!\sel_5_2|result[3]~2_combout  & 
// (\reg_32|register[17][7]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[17][7]~q ),
	.datad(\reg_32|register[25][7]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~10 .lut_mask = 16'hDC98;
defparam \reg_32|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \reg_32|Mux56~11 (
// Equation(s):
// \reg_32|Mux56~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux56~10_combout  & ((\reg_32|register[29][7]~q ))) # (!\reg_32|Mux56~10_combout  & (\reg_32|register[21][7]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux56~10_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][7]~q ),
	.datac(\reg_32|register[29][7]~q ),
	.datad(\reg_32|Mux56~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~11 .lut_mask = 16'hF588;
defparam \reg_32|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \reg_32|Mux56~19 (
// Equation(s):
// \reg_32|Mux56~19_combout  = (\reg_32|Mux56~16_combout  & ((\reg_32|Mux56~18_combout ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux56~16_combout  & (((\sel_5_2|result[0]~1_combout  & \reg_32|Mux56~11_combout ))))

	.dataa(\reg_32|Mux56~18_combout ),
	.datab(\reg_32|Mux56~16_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux56~11_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~19 .lut_mask = 16'hBC8C;
defparam \reg_32|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneive_lcell_comb \reg_32|Mux56~20 (
// Equation(s):
// \reg_32|Mux56~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux56~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux56~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux56~9_combout ))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\reg_32|Mux56~9_combout ),
	.datac(\reg_32|Mux56~19_combout ),
	.datad(\Cpu_1|Equal18~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux56~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux56~20 .lut_mask = 16'hCCE4;
defparam \reg_32|Mux56~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~145 (
// Equation(s):
// \shift_reg_1|ShiftRight0~145_combout  = (\reg_32|Mux56~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & ((!\reg_32|Mux30~9_combout ))) # (!\Cpu_1|Shift_amountSrc~combout  & (!\GetIR_1|Mux24~0_combout ))))

	.dataa(\GetIR_1|Mux24~0_combout ),
	.datab(\reg_32|Mux30~9_combout ),
	.datac(\reg_32|Mux56~20_combout ),
	.datad(\Cpu_1|Shift_amountSrc~combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~145_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~145 .lut_mask = 16'h3050;
defparam \shift_reg_1|ShiftRight0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~94 (
// Equation(s):
// \shift_reg_1|ShiftRight0~94_combout  = (!\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & (\reg_32|Mux59~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux57~20_combout )))))

	.dataa(\reg_32|Mux59~20_combout ),
	.datab(\reg_32|Mux57~20_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~94 .lut_mask = 16'h0A0C;
defparam \shift_reg_1|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~95 (
// Equation(s):
// \shift_reg_1|ShiftRight0~95_combout  = (\shift_reg_1|ShiftRight0~94_combout ) # ((\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~144_combout ) # (\shift_reg_1|ShiftRight0~145_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~144_combout ),
	.datab(\shift_reg_1|ShiftRight0~145_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~95 .lut_mask = 16'hFFE0;
defparam \shift_reg_1|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \shift_reg_1|Mux17~3 (
// Equation(s):
// \shift_reg_1|Mux17~3_combout  = (\shift_reg_1|Mux17~2_combout  & (((\shift_reg_1|ShiftRight0~97_combout )) # (!\shift_reg_1|Add25~2_combout ))) # (!\shift_reg_1|Mux17~2_combout  & (\shift_reg_1|Add25~2_combout  & ((\shift_reg_1|ShiftRight0~95_combout ))))

	.dataa(\shift_reg_1|Mux17~2_combout ),
	.datab(\shift_reg_1|Add25~2_combout ),
	.datac(\shift_reg_1|ShiftRight0~97_combout ),
	.datad(\shift_reg_1|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux17~3 .lut_mask = 16'hE6A2;
defparam \shift_reg_1|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \sel_32_2|result[14]~73 (
// Equation(s):
// \sel_32_2|result[14]~73_combout  = (!\shift_reg_1|Mux49~0_combout  & ((\shift_reg_1|Add17~0_combout  & (\shift_reg_1|Mux17~1_combout )) # (!\shift_reg_1|Add17~0_combout  & ((\shift_reg_1|Mux17~3_combout )))))

	.dataa(\shift_reg_1|Mux49~0_combout ),
	.datab(\shift_reg_1|Mux17~1_combout ),
	.datac(\shift_reg_1|Add17~0_combout ),
	.datad(\shift_reg_1|Mux17~3_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[14]~73 .lut_mask = 16'h4540;
defparam \sel_32_2|result[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \sel_32_2|result[14]~74 (
// Equation(s):
// \sel_32_2|result[14]~74_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[14]~73_combout ) # ((\reg_32|Mux32~20_combout  & \shift_reg_1|Mux49~0_combout ))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\reg_32|Mux32~20_combout ),
	.datac(\shift_reg_1|Mux49~0_combout ),
	.datad(\sel_32_2|result[14]~73_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[14]~74 .lut_mask = 16'hAA80;
defparam \sel_32_2|result[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N1
dffeas \reg_32|register[15][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][14] .is_wysiwyg = "true";
defparam \reg_32|register[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N15
dffeas \reg_32|register[14][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][14] .is_wysiwyg = "true";
defparam \reg_32|register[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N5
dffeas \reg_32|register[13][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][14] .is_wysiwyg = "true";
defparam \reg_32|register[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \reg_32|register[12][14]~feeder (
// Equation(s):
// \reg_32|register[12][14]~feeder_combout  = \sel_32_2|result[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[12][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[12][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N1
dffeas \reg_32|register[12][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][14] .is_wysiwyg = "true";
defparam \reg_32|register[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N10
cycloneive_lcell_comb \reg_32|Mux17~7 (
// Equation(s):
// \reg_32|Mux17~7_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & (\reg_32|register[13][14]~q )) # (!\GetIR_1|Mux10~2_combout  & ((\reg_32|register[12][14]~q )))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[13][14]~q ),
	.datac(\reg_32|register[12][14]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux17~7 .lut_mask = 16'hEE50;
defparam \reg_32|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N0
cycloneive_lcell_comb \reg_32|Mux17~8 (
// Equation(s):
// \reg_32|Mux17~8_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux17~7_combout  & (\reg_32|register[15][14]~q )) # (!\reg_32|Mux17~7_combout  & ((\reg_32|register[14][14]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux17~7_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[15][14]~q ),
	.datac(\reg_32|register[14][14]~q ),
	.datad(\reg_32|Mux17~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux17~8 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N9
dffeas \reg_32|register[6][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][14] .is_wysiwyg = "true";
defparam \reg_32|register[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneive_lcell_comb \reg_32|Mux17~1 (
// Equation(s):
// \reg_32|Mux17~1_combout  = (\reg_32|Mux17~0_combout  & (((\reg_32|register[7][14]~q ) # (!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux17~0_combout  & (\reg_32|register[6][14]~q  & ((\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|Mux17~0_combout ),
	.datab(\reg_32|register[6][14]~q ),
	.datac(\reg_32|register[7][14]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux17~1 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N19
dffeas \reg_32|register[11][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][14] .is_wysiwyg = "true";
defparam \reg_32|register[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N23
dffeas \reg_32|register[8][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][14] .is_wysiwyg = "true";
defparam \reg_32|register[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \reg_32|Mux17~2 (
// Equation(s):
// \reg_32|Mux17~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[10][14]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[8][14]~q )))))

	.dataa(\reg_32|register[10][14]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[8][14]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux17~2 .lut_mask = 16'hEE30;
defparam \reg_32|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \reg_32|Mux17~3 (
// Equation(s):
// \reg_32|Mux17~3_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux17~2_combout  & ((\reg_32|register[11][14]~q ))) # (!\reg_32|Mux17~2_combout  & (\reg_32|register[9][14]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux17~2_combout ))))

	.dataa(\reg_32|register[9][14]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[11][14]~q ),
	.datad(\reg_32|Mux17~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux17~3 .lut_mask = 16'hF388;
defparam \reg_32|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N5
dffeas \reg_32|register[2][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][14] .is_wysiwyg = "true";
defparam \reg_32|register[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneive_lcell_comb \reg_32|register[0][31]~28 (
// Equation(s):
// \reg_32|register[0][31]~28_combout  = (\reg_32|register[0][31]~17_combout  & (!\sel_5_1|result[4]~5_combout  & \reg_32|Decoder0~10_combout ))

	.dataa(\reg_32|register[0][31]~17_combout ),
	.datab(gnd),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\reg_32|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\reg_32|register[0][31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[0][31]~28 .lut_mask = 16'h0A00;
defparam \reg_32|register[0][31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \reg_32|register~47 (
// Equation(s):
// \reg_32|register~47_combout  = (\reg_32|register[0][31]~28_combout  & ((\sel_32_2|result[14]~74_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux17~8_combout ))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\reg_32|register[0][31]~28_combout ),
	.datac(\sel_32_2|result[14]~74_combout ),
	.datad(\ALU_1|Mux17~8_combout ),
	.cin(gnd),
	.combout(\reg_32|register~47_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~47 .lut_mask = 16'hC4C0;
defparam \reg_32|register~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N29
dffeas \reg_32|register[0][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][14] .is_wysiwyg = "true";
defparam \reg_32|register[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \reg_32|Mux17~4 (
// Equation(s):
// \reg_32|Mux17~4_combout  = (\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout ) # ((\reg_32|register[2][14]~q )))) # (!\GetIR_1|Mux9~1_combout  & (!\GetIR_1|Mux10~2_combout  & ((\reg_32|register[0][14]~q ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[2][14]~q ),
	.datad(\reg_32|register[0][14]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux17~4 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N2
cycloneive_lcell_comb \reg_32|register[3][14]~feeder (
// Equation(s):
// \reg_32|register[3][14]~feeder_combout  = \sel_32_2|result[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[14]~75_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][14]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N3
dffeas \reg_32|register[3][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][14] .is_wysiwyg = "true";
defparam \reg_32|register[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N26
cycloneive_lcell_comb \reg_32|Mux17~5 (
// Equation(s):
// \reg_32|Mux17~5_combout  = (\reg_32|Mux17~4_combout  & (((\reg_32|register[3][14]~q ) # (!\GetIR_1|Mux10~2_combout )))) # (!\reg_32|Mux17~4_combout  & (\reg_32|register[1][14]~q  & ((\GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|register[1][14]~q ),
	.datab(\reg_32|Mux17~4_combout ),
	.datac(\reg_32|register[3][14]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux17~5 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N24
cycloneive_lcell_comb \reg_32|Mux17~6 (
// Equation(s):
// \reg_32|Mux17~6_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux17~3_combout ) # ((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux17~5_combout  & !\GetIR_1|Mux8~1_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|Mux17~3_combout ),
	.datac(\reg_32|Mux17~5_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux17~6 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N14
cycloneive_lcell_comb \reg_32|Mux17~9 (
// Equation(s):
// \reg_32|Mux17~9_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux17~6_combout  & (\reg_32|Mux17~8_combout )) # (!\reg_32|Mux17~6_combout  & ((\reg_32|Mux17~1_combout ))))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux17~6_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|Mux17~8_combout ),
	.datac(\reg_32|Mux17~1_combout ),
	.datad(\reg_32|Mux17~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux17~9 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \ALU_1|ALU_out~16 (
// Equation(s):
// \ALU_1|ALU_out~16_combout  = (\sel_32_03_1|Mux17~0_combout  & \reg_32|Mux17~9_combout )

	.dataa(\sel_32_03_1|Mux17~0_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux17~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~16 .lut_mask = 16'hA0A0;
defparam \ALU_1|ALU_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneive_lcell_comb \ALU_1|Add0~28 (
// Equation(s):
// \ALU_1|Add0~28_combout  = ((\reg_32|Mux18~9_combout  $ (\ALU_1|tempB[13]~18_combout  $ (!\ALU_1|Add0~27 )))) # (GND)
// \ALU_1|Add0~29  = CARRY((\reg_32|Mux18~9_combout  & ((\ALU_1|tempB[13]~18_combout ) # (!\ALU_1|Add0~27 ))) # (!\reg_32|Mux18~9_combout  & (\ALU_1|tempB[13]~18_combout  & !\ALU_1|Add0~27 )))

	.dataa(\reg_32|Mux18~9_combout ),
	.datab(\ALU_1|tempB[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~27 ),
	.combout(\ALU_1|Add0~28_combout ),
	.cout(\ALU_1|Add0~29 ));
// synopsys translate_off
defparam \ALU_1|Add0~28 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneive_lcell_comb \ALU_1|Add0~30 (
// Equation(s):
// \ALU_1|Add0~30_combout  = (\ALU_1|tempB[14]~17_combout  & ((\reg_32|Mux17~9_combout  & (\ALU_1|Add0~29  & VCC)) # (!\reg_32|Mux17~9_combout  & (!\ALU_1|Add0~29 )))) # (!\ALU_1|tempB[14]~17_combout  & ((\reg_32|Mux17~9_combout  & (!\ALU_1|Add0~29 )) # 
// (!\reg_32|Mux17~9_combout  & ((\ALU_1|Add0~29 ) # (GND)))))
// \ALU_1|Add0~31  = CARRY((\ALU_1|tempB[14]~17_combout  & (!\reg_32|Mux17~9_combout  & !\ALU_1|Add0~29 )) # (!\ALU_1|tempB[14]~17_combout  & ((!\ALU_1|Add0~29 ) # (!\reg_32|Mux17~9_combout ))))

	.dataa(\ALU_1|tempB[14]~17_combout ),
	.datab(\reg_32|Mux17~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~29 ),
	.combout(\ALU_1|Add0~30_combout ),
	.cout(\ALU_1|Add0~31 ));
// synopsys translate_off
defparam \ALU_1|Add0~30 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \ALU_1|Mux17~3 (
// Equation(s):
// \ALU_1|Mux17~3_combout  = (\ALU_1|Mux17~1_combout  & (((\ALU_1|Mux17~2_combout )))) # (!\ALU_1|Mux17~1_combout  & ((\ALU_1|Mux17~2_combout  & ((\ALU_1|Add0~30_combout ))) # (!\ALU_1|Mux17~2_combout  & (\ALU_1|ALU_out~16_combout ))))

	.dataa(\ALU_1|Mux17~1_combout ),
	.datab(\ALU_1|ALU_out~16_combout ),
	.datac(\ALU_1|Add0~30_combout ),
	.datad(\ALU_1|Mux17~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux17~3 .lut_mask = 16'hFA44;
defparam \ALU_1|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N4
cycloneive_lcell_comb \GetIR_1|Mux17~1 (
// Equation(s):
// \GetIR_1|Mux17~1_combout  = (!\PC_counter_1|PC_out [6] & \GetIR_1|Mux17~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\GetIR_1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux17~1 .lut_mask = 16'h0F00;
defparam \GetIR_1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N8
cycloneive_lcell_comb \sel_32_03_1|Mux17~0 (
// Equation(s):
// \sel_32_03_1|Mux17~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux17~1_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux49~20_combout )))))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\GetIR_1|Mux17~1_combout ),
	.datac(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datad(\reg_32|Mux49~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux17~0 .lut_mask = 16'h4540;
defparam \sel_32_03_1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \ALU_1|Mux17~4 (
// Equation(s):
// \ALU_1|Mux17~4_combout  = (\ALU_1|Mux17~3_combout  & (((\ALU_1|Mux17~0_combout ) # (\sel_32_03_1|Mux17~0_combout )))) # (!\ALU_1|Mux17~3_combout  & (\sel_32_03_1|Mux24~0_combout  & (!\ALU_1|Mux17~0_combout )))

	.dataa(\sel_32_03_1|Mux24~0_combout ),
	.datab(\ALU_1|Mux17~3_combout ),
	.datac(\ALU_1|Mux17~0_combout ),
	.datad(\sel_32_03_1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux17~4 .lut_mask = 16'hCEC2;
defparam \ALU_1|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneive_lcell_comb \ALU_1|always0~15 (
// Equation(s):
// \ALU_1|always0~15_combout  = (\ALU_1|always0~14_combout ) # (\Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux20~9_combout ))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\reg_32|Mux20~9_combout ),
	.datac(gnd),
	.datad(\ALU_1|always0~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~15 .lut_mask = 16'hFF66;
defparam \ALU_1|always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
cycloneive_lcell_comb \ALU_1|always0~11 (
// Equation(s):
// \ALU_1|always0~11_combout  = (\ALU_1|always0~10_combout ) # (\Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux16~9_combout ))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~10_combout ),
	.datad(\reg_32|Mux16~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~11 .lut_mask = 16'hF5FA;
defparam \ALU_1|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N31
dffeas \reg_32|register[12][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][17] .is_wysiwyg = "true";
defparam \reg_32|register[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N17
dffeas \reg_32|register[8][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][17] .is_wysiwyg = "true";
defparam \reg_32|register[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneive_lcell_comb \reg_32|Mux14~4 (
// Equation(s):
// \reg_32|Mux14~4_combout  = (\GetIR_1|Mux7~0_combout  & (((\reg_32|register[8][17]~q ) # (\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|register[0][17]~q  & ((!\GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|register[0][17]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[8][17]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux14~4 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N30
cycloneive_lcell_comb \reg_32|Mux14~5 (
// Equation(s):
// \reg_32|Mux14~5_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux14~4_combout  & ((\reg_32|register[12][17]~q ))) # (!\reg_32|Mux14~4_combout  & (\reg_32|register[4][17]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux14~4_combout ))))

	.dataa(\reg_32|register[4][17]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[12][17]~q ),
	.datad(\reg_32|Mux14~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux14~5 .lut_mask = 16'hF388;
defparam \reg_32|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N9
dffeas \reg_32|register[13][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][17] .is_wysiwyg = "true";
defparam \reg_32|register[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N25
dffeas \reg_32|register[5][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][17] .is_wysiwyg = "true";
defparam \reg_32|register[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneive_lcell_comb \reg_32|Mux14~2 (
// Equation(s):
// \reg_32|Mux14~2_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|register[5][17]~q ) # ((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|register[1][17]~q  & !\GetIR_1|Mux7~0_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[5][17]~q ),
	.datac(\reg_32|register[1][17]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux14~2 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N8
cycloneive_lcell_comb \reg_32|Mux14~3 (
// Equation(s):
// \reg_32|Mux14~3_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux14~2_combout  & ((\reg_32|register[13][17]~q ))) # (!\reg_32|Mux14~2_combout  & (\reg_32|register[9][17]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux14~2_combout ))))

	.dataa(\reg_32|register[9][17]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[13][17]~q ),
	.datad(\reg_32|Mux14~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux14~3 .lut_mask = 16'hF388;
defparam \reg_32|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N2
cycloneive_lcell_comb \reg_32|Mux14~6 (
// Equation(s):
// \reg_32|Mux14~6_combout  = (\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux14~3_combout ) # (\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|Mux14~5_combout  & ((!\GetIR_1|Mux9~1_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|Mux14~5_combout ),
	.datac(\reg_32|Mux14~3_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux14~6 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N10
cycloneive_lcell_comb \reg_32|register[6][17]~feeder (
// Equation(s):
// \reg_32|register[6][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[17]~85_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][17]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[6][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N11
dffeas \reg_32|register[6][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][17] .is_wysiwyg = "true";
defparam \reg_32|register[6][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
cycloneive_lcell_comb \reg_32|register[10][17]~feeder (
// Equation(s):
// \reg_32|register[10][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[17]~85_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][17]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[10][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N23
dffeas \reg_32|register[10][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][17] .is_wysiwyg = "true";
defparam \reg_32|register[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N0
cycloneive_lcell_comb \reg_32|register[2][17]~feeder (
// Equation(s):
// \reg_32|register[2][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[17]~85_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][17]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[2][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N1
dffeas \reg_32|register[2][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][17] .is_wysiwyg = "true";
defparam \reg_32|register[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N10
cycloneive_lcell_comb \reg_32|Mux14~0 (
// Equation(s):
// \reg_32|Mux14~0_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & (\reg_32|register[10][17]~q )) # (!\GetIR_1|Mux7~0_combout  & ((\reg_32|register[2][17]~q )))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[10][17]~q ),
	.datac(\reg_32|register[2][17]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux14~0 .lut_mask = 16'hEE50;
defparam \reg_32|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N30
cycloneive_lcell_comb \reg_32|Mux14~1 (
// Equation(s):
// \reg_32|Mux14~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux14~0_combout  & (\reg_32|register[14][17]~q )) # (!\reg_32|Mux14~0_combout  & ((\reg_32|register[6][17]~q ))))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux14~0_combout ))))

	.dataa(\reg_32|register[14][17]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[6][17]~q ),
	.datad(\reg_32|Mux14~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux14~1 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
cycloneive_lcell_comb \reg_32|Mux14~9 (
// Equation(s):
// \reg_32|Mux14~9_combout  = (\reg_32|Mux14~6_combout  & ((\reg_32|Mux14~8_combout ) # ((!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux14~6_combout  & (((\reg_32|Mux14~1_combout  & \GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|Mux14~8_combout ),
	.datab(\reg_32|Mux14~6_combout ),
	.datac(\reg_32|Mux14~1_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux14~9 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N18
cycloneive_lcell_comb \sel_32_2|result[19]~89 (
// Equation(s):
// \sel_32_2|result[19]~89_combout  = (\sel_5_3|result[3]~9_combout  & (\sel_5_3|result[2]~8_combout  & ((\sel_5_3|result[0]~7_combout ) # (\sel_5_3|result[1]~6_combout ))))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[19]~89_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[19]~89 .lut_mask = 16'hC080;
defparam \sel_32_2|result[19]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N20
cycloneive_lcell_comb \sel_32_2|result[19]~90 (
// Equation(s):
// \sel_32_2|result[19]~90_combout  = (\shift_reg_1|ShiftRight0~106_combout  & (!\sel_5_3|result[4]~10_combout  & ((\Cpu_1|Shift_op [0]) # (!\sel_32_2|result[19]~89_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~106_combout ),
	.datab(\sel_32_2|result[19]~89_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[19]~90_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[19]~90 .lut_mask = 16'h00A2;
defparam \sel_32_2|result[19]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneive_lcell_comb \sel_32_03_1|Mux24~0 (
// Equation(s):
// \sel_32_03_1|Mux24~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux24~0_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux56~20_combout )))))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\GetIR_1|Mux24~0_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\reg_32|Mux56~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux24~0 .lut_mask = 16'h0D08;
defparam \sel_32_03_1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N26
cycloneive_lcell_comb \sel_32_03_1|Mux16~0 (
// Equation(s):
// \sel_32_03_1|Mux16~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux16~0_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux48~20_combout )))))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\GetIR_1|Mux16~0_combout ),
	.datac(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datad(\reg_32|Mux48~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux16~0 .lut_mask = 16'h4540;
defparam \sel_32_03_1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneive_lcell_comb \ALU_1|ALU_out~17 (
// Equation(s):
// \ALU_1|ALU_out~17_combout  = (\Cpu_1|ALU_op[0]~19_combout  & ((\sel_32_03_1|Mux16~0_combout ))) # (!\Cpu_1|ALU_op[0]~19_combout  & (\sel_32_03_1|Mux24~0_combout ))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(\sel_32_03_1|Mux24~0_combout ),
	.datad(\sel_32_03_1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~17 .lut_mask = 16'hFA50;
defparam \ALU_1|ALU_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \sel_32_03_1|Mux12~0 (
// Equation(s):
// \sel_32_03_1|Mux12~0_combout  = (\Cpu_1|Equal16~2_combout  & (\GetIR_1|Mux28~1_combout )) # (!\Cpu_1|Equal16~2_combout  & (((\Cpu_1|ALUsrcB[0]~1_combout  & \Ext_1|result [16]))))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\GetIR_1|Mux28~1_combout ),
	.datac(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datad(\Ext_1|result [16]),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux12~0 .lut_mask = 16'hD888;
defparam \sel_32_03_1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
cycloneive_lcell_comb \reg_32|register[21][19]~feeder (
// Equation(s):
// \reg_32|register[21][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[19]~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][19]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N21
dffeas \reg_32|register[21][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][19] .is_wysiwyg = "true";
defparam \reg_32|register[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N31
dffeas \reg_32|register[29][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][19] .is_wysiwyg = "true";
defparam \reg_32|register[29][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneive_lcell_comb \reg_32|register[25][19]~feeder (
// Equation(s):
// \reg_32|register[25][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[19]~93_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][19]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[25][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N23
dffeas \reg_32|register[25][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][19] .is_wysiwyg = "true";
defparam \reg_32|register[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N15
dffeas \reg_32|register[17][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][19] .is_wysiwyg = "true";
defparam \reg_32|register[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
cycloneive_lcell_comb \reg_32|Mux44~10 (
// Equation(s):
// \reg_32|Mux44~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[25][19]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[17][19]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[25][19]~q ),
	.datac(\reg_32|register[17][19]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N30
cycloneive_lcell_comb \reg_32|Mux44~11 (
// Equation(s):
// \reg_32|Mux44~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux44~10_combout  & ((\reg_32|register[29][19]~q ))) # (!\reg_32|Mux44~10_combout  & (\reg_32|register[21][19]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux44~10_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][19]~q ),
	.datac(\reg_32|register[29][19]~q ),
	.datad(\reg_32|Mux44~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~11 .lut_mask = 16'hF588;
defparam \reg_32|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N11
dffeas \reg_32|register[28][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][19] .is_wysiwyg = "true";
defparam \reg_32|register[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N5
dffeas \reg_32|register[16][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][19] .is_wysiwyg = "true";
defparam \reg_32|register[16][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N4
cycloneive_lcell_comb \reg_32|Mux44~14 (
// Equation(s):
// \reg_32|Mux44~14_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][19]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[16][19]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[20][19]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[16][19]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~14 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N10
cycloneive_lcell_comb \reg_32|Mux44~15 (
// Equation(s):
// \reg_32|Mux44~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux44~14_combout  & ((\reg_32|register[28][19]~q ))) # (!\reg_32|Mux44~14_combout  & (\reg_32|register[24][19]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux44~14_combout 
// ))))

	.dataa(\reg_32|register[24][19]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[28][19]~q ),
	.datad(\reg_32|Mux44~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~15 .lut_mask = 16'hF388;
defparam \reg_32|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
cycloneive_lcell_comb \reg_32|Mux44~16 (
// Equation(s):
// \reg_32|Mux44~16_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|Mux44~13_combout )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|Mux44~15_combout )))))

	.dataa(\reg_32|Mux44~13_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux44~15_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~16 .lut_mask = 16'hE3E0;
defparam \reg_32|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N6
cycloneive_lcell_comb \reg_32|Mux44~19 (
// Equation(s):
// \reg_32|Mux44~19_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux44~16_combout  & (\reg_32|Mux44~18_combout )) # (!\reg_32|Mux44~16_combout  & ((\reg_32|Mux44~11_combout ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux44~16_combout ))))

	.dataa(\reg_32|Mux44~18_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux44~11_combout ),
	.datad(\reg_32|Mux44~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~19 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
cycloneive_lcell_comb \reg_32|Mux44~20 (
// Equation(s):
// \reg_32|Mux44~20_combout  = (\Cpu_1|Equal18~1_combout  & (\reg_32|Mux44~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux44~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux44~9_combout ))))

	.dataa(\reg_32|Mux44~9_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\GetIR_1|Mux11~0_combout ),
	.datad(\reg_32|Mux44~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux44~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux44~20 .lut_mask = 16'hBA8A;
defparam \reg_32|Mux44~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \sel_32_03_1|Mux12~1 (
// Equation(s):
// \sel_32_03_1|Mux12~1_combout  = (\sel_32_03_1|Mux12~0_combout ) # ((!\Cpu_1|Equal16~2_combout  & (!\Cpu_1|ALUsrcB[0]~1_combout  & \reg_32|Mux44~20_combout )))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\sel_32_03_1|Mux12~0_combout ),
	.datac(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datad(\reg_32|Mux44~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux12~1 .lut_mask = 16'hCDCC;
defparam \sel_32_03_1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneive_lcell_comb \ALU_1|Mux12~2 (
// Equation(s):
// \ALU_1|Mux12~2_combout  = (\ALU_1|Mux16~7_combout  & ((\reg_32|Mux12~9_combout ) # (\sel_32_03_1|Mux12~1_combout ))) # (!\ALU_1|Mux16~7_combout  & (\reg_32|Mux12~9_combout  & \sel_32_03_1|Mux12~1_combout ))

	.dataa(\ALU_1|Mux16~7_combout ),
	.datab(\reg_32|Mux12~9_combout ),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux12~2 .lut_mask = 16'hEE88;
defparam \ALU_1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \reg_32|register[30][16]~feeder (
// Equation(s):
// \reg_32|register[30][16]~feeder_combout  = \sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[16]~79_combout ),
	.cin(gnd),
	.combout(\reg_32|register[30][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][16]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[30][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \reg_32|register[30][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][16] .is_wysiwyg = "true";
defparam \reg_32|register[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N1
dffeas \reg_32|register[22][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][16] .is_wysiwyg = "true";
defparam \reg_32|register[22][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneive_lcell_comb \reg_32|Mux47~11 (
// Equation(s):
// \reg_32|Mux47~11_combout  = (\reg_32|Mux47~10_combout  & ((\reg_32|register[30][16]~q ) # ((!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux47~10_combout  & (((\reg_32|register[22][16]~q  & \sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|Mux47~10_combout ),
	.datab(\reg_32|register[30][16]~q ),
	.datac(\reg_32|register[22][16]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~11 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \reg_32|register[25][16]~feeder (
// Equation(s):
// \reg_32|register[25][16]~feeder_combout  = \sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[16]~79_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][16]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[25][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \reg_32|register[25][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][16] .is_wysiwyg = "true";
defparam \reg_32|register[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \reg_32|register[29][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][16] .is_wysiwyg = "true";
defparam \reg_32|register[29][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \reg_32|register[21][16]~feeder (
// Equation(s):
// \reg_32|register[21][16]~feeder_combout  = \sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[16]~79_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][16]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[21][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N29
dffeas \reg_32|register[21][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][16] .is_wysiwyg = "true";
defparam \reg_32|register[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N23
dffeas \reg_32|register[17][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][16] .is_wysiwyg = "true";
defparam \reg_32|register[17][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \reg_32|Mux47~12 (
// Equation(s):
// \reg_32|Mux47~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[21][16]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[17][16]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][16]~q ),
	.datac(\reg_32|register[17][16]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \reg_32|Mux47~13 (
// Equation(s):
// \reg_32|Mux47~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux47~12_combout  & ((\reg_32|register[29][16]~q ))) # (!\reg_32|Mux47~12_combout  & (\reg_32|register[25][16]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux47~12_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[25][16]~q ),
	.datac(\reg_32|register[29][16]~q ),
	.datad(\reg_32|Mux47~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~13 .lut_mask = 16'hF588;
defparam \reg_32|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \reg_32|register[20][16]~feeder (
// Equation(s):
// \reg_32|register[20][16]~feeder_combout  = \sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[16]~79_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][16]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[20][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N21
dffeas \reg_32|register[20][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][16] .is_wysiwyg = "true";
defparam \reg_32|register[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N19
dffeas \reg_32|register[28][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][16] .is_wysiwyg = "true";
defparam \reg_32|register[28][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N28
cycloneive_lcell_comb \reg_32|register[24][16]~feeder (
// Equation(s):
// \reg_32|register[24][16]~feeder_combout  = \sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[16]~79_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][16]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N29
dffeas \reg_32|register[24][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][16] .is_wysiwyg = "true";
defparam \reg_32|register[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N15
dffeas \reg_32|register[16][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][16] .is_wysiwyg = "true";
defparam \reg_32|register[16][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneive_lcell_comb \reg_32|Mux47~14 (
// Equation(s):
// \reg_32|Mux47~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[24][16]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[16][16]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[24][16]~q ),
	.datac(\reg_32|register[16][16]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~14 .lut_mask = 16'hEE50;
defparam \reg_32|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \reg_32|Mux47~15 (
// Equation(s):
// \reg_32|Mux47~15_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux47~14_combout  & ((\reg_32|register[28][16]~q ))) # (!\reg_32|Mux47~14_combout  & (\reg_32|register[20][16]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux47~14_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[20][16]~q ),
	.datac(\reg_32|register[28][16]~q ),
	.datad(\reg_32|Mux47~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~15 .lut_mask = 16'hF588;
defparam \reg_32|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \reg_32|Mux47~16 (
// Equation(s):
// \reg_32|Mux47~16_combout  = (\sel_5_2|result[1]~0_combout  & (\sel_5_2|result[0]~1_combout )) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|Mux47~13_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux47~15_combout 
// )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux47~13_combout ),
	.datad(\reg_32|Mux47~15_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~16 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N25
dffeas \reg_32|register[31][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][16] .is_wysiwyg = "true";
defparam \reg_32|register[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N25
dffeas \reg_32|register[23][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][16] .is_wysiwyg = "true";
defparam \reg_32|register[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N29
dffeas \reg_32|register[19][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][16] .is_wysiwyg = "true";
defparam \reg_32|register[19][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \reg_32|Mux47~17 (
// Equation(s):
// \reg_32|Mux47~17_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][16]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[19][16]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[23][16]~q ),
	.datac(\reg_32|register[19][16]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~17 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \reg_32|Mux47~18 (
// Equation(s):
// \reg_32|Mux47~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux47~17_combout  & ((\reg_32|register[31][16]~q ))) # (!\reg_32|Mux47~17_combout  & (\reg_32|register[27][16]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux47~17_combout 
// ))))

	.dataa(\reg_32|register[27][16]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[31][16]~q ),
	.datad(\reg_32|Mux47~17_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~18 .lut_mask = 16'hF388;
defparam \reg_32|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \reg_32|Mux47~19 (
// Equation(s):
// \reg_32|Mux47~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux47~16_combout  & ((\reg_32|Mux47~18_combout ))) # (!\reg_32|Mux47~16_combout  & (\reg_32|Mux47~11_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux47~16_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux47~11_combout ),
	.datac(\reg_32|Mux47~16_combout ),
	.datad(\reg_32|Mux47~18_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~19 .lut_mask = 16'hF858;
defparam \reg_32|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
cycloneive_lcell_comb \reg_32|register[11][16]~feeder (
// Equation(s):
// \reg_32|register[11][16]~feeder_combout  = \sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[16]~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[11][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][16]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[11][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N19
dffeas \reg_32|register[11][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][16] .is_wysiwyg = "true";
defparam \reg_32|register[11][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \reg_32|register[8][16]~feeder (
// Equation(s):
// \reg_32|register[8][16]~feeder_combout  = \sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[16]~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[8][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][16]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[8][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N21
dffeas \reg_32|register[8][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][16] .is_wysiwyg = "true";
defparam \reg_32|register[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N14
cycloneive_lcell_comb \reg_32|register[9][16]~feeder (
// Equation(s):
// \reg_32|register[9][16]~feeder_combout  = \sel_32_2|result[16]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[16]~79_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][16]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[9][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N15
dffeas \reg_32|register[9][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][16] .is_wysiwyg = "true";
defparam \reg_32|register[9][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N8
cycloneive_lcell_comb \reg_32|Mux47~0 (
// Equation(s):
// \reg_32|Mux47~0_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout ) # (\reg_32|register[9][16]~q )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[8][16]~q  & (!\sel_5_2|result[1]~0_combout )))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[8][16]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[9][16]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~0 .lut_mask = 16'hAEA4;
defparam \reg_32|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N31
dffeas \reg_32|register[10][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[16]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][16] .is_wysiwyg = "true";
defparam \reg_32|register[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
cycloneive_lcell_comb \reg_32|Mux47~1 (
// Equation(s):
// \reg_32|Mux47~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux47~0_combout  & (\reg_32|register[11][16]~q )) # (!\reg_32|Mux47~0_combout  & ((\reg_32|register[10][16]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux47~0_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[11][16]~q ),
	.datac(\reg_32|Mux47~0_combout ),
	.datad(\reg_32|register[10][16]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~1 .lut_mask = 16'hDAD0;
defparam \reg_32|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N9
dffeas \reg_32|register[15][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][16] .is_wysiwyg = "true";
defparam \reg_32|register[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N7
dffeas \reg_32|register[13][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][16] .is_wysiwyg = "true";
defparam \reg_32|register[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N21
dffeas \reg_32|register[12][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][16] .is_wysiwyg = "true";
defparam \reg_32|register[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N23
dffeas \reg_32|register[14][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][16] .is_wysiwyg = "true";
defparam \reg_32|register[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \reg_32|Mux47~7 (
// Equation(s):
// \reg_32|Mux47~7_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|register[14][16]~q ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[12][16]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[12][16]~q ),
	.datac(\reg_32|register[14][16]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~7 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneive_lcell_comb \reg_32|Mux47~8 (
// Equation(s):
// \reg_32|Mux47~8_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux47~7_combout  & (\reg_32|register[15][16]~q )) # (!\reg_32|Mux47~7_combout  & ((\reg_32|register[13][16]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux47~7_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[15][16]~q ),
	.datac(\reg_32|register[13][16]~q ),
	.datad(\reg_32|Mux47~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~8 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N5
dffeas \reg_32|register[6][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][16] .is_wysiwyg = "true";
defparam \reg_32|register[6][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \reg_32|Mux47~2 (
// Equation(s):
// \reg_32|Mux47~2_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|register[6][16]~q ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (!\reg_32|register[4][16]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[4][16]~q ),
	.datab(\reg_32|register[6][16]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~2 .lut_mask = 16'hF0C5;
defparam \reg_32|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \reg_32|Mux47~3 (
// Equation(s):
// \reg_32|Mux47~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux47~2_combout  & (\reg_32|register[7][16]~q )) # (!\reg_32|Mux47~2_combout  & ((\reg_32|register[5][16]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux47~2_combout ))))

	.dataa(\reg_32|register[7][16]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[5][16]~q ),
	.datad(\reg_32|Mux47~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~3 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N1
dffeas \reg_32|register[3][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][16] .is_wysiwyg = "true";
defparam \reg_32|register[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneive_lcell_comb \reg_32|register~77 (
// Equation(s):
// \reg_32|register~77_combout  = (\reg_32|register[0][31]~17_combout  & (\reg_32|Decoder0~10_combout  & (!\sel_5_1|result[4]~5_combout  & \sel_32_2|result[16]~79_combout )))

	.dataa(\reg_32|register[0][31]~17_combout ),
	.datab(\reg_32|Decoder0~10_combout ),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\sel_32_2|result[16]~79_combout ),
	.cin(gnd),
	.combout(\reg_32|register~77_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~77 .lut_mask = 16'h0800;
defparam \reg_32|register~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N25
dffeas \reg_32|register[0][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][16] .is_wysiwyg = "true";
defparam \reg_32|register[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
cycloneive_lcell_comb \reg_32|Mux47~4 (
// Equation(s):
// \reg_32|Mux47~4_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|register[1][16]~q ) # ((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|register[0][16]~q  & !\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[1][16]~q ),
	.datab(\reg_32|register[0][16]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~4 .lut_mask = 16'hF0AC;
defparam \reg_32|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \reg_32|Mux47~5 (
// Equation(s):
// \reg_32|Mux47~5_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux47~4_combout  & ((\reg_32|register[3][16]~q ))) # (!\reg_32|Mux47~4_combout  & (!\reg_32|register[2][16]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux47~4_combout ))))

	.dataa(\reg_32|register[2][16]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[3][16]~q ),
	.datad(\reg_32|Mux47~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~5 .lut_mask = 16'hF344;
defparam \reg_32|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \reg_32|Mux47~6 (
// Equation(s):
// \reg_32|Mux47~6_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|Mux47~3_combout )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux47~5_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux47~3_combout ),
	.datad(\reg_32|Mux47~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~6 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \reg_32|Mux47~9 (
// Equation(s):
// \reg_32|Mux47~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux47~6_combout  & ((\reg_32|Mux47~8_combout ))) # (!\reg_32|Mux47~6_combout  & (\reg_32|Mux47~1_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux47~6_combout ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux47~1_combout ),
	.datac(\reg_32|Mux47~8_combout ),
	.datad(\reg_32|Mux47~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~9 .lut_mask = 16'hF588;
defparam \reg_32|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \reg_32|Mux47~20 (
// Equation(s):
// \reg_32|Mux47~20_combout  = (\Cpu_1|Equal18~1_combout  & (((\reg_32|Mux47~9_combout )))) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & (\reg_32|Mux47~19_combout )) # (!\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux47~9_combout )))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\GetIR_1|Mux11~0_combout ),
	.datac(\reg_32|Mux47~19_combout ),
	.datad(\reg_32|Mux47~9_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux47~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux47~20 .lut_mask = 16'hFB40;
defparam \reg_32|Mux47~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N20
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~43 (
// Equation(s):
// \shift_reg_1|ShiftRight0~43_combout  = (\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux45~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux47~20_combout ))

	.dataa(\sel_5_3|result[1]~6_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux47~20_combout ),
	.datad(\reg_32|Mux45~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~43 .lut_mask = 16'hFA50;
defparam \shift_reg_1|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N2
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~107 (
// Equation(s):
// \shift_reg_1|ShiftRight0~107_combout  = (\sel_5_3|result[0]~7_combout  & (((\shift_reg_1|ShiftRight0~43_combout )))) # (!\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~138_combout ) # ((\shift_reg_1|ShiftRight0~149_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~138_combout ),
	.datab(\shift_reg_1|ShiftRight0~149_combout ),
	.datac(\shift_reg_1|ShiftRight0~43_combout ),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~107 .lut_mask = 16'hF0EE;
defparam \shift_reg_1|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N24
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~119 (
// Equation(s):
// \shift_reg_1|ShiftRight0~119_combout  = (\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~104_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~107_combout )))

	.dataa(\shift_reg_1|ShiftRight0~104_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~107_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~119_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~119 .lut_mask = 16'hAFA0;
defparam \shift_reg_1|ShiftRight0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N8
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~121 (
// Equation(s):
// \shift_reg_1|ShiftRight0~121_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~119_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~120_combout )))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~119_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~120_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~121_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~121 .lut_mask = 16'hCFC0;
defparam \shift_reg_1|ShiftRight0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneive_lcell_comb \sel_32_2|result[23]~106 (
// Equation(s):
// \sel_32_2|result[23]~106_combout  = (\sel_32_2|result[23]~105_combout  & ((\sel_32_2|result[16]~38_combout ) # ((\shift_reg_1|ShiftRight0~121_combout  & \sel_32_2|result[21]~83_combout )))) # (!\sel_32_2|result[23]~105_combout  & 
// (((\shift_reg_1|ShiftRight0~121_combout  & \sel_32_2|result[21]~83_combout ))))

	.dataa(\sel_32_2|result[23]~105_combout ),
	.datab(\sel_32_2|result[16]~38_combout ),
	.datac(\shift_reg_1|ShiftRight0~121_combout ),
	.datad(\sel_32_2|result[21]~83_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[23]~106_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[23]~106 .lut_mask = 16'hF888;
defparam \sel_32_2|result[23]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneive_lcell_comb \reg_32|register[13][23]~feeder (
// Equation(s):
// \reg_32|register[13][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[23]~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[13][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][23]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[13][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N1
dffeas \reg_32|register[13][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][23] .is_wysiwyg = "true";
defparam \reg_32|register[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N23
dffeas \reg_32|register[9][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][23] .is_wysiwyg = "true";
defparam \reg_32|register[9][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N22
cycloneive_lcell_comb \reg_32|Mux8~0 (
// Equation(s):
// \reg_32|Mux8~0_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & ((\reg_32|register[9][23]~q ))) # (!\GetIR_1|Mux7~0_combout  & (!\reg_32|register[1][23]~q ))))

	.dataa(\reg_32|register[1][23]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[9][23]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux8~0 .lut_mask = 16'hFC11;
defparam \reg_32|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \reg_32|Mux8~1 (
// Equation(s):
// \reg_32|Mux8~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux8~0_combout  & ((\reg_32|register[13][23]~q ))) # (!\reg_32|Mux8~0_combout  & (\reg_32|register[5][23]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux8~0_combout ))))

	.dataa(\reg_32|register[5][23]~q ),
	.datab(\reg_32|register[13][23]~q ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\reg_32|Mux8~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux8~1 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneive_lcell_comb \reg_32|register[10][23]~feeder (
// Equation(s):
// \reg_32|register[10][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[23]~107_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][23]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[10][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N3
dffeas \reg_32|register[10][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][23] .is_wysiwyg = "true";
defparam \reg_32|register[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N5
dffeas \reg_32|register[14][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][23] .is_wysiwyg = "true";
defparam \reg_32|register[14][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneive_lcell_comb \reg_32|Mux8~3 (
// Equation(s):
// \reg_32|Mux8~3_combout  = (\reg_32|Mux8~2_combout  & (((\reg_32|register[14][23]~q ) # (!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux8~2_combout  & (\reg_32|register[10][23]~q  & ((\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|Mux8~2_combout ),
	.datab(\reg_32|register[10][23]~q ),
	.datac(\reg_32|register[14][23]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux8~3 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N7
dffeas \reg_32|register[12][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][23] .is_wysiwyg = "true";
defparam \reg_32|register[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N5
dffeas \reg_32|register[4][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][23] .is_wysiwyg = "true";
defparam \reg_32|register[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N4
cycloneive_lcell_comb \reg_32|Mux8~4 (
// Equation(s):
// \reg_32|Mux8~4_combout  = (\GetIR_1|Mux8~1_combout  & (((\reg_32|register[4][23]~q ) # (\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|register[0][23]~q  & ((!\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|register[0][23]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[4][23]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux8~4 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \reg_32|Mux8~5 (
// Equation(s):
// \reg_32|Mux8~5_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux8~4_combout  & ((\reg_32|register[12][23]~q ))) # (!\reg_32|Mux8~4_combout  & (\reg_32|register[8][23]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux8~4_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[8][23]~q ),
	.datac(\reg_32|register[12][23]~q ),
	.datad(\reg_32|Mux8~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux8~5 .lut_mask = 16'hF588;
defparam \reg_32|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \reg_32|Mux8~6 (
// Equation(s):
// \reg_32|Mux8~6_combout  = (\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout ) # ((\reg_32|Mux8~3_combout )))) # (!\GetIR_1|Mux9~1_combout  & (!\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux8~5_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|Mux8~3_combout ),
	.datad(\reg_32|Mux8~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux8~6 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \reg_32|Mux8~9 (
// Equation(s):
// \reg_32|Mux8~9_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux8~6_combout  & (\reg_32|Mux8~8_combout )) # (!\reg_32|Mux8~6_combout  & ((\reg_32|Mux8~1_combout ))))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux8~6_combout ))))

	.dataa(\reg_32|Mux8~8_combout ),
	.datab(\reg_32|Mux8~1_combout ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\reg_32|Mux8~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux8~9 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneive_lcell_comb \sel_32_03_1|Mux8~0 (
// Equation(s):
// \sel_32_03_1|Mux8~0_combout  = (\Cpu_1|Equal16~2_combout  & (((\GetIR_1|Mux24~0_combout )))) # (!\Cpu_1|Equal16~2_combout  & (\Cpu_1|ALUsrcB[0]~1_combout  & ((\Ext_1|result [16]))))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\GetIR_1|Mux24~0_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\Ext_1|result [16]),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux8~0 .lut_mask = 16'hCAC0;
defparam \sel_32_03_1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneive_lcell_comb \sel_32_03_1|Mux8~1 (
// Equation(s):
// \sel_32_03_1|Mux8~1_combout  = (\sel_32_03_1|Mux8~0_combout ) # ((!\Cpu_1|ALUsrcB[0]~1_combout  & (!\Cpu_1|Equal16~2_combout  & \reg_32|Mux40~20_combout )))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\sel_32_03_1|Mux8~0_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\reg_32|Mux40~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux8~1 .lut_mask = 16'hCDCC;
defparam \sel_32_03_1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneive_lcell_comb \ALU_1|Mux8~2 (
// Equation(s):
// \ALU_1|Mux8~2_combout  = (\ALU_1|Mux16~7_combout  & ((\reg_32|Mux8~9_combout ) # (\sel_32_03_1|Mux8~1_combout ))) # (!\ALU_1|Mux16~7_combout  & (\reg_32|Mux8~9_combout  & \sel_32_03_1|Mux8~1_combout ))

	.dataa(gnd),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\reg_32|Mux8~9_combout ),
	.datad(\sel_32_03_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux8~2 .lut_mask = 16'hFCC0;
defparam \ALU_1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneive_lcell_comb \ALU_1|Mux8~3 (
// Equation(s):
// \ALU_1|Mux8~3_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux8~9_combout  & ((\ALU_1|Mux16~4_combout ) # (!\sel_32_03_1|Mux8~1_combout ))) # (!\reg_32|Mux8~9_combout  & ((\sel_32_03_1|Mux8~1_combout ))))) # (!\ALU_1|Mux16~3_combout  & 
// (\ALU_1|Mux16~4_combout ))

	.dataa(\ALU_1|Mux16~4_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\reg_32|Mux8~9_combout ),
	.datad(\sel_32_03_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux8~3 .lut_mask = 16'hAEE2;
defparam \ALU_1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N20
cycloneive_lcell_comb \sel_32_2|result[20]~95 (
// Equation(s):
// \sel_32_2|result[20]~95_combout  = (!\sel_5_3|result[4]~10_combout  & ((!\sel_5_3|result[3]~9_combout ) # (!\sel_5_3|result[2]~8_combout )))

	.dataa(\sel_5_3|result[2]~8_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[20]~95_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[20]~95 .lut_mask = 16'h005F;
defparam \sel_32_2|result[20]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N2
cycloneive_lcell_comb \sel_32_2|result[20]~144 (
// Equation(s):
// \sel_32_2|result[20]~144_combout  = (\sel_32_2|result[20]~95_combout  & (\sel_32_2|result[20]~94_combout )) # (!\sel_32_2|result[20]~95_combout  & ((\Cpu_1|Shift_op [0] & (\sel_32_2|result[20]~94_combout )) # (!\Cpu_1|Shift_op [0] & 
// ((\reg_32|Mux32~20_combout )))))

	.dataa(\sel_32_2|result[20]~94_combout ),
	.datab(\sel_32_2|result[20]~95_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\reg_32|Mux32~20_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[20]~144_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[20]~144 .lut_mask = 16'hABA8;
defparam \sel_32_2|result[20]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneive_lcell_comb \sel_32_03_1|Mux11~0 (
// Equation(s):
// \sel_32_03_1|Mux11~0_combout  = (\Cpu_1|Equal16~2_combout  & (((\GetIR_1|Mux27~1_combout )))) # (!\Cpu_1|Equal16~2_combout  & (\Cpu_1|ALUsrcB[0]~1_combout  & ((\Ext_1|result [16]))))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\GetIR_1|Mux27~1_combout ),
	.datac(\Ext_1|result [16]),
	.datad(\Cpu_1|Equal16~2_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux11~0 .lut_mask = 16'hCCA0;
defparam \sel_32_03_1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \reg_32|register[13][20]~feeder (
// Equation(s):
// \reg_32|register[13][20]~feeder_combout  = \sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[20]~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[13][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][20]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[13][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N29
dffeas \reg_32|register[13][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][20] .is_wysiwyg = "true";
defparam \reg_32|register[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N11
dffeas \reg_32|register[14][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][20] .is_wysiwyg = "true";
defparam \reg_32|register[14][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \reg_32|register[12][20]~feeder (
// Equation(s):
// \reg_32|register[12][20]~feeder_combout  = \sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[20]~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[12][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][20]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[12][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N17
dffeas \reg_32|register[12][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][20] .is_wysiwyg = "true";
defparam \reg_32|register[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \reg_32|Mux43~7 (
// Equation(s):
// \reg_32|Mux43~7_combout  = (\sel_5_2|result[0]~1_combout  & (\sel_5_2|result[1]~0_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[14][20]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[12][20]~q )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[14][20]~q ),
	.datad(\reg_32|register[12][20]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~7 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \reg_32|Mux43~8 (
// Equation(s):
// \reg_32|Mux43~8_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux43~7_combout  & (\reg_32|register[15][20]~q )) # (!\reg_32|Mux43~7_combout  & ((\reg_32|register[13][20]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux43~7_combout ))))

	.dataa(\reg_32|register[15][20]~q ),
	.datab(\reg_32|register[13][20]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux43~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~8 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N7
dffeas \reg_32|register[9][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][20] .is_wysiwyg = "true";
defparam \reg_32|register[9][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \reg_32|Mux43~0 (
// Equation(s):
// \reg_32|Mux43~0_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[9][20]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[8][20]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[8][20]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[9][20]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~0 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N4
cycloneive_lcell_comb \reg_32|Mux43~1 (
// Equation(s):
// \reg_32|Mux43~1_combout  = (\reg_32|Mux43~0_combout  & ((\reg_32|register[11][20]~q ) # ((!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux43~0_combout  & (((\reg_32|register[10][20]~q  & \sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[11][20]~q ),
	.datab(\reg_32|Mux43~0_combout ),
	.datac(\reg_32|register[10][20]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~1 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneive_lcell_comb \reg_32|Mux43~9 (
// Equation(s):
// \reg_32|Mux43~9_combout  = (\reg_32|Mux43~6_combout  & ((\reg_32|Mux43~8_combout ) # ((!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux43~6_combout  & (((\sel_5_2|result[3]~2_combout  & \reg_32|Mux43~1_combout ))))

	.dataa(\reg_32|Mux43~6_combout ),
	.datab(\reg_32|Mux43~8_combout ),
	.datac(\sel_5_2|result[3]~2_combout ),
	.datad(\reg_32|Mux43~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~9 .lut_mask = 16'hDA8A;
defparam \reg_32|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \reg_32|register[30][20]~feeder (
// Equation(s):
// \reg_32|register[30][20]~feeder_combout  = \sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[20]~96_combout ),
	.cin(gnd),
	.combout(\reg_32|register[30][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][20]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[30][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \reg_32|register[30][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][20] .is_wysiwyg = "true";
defparam \reg_32|register[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N21
dffeas \reg_32|register[22][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][20] .is_wysiwyg = "true";
defparam \reg_32|register[22][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \reg_32|Mux43~11 (
// Equation(s):
// \reg_32|Mux43~11_combout  = (\reg_32|Mux43~10_combout  & ((\reg_32|register[30][20]~q ) # ((!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux43~10_combout  & (((\reg_32|register[22][20]~q  & \sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|Mux43~10_combout ),
	.datab(\reg_32|register[30][20]~q ),
	.datac(\reg_32|register[22][20]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~11 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N5
dffeas \reg_32|register[19][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][20] .is_wysiwyg = "true";
defparam \reg_32|register[19][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \reg_32|register[23][20]~feeder (
// Equation(s):
// \reg_32|register[23][20]~feeder_combout  = \sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[20]~96_combout ),
	.cin(gnd),
	.combout(\reg_32|register[23][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][20]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[23][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N7
dffeas \reg_32|register[23][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][20] .is_wysiwyg = "true";
defparam \reg_32|register[23][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \reg_32|Mux43~17 (
// Equation(s):
// \reg_32|Mux43~17_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][20]~q ))) # (!\sel_5_2|result[2]~3_combout  & 
// (\reg_32|register[19][20]~q ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][20]~q ),
	.datad(\reg_32|register[23][20]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~17 .lut_mask = 16'hDC98;
defparam \reg_32|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N19
dffeas \reg_32|register[27][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][20] .is_wysiwyg = "true";
defparam \reg_32|register[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N29
dffeas \reg_32|register[31][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[20]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][20] .is_wysiwyg = "true";
defparam \reg_32|register[31][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \reg_32|Mux43~18 (
// Equation(s):
// \reg_32|Mux43~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux43~17_combout  & ((\reg_32|register[31][20]~q ))) # (!\reg_32|Mux43~17_combout  & (\reg_32|register[27][20]~q )))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux43~17_combout ))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux43~17_combout ),
	.datac(\reg_32|register[27][20]~q ),
	.datad(\reg_32|register[31][20]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~18 .lut_mask = 16'hEC64;
defparam \reg_32|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \reg_32|Mux43~19 (
// Equation(s):
// \reg_32|Mux43~19_combout  = (\reg_32|Mux43~16_combout  & (((\reg_32|Mux43~18_combout ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux43~16_combout  & (\reg_32|Mux43~11_combout  & (\sel_5_2|result[1]~0_combout )))

	.dataa(\reg_32|Mux43~16_combout ),
	.datab(\reg_32|Mux43~11_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux43~18_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~19 .lut_mask = 16'hEA4A;
defparam \reg_32|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
cycloneive_lcell_comb \reg_32|Mux43~20 (
// Equation(s):
// \reg_32|Mux43~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux43~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux43~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux43~9_combout ))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\reg_32|Mux43~9_combout ),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\reg_32|Mux43~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux43~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux43~20 .lut_mask = 16'hCEC4;
defparam \reg_32|Mux43~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneive_lcell_comb \sel_32_03_1|Mux11~1 (
// Equation(s):
// \sel_32_03_1|Mux11~1_combout  = (\sel_32_03_1|Mux11~0_combout ) # ((!\Cpu_1|ALUsrcB[0]~1_combout  & (!\Cpu_1|Equal16~2_combout  & \reg_32|Mux43~20_combout )))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\sel_32_03_1|Mux11~0_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\reg_32|Mux43~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux11~1 .lut_mask = 16'hCDCC;
defparam \sel_32_03_1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \ALU_1|ALU_out~20 (
// Equation(s):
// \ALU_1|ALU_out~20_combout  = (\reg_32|Mux11~9_combout  & \sel_32_03_1|Mux11~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_32|Mux11~9_combout ),
	.datad(\sel_32_03_1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~20 .lut_mask = 16'hF000;
defparam \ALU_1|ALU_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N20
cycloneive_lcell_comb \ALU_1|Add15~18 (
// Equation(s):
// \ALU_1|Add15~18_combout  = (\ALU_1|j~278_combout  & (!\ALU_1|Add15~17 )) # (!\ALU_1|j~278_combout  & ((\ALU_1|Add15~17 ) # (GND)))
// \ALU_1|Add15~19  = CARRY((!\ALU_1|Add15~17 ) # (!\ALU_1|j~278_combout ))

	.dataa(\ALU_1|j~278_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add15~17 ),
	.combout(\ALU_1|Add15~18_combout ),
	.cout(\ALU_1|Add15~19 ));
// synopsys translate_off
defparam \ALU_1|Add15~18 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N10
cycloneive_lcell_comb \shift_reg_1|LessThan22~0 (
// Equation(s):
// \shift_reg_1|LessThan22~0_combout  = (\sel_5_3|result[3]~9_combout ) # ((\sel_5_3|result[0]~7_combout  & (\sel_5_3|result[2]~8_combout  & \sel_5_3|result[1]~6_combout )))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(\sel_5_3|result[1]~6_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|LessThan22~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|LessThan22~0 .lut_mask = 16'hFF80;
defparam \shift_reg_1|LessThan22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~66 (
// Equation(s):
// \shift_reg_1|ShiftRight0~66_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~63_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~65_combout ))

	.dataa(\shift_reg_1|ShiftRight0~65_combout ),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(gnd),
	.datad(\shift_reg_1|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~66 .lut_mask = 16'hEE22;
defparam \shift_reg_1|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~127 (
// Equation(s):
// \shift_reg_1|ShiftRight0~127_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~82_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~66_combout )))

	.dataa(\shift_reg_1|ShiftRight0~82_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~127_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~127 .lut_mask = 16'hAFA0;
defparam \shift_reg_1|ShiftRight0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \sel_32_2|result[25]~110 (
// Equation(s):
// \sel_32_2|result[25]~110_combout  = (!\sel_5_3|result[4]~10_combout  & (\shift_reg_1|ShiftRight0~127_combout  & ((\Cpu_1|Shift_op [0]) # (!\shift_reg_1|LessThan22~0_combout ))))

	.dataa(\sel_5_3|result[4]~10_combout ),
	.datab(\Cpu_1|Shift_op [0]),
	.datac(\shift_reg_1|LessThan22~0_combout ),
	.datad(\shift_reg_1|ShiftRight0~127_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[25]~110_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[25]~110 .lut_mask = 16'h4500;
defparam \sel_32_2|result[25]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N8
cycloneive_lcell_comb \sel_32_03_1|Mux7~0 (
// Equation(s):
// \sel_32_03_1|Mux7~0_combout  = (\Cpu_1|Equal16~2_combout  & (\GetIR_1|Mux23~1_combout )) # (!\Cpu_1|Equal16~2_combout  & (((\Ext_1|result [16] & \Cpu_1|ALUsrcB[0]~1_combout ))))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\GetIR_1|Mux23~1_combout ),
	.datac(\Ext_1|result [16]),
	.datad(\Cpu_1|ALUsrcB[0]~1_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux7~0 .lut_mask = 16'hD888;
defparam \sel_32_03_1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N25
dffeas \reg_32|register[10][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][24] .is_wysiwyg = "true";
defparam \reg_32|register[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N17
dffeas \reg_32|register[8][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][24] .is_wysiwyg = "true";
defparam \reg_32|register[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N11
dffeas \reg_32|register[9][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][24] .is_wysiwyg = "true";
defparam \reg_32|register[9][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \reg_32|Mux39~0 (
// Equation(s):
// \reg_32|Mux39~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[9][24]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[8][24]~q ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[8][24]~q ),
	.datac(\reg_32|register[9][24]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~0 .lut_mask = 16'hFA44;
defparam \reg_32|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \reg_32|Mux39~1 (
// Equation(s):
// \reg_32|Mux39~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux39~0_combout  & (\reg_32|register[11][24]~q )) # (!\reg_32|Mux39~0_combout  & ((\reg_32|register[10][24]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux39~0_combout ))))

	.dataa(\reg_32|register[11][24]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[10][24]~q ),
	.datad(\reg_32|Mux39~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~1 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \reg_32|register[4][24]~155 (
// Equation(s):
// \reg_32|register[4][24]~155_combout  = !\sel_32_2|result[24]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[24]~109_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[4][24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][24]~155 .lut_mask = 16'h0F0F;
defparam \reg_32|register[4][24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N27
dffeas \reg_32|register[4][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][24]~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][24] .is_wysiwyg = "true";
defparam \reg_32|register[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N21
dffeas \reg_32|register[6][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][24] .is_wysiwyg = "true";
defparam \reg_32|register[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \reg_32|Mux39~2 (
// Equation(s):
// \reg_32|Mux39~2_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout ) # (\reg_32|register[6][24]~q )))) # (!\sel_5_2|result[1]~0_combout  & (!\reg_32|register[4][24]~q  & (!\sel_5_2|result[0]~1_combout )))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[4][24]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[6][24]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~2 .lut_mask = 16'hABA1;
defparam \reg_32|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N5
dffeas \reg_32|register[5][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][24] .is_wysiwyg = "true";
defparam \reg_32|register[5][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneive_lcell_comb \reg_32|Mux39~3 (
// Equation(s):
// \reg_32|Mux39~3_combout  = (\reg_32|Mux39~2_combout  & ((\reg_32|register[7][24]~q ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux39~2_combout  & (((\reg_32|register[5][24]~q  & \sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[7][24]~q ),
	.datab(\reg_32|Mux39~2_combout ),
	.datac(\reg_32|register[5][24]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~3 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N29
dffeas \reg_32|register[3][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][24] .is_wysiwyg = "true";
defparam \reg_32|register[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \reg_32|register[2][24]~156 (
// Equation(s):
// \reg_32|register[2][24]~156_combout  = !\sel_32_2|result[24]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[24]~109_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][24]~156 .lut_mask = 16'h00FF;
defparam \reg_32|register[2][24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N27
dffeas \reg_32|register[2][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][24]~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][24] .is_wysiwyg = "true";
defparam \reg_32|register[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \reg_32|register~53 (
// Equation(s):
// \reg_32|register~53_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[24]~145_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux7~4_combout )))))

	.dataa(\sel_32_2|result[24]~145_combout ),
	.datab(\reg_32|register[0][31]~28_combout ),
	.datac(\Cpu_1|Shift_op[1]~0_combout ),
	.datad(\ALU_1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register~53_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~53 .lut_mask = 16'h8C80;
defparam \reg_32|register~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N7
dffeas \reg_32|register[0][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][24] .is_wysiwyg = "true";
defparam \reg_32|register[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \reg_32|Mux39~4 (
// Equation(s):
// \reg_32|Mux39~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[1][24]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[0][24]~q )))))

	.dataa(\reg_32|register[1][24]~q ),
	.datab(\reg_32|register[0][24]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~4 .lut_mask = 16'hFA0C;
defparam \reg_32|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \reg_32|Mux39~5 (
// Equation(s):
// \reg_32|Mux39~5_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux39~4_combout  & (\reg_32|register[3][24]~q )) # (!\reg_32|Mux39~4_combout  & ((!\reg_32|register[2][24]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux39~4_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[3][24]~q ),
	.datac(\reg_32|register[2][24]~q ),
	.datad(\reg_32|Mux39~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~5 .lut_mask = 16'hDD0A;
defparam \reg_32|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneive_lcell_comb \reg_32|Mux39~6 (
// Equation(s):
// \reg_32|Mux39~6_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|Mux39~3_combout )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux39~5_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux39~3_combout ),
	.datad(\reg_32|Mux39~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~6 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneive_lcell_comb \reg_32|Mux39~9 (
// Equation(s):
// \reg_32|Mux39~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux39~6_combout  & (\reg_32|Mux39~8_combout )) # (!\reg_32|Mux39~6_combout  & ((\reg_32|Mux39~1_combout ))))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux39~6_combout ))))

	.dataa(\reg_32|Mux39~8_combout ),
	.datab(\reg_32|Mux39~1_combout ),
	.datac(\sel_5_2|result[3]~2_combout ),
	.datad(\reg_32|Mux39~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~9 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
cycloneive_lcell_comb \reg_32|Mux39~20 (
// Equation(s):
// \reg_32|Mux39~20_combout  = (\Cpu_1|Equal18~1_combout  & (((\reg_32|Mux39~9_combout )))) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & (\reg_32|Mux39~19_combout )) # (!\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux39~9_combout )))))

	.dataa(\reg_32|Mux39~19_combout ),
	.datab(\reg_32|Mux39~9_combout ),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\GetIR_1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux39~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux39~20 .lut_mask = 16'hCACC;
defparam \reg_32|Mux39~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N18
cycloneive_lcell_comb \sel_32_03_1|Mux7~1 (
// Equation(s):
// \sel_32_03_1|Mux7~1_combout  = (\sel_32_03_1|Mux7~0_combout ) # ((!\Cpu_1|Equal16~2_combout  & (!\Cpu_1|ALUsrcB[0]~1_combout  & \reg_32|Mux39~20_combout )))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\sel_32_03_1|Mux7~0_combout ),
	.datad(\reg_32|Mux39~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux7~1 .lut_mask = 16'hF1F0;
defparam \sel_32_03_1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \shift_reg_1|Add25~3 (
// Equation(s):
// \shift_reg_1|Add25~3_combout  = \sel_5_3|result[4]~10_combout  $ (((\sel_5_3|result[3]~9_combout  & ((\sel_5_3|result[2]~8_combout ) # (\sel_5_3|result[1]~6_combout )))))

	.dataa(\sel_5_3|result[4]~10_combout ),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Add25~3_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Add25~3 .lut_mask = 16'h666A;
defparam \shift_reg_1|Add25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N4
cycloneive_lcell_comb \shift_reg_1|Mux41~0 (
// Equation(s):
// \shift_reg_1|Mux41~0_combout  = (!\Cpu_1|Shift_op [0] & ((\sel_5_3|result[4]~10_combout ) # ((!\shift_reg_1|Add25~4_combout  & \sel_5_3|result[3]~9_combout ))))

	.dataa(\shift_reg_1|Add25~4_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux41~0 .lut_mask = 16'h0D0C;
defparam \shift_reg_1|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~92 (
// Equation(s):
// \shift_reg_1|ShiftRight0~92_combout  = (!\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & (\reg_32|Mux55~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux53~20_combout )))))

	.dataa(\reg_32|Mux55~20_combout ),
	.datab(\sel_5_3|result[1]~6_combout ),
	.datac(\reg_32|Mux53~20_combout ),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~92 .lut_mask = 16'h00B8;
defparam \shift_reg_1|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N21
dffeas \reg_32|register[5][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[11]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][11] .is_wysiwyg = "true";
defparam \reg_32|register[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
cycloneive_lcell_comb \reg_32|Mux52~0 (
// Equation(s):
// \reg_32|Mux52~0_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[5][11]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[4][11]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[4][11]~q ),
	.datab(\reg_32|register[5][11]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~0 .lut_mask = 16'hF0CA;
defparam \reg_32|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneive_lcell_comb \reg_32|register[7][11]~feeder (
// Equation(s):
// \reg_32|register[7][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[11]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N31
dffeas \reg_32|register[7][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][11] .is_wysiwyg = "true";
defparam \reg_32|register[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N18
cycloneive_lcell_comb \reg_32|Mux52~1 (
// Equation(s):
// \reg_32|Mux52~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux52~0_combout  & ((\reg_32|register[7][11]~q ))) # (!\reg_32|Mux52~0_combout  & (\reg_32|register[6][11]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux52~0_combout ))))

	.dataa(\reg_32|register[6][11]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux52~0_combout ),
	.datad(\reg_32|register[7][11]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~1 .lut_mask = 16'hF838;
defparam \reg_32|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N4
cycloneive_lcell_comb \reg_32|Mux52~7 (
// Equation(s):
// \reg_32|Mux52~7_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[13][11]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[12][11]~q )))))

	.dataa(\reg_32|register[13][11]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[12][11]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~7 .lut_mask = 16'hE3E0;
defparam \reg_32|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N28
cycloneive_lcell_comb \reg_32|register[14][11]~feeder (
// Equation(s):
// \reg_32|register[14][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N29
dffeas \reg_32|register[14][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][11] .is_wysiwyg = "true";
defparam \reg_32|register[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N30
cycloneive_lcell_comb \reg_32|register[15][11]~feeder (
// Equation(s):
// \reg_32|register[15][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N31
dffeas \reg_32|register[15][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][11] .is_wysiwyg = "true";
defparam \reg_32|register[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N22
cycloneive_lcell_comb \reg_32|Mux52~8 (
// Equation(s):
// \reg_32|Mux52~8_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux52~7_combout  & ((\reg_32|register[15][11]~q ))) # (!\reg_32|Mux52~7_combout  & (\reg_32|register[14][11]~q )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|Mux52~7_combout ))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux52~7_combout ),
	.datac(\reg_32|register[14][11]~q ),
	.datad(\reg_32|register[15][11]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~8 .lut_mask = 16'hEC64;
defparam \reg_32|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N4
cycloneive_lcell_comb \reg_32|Mux52~9 (
// Equation(s):
// \reg_32|Mux52~9_combout  = (\reg_32|Mux52~6_combout  & (((\reg_32|Mux52~8_combout ) # (!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux52~6_combout  & (\reg_32|Mux52~1_combout  & (\sel_5_2|result[2]~3_combout )))

	.dataa(\reg_32|Mux52~6_combout ),
	.datab(\reg_32|Mux52~1_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux52~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~9 .lut_mask = 16'hEA4A;
defparam \reg_32|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
cycloneive_lcell_comb \reg_32|register[23][11]~feeder (
// Equation(s):
// \reg_32|register[23][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[11]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N29
dffeas \reg_32|register[23][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][11] .is_wysiwyg = "true";
defparam \reg_32|register[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N9
dffeas \reg_32|register[31][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][11] .is_wysiwyg = "true";
defparam \reg_32|register[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N27
dffeas \reg_32|register[19][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][11] .is_wysiwyg = "true";
defparam \reg_32|register[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
cycloneive_lcell_comb \reg_32|Mux52~17 (
// Equation(s):
// \reg_32|Mux52~17_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[27][11]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[19][11]~q )))))

	.dataa(\reg_32|register[27][11]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][11]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~17 .lut_mask = 16'hEE30;
defparam \reg_32|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \reg_32|Mux52~18 (
// Equation(s):
// \reg_32|Mux52~18_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux52~17_combout  & ((\reg_32|register[31][11]~q ))) # (!\reg_32|Mux52~17_combout  & (\reg_32|register[23][11]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux52~17_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[23][11]~q ),
	.datac(\reg_32|register[31][11]~q ),
	.datad(\reg_32|Mux52~17_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~18 .lut_mask = 16'hF588;
defparam \reg_32|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N4
cycloneive_lcell_comb \reg_32|register[24][11]~feeder (
// Equation(s):
// \reg_32|register[24][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N5
dffeas \reg_32|register[24][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][11] .is_wysiwyg = "true";
defparam \reg_32|register[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N11
dffeas \reg_32|register[28][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][11] .is_wysiwyg = "true";
defparam \reg_32|register[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N17
dffeas \reg_32|register[16][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][11] .is_wysiwyg = "true";
defparam \reg_32|register[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneive_lcell_comb \reg_32|register[20][11]~feeder (
// Equation(s):
// \reg_32|register[20][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[11]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N11
dffeas \reg_32|register[20][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][11] .is_wysiwyg = "true";
defparam \reg_32|register[20][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
cycloneive_lcell_comb \reg_32|Mux52~14 (
// Equation(s):
// \reg_32|Mux52~14_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][11]~q ))) # (!\sel_5_2|result[2]~3_combout  & 
// (\reg_32|register[16][11]~q ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[16][11]~q ),
	.datad(\reg_32|register[20][11]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~14 .lut_mask = 16'hDC98;
defparam \reg_32|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N10
cycloneive_lcell_comb \reg_32|Mux52~15 (
// Equation(s):
// \reg_32|Mux52~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux52~14_combout  & ((\reg_32|register[28][11]~q ))) # (!\reg_32|Mux52~14_combout  & (\reg_32|register[24][11]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux52~14_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[24][11]~q ),
	.datac(\reg_32|register[28][11]~q ),
	.datad(\reg_32|Mux52~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~15 .lut_mask = 16'hF588;
defparam \reg_32|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N29
dffeas \reg_32|register[30][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][11] .is_wysiwyg = "true";
defparam \reg_32|register[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N9
dffeas \reg_32|register[18][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][11] .is_wysiwyg = "true";
defparam \reg_32|register[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \reg_32|register[22][11]~feeder (
// Equation(s):
// \reg_32|register[22][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[22][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[22][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N25
dffeas \reg_32|register[22][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][11] .is_wysiwyg = "true";
defparam \reg_32|register[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \reg_32|Mux52~12 (
// Equation(s):
// \reg_32|Mux52~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|register[22][11]~q )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & (\reg_32|register[18][11]~q )))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[18][11]~q ),
	.datad(\reg_32|register[22][11]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~12 .lut_mask = 16'hBA98;
defparam \reg_32|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N28
cycloneive_lcell_comb \reg_32|Mux52~13 (
// Equation(s):
// \reg_32|Mux52~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux52~12_combout  & ((\reg_32|register[30][11]~q ))) # (!\reg_32|Mux52~12_combout  & (\reg_32|register[26][11]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux52~12_combout 
// ))))

	.dataa(\reg_32|register[26][11]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[30][11]~q ),
	.datad(\reg_32|Mux52~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~13 .lut_mask = 16'hF388;
defparam \reg_32|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \reg_32|Mux52~16 (
// Equation(s):
// \reg_32|Mux52~16_combout  = (\sel_5_2|result[0]~1_combout  & (\sel_5_2|result[1]~0_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux52~13_combout ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|Mux52~15_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux52~15_combout ),
	.datad(\reg_32|Mux52~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~16 .lut_mask = 16'hDC98;
defparam \reg_32|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \reg_32|register[25][11]~feeder (
// Equation(s):
// \reg_32|register[25][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[11]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N21
dffeas \reg_32|register[25][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][11] .is_wysiwyg = "true";
defparam \reg_32|register[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N27
dffeas \reg_32|register[17][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][11] .is_wysiwyg = "true";
defparam \reg_32|register[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \reg_32|Mux52~10 (
// Equation(s):
// \reg_32|Mux52~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[25][11]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[17][11]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[25][11]~q ),
	.datac(\reg_32|register[17][11]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N27
dffeas \reg_32|register[29][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][11] .is_wysiwyg = "true";
defparam \reg_32|register[29][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneive_lcell_comb \reg_32|register[21][11]~feeder (
// Equation(s):
// \reg_32|register[21][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[21][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N27
dffeas \reg_32|register[21][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][11] .is_wysiwyg = "true";
defparam \reg_32|register[21][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneive_lcell_comb \reg_32|Mux52~11 (
// Equation(s):
// \reg_32|Mux52~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux52~10_combout  & (\reg_32|register[29][11]~q )) # (!\reg_32|Mux52~10_combout  & ((\reg_32|register[21][11]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux52~10_combout ))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux52~10_combout ),
	.datac(\reg_32|register[29][11]~q ),
	.datad(\reg_32|register[21][11]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~11 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \reg_32|Mux52~19 (
// Equation(s):
// \reg_32|Mux52~19_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux52~16_combout  & (\reg_32|Mux52~18_combout )) # (!\reg_32|Mux52~16_combout  & ((\reg_32|Mux52~11_combout ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux52~16_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux52~18_combout ),
	.datac(\reg_32|Mux52~16_combout ),
	.datad(\reg_32|Mux52~11_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~19 .lut_mask = 16'hDAD0;
defparam \reg_32|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
cycloneive_lcell_comb \reg_32|Mux52~20 (
// Equation(s):
// \reg_32|Mux52~20_combout  = (\Cpu_1|Equal18~1_combout  & (((\reg_32|Mux52~9_combout )))) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux52~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux52~9_combout ))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\GetIR_1|Mux11~0_combout ),
	.datac(\reg_32|Mux52~9_combout ),
	.datad(\reg_32|Mux52~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux52~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux52~20 .lut_mask = 16'hF4B0;
defparam \reg_32|Mux52~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~143 (
// Equation(s):
// \shift_reg_1|ShiftRight0~143_combout  = (\reg_32|Mux52~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & (!\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((!\GetIR_1|Mux24~0_combout )))))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\GetIR_1|Mux24~0_combout ),
	.datac(\reg_32|Mux52~20_combout ),
	.datad(\Cpu_1|Shift_amountSrc~combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~143_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~143 .lut_mask = 16'h5030;
defparam \shift_reg_1|ShiftRight0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N21
dffeas \reg_32|register[16][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[9]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][9] .is_wysiwyg = "true";
defparam \reg_32|register[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
cycloneive_lcell_comb \reg_32|register[20][9]~feeder (
// Equation(s):
// \reg_32|register[20][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[9]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N3
dffeas \reg_32|register[20][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][9] .is_wysiwyg = "true";
defparam \reg_32|register[20][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
cycloneive_lcell_comb \reg_32|Mux54~14 (
// Equation(s):
// \reg_32|Mux54~14_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][9]~q ))) # (!\sel_5_2|result[2]~3_combout  & 
// (\reg_32|register[16][9]~q ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[16][9]~q ),
	.datad(\reg_32|register[20][9]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~14 .lut_mask = 16'hDC98;
defparam \reg_32|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N31
dffeas \reg_32|register[28][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[9]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][9] .is_wysiwyg = "true";
defparam \reg_32|register[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
cycloneive_lcell_comb \reg_32|register[24][9]~feeder (
// Equation(s):
// \reg_32|register[24][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[9]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N29
dffeas \reg_32|register[24][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][9] .is_wysiwyg = "true";
defparam \reg_32|register[24][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N30
cycloneive_lcell_comb \reg_32|Mux54~15 (
// Equation(s):
// \reg_32|Mux54~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux54~14_combout  & (\reg_32|register[28][9]~q )) # (!\reg_32|Mux54~14_combout  & ((\reg_32|register[24][9]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux54~14_combout ))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux54~14_combout ),
	.datac(\reg_32|register[28][9]~q ),
	.datad(\reg_32|register[24][9]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~15 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N17
dffeas \reg_32|register[30][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[9]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][9] .is_wysiwyg = "true";
defparam \reg_32|register[30][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneive_lcell_comb \reg_32|register[22][9]~feeder (
// Equation(s):
// \reg_32|register[22][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[9]~63_combout ),
	.cin(gnd),
	.combout(\reg_32|register[22][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][9]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[22][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N23
dffeas \reg_32|register[22][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][9] .is_wysiwyg = "true";
defparam \reg_32|register[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N17
dffeas \reg_32|register[18][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[9]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][9] .is_wysiwyg = "true";
defparam \reg_32|register[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \reg_32|Mux54~12 (
// Equation(s):
// \reg_32|Mux54~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[22][9]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[18][9]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[22][9]~q ),
	.datac(\reg_32|register[18][9]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N16
cycloneive_lcell_comb \reg_32|Mux54~13 (
// Equation(s):
// \reg_32|Mux54~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux54~12_combout  & ((\reg_32|register[30][9]~q ))) # (!\reg_32|Mux54~12_combout  & (\reg_32|register[26][9]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux54~12_combout ))))

	.dataa(\reg_32|register[26][9]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[30][9]~q ),
	.datad(\reg_32|Mux54~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~13 .lut_mask = 16'hF388;
defparam \reg_32|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneive_lcell_comb \reg_32|Mux54~16 (
// Equation(s):
// \reg_32|Mux54~16_combout  = (\sel_5_2|result[0]~1_combout  & (\sel_5_2|result[1]~0_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux54~13_combout ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|Mux54~15_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux54~15_combout ),
	.datad(\reg_32|Mux54~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~16 .lut_mask = 16'hDC98;
defparam \reg_32|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N3
dffeas \reg_32|register[31][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[9]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][9] .is_wysiwyg = "true";
defparam \reg_32|register[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N1
dffeas \reg_32|register[19][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[9]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][9] .is_wysiwyg = "true";
defparam \reg_32|register[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N7
dffeas \reg_32|register[27][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[9]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][9] .is_wysiwyg = "true";
defparam \reg_32|register[27][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneive_lcell_comb \reg_32|Mux54~17 (
// Equation(s):
// \reg_32|Mux54~17_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|register[27][9]~q ))) # (!\sel_5_2|result[3]~2_combout  & 
// (\reg_32|register[19][9]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[19][9]~q ),
	.datad(\reg_32|register[27][9]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~17 .lut_mask = 16'hDC98;
defparam \reg_32|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
cycloneive_lcell_comb \reg_32|Mux54~18 (
// Equation(s):
// \reg_32|Mux54~18_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux54~17_combout  & ((\reg_32|register[31][9]~q ))) # (!\reg_32|Mux54~17_combout  & (\reg_32|register[23][9]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux54~17_combout ))))

	.dataa(\reg_32|register[23][9]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[31][9]~q ),
	.datad(\reg_32|Mux54~17_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~18 .lut_mask = 16'hF388;
defparam \reg_32|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneive_lcell_comb \reg_32|Mux54~19 (
// Equation(s):
// \reg_32|Mux54~19_combout  = (\reg_32|Mux54~16_combout  & (((\reg_32|Mux54~18_combout ) # (!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux54~16_combout  & (\reg_32|Mux54~11_combout  & (\sel_5_2|result[0]~1_combout )))

	.dataa(\reg_32|Mux54~11_combout ),
	.datab(\reg_32|Mux54~16_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux54~18_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~19 .lut_mask = 16'hEC2C;
defparam \reg_32|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N1
dffeas \reg_32|register[7][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[9]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][9] .is_wysiwyg = "true";
defparam \reg_32|register[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N0
cycloneive_lcell_comb \reg_32|register[6][9]~feeder (
// Equation(s):
// \reg_32|register[6][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[9]~63_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][9]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N1
dffeas \reg_32|register[6][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][9] .is_wysiwyg = "true";
defparam \reg_32|register[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
cycloneive_lcell_comb \reg_32|Mux54~1 (
// Equation(s):
// \reg_32|Mux54~1_combout  = (\reg_32|Mux54~0_combout  & ((\reg_32|register[7][9]~q ) # ((!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux54~0_combout  & (((\reg_32|register[6][9]~q  & \sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|Mux54~0_combout ),
	.datab(\reg_32|register[7][9]~q ),
	.datac(\reg_32|register[6][9]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~1 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
cycloneive_lcell_comb \reg_32|register[11][9]~feeder (
// Equation(s):
// \reg_32|register[11][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[9]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[11][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[11][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N21
dffeas \reg_32|register[11][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][9] .is_wysiwyg = "true";
defparam \reg_32|register[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N0
cycloneive_lcell_comb \reg_32|register[8][9]~feeder (
// Equation(s):
// \reg_32|register[8][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[9]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[8][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[8][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N1
dffeas \reg_32|register[8][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][9] .is_wysiwyg = "true";
defparam \reg_32|register[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N2
cycloneive_lcell_comb \reg_32|Mux54~2 (
// Equation(s):
// \reg_32|Mux54~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[10][9]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[8][9]~q )))))

	.dataa(\reg_32|register[10][9]~q ),
	.datab(\reg_32|register[8][9]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~2 .lut_mask = 16'hFA0C;
defparam \reg_32|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N16
cycloneive_lcell_comb \reg_32|register[9][9]~feeder (
// Equation(s):
// \reg_32|register[9][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[9]~63_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][9]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N17
dffeas \reg_32|register[9][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][9] .is_wysiwyg = "true";
defparam \reg_32|register[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N22
cycloneive_lcell_comb \reg_32|Mux54~3 (
// Equation(s):
// \reg_32|Mux54~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux54~2_combout  & (\reg_32|register[11][9]~q )) # (!\reg_32|Mux54~2_combout  & ((\reg_32|register[9][9]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux54~2_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[11][9]~q ),
	.datac(\reg_32|Mux54~2_combout ),
	.datad(\reg_32|register[9][9]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~3 .lut_mask = 16'hDAD0;
defparam \reg_32|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneive_lcell_comb \reg_32|register[3][9]~135 (
// Equation(s):
// \reg_32|register[3][9]~135_combout  = !\sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[9]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[3][9]~135_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][9]~135 .lut_mask = 16'h0F0F;
defparam \reg_32|register[3][9]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N31
dffeas \reg_32|register[3][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][9]~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][9] .is_wysiwyg = "true";
defparam \reg_32|register[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneive_lcell_comb \sel_32_03_1|Mux22~0 (
// Equation(s):
// \sel_32_03_1|Mux22~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux22~1_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux54~20_combout )))))

	.dataa(\GetIR_1|Mux22~1_combout ),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\reg_32|Mux54~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux22~0 .lut_mask = 16'h0B08;
defparam \sel_32_03_1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \ALU_1|tempB[9]~22 (
// Equation(s):
// \ALU_1|tempB[9]~22_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux22~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\sel_32_03_1|Mux22~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[9]~22 .lut_mask = 16'h0FF0;
defparam \ALU_1|tempB[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneive_lcell_comb \ALU_1|Add0~18 (
// Equation(s):
// \ALU_1|Add0~18_combout  = (\reg_32|Mux23~9_combout  & ((\ALU_1|tempB[8]~23_combout  & (\ALU_1|Add0~17  & VCC)) # (!\ALU_1|tempB[8]~23_combout  & (!\ALU_1|Add0~17 )))) # (!\reg_32|Mux23~9_combout  & ((\ALU_1|tempB[8]~23_combout  & (!\ALU_1|Add0~17 )) # 
// (!\ALU_1|tempB[8]~23_combout  & ((\ALU_1|Add0~17 ) # (GND)))))
// \ALU_1|Add0~19  = CARRY((\reg_32|Mux23~9_combout  & (!\ALU_1|tempB[8]~23_combout  & !\ALU_1|Add0~17 )) # (!\reg_32|Mux23~9_combout  & ((!\ALU_1|Add0~17 ) # (!\ALU_1|tempB[8]~23_combout ))))

	.dataa(\reg_32|Mux23~9_combout ),
	.datab(\ALU_1|tempB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~17 ),
	.combout(\ALU_1|Add0~18_combout ),
	.cout(\ALU_1|Add0~19 ));
// synopsys translate_off
defparam \ALU_1|Add0~18 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneive_lcell_comb \ALU_1|Add0~20 (
// Equation(s):
// \ALU_1|Add0~20_combout  = ((\reg_32|Mux22~9_combout  $ (\ALU_1|tempB[9]~22_combout  $ (!\ALU_1|Add0~19 )))) # (GND)
// \ALU_1|Add0~21  = CARRY((\reg_32|Mux22~9_combout  & ((\ALU_1|tempB[9]~22_combout ) # (!\ALU_1|Add0~19 ))) # (!\reg_32|Mux22~9_combout  & (\ALU_1|tempB[9]~22_combout  & !\ALU_1|Add0~19 )))

	.dataa(\reg_32|Mux22~9_combout ),
	.datab(\ALU_1|tempB[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~19 ),
	.combout(\ALU_1|Add0~20_combout ),
	.cout(\ALU_1|Add0~21 ));
// synopsys translate_off
defparam \ALU_1|Add0~20 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \ALU_1|ALU_out~9 (
// Equation(s):
// \ALU_1|ALU_out~9_combout  = (\sel_32_03_1|Mux22~0_combout  & \reg_32|Mux22~9_combout )

	.dataa(gnd),
	.datab(\sel_32_03_1|Mux22~0_combout ),
	.datac(gnd),
	.datad(\reg_32|Mux22~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~9 .lut_mask = 16'hCC00;
defparam \ALU_1|ALU_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \ALU_1|Mux22~3 (
// Equation(s):
// \ALU_1|Mux22~3_combout  = (\ALU_1|Mux17~2_combout  & ((\ALU_1|Add0~20_combout ) # ((\ALU_1|Mux17~1_combout )))) # (!\ALU_1|Mux17~2_combout  & (((!\ALU_1|Mux17~1_combout  & \ALU_1|ALU_out~9_combout ))))

	.dataa(\ALU_1|Mux17~2_combout ),
	.datab(\ALU_1|Add0~20_combout ),
	.datac(\ALU_1|Mux17~1_combout ),
	.datad(\ALU_1|ALU_out~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux22~3 .lut_mask = 16'hADA8;
defparam \ALU_1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \ALU_1|Mux22~4 (
// Equation(s):
// \ALU_1|Mux22~4_combout  = (\ALU_1|Mux17~0_combout  & (((\ALU_1|Mux22~3_combout )))) # (!\ALU_1|Mux17~0_combout  & ((\ALU_1|Mux22~3_combout  & ((\sel_32_03_1|Mux22~0_combout ))) # (!\ALU_1|Mux22~3_combout  & (\sel_32_03_1|Mux24~0_combout ))))

	.dataa(\ALU_1|Mux17~0_combout ),
	.datab(\sel_32_03_1|Mux24~0_combout ),
	.datac(\ALU_1|Mux22~3_combout ),
	.datad(\sel_32_03_1|Mux22~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux22~4 .lut_mask = 16'hF4A4;
defparam \ALU_1|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \ALU_1|ALU_out~8 (
// Equation(s):
// \ALU_1|ALU_out~8_combout  = (\sel_32_03_1|Mux22~0_combout ) # (\reg_32|Mux22~9_combout )

	.dataa(gnd),
	.datab(\sel_32_03_1|Mux22~0_combout ),
	.datac(gnd),
	.datad(\reg_32|Mux22~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~8 .lut_mask = 16'hFFCC;
defparam \ALU_1|ALU_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \ALU_1|Mux22~0 (
// Equation(s):
// \ALU_1|Mux22~0_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux22~9_combout  & ((\ALU_1|Mux16~4_combout ) # (!\sel_32_03_1|Mux22~0_combout ))) # (!\reg_32|Mux22~9_combout  & ((\sel_32_03_1|Mux22~0_combout ))))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux16~4_combout ))))

	.dataa(\reg_32|Mux22~9_combout ),
	.datab(\ALU_1|Mux16~4_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\sel_32_03_1|Mux22~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux22~0 .lut_mask = 16'hDCAC;
defparam \ALU_1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N23
dffeas \reg_32|register[15][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][13] .is_wysiwyg = "true";
defparam \reg_32|register[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N2
cycloneive_lcell_comb \reg_32|register[3][13]~140 (
// Equation(s):
// \reg_32|register[3][13]~140_combout  = !\sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[13]~72_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][13]~140_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][13]~140 .lut_mask = 16'h00FF;
defparam \reg_32|register[3][13]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N3
dffeas \reg_32|register[3][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][13]~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][13] .is_wysiwyg = "true";
defparam \reg_32|register[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N12
cycloneive_lcell_comb \reg_32|Mux18~7 (
// Equation(s):
// \reg_32|Mux18~7_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|register[7][13]~q ) # ((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & (((!\reg_32|register[3][13]~q  & !\GetIR_1|Mux7~0_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[7][13]~q ),
	.datac(\reg_32|register[3][13]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux18~7 .lut_mask = 16'hAA8D;
defparam \reg_32|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N22
cycloneive_lcell_comb \reg_32|Mux18~8 (
// Equation(s):
// \reg_32|Mux18~8_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux18~7_combout  & ((\reg_32|register[15][13]~q ))) # (!\reg_32|Mux18~7_combout  & (\reg_32|register[11][13]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux18~7_combout ))))

	.dataa(\reg_32|register[11][13]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[15][13]~q ),
	.datad(\reg_32|Mux18~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux18~8 .lut_mask = 16'hF388;
defparam \reg_32|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N29
dffeas \reg_32|register[12][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][13] .is_wysiwyg = "true";
defparam \reg_32|register[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N10
cycloneive_lcell_comb \reg_32|register[8][13]~feeder (
// Equation(s):
// \reg_32|register[8][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[13]~72_combout ),
	.cin(gnd),
	.combout(\reg_32|register[8][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][13]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[8][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N11
dffeas \reg_32|register[8][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][13] .is_wysiwyg = "true";
defparam \reg_32|register[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N20
cycloneive_lcell_comb \reg_32|Mux18~4 (
// Equation(s):
// \reg_32|Mux18~4_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & ((\reg_32|register[8][13]~q ))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|register[0][13]~q ))))

	.dataa(\reg_32|register[0][13]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|register[8][13]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux18~4 .lut_mask = 16'hF2C2;
defparam \reg_32|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneive_lcell_comb \reg_32|Mux18~5 (
// Equation(s):
// \reg_32|Mux18~5_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux18~4_combout  & ((\reg_32|register[12][13]~q ))) # (!\reg_32|Mux18~4_combout  & (\reg_32|register[4][13]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux18~4_combout ))))

	.dataa(\reg_32|register[4][13]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[12][13]~q ),
	.datad(\reg_32|Mux18~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux18~5 .lut_mask = 16'hF388;
defparam \reg_32|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N28
cycloneive_lcell_comb \reg_32|register[9][13]~feeder (
// Equation(s):
// \reg_32|register[9][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[13]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N29
dffeas \reg_32|register[9][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][13] .is_wysiwyg = "true";
defparam \reg_32|register[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N2
cycloneive_lcell_comb \reg_32|register[13][13]~feeder (
// Equation(s):
// \reg_32|register[13][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[13]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N3
dffeas \reg_32|register[13][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][13] .is_wysiwyg = "true";
defparam \reg_32|register[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N20
cycloneive_lcell_comb \reg_32|register[5][13]~feeder (
// Equation(s):
// \reg_32|register[5][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[13]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N21
dffeas \reg_32|register[5][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][13] .is_wysiwyg = "true";
defparam \reg_32|register[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N19
dffeas \reg_32|register[1][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][13] .is_wysiwyg = "true";
defparam \reg_32|register[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N18
cycloneive_lcell_comb \reg_32|Mux18~2 (
// Equation(s):
// \reg_32|Mux18~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & (\reg_32|register[5][13]~q )) # (!\GetIR_1|Mux8~1_combout  & ((\reg_32|register[1][13]~q )))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[5][13]~q ),
	.datac(\reg_32|register[1][13]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux18~2 .lut_mask = 16'hEE50;
defparam \reg_32|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N16
cycloneive_lcell_comb \reg_32|Mux18~3 (
// Equation(s):
// \reg_32|Mux18~3_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux18~2_combout  & ((\reg_32|register[13][13]~q ))) # (!\reg_32|Mux18~2_combout  & (\reg_32|register[9][13]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux18~2_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[9][13]~q ),
	.datac(\reg_32|register[13][13]~q ),
	.datad(\reg_32|Mux18~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux18~3 .lut_mask = 16'hF588;
defparam \reg_32|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneive_lcell_comb \reg_32|Mux18~6 (
// Equation(s):
// \reg_32|Mux18~6_combout  = (\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux18~3_combout ) # (\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|Mux18~5_combout  & ((!\GetIR_1|Mux9~1_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|Mux18~5_combout ),
	.datac(\reg_32|Mux18~3_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux18~6 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneive_lcell_comb \reg_32|Mux18~9 (
// Equation(s):
// \reg_32|Mux18~9_combout  = (\reg_32|Mux18~6_combout  & (((\reg_32|Mux18~8_combout ) # (!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux18~6_combout  & (\reg_32|Mux18~1_combout  & ((\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|Mux18~1_combout ),
	.datab(\reg_32|Mux18~8_combout ),
	.datac(\reg_32|Mux18~6_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux18~9 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneive_lcell_comb \ALU_1|always0~13 (
// Equation(s):
// \ALU_1|always0~13_combout  = (\ALU_1|always0~12_combout ) # (\Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux18~9_combout ))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\reg_32|Mux18~9_combout ),
	.datac(\ALU_1|always0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~13 .lut_mask = 16'hF6F6;
defparam \ALU_1|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
cycloneive_lcell_comb \ALU_1|Add11~0 (
// Equation(s):
// \ALU_1|Add11~0_combout  = \ALU_1|j~64_combout  $ (VCC)
// \ALU_1|Add11~1  = CARRY(\ALU_1|j~64_combout )

	.dataa(\ALU_1|j~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add11~0_combout ),
	.cout(\ALU_1|Add11~1 ));
// synopsys translate_off
defparam \ALU_1|Add11~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
cycloneive_lcell_comb \ALU_1|Add9~0 (
// Equation(s):
// \ALU_1|Add9~0_combout  = \ALU_1|j~62_combout  $ (VCC)
// \ALU_1|Add9~1  = CARRY(\ALU_1|j~62_combout )

	.dataa(\ALU_1|j~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add9~0_combout ),
	.cout(\ALU_1|Add9~1 ));
// synopsys translate_off
defparam \ALU_1|Add9~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneive_lcell_comb \ALU_1|tempA~2 (
// Equation(s):
// \ALU_1|tempA~2_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux0~9_combout )

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(gnd),
	.datad(\reg_32|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempA~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempA~2 .lut_mask = 16'h33CC;
defparam \ALU_1|tempA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N0
cycloneive_lcell_comb \shift_reg_1|Add19~0 (
// Equation(s):
// \shift_reg_1|Add19~0_combout  = \sel_5_3|result[4]~10_combout  $ (((\sel_5_3|result[2]~8_combout ) # (\sel_5_3|result[3]~9_combout )))

	.dataa(gnd),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Add19~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Add19~0 .lut_mask = 16'h03FC;
defparam \shift_reg_1|Add19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N2
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~58 (
// Equation(s):
// \shift_reg_1|ShiftRight0~58_combout  = (\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux61~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux63~20_combout ))

	.dataa(\reg_32|Mux63~20_combout ),
	.datab(\reg_32|Mux61~20_combout ),
	.datac(gnd),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~58 .lut_mask = 16'hCCAA;
defparam \shift_reg_1|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N8
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~59 (
// Equation(s):
// \shift_reg_1|ShiftRight0~59_combout  = (\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~57_combout ))) # (!\sel_5_3|result[0]~7_combout  & (\shift_reg_1|ShiftRight0~58_combout ))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\shift_reg_1|ShiftRight0~58_combout ),
	.datac(gnd),
	.datad(\shift_reg_1|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~59 .lut_mask = 16'hEE44;
defparam \shift_reg_1|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N4
cycloneive_lcell_comb \shift_reg_1|Mux27~3 (
// Equation(s):
// \shift_reg_1|Mux27~3_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~59_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~56_combout ))

	.dataa(\shift_reg_1|ShiftRight0~56_combout ),
	.datab(\shift_reg_1|ShiftRight0~59_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shift_reg_1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux27~3 .lut_mask = 16'hCACA;
defparam \shift_reg_1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~51 (
// Equation(s):
// \shift_reg_1|ShiftRight0~51_combout  = (\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux53~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux55~20_combout ))

	.dataa(\reg_32|Mux55~20_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux53~20_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~51 .lut_mask = 16'hF0AA;
defparam \shift_reg_1|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~50 (
// Equation(s):
// \shift_reg_1|ShiftRight0~50_combout  = (\sel_5_3|result[1]~6_combout  & (\reg_32|Mux52~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux54~20_combout )))

	.dataa(\reg_32|Mux52~20_combout ),
	.datab(\sel_5_3|result[1]~6_combout ),
	.datac(\reg_32|Mux54~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~50 .lut_mask = 16'hB8B8;
defparam \shift_reg_1|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N30
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~52 (
// Equation(s):
// \shift_reg_1|ShiftRight0~52_combout  = (\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~50_combout ))) # (!\sel_5_3|result[0]~7_combout  & (\shift_reg_1|ShiftRight0~51_combout ))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\shift_reg_1|ShiftRight0~51_combout ),
	.datac(gnd),
	.datad(\shift_reg_1|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~52 .lut_mask = 16'hEE44;
defparam \shift_reg_1|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N2
cycloneive_lcell_comb \shift_reg_1|Mux27~4 (
// Equation(s):
// \shift_reg_1|Mux27~4_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~52_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~49_combout ))

	.dataa(\shift_reg_1|ShiftRight0~49_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux27~4 .lut_mask = 16'hFA0A;
defparam \shift_reg_1|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N22
cycloneive_lcell_comb \shift_reg_1|Mux27~7 (
// Equation(s):
// \shift_reg_1|Mux27~7_combout  = (\sel_5_3|result[3]~9_combout  & ((\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|Mux27~4_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|Mux27~3_combout )))) # (!\sel_5_3|result[3]~9_combout  & 
// ((\sel_5_3|result[2]~8_combout  & (\shift_reg_1|Mux27~3_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|Mux27~4_combout )))))

	.dataa(\sel_5_3|result[3]~9_combout ),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(\shift_reg_1|Mux27~3_combout ),
	.datad(\shift_reg_1|Mux27~4_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux27~7 .lut_mask = 16'hF960;
defparam \shift_reg_1|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N2
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~42 (
// Equation(s):
// \shift_reg_1|ShiftRight0~42_combout  = (\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux44~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux46~20_combout ))

	.dataa(gnd),
	.datab(\reg_32|Mux46~20_combout ),
	.datac(\sel_5_3|result[1]~6_combout ),
	.datad(\reg_32|Mux44~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~42 .lut_mask = 16'hFC0C;
defparam \shift_reg_1|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N24
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~44 (
// Equation(s):
// \shift_reg_1|ShiftRight0~44_combout  = (\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~42_combout ))) # (!\sel_5_3|result[0]~7_combout  & (\shift_reg_1|ShiftRight0~43_combout ))

	.dataa(\shift_reg_1|ShiftRight0~43_combout ),
	.datab(\shift_reg_1|ShiftRight0~42_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~44 .lut_mask = 16'hCACA;
defparam \shift_reg_1|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N16
cycloneive_lcell_comb \shift_reg_1|Mux27~0 (
// Equation(s):
// \shift_reg_1|Mux27~0_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~44_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~41_combout ))

	.dataa(\shift_reg_1|ShiftRight0~41_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux27~0 .lut_mask = 16'hFA0A;
defparam \shift_reg_1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N12
cycloneive_lcell_comb \shift_reg_1|Mux27~6 (
// Equation(s):
// \shift_reg_1|Mux27~6_combout  = (\shift_reg_1|Mux27~1_combout  & ((\shift_reg_1|Mux27~0_combout ) # (\sel_5_3|result[2]~8_combout  $ (!\sel_5_3|result[3]~9_combout )))) # (!\shift_reg_1|Mux27~1_combout  & (\shift_reg_1|Mux27~0_combout  & 
// (\sel_5_3|result[2]~8_combout  $ (\sel_5_3|result[3]~9_combout ))))

	.dataa(\shift_reg_1|Mux27~1_combout ),
	.datab(\shift_reg_1|Mux27~0_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux27~6 .lut_mask = 16'hACCA;
defparam \shift_reg_1|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N20
cycloneive_lcell_comb \sel_32_2|result[28]~122 (
// Equation(s):
// \sel_32_2|result[28]~122_combout  = (\shift_reg_1|Add19~0_combout  & (\shift_reg_1|Mux27~7_combout )) # (!\shift_reg_1|Add19~0_combout  & ((\shift_reg_1|Mux27~6_combout )))

	.dataa(gnd),
	.datab(\shift_reg_1|Add19~0_combout ),
	.datac(\shift_reg_1|Mux27~7_combout ),
	.datad(\shift_reg_1|Mux27~6_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[28]~122_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[28]~122 .lut_mask = 16'hF3C0;
defparam \sel_32_2|result[28]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N10
cycloneive_lcell_comb \sel_32_2|result[28]~147 (
// Equation(s):
// \sel_32_2|result[28]~147_combout  = (\sel_32_2|result[28]~123_combout  & (((\sel_32_2|result[28]~122_combout )))) # (!\sel_32_2|result[28]~123_combout  & ((\Cpu_1|Shift_op [0] & ((\sel_32_2|result[28]~122_combout ))) # (!\Cpu_1|Shift_op [0] & 
// (\reg_32|Mux32~20_combout ))))

	.dataa(\sel_32_2|result[28]~123_combout ),
	.datab(\reg_32|Mux32~20_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\sel_32_2|result[28]~122_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[28]~147_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[28]~147 .lut_mask = 16'hFE04;
defparam \sel_32_2|result[28]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \ALU_1|ALU_out~25 (
// Equation(s):
// \ALU_1|ALU_out~25_combout  = (\sel_32_03_1|Mux3~1_combout  & \reg_32|Mux3~9_combout )

	.dataa(\sel_32_03_1|Mux3~1_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux3~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~25 .lut_mask = 16'hA0A0;
defparam \ALU_1|ALU_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \ALU_1|Mux3~0 (
// Equation(s):
// \ALU_1|Mux3~0_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux3~1_combout  & ((\ALU_1|Mux16~4_combout ) # (!\reg_32|Mux3~9_combout ))) # (!\sel_32_03_1|Mux3~1_combout  & (\reg_32|Mux3~9_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux16~4_combout ))))

	.dataa(\sel_32_03_1|Mux3~1_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\reg_32|Mux3~9_combout ),
	.datad(\ALU_1|Mux16~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux3~0 .lut_mask = 16'hFB48;
defparam \ALU_1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \ALU_1|Add29~38 (
// Equation(s):
// \ALU_1|Add29~38_combout  = (\ALU_1|j~427_combout  & (!\ALU_1|Add29~37 )) # (!\ALU_1|j~427_combout  & ((\ALU_1|Add29~37 ) # (GND)))
// \ALU_1|Add29~39  = CARRY((!\ALU_1|Add29~37 ) # (!\ALU_1|j~427_combout ))

	.dataa(\ALU_1|j~427_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~37 ),
	.combout(\ALU_1|Add29~38_combout ),
	.cout(\ALU_1|Add29~39 ));
// synopsys translate_off
defparam \ALU_1|Add29~38 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add29~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \ALU_1|Add29~42 (
// Equation(s):
// \ALU_1|Add29~42_combout  = (\ALU_1|j~442_combout  & (!\ALU_1|Add29~41 )) # (!\ALU_1|j~442_combout  & ((\ALU_1|Add29~41 ) # (GND)))
// \ALU_1|Add29~43  = CARRY((!\ALU_1|Add29~41 ) # (!\ALU_1|j~442_combout ))

	.dataa(\ALU_1|j~442_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~41 ),
	.combout(\ALU_1|Add29~42_combout ),
	.cout(\ALU_1|Add29~43 ));
// synopsys translate_off
defparam \ALU_1|Add29~42 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add29~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \ALU_1|Add29~44 (
// Equation(s):
// \ALU_1|Add29~44_combout  = (\ALU_1|j~448_combout  & (\ALU_1|Add29~43  $ (GND))) # (!\ALU_1|j~448_combout  & (!\ALU_1|Add29~43  & VCC))
// \ALU_1|Add29~45  = CARRY((\ALU_1|j~448_combout  & !\ALU_1|Add29~43 ))

	.dataa(\ALU_1|j~448_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~43 ),
	.combout(\ALU_1|Add29~44_combout ),
	.cout(\ALU_1|Add29~45 ));
// synopsys translate_off
defparam \ALU_1|Add29~44 .lut_mask = 16'hA50A;
defparam \ALU_1|Add29~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \ALU_1|Add25~42 (
// Equation(s):
// \ALU_1|Add25~42_combout  = (\ALU_1|j~439_combout  & (!\ALU_1|Add25~41 )) # (!\ALU_1|j~439_combout  & ((\ALU_1|Add25~41 ) # (GND)))
// \ALU_1|Add25~43  = CARRY((!\ALU_1|Add25~41 ) # (!\ALU_1|j~439_combout ))

	.dataa(\ALU_1|j~439_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~41 ),
	.combout(\ALU_1|Add25~42_combout ),
	.cout(\ALU_1|Add25~43 ));
// synopsys translate_off
defparam \ALU_1|Add25~42 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add25~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \ALU_1|Add25~44 (
// Equation(s):
// \ALU_1|Add25~44_combout  = !\ALU_1|Add25~43 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add25~43 ),
	.combout(\ALU_1|Add25~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add25~44 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add25~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneive_lcell_comb \ALU_1|j~488 (
// Equation(s):
// \ALU_1|j~488_combout  = (!\ALU_1|always0~18_combout  & (\ALU_1|Add25~44_combout  & (\Cpu_1|ALU_op[0]~19_combout  $ (!\reg_32|Mux24~9_combout ))))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\reg_32|Mux24~9_combout ),
	.datac(\ALU_1|always0~18_combout ),
	.datad(\ALU_1|Add25~44_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~488_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~488 .lut_mask = 16'h0900;
defparam \ALU_1|j~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneive_lcell_comb \ALU_1|Add25~36 (
// Equation(s):
// \ALU_1|Add25~36_combout  = (\ALU_1|j~414_combout  & (\ALU_1|Add25~35  $ (GND))) # (!\ALU_1|j~414_combout  & (!\ALU_1|Add25~35  & VCC))
// \ALU_1|Add25~37  = CARRY((\ALU_1|j~414_combout  & !\ALU_1|Add25~35 ))

	.dataa(\ALU_1|j~414_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~35 ),
	.combout(\ALU_1|Add25~36_combout ),
	.cout(\ALU_1|Add25~37 ));
// synopsys translate_off
defparam \ALU_1|Add25~36 .lut_mask = 16'hA50A;
defparam \ALU_1|Add25~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \ALU_1|Add25~38 (
// Equation(s):
// \ALU_1|Add25~38_combout  = (\ALU_1|j~423_combout  & (!\ALU_1|Add25~37 )) # (!\ALU_1|j~423_combout  & ((\ALU_1|Add25~37 ) # (GND)))
// \ALU_1|Add25~39  = CARRY((!\ALU_1|Add25~37 ) # (!\ALU_1|j~423_combout ))

	.dataa(\ALU_1|j~423_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~37 ),
	.combout(\ALU_1|Add25~38_combout ),
	.cout(\ALU_1|Add25~39 ));
// synopsys translate_off
defparam \ALU_1|Add25~38 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add25~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \ALU_1|Add25~40 (
// Equation(s):
// \ALU_1|Add25~40_combout  = (\ALU_1|j~431_combout  & (\ALU_1|Add25~39  $ (GND))) # (!\ALU_1|j~431_combout  & (!\ALU_1|Add25~39  & VCC))
// \ALU_1|Add25~41  = CARRY((\ALU_1|j~431_combout  & !\ALU_1|Add25~39 ))

	.dataa(gnd),
	.datab(\ALU_1|j~431_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~39 ),
	.combout(\ALU_1|Add25~40_combout ),
	.cout(\ALU_1|Add25~41 ));
// synopsys translate_off
defparam \ALU_1|Add25~40 .lut_mask = 16'hC30C;
defparam \ALU_1|Add25~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneive_lcell_comb \ALU_1|j~432 (
// Equation(s):
// \ALU_1|j~432_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~431_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~40_combout )))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(\ALU_1|j~431_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add25~40_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~432_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~432 .lut_mask = 16'hDD88;
defparam \ALU_1|j~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N0
cycloneive_lcell_comb \ALU_1|always0~7 (
// Equation(s):
// \ALU_1|always0~7_combout  = (\ALU_1|always0~6_combout ) # (\Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux12~9_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux12~9_combout ),
	.datad(\ALU_1|always0~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~7 .lut_mask = 16'hFF3C;
defparam \ALU_1|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
cycloneive_lcell_comb \ALU_1|Add12~14 (
// Equation(s):
// \ALU_1|Add12~14_combout  = (\ALU_1|j~473_combout  & (!\ALU_1|Add12~13 )) # (!\ALU_1|j~473_combout  & ((\ALU_1|Add12~13 ) # (GND)))
// \ALU_1|Add12~15  = CARRY((!\ALU_1|Add12~13 ) # (!\ALU_1|j~473_combout ))

	.dataa(\ALU_1|j~473_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add12~13 ),
	.combout(\ALU_1|Add12~14_combout ),
	.cout(\ALU_1|Add12~15 ));
// synopsys translate_off
defparam \ALU_1|Add12~14 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
cycloneive_lcell_comb \ALU_1|j~237 (
// Equation(s):
// \ALU_1|j~237_combout  = (\ALU_1|always0~6_combout  & (\ALU_1|j~473_combout )) # (!\ALU_1|always0~6_combout  & ((\ALU_1|Add12~14_combout )))

	.dataa(\ALU_1|j~473_combout ),
	.datab(\ALU_1|always0~6_combout ),
	.datac(\ALU_1|Add12~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|j~237_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~237 .lut_mask = 16'hB8B8;
defparam \ALU_1|j~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
cycloneive_lcell_comb \ALU_1|always0~3 (
// Equation(s):
// \ALU_1|always0~3_combout  = (\ALU_1|always0~2_combout ) # (\Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux8~9_combout ))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux8~9_combout ),
	.datad(\ALU_1|always0~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~3 .lut_mask = 16'hFF5A;
defparam \ALU_1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
cycloneive_lcell_comb \ALU_1|j~86 (
// Equation(s):
// \ALU_1|j~86_combout  = (\reg_32|Mux2~9_combout  & ((\reg_32|Mux3~9_combout ) # (!\reg_32|Mux1~9_combout ))) # (!\reg_32|Mux2~9_combout  & (!\reg_32|Mux1~9_combout  & \reg_32|Mux3~9_combout ))

	.dataa(\reg_32|Mux2~9_combout ),
	.datab(\reg_32|Mux1~9_combout ),
	.datac(gnd),
	.datad(\reg_32|Mux3~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~86 .lut_mask = 16'hBB22;
defparam \ALU_1|j~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
cycloneive_lcell_comb \ALU_1|j~468 (
// Equation(s):
// \ALU_1|j~468_combout  = (\Cpu_1|ALU_op[0]~19_combout  & (\reg_32|Mux0~9_combout  & (\reg_32|Mux1~9_combout  & !\ALU_1|j~86_combout ))) # (!\Cpu_1|ALU_op[0]~19_combout  & (!\reg_32|Mux0~9_combout  & (!\reg_32|Mux1~9_combout  & \ALU_1|j~86_combout )))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\reg_32|Mux0~9_combout ),
	.datac(\reg_32|Mux1~9_combout ),
	.datad(\ALU_1|j~86_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~468_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~468 .lut_mask = 16'h0180;
defparam \ALU_1|j~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneive_lcell_comb \reg_32|register[6][29]~feeder (
// Equation(s):
// \reg_32|register[6][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[29]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[6][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[6][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N19
dffeas \reg_32|register[6][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][29] .is_wysiwyg = "true";
defparam \reg_32|register[6][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N24
cycloneive_lcell_comb \reg_32|register[10][29]~feeder (
// Equation(s):
// \reg_32|register[10][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[29]~128_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][29]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[10][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N25
dffeas \reg_32|register[10][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][29] .is_wysiwyg = "true";
defparam \reg_32|register[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneive_lcell_comb \reg_32|Mux2~0 (
// Equation(s):
// \reg_32|Mux2~0_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & ((\reg_32|register[10][29]~q ))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|register[2][29]~q ))))

	.dataa(\reg_32|register[2][29]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[10][29]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux2~0 .lut_mask = 16'hFC22;
defparam \reg_32|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneive_lcell_comb \reg_32|Mux2~1 (
// Equation(s):
// \reg_32|Mux2~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux2~0_combout  & (\reg_32|register[14][29]~q )) # (!\reg_32|Mux2~0_combout  & ((\reg_32|register[6][29]~q ))))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux2~0_combout ))))

	.dataa(\reg_32|register[14][29]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[6][29]~q ),
	.datad(\reg_32|Mux2~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux2~1 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N14
cycloneive_lcell_comb \reg_32|register[11][29]~feeder (
// Equation(s):
// \reg_32|register[11][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[29]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[11][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[11][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N15
dffeas \reg_32|register[11][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][29] .is_wysiwyg = "true";
defparam \reg_32|register[11][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N8
cycloneive_lcell_comb \reg_32|register[7][29]~feeder (
// Equation(s):
// \reg_32|register[7][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[29]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[7][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[7][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N9
dffeas \reg_32|register[7][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][29] .is_wysiwyg = "true";
defparam \reg_32|register[7][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N0
cycloneive_lcell_comb \reg_32|Mux2~7 (
// Equation(s):
// \reg_32|Mux2~7_combout  = (\GetIR_1|Mux8~1_combout  & (((\reg_32|register[7][29]~q ) # (\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & (!\reg_32|register[3][29]~q  & ((!\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|register[3][29]~q ),
	.datab(\reg_32|register[7][29]~q ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux2~7 .lut_mask = 16'hF0C5;
defparam \reg_32|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N22
cycloneive_lcell_comb \reg_32|Mux2~8 (
// Equation(s):
// \reg_32|Mux2~8_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux2~7_combout  & (\reg_32|register[15][29]~q )) # (!\reg_32|Mux2~7_combout  & ((\reg_32|register[11][29]~q ))))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux2~7_combout ))))

	.dataa(\reg_32|register[15][29]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[11][29]~q ),
	.datad(\reg_32|Mux2~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux2~8 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N9
dffeas \reg_32|register[12][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[29]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][29] .is_wysiwyg = "true";
defparam \reg_32|register[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y26_N3
dffeas \reg_32|register[8][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[29]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][29] .is_wysiwyg = "true";
defparam \reg_32|register[8][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneive_lcell_comb \reg_32|Mux2~4 (
// Equation(s):
// \reg_32|Mux2~4_combout  = (\GetIR_1|Mux7~0_combout  & (((\reg_32|register[8][29]~q ) # (\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|register[0][29]~q  & ((!\GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|register[0][29]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[8][29]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux2~4 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneive_lcell_comb \reg_32|Mux2~5 (
// Equation(s):
// \reg_32|Mux2~5_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux2~4_combout  & ((\reg_32|register[12][29]~q ))) # (!\reg_32|Mux2~4_combout  & (\reg_32|register[4][29]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux2~4_combout ))))

	.dataa(\reg_32|register[4][29]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[12][29]~q ),
	.datad(\reg_32|Mux2~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux2~5 .lut_mask = 16'hF388;
defparam \reg_32|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
cycloneive_lcell_comb \reg_32|register[9][29]~feeder (
// Equation(s):
// \reg_32|register[9][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[29]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[9][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[9][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N9
dffeas \reg_32|register[9][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][29] .is_wysiwyg = "true";
defparam \reg_32|register[9][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneive_lcell_comb \reg_32|register[1][29]~163 (
// Equation(s):
// \reg_32|register[1][29]~163_combout  = !\sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[29]~128_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][29]~163_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][29]~163 .lut_mask = 16'h00FF;
defparam \reg_32|register[1][29]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N5
dffeas \reg_32|register[1][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][29]~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][29] .is_wysiwyg = "true";
defparam \reg_32|register[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
cycloneive_lcell_comb \reg_32|Mux2~2 (
// Equation(s):
// \reg_32|Mux2~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & (\reg_32|register[5][29]~q )) # (!\GetIR_1|Mux8~1_combout  & ((!\reg_32|register[1][29]~q )))))

	.dataa(\reg_32|register[5][29]~q ),
	.datab(\reg_32|register[1][29]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux2~2 .lut_mask = 16'hFA03;
defparam \reg_32|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N22
cycloneive_lcell_comb \reg_32|Mux2~3 (
// Equation(s):
// \reg_32|Mux2~3_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux2~2_combout  & (\reg_32|register[13][29]~q )) # (!\reg_32|Mux2~2_combout  & ((\reg_32|register[9][29]~q ))))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux2~2_combout ))))

	.dataa(\reg_32|register[13][29]~q ),
	.datab(\reg_32|register[9][29]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|Mux2~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux2~3 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
cycloneive_lcell_comb \reg_32|Mux2~6 (
// Equation(s):
// \reg_32|Mux2~6_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout ) # (\reg_32|Mux2~3_combout )))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|Mux2~5_combout  & (!\GetIR_1|Mux9~1_combout )))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|Mux2~5_combout ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|Mux2~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux2~6 .lut_mask = 16'hAEA4;
defparam \reg_32|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneive_lcell_comb \reg_32|Mux2~9 (
// Equation(s):
// \reg_32|Mux2~9_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux2~6_combout  & ((\reg_32|Mux2~8_combout ))) # (!\reg_32|Mux2~6_combout  & (\reg_32|Mux2~1_combout )))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux2~6_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|Mux2~1_combout ),
	.datac(\reg_32|Mux2~8_combout ),
	.datad(\reg_32|Mux2~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux2~9 .lut_mask = 16'hF588;
defparam \reg_32|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneive_lcell_comb \ALU_1|j~57 (
// Equation(s):
// \ALU_1|j~57_combout  = (\Cpu_1|ALU_op[0]~19_combout  & (\reg_32|Mux0~9_combout  & ((\reg_32|Mux2~9_combout ) # (!\reg_32|Mux1~9_combout )))) # (!\Cpu_1|ALU_op[0]~19_combout  & (!\reg_32|Mux0~9_combout  & ((\reg_32|Mux1~9_combout ) # 
// (!\reg_32|Mux2~9_combout ))))

	.dataa(\reg_32|Mux1~9_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux2~9_combout ),
	.datad(\reg_32|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~57 .lut_mask = 16'hC423;
defparam \ALU_1|j~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N16
cycloneive_lcell_comb \ALU_1|ALU_out~24 (
// Equation(s):
// \ALU_1|ALU_out~24_combout  = (\sel_32_03_1|Mux4~1_combout ) # (\reg_32|Mux4~9_combout )

	.dataa(\sel_32_03_1|Mux4~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_32|Mux4~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~24 .lut_mask = 16'hFFAA;
defparam \ALU_1|ALU_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N16
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~140 (
// Equation(s):
// \shift_reg_1|ShiftRight0~140_combout  = (\reg_32|Mux34~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & (\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((\GetIR_1|Mux24~0_combout )))))

	.dataa(\Cpu_1|Shift_amountSrc~combout ),
	.datab(\reg_32|Mux34~20_combout ),
	.datac(\reg_32|Mux30~9_combout ),
	.datad(\GetIR_1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~140_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~140 .lut_mask = 16'hC480;
defparam \shift_reg_1|ShiftRight0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \reg_32|register[20][28]~feeder (
// Equation(s):
// \reg_32|register[20][28]~feeder_combout  = \sel_32_2|result[28]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[28]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][28]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N5
dffeas \reg_32|register[20][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][28] .is_wysiwyg = "true";
defparam \reg_32|register[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N11
dffeas \reg_32|register[28][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][28] .is_wysiwyg = "true";
defparam \reg_32|register[28][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \reg_32|Mux35~15 (
// Equation(s):
// \reg_32|Mux35~15_combout  = (\reg_32|Mux35~14_combout  & (((\reg_32|register[28][28]~q ) # (!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux35~14_combout  & (\reg_32|register[20][28]~q  & ((\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|Mux35~14_combout ),
	.datab(\reg_32|register[20][28]~q ),
	.datac(\reg_32|register[28][28]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~15 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneive_lcell_comb \reg_32|Mux35~16 (
// Equation(s):
// \reg_32|Mux35~16_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|Mux35~13_combout )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|Mux35~15_combout )))))

	.dataa(\reg_32|Mux35~13_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux35~15_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~16 .lut_mask = 16'hEE30;
defparam \reg_32|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneive_lcell_comb \reg_32|register[27][28]~feeder (
// Equation(s):
// \reg_32|register[27][28]~feeder_combout  = \sel_32_2|result[28]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[28]~124_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][28]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N5
dffeas \reg_32|register[27][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][28] .is_wysiwyg = "true";
defparam \reg_32|register[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y25_N15
dffeas \reg_32|register[31][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][28] .is_wysiwyg = "true";
defparam \reg_32|register[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N19
dffeas \reg_32|register[19][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][28] .is_wysiwyg = "true";
defparam \reg_32|register[19][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
cycloneive_lcell_comb \reg_32|Mux35~17 (
// Equation(s):
// \reg_32|Mux35~17_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][28]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[19][28]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[23][28]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][28]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~17 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
cycloneive_lcell_comb \reg_32|Mux35~18 (
// Equation(s):
// \reg_32|Mux35~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux35~17_combout  & ((\reg_32|register[31][28]~q ))) # (!\reg_32|Mux35~17_combout  & (\reg_32|register[27][28]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux35~17_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[27][28]~q ),
	.datac(\reg_32|register[31][28]~q ),
	.datad(\reg_32|Mux35~17_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~18 .lut_mask = 16'hF588;
defparam \reg_32|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
cycloneive_lcell_comb \reg_32|Mux35~19 (
// Equation(s):
// \reg_32|Mux35~19_combout  = (\reg_32|Mux35~16_combout  & (((\reg_32|Mux35~18_combout ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux35~16_combout  & (\reg_32|Mux35~11_combout  & (\sel_5_2|result[1]~0_combout )))

	.dataa(\reg_32|Mux35~11_combout ),
	.datab(\reg_32|Mux35~16_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux35~18_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~19 .lut_mask = 16'hEC2C;
defparam \reg_32|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N21
dffeas \reg_32|register[9][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][28] .is_wysiwyg = "true";
defparam \reg_32|register[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N1
dffeas \reg_32|register[8][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][28] .is_wysiwyg = "true";
defparam \reg_32|register[8][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \reg_32|Mux35~0 (
// Equation(s):
// \reg_32|Mux35~0_combout  = (\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout ) # ((\reg_32|register[9][28]~q )))) # (!\sel_5_2|result[0]~1_combout  & (!\sel_5_2|result[1]~0_combout  & ((\reg_32|register[8][28]~q ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[9][28]~q ),
	.datad(\reg_32|register[8][28]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~0 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \reg_32|Mux35~1 (
// Equation(s):
// \reg_32|Mux35~1_combout  = (\reg_32|Mux35~0_combout  & (((\reg_32|register[11][28]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux35~0_combout  & (\reg_32|register[10][28]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[10][28]~q ),
	.datab(\reg_32|Mux35~0_combout ),
	.datac(\reg_32|register[11][28]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~1 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N11
dffeas \reg_32|register[2][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][28] .is_wysiwyg = "true";
defparam \reg_32|register[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N30
cycloneive_lcell_comb \reg_32|register[3][28]~162 (
// Equation(s):
// \reg_32|register[3][28]~162_combout  = !\sel_32_2|result[28]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[28]~124_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[3][28]~162_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][28]~162 .lut_mask = 16'h0F0F;
defparam \reg_32|register[3][28]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N31
dffeas \reg_32|register[3][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][28]~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][28] .is_wysiwyg = "true";
defparam \reg_32|register[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N6
cycloneive_lcell_comb \reg_32|Mux35~5 (
// Equation(s):
// \reg_32|Mux35~5_combout  = (\reg_32|Mux35~4_combout  & (((!\sel_5_2|result[1]~0_combout ) # (!\reg_32|register[3][28]~q )))) # (!\reg_32|Mux35~4_combout  & (\reg_32|register[2][28]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|Mux35~4_combout ),
	.datab(\reg_32|register[2][28]~q ),
	.datac(\reg_32|register[3][28]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~5 .lut_mask = 16'h4EAA;
defparam \reg_32|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N28
cycloneive_lcell_comb \reg_32|Mux35~6 (
// Equation(s):
// \reg_32|Mux35~6_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux35~3_combout ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((!\sel_5_2|result[3]~2_combout  & \reg_32|Mux35~5_combout ))))

	.dataa(\reg_32|Mux35~3_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\sel_5_2|result[3]~2_combout ),
	.datad(\reg_32|Mux35~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~6 .lut_mask = 16'hCBC8;
defparam \reg_32|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N18
cycloneive_lcell_comb \reg_32|Mux35~9 (
// Equation(s):
// \reg_32|Mux35~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux35~6_combout  & (\reg_32|Mux35~8_combout )) # (!\reg_32|Mux35~6_combout  & ((\reg_32|Mux35~1_combout ))))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux35~6_combout ))))

	.dataa(\reg_32|Mux35~8_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux35~1_combout ),
	.datad(\reg_32|Mux35~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~9 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneive_lcell_comb \reg_32|Mux35~20 (
// Equation(s):
// \reg_32|Mux35~20_combout  = (\Cpu_1|Equal18~1_combout  & (((\reg_32|Mux35~9_combout )))) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & (\reg_32|Mux35~19_combout )) # (!\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux35~9_combout )))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\GetIR_1|Mux11~0_combout ),
	.datac(\reg_32|Mux35~19_combout ),
	.datad(\reg_32|Mux35~9_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux35~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux35~20 .lut_mask = 16'hFB40;
defparam \reg_32|Mux35~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N9
dffeas \reg_32|register[10][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][30] .is_wysiwyg = "true";
defparam \reg_32|register[10][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N22
cycloneive_lcell_comb \reg_32|register[9][30]~feeder (
// Equation(s):
// \reg_32|register[9][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[30]~131_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][30]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[9][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N23
dffeas \reg_32|register[9][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][30] .is_wysiwyg = "true";
defparam \reg_32|register[9][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N18
cycloneive_lcell_comb \reg_32|Mux33~0 (
// Equation(s):
// \reg_32|Mux33~0_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[9][30]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[8][30]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[8][30]~q ),
	.datab(\reg_32|register[9][30]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~0 .lut_mask = 16'hF0CA;
defparam \reg_32|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
cycloneive_lcell_comb \reg_32|Mux33~1 (
// Equation(s):
// \reg_32|Mux33~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux33~0_combout  & (\reg_32|register[11][30]~q )) # (!\reg_32|Mux33~0_combout  & ((\reg_32|register[10][30]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux33~0_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[11][30]~q ),
	.datac(\reg_32|register[10][30]~q ),
	.datad(\reg_32|Mux33~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~1 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N28
cycloneive_lcell_comb \reg_32|register[6][30]~feeder (
// Equation(s):
// \reg_32|register[6][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[30]~131_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][30]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[6][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N29
dffeas \reg_32|register[6][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][30] .is_wysiwyg = "true";
defparam \reg_32|register[6][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N18
cycloneive_lcell_comb \reg_32|register[4][30]~165 (
// Equation(s):
// \reg_32|register[4][30]~165_combout  = !\sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[30]~131_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][30]~165_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][30]~165 .lut_mask = 16'h00FF;
defparam \reg_32|register[4][30]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N19
dffeas \reg_32|register[4][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][30]~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][30] .is_wysiwyg = "true";
defparam \reg_32|register[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N14
cycloneive_lcell_comb \reg_32|Mux33~2 (
// Equation(s):
// \reg_32|Mux33~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[6][30]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((!\reg_32|register[4][30]~q )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[6][30]~q ),
	.datac(\reg_32|register[4][30]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~2 .lut_mask = 16'hEE05;
defparam \reg_32|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N6
cycloneive_lcell_comb \reg_32|register[5][30]~feeder (
// Equation(s):
// \reg_32|register[5][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[30]~131_combout ),
	.cin(gnd),
	.combout(\reg_32|register[5][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][30]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[5][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N7
dffeas \reg_32|register[5][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][30] .is_wysiwyg = "true";
defparam \reg_32|register[5][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N8
cycloneive_lcell_comb \reg_32|Mux33~3 (
// Equation(s):
// \reg_32|Mux33~3_combout  = (\reg_32|Mux33~2_combout  & ((\reg_32|register[7][30]~q ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux33~2_combout  & (((\sel_5_2|result[0]~1_combout  & \reg_32|register[5][30]~q ))))

	.dataa(\reg_32|register[7][30]~q ),
	.datab(\reg_32|Mux33~2_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[5][30]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~3 .lut_mask = 16'hBC8C;
defparam \reg_32|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N10
cycloneive_lcell_comb \reg_32|register[3][30]~167 (
// Equation(s):
// \reg_32|register[3][30]~167_combout  = !\sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[30]~131_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][30]~167_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][30]~167 .lut_mask = 16'h00FF;
defparam \reg_32|register[3][30]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N11
dffeas \reg_32|register[3][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][30]~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][30] .is_wysiwyg = "true";
defparam \reg_32|register[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N0
cycloneive_lcell_comb \sel_32_03_1|Mux1~0 (
// Equation(s):
// \sel_32_03_1|Mux1~0_combout  = (\Cpu_1|Equal16~2_combout  & (((\GetIR_1|Mux17~1_combout )))) # (!\Cpu_1|Equal16~2_combout  & (\Cpu_1|ALUsrcB[0]~1_combout  & ((\Ext_1|result [16]))))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\GetIR_1|Mux17~1_combout ),
	.datad(\Ext_1|result [16]),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux1~0 .lut_mask = 16'hE4A0;
defparam \sel_32_03_1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N22
cycloneive_lcell_comb \sel_32_03_1|Mux1~1 (
// Equation(s):
// \sel_32_03_1|Mux1~1_combout  = (\sel_32_03_1|Mux1~0_combout ) # ((!\Cpu_1|Equal16~2_combout  & (!\Cpu_1|ALUsrcB[0]~1_combout  & \reg_32|Mux33~20_combout )))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\sel_32_03_1|Mux1~0_combout ),
	.datac(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datad(\reg_32|Mux33~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux1~1 .lut_mask = 16'hCDCC;
defparam \sel_32_03_1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneive_lcell_comb \ALU_1|Mux1~0 (
// Equation(s):
// \ALU_1|Mux1~0_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux1~9_combout  & ((\ALU_1|Mux16~4_combout ) # (!\sel_32_03_1|Mux1~1_combout ))) # (!\reg_32|Mux1~9_combout  & (\sel_32_03_1|Mux1~1_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux16~4_combout ))))

	.dataa(\reg_32|Mux1~9_combout ),
	.datab(\sel_32_03_1|Mux1~1_combout ),
	.datac(\ALU_1|Mux16~4_combout ),
	.datad(\ALU_1|Mux16~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux1~0 .lut_mask = 16'hE6F0;
defparam \ALU_1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
cycloneive_lcell_comb \ALU_1|Mux1~1 (
// Equation(s):
// \ALU_1|Mux1~1_combout  = (\ALU_1|Mux16~6_combout  & (\reg_32|Mux1~9_combout  & (\sel_32_03_1|Mux1~1_combout ))) # (!\ALU_1|Mux16~6_combout  & (((\ALU_1|Mux1~0_combout ))))

	.dataa(\reg_32|Mux1~9_combout ),
	.datab(\sel_32_03_1|Mux1~1_combout ),
	.datac(\ALU_1|Mux1~0_combout ),
	.datad(\ALU_1|Mux16~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux1~1 .lut_mask = 16'h88F0;
defparam \ALU_1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneive_lcell_comb \ALU_1|Mux1~2 (
// Equation(s):
// \ALU_1|Mux1~2_combout  = (\ALU_1|Mux16~5_combout  & (\ALU_1|Mux1~1_combout  & ((\ALU_1|Mux16~3_combout ) # (\ALU_1|Mux16~6_combout )))) # (!\ALU_1|Mux16~5_combout  & (((!\ALU_1|Mux16~6_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux16~6_combout ),
	.datac(\ALU_1|Mux16~5_combout ),
	.datad(\ALU_1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux1~2 .lut_mask = 16'hE303;
defparam \ALU_1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \sel_32_03_1|Mux2~0 (
// Equation(s):
// \sel_32_03_1|Mux2~0_combout  = (\Cpu_1|Equal16~2_combout  & (((!\GetIR_1|Mux18~1_combout )))) # (!\Cpu_1|Equal16~2_combout  & (\Cpu_1|ALUsrcB[0]~1_combout  & ((\Ext_1|result [16]))))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\GetIR_1|Mux18~1_combout ),
	.datac(\Ext_1|result [16]),
	.datad(\Cpu_1|Equal16~2_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux2~0 .lut_mask = 16'h33A0;
defparam \sel_32_03_1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \sel_32_03_1|Mux2~1 (
// Equation(s):
// \sel_32_03_1|Mux2~1_combout  = (\sel_32_03_1|Mux2~0_combout ) # ((!\Cpu_1|ALUsrcB[0]~1_combout  & (!\Cpu_1|Equal16~2_combout  & \reg_32|Mux34~20_combout )))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\Cpu_1|Equal16~2_combout ),
	.datac(\reg_32|Mux34~20_combout ),
	.datad(\sel_32_03_1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux2~1 .lut_mask = 16'hFF10;
defparam \sel_32_03_1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \ALU_1|tempB[29]~2 (
// Equation(s):
// \ALU_1|tempB[29]~2_combout  = \sel_32_03_1|Mux2~1_combout  $ (\Cpu_1|ALU_op[0]~19_combout )

	.dataa(gnd),
	.datab(\sel_32_03_1|Mux2~1_combout ),
	.datac(gnd),
	.datad(\Cpu_1|ALU_op[0]~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[29]~2 .lut_mask = 16'h33CC;
defparam \ALU_1|tempB[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N19
dffeas \reg_32|register[3][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][27] .is_wysiwyg = "true";
defparam \reg_32|register[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N20
cycloneive_lcell_comb \reg_32|register[1][27]~159 (
// Equation(s):
// \reg_32|register[1][27]~159_combout  = !\sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[27]~121_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[1][27]~159_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][27]~159 .lut_mask = 16'h0F0F;
defparam \reg_32|register[1][27]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N21
dffeas \reg_32|register[1][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][27]~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][27] .is_wysiwyg = "true";
defparam \reg_32|register[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
cycloneive_lcell_comb \reg_32|Mux36~5 (
// Equation(s):
// \reg_32|Mux36~5_combout  = (\reg_32|Mux36~4_combout  & ((\reg_32|register[3][27]~q ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux36~4_combout  & (((\sel_5_2|result[0]~1_combout  & !\reg_32|register[1][27]~q ))))

	.dataa(\reg_32|Mux36~4_combout ),
	.datab(\reg_32|register[3][27]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[1][27]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~5 .lut_mask = 16'h8ADA;
defparam \reg_32|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N0
cycloneive_lcell_comb \reg_32|register[10][27]~feeder (
// Equation(s):
// \reg_32|register[10][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[27]~121_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[10][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[10][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y22_N1
dffeas \reg_32|register[10][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][27] .is_wysiwyg = "true";
defparam \reg_32|register[10][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N24
cycloneive_lcell_comb \reg_32|Mux36~2 (
// Equation(s):
// \reg_32|Mux36~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[10][27]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[8][27]~q ))))

	.dataa(\reg_32|register[8][27]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[10][27]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~2 .lut_mask = 16'hF2C2;
defparam \reg_32|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N15
dffeas \reg_32|register[9][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][27] .is_wysiwyg = "true";
defparam \reg_32|register[9][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N14
cycloneive_lcell_comb \reg_32|Mux36~3 (
// Equation(s):
// \reg_32|Mux36~3_combout  = (\reg_32|Mux36~2_combout  & ((\reg_32|register[11][27]~q ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux36~2_combout  & (((\reg_32|register[9][27]~q  & \sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[11][27]~q ),
	.datab(\reg_32|Mux36~2_combout ),
	.datac(\reg_32|register[9][27]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~3 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
cycloneive_lcell_comb \reg_32|Mux36~6 (
// Equation(s):
// \reg_32|Mux36~6_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux36~3_combout ))) # (!\sel_5_2|result[3]~2_combout  & 
// (\reg_32|Mux36~5_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux36~5_combout ),
	.datac(\reg_32|Mux36~3_combout ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~6 .lut_mask = 16'hFA44;
defparam \reg_32|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
cycloneive_lcell_comb \reg_32|register[15][27]~feeder (
// Equation(s):
// \reg_32|register[15][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[27]~121_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][27]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N19
dffeas \reg_32|register[15][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][27] .is_wysiwyg = "true";
defparam \reg_32|register[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y22_N27
dffeas \reg_32|register[12][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][27] .is_wysiwyg = "true";
defparam \reg_32|register[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N4
cycloneive_lcell_comb \reg_32|Mux36~7 (
// Equation(s):
// \reg_32|Mux36~7_combout  = (\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout ) # ((\reg_32|register[13][27]~q )))) # (!\sel_5_2|result[0]~1_combout  & (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[12][27]~q )))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[12][27]~q ),
	.datad(\reg_32|register[13][27]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~7 .lut_mask = 16'hBA98;
defparam \reg_32|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
cycloneive_lcell_comb \reg_32|Mux36~8 (
// Equation(s):
// \reg_32|Mux36~8_combout  = (\reg_32|Mux36~7_combout  & (((\reg_32|register[15][27]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux36~7_combout  & (\reg_32|register[14][27]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[14][27]~q ),
	.datab(\reg_32|register[15][27]~q ),
	.datac(\reg_32|Mux36~7_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~8 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N0
cycloneive_lcell_comb \reg_32|register[7][27]~feeder (
// Equation(s):
// \reg_32|register[7][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[27]~121_combout ),
	.cin(gnd),
	.combout(\reg_32|register[7][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][27]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[7][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y21_N1
dffeas \reg_32|register[7][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][27] .is_wysiwyg = "true";
defparam \reg_32|register[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N7
dffeas \reg_32|register[6][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][27] .is_wysiwyg = "true";
defparam \reg_32|register[6][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N18
cycloneive_lcell_comb \reg_32|Mux36~1 (
// Equation(s):
// \reg_32|Mux36~1_combout  = (\reg_32|Mux36~0_combout  & ((\reg_32|register[7][27]~q ) # ((!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux36~0_combout  & (((\sel_5_2|result[1]~0_combout  & \reg_32|register[6][27]~q ))))

	.dataa(\reg_32|Mux36~0_combout ),
	.datab(\reg_32|register[7][27]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[6][27]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~1 .lut_mask = 16'hDA8A;
defparam \reg_32|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
cycloneive_lcell_comb \reg_32|Mux36~9 (
// Equation(s):
// \reg_32|Mux36~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux36~6_combout  & (\reg_32|Mux36~8_combout )) # (!\reg_32|Mux36~6_combout  & ((\reg_32|Mux36~1_combout ))))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux36~6_combout ))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux36~6_combout ),
	.datac(\reg_32|Mux36~8_combout ),
	.datad(\reg_32|Mux36~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~9 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N19
dffeas \reg_32|register[19][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][27] .is_wysiwyg = "true";
defparam \reg_32|register[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneive_lcell_comb \reg_32|register[27][27]~feeder (
// Equation(s):
// \reg_32|register[27][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[27]~121_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N29
dffeas \reg_32|register[27][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][27] .is_wysiwyg = "true";
defparam \reg_32|register[27][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneive_lcell_comb \reg_32|Mux36~17 (
// Equation(s):
// \reg_32|Mux36~17_combout  = (\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout ) # ((\reg_32|register[27][27]~q )))) # (!\sel_5_2|result[3]~2_combout  & (!\sel_5_2|result[2]~3_combout  & (\reg_32|register[19][27]~q )))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][27]~q ),
	.datad(\reg_32|register[27][27]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~17 .lut_mask = 16'hBA98;
defparam \reg_32|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N17
dffeas \reg_32|register[31][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][27] .is_wysiwyg = "true";
defparam \reg_32|register[31][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneive_lcell_comb \reg_32|Mux36~18 (
// Equation(s):
// \reg_32|Mux36~18_combout  = (\reg_32|Mux36~17_combout  & (((\reg_32|register[31][27]~q ) # (!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux36~17_combout  & (\reg_32|register[23][27]~q  & ((\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[23][27]~q ),
	.datab(\reg_32|Mux36~17_combout ),
	.datac(\reg_32|register[31][27]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~18 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \reg_32|register[25][27]~feeder (
// Equation(s):
// \reg_32|register[25][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[27]~121_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][27]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[25][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N25
dffeas \reg_32|register[25][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][27] .is_wysiwyg = "true";
defparam \reg_32|register[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N19
dffeas \reg_32|register[17][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][27] .is_wysiwyg = "true";
defparam \reg_32|register[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \reg_32|Mux36~10 (
// Equation(s):
// \reg_32|Mux36~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[25][27]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[17][27]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[25][27]~q ),
	.datac(\reg_32|register[17][27]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N1
dffeas \reg_32|register[29][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][27] .is_wysiwyg = "true";
defparam \reg_32|register[29][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N2
cycloneive_lcell_comb \reg_32|register[21][27]~feeder (
// Equation(s):
// \reg_32|register[21][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[27]~121_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][27]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N3
dffeas \reg_32|register[21][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][27] .is_wysiwyg = "true";
defparam \reg_32|register[21][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
cycloneive_lcell_comb \reg_32|Mux36~11 (
// Equation(s):
// \reg_32|Mux36~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux36~10_combout  & (\reg_32|register[29][27]~q )) # (!\reg_32|Mux36~10_combout  & ((\reg_32|register[21][27]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux36~10_combout ))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux36~10_combout ),
	.datac(\reg_32|register[29][27]~q ),
	.datad(\reg_32|register[21][27]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~11 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
cycloneive_lcell_comb \reg_32|Mux36~19 (
// Equation(s):
// \reg_32|Mux36~19_combout  = (\reg_32|Mux36~16_combout  & (((\reg_32|Mux36~18_combout )) # (!\sel_5_2|result[0]~1_combout ))) # (!\reg_32|Mux36~16_combout  & (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux36~11_combout ))))

	.dataa(\reg_32|Mux36~16_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux36~18_combout ),
	.datad(\reg_32|Mux36~11_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~19 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
cycloneive_lcell_comb \reg_32|Mux36~20 (
// Equation(s):
// \reg_32|Mux36~20_combout  = (\Cpu_1|Equal18~1_combout  & (\reg_32|Mux36~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux36~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux36~9_combout ))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\reg_32|Mux36~9_combout ),
	.datac(\GetIR_1|Mux11~0_combout ),
	.datad(\reg_32|Mux36~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux36~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux36~20 .lut_mask = 16'hDC8C;
defparam \reg_32|Mux36~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N14
cycloneive_lcell_comb \GetIR_1|Mux20~1 (
// Equation(s):
// \GetIR_1|Mux20~1_combout  = (\PC_counter_1|PC_out [3] & ((\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [2] & !\PC_counter_1|PC_out [5])) # (!\PC_counter_1|PC_out [4] & ((\PC_counter_1|PC_out [2]) # (!\PC_counter_1|PC_out [5]))))) # 
// (!\PC_counter_1|PC_out [3] & (((\PC_counter_1|PC_out [2]))))

	.dataa(\PC_counter_1|PC_out [3]),
	.datab(\PC_counter_1|PC_out [4]),
	.datac(\PC_counter_1|PC_out [2]),
	.datad(\PC_counter_1|PC_out [5]),
	.cin(gnd),
	.combout(\GetIR_1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux20~1 .lut_mask = 16'h70F2;
defparam \GetIR_1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N8
cycloneive_lcell_comb \GetIR_1|Mux20~2 (
// Equation(s):
// \GetIR_1|Mux20~2_combout  = (\PC_counter_1|PC_out [6] & (((!\PC_counter_1|PC_out [3] & \GetIR_1|Mux20~0_combout )))) # (!\PC_counter_1|PC_out [6] & (((!\PC_counter_1|PC_out [3] & \GetIR_1|Mux20~0_combout )) # (!\GetIR_1|Mux20~1_combout )))

	.dataa(\PC_counter_1|PC_out [6]),
	.datab(\GetIR_1|Mux20~1_combout ),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\GetIR_1|Mux20~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux20~2 .lut_mask = 16'h1F11;
defparam \GetIR_1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N24
cycloneive_lcell_comb \sel_32_03_1|Mux4~0 (
// Equation(s):
// \sel_32_03_1|Mux4~0_combout  = (\Cpu_1|Equal16~2_combout  & (((\GetIR_1|Mux20~2_combout )))) # (!\Cpu_1|Equal16~2_combout  & (\Ext_1|result [16] & (\Cpu_1|ALUsrcB[0]~1_combout )))

	.dataa(\Ext_1|result [16]),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\GetIR_1|Mux20~2_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux4~0 .lut_mask = 16'hF808;
defparam \sel_32_03_1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N18
cycloneive_lcell_comb \sel_32_03_1|Mux4~1 (
// Equation(s):
// \sel_32_03_1|Mux4~1_combout  = (\sel_32_03_1|Mux4~0_combout ) # ((!\Cpu_1|ALUsrcB[0]~1_combout  & (!\Cpu_1|Equal16~2_combout  & \reg_32|Mux36~20_combout )))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\Cpu_1|Equal16~2_combout ),
	.datac(\reg_32|Mux36~20_combout ),
	.datad(\sel_32_03_1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux4~1 .lut_mask = 16'hFF10;
defparam \sel_32_03_1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N24
cycloneive_lcell_comb \ALU_1|tempB[27]~4 (
// Equation(s):
// \ALU_1|tempB[27]~4_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux4~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\sel_32_03_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[27]~4 .lut_mask = 16'h0FF0;
defparam \ALU_1|tempB[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \sel_32_03_1|Mux5~0 (
// Equation(s):
// \sel_32_03_1|Mux5~0_combout  = (\Cpu_1|Equal16~2_combout  & (\GetIR_1|Mux21~1_combout )) # (!\Cpu_1|Equal16~2_combout  & (((\Ext_1|result [16] & \Cpu_1|ALUsrcB[0]~1_combout ))))

	.dataa(\GetIR_1|Mux21~1_combout ),
	.datab(\Ext_1|result [16]),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\Cpu_1|ALUsrcB[0]~1_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux5~0 .lut_mask = 16'hACA0;
defparam \sel_32_03_1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \shift_reg_1|Mux37~0 (
// Equation(s):
// \shift_reg_1|Mux37~0_combout  = (\sel_5_3|result[4]~10_combout ) # ((\sel_5_3|result[3]~9_combout ) # ((\sel_5_3|result[2]~8_combout  & \sel_5_3|result[1]~6_combout )))

	.dataa(\sel_5_3|result[4]~10_combout ),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux37~0 .lut_mask = 16'hFEEE;
defparam \shift_reg_1|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \sel_32_2|result[26]~115 (
// Equation(s):
// \sel_32_2|result[26]~115_combout  = (\shift_reg_1|Mux37~0_combout  & ((\Cpu_1|Shift_op [0] & (\sel_32_2|result[26]~114_combout )) # (!\Cpu_1|Shift_op [0] & ((\reg_32|Mux32~20_combout ))))) # (!\shift_reg_1|Mux37~0_combout  & 
// (\sel_32_2|result[26]~114_combout ))

	.dataa(\sel_32_2|result[26]~114_combout ),
	.datab(\shift_reg_1|Mux37~0_combout ),
	.datac(\reg_32|Mux32~20_combout ),
	.datad(\Cpu_1|Shift_op [0]),
	.cin(gnd),
	.combout(\sel_32_2|result[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[26]~115 .lut_mask = 16'hAAE2;
defparam \sel_32_2|result[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \reg_32|register[6][26]~feeder (
// Equation(s):
// \reg_32|register[6][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[26]~116_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][26]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[6][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N17
dffeas \reg_32|register[6][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][26] .is_wysiwyg = "true";
defparam \reg_32|register[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N3
dffeas \reg_32|register[7][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][26] .is_wysiwyg = "true";
defparam \reg_32|register[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N13
dffeas \reg_32|register[5][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][26] .is_wysiwyg = "true";
defparam \reg_32|register[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N23
dffeas \reg_32|register[4][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][26] .is_wysiwyg = "true";
defparam \reg_32|register[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \reg_32|Mux5~0 (
// Equation(s):
// \reg_32|Mux5~0_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[5][26]~q ) # ((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|register[4][26]~q  & !\GetIR_1|Mux9~1_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[5][26]~q ),
	.datac(\reg_32|register[4][26]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux5~0 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneive_lcell_comb \reg_32|Mux5~1 (
// Equation(s):
// \reg_32|Mux5~1_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux5~0_combout  & ((\reg_32|register[7][26]~q ))) # (!\reg_32|Mux5~0_combout  & (\reg_32|register[6][26]~q )))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux5~0_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[6][26]~q ),
	.datac(\reg_32|register[7][26]~q ),
	.datad(\reg_32|Mux5~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux5~1 .lut_mask = 16'hF588;
defparam \reg_32|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \reg_32|register[13][26]~feeder (
// Equation(s):
// \reg_32|register[13][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[26]~116_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][26]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[13][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N9
dffeas \reg_32|register[13][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][26] .is_wysiwyg = "true";
defparam \reg_32|register[13][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \reg_32|Mux5~7 (
// Equation(s):
// \reg_32|Mux5~7_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & ((\reg_32|register[13][26]~q ))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|register[12][26]~q ))))

	.dataa(\reg_32|register[12][26]~q ),
	.datab(\reg_32|register[13][26]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux5~7 .lut_mask = 16'hFC0A;
defparam \reg_32|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \reg_32|Mux5~8 (
// Equation(s):
// \reg_32|Mux5~8_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux5~7_combout  & ((\reg_32|register[15][26]~q ))) # (!\reg_32|Mux5~7_combout  & (\reg_32|register[14][26]~q )))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux5~7_combout ))))

	.dataa(\reg_32|register[14][26]~q ),
	.datab(\reg_32|register[15][26]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|Mux5~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux5~8 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N13
dffeas \reg_32|register[3][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][26] .is_wysiwyg = "true";
defparam \reg_32|register[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \reg_32|register[2][26]~feeder (
// Equation(s):
// \reg_32|register[2][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[26]~116_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[2][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][26]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[2][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N31
dffeas \reg_32|register[2][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][26] .is_wysiwyg = "true";
defparam \reg_32|register[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \reg_32|Mux5~4 (
// Equation(s):
// \reg_32|Mux5~4_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & ((\reg_32|register[2][26]~q ))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|register[0][26]~q ))))

	.dataa(\reg_32|register[0][26]~q ),
	.datab(\reg_32|register[2][26]~q ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux5~4 .lut_mask = 16'hFC0A;
defparam \reg_32|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \reg_32|Mux5~5 (
// Equation(s):
// \reg_32|Mux5~5_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux5~4_combout  & ((\reg_32|register[3][26]~q ))) # (!\reg_32|Mux5~4_combout  & (\reg_32|register[1][26]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux5~4_combout ))))

	.dataa(\reg_32|register[1][26]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[3][26]~q ),
	.datad(\reg_32|Mux5~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux5~5 .lut_mask = 16'hF388;
defparam \reg_32|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N27
dffeas \reg_32|register[9][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][26] .is_wysiwyg = "true";
defparam \reg_32|register[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N9
dffeas \reg_32|register[11][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][26] .is_wysiwyg = "true";
defparam \reg_32|register[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N1
dffeas \reg_32|register[8][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][26] .is_wysiwyg = "true";
defparam \reg_32|register[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \reg_32|Mux5~2 (
// Equation(s):
// \reg_32|Mux5~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[10][26]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[8][26]~q )))))

	.dataa(\reg_32|register[10][26]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[8][26]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux5~2 .lut_mask = 16'hEE30;
defparam \reg_32|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneive_lcell_comb \reg_32|Mux5~3 (
// Equation(s):
// \reg_32|Mux5~3_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux5~2_combout  & ((\reg_32|register[11][26]~q ))) # (!\reg_32|Mux5~2_combout  & (\reg_32|register[9][26]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux5~2_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[9][26]~q ),
	.datac(\reg_32|register[11][26]~q ),
	.datad(\reg_32|Mux5~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux5~3 .lut_mask = 16'hF588;
defparam \reg_32|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \reg_32|Mux5~6 (
// Equation(s):
// \reg_32|Mux5~6_combout  = (\GetIR_1|Mux8~1_combout  & (\GetIR_1|Mux7~0_combout )) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux5~3_combout ))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|Mux5~5_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|Mux5~5_combout ),
	.datad(\reg_32|Mux5~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux5~6 .lut_mask = 16'hDC98;
defparam \reg_32|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneive_lcell_comb \reg_32|Mux5~9 (
// Equation(s):
// \reg_32|Mux5~9_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux5~6_combout  & ((\reg_32|Mux5~8_combout ))) # (!\reg_32|Mux5~6_combout  & (\reg_32|Mux5~1_combout )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux5~6_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|Mux5~1_combout ),
	.datac(\reg_32|Mux5~8_combout ),
	.datad(\reg_32|Mux5~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux5~9 .lut_mask = 16'hF588;
defparam \reg_32|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneive_lcell_comb \ALU_1|Add0~52 (
// Equation(s):
// \ALU_1|Add0~52_combout  = ((\ALU_1|tempB[25]~6_combout  $ (\reg_32|Mux6~9_combout  $ (!\ALU_1|Add0~51 )))) # (GND)
// \ALU_1|Add0~53  = CARRY((\ALU_1|tempB[25]~6_combout  & ((\reg_32|Mux6~9_combout ) # (!\ALU_1|Add0~51 ))) # (!\ALU_1|tempB[25]~6_combout  & (\reg_32|Mux6~9_combout  & !\ALU_1|Add0~51 )))

	.dataa(\ALU_1|tempB[25]~6_combout ),
	.datab(\reg_32|Mux6~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~51 ),
	.combout(\ALU_1|Add0~52_combout ),
	.cout(\ALU_1|Add0~53 ));
// synopsys translate_off
defparam \ALU_1|Add0~52 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneive_lcell_comb \ALU_1|Add0~54 (
// Equation(s):
// \ALU_1|Add0~54_combout  = (\reg_32|Mux5~9_combout  & ((\ALU_1|tempB[26]~5_combout  & (\ALU_1|Add0~53  & VCC)) # (!\ALU_1|tempB[26]~5_combout  & (!\ALU_1|Add0~53 )))) # (!\reg_32|Mux5~9_combout  & ((\ALU_1|tempB[26]~5_combout  & (!\ALU_1|Add0~53 )) # 
// (!\ALU_1|tempB[26]~5_combout  & ((\ALU_1|Add0~53 ) # (GND)))))
// \ALU_1|Add0~55  = CARRY((\reg_32|Mux5~9_combout  & (!\ALU_1|tempB[26]~5_combout  & !\ALU_1|Add0~53 )) # (!\reg_32|Mux5~9_combout  & ((!\ALU_1|Add0~53 ) # (!\ALU_1|tempB[26]~5_combout ))))

	.dataa(\reg_32|Mux5~9_combout ),
	.datab(\ALU_1|tempB[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~53 ),
	.combout(\ALU_1|Add0~54_combout ),
	.cout(\ALU_1|Add0~55 ));
// synopsys translate_off
defparam \ALU_1|Add0~54 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \ALU_1|ALU_out~23 (
// Equation(s):
// \ALU_1|ALU_out~23_combout  = (\reg_32|Mux5~9_combout  & \sel_32_03_1|Mux5~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_32|Mux5~9_combout ),
	.datad(\sel_32_03_1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~23 .lut_mask = 16'hF000;
defparam \ALU_1|ALU_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneive_lcell_comb \ALU_1|Add26~40 (
// Equation(s):
// \ALU_1|Add26~40_combout  = (\ALU_1|j~432_combout  & (\ALU_1|Add26~39  $ (GND))) # (!\ALU_1|j~432_combout  & (!\ALU_1|Add26~39  & VCC))
// \ALU_1|Add26~41  = CARRY((\ALU_1|j~432_combout  & !\ALU_1|Add26~39 ))

	.dataa(gnd),
	.datab(\ALU_1|j~432_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~39 ),
	.combout(\ALU_1|Add26~40_combout ),
	.cout(\ALU_1|Add26~41 ));
// synopsys translate_off
defparam \ALU_1|Add26~40 .lut_mask = 16'hC30C;
defparam \ALU_1|Add26~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneive_lcell_comb \ALU_1|j~433 (
// Equation(s):
// \ALU_1|j~433_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~432_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~40_combout )))

	.dataa(\ALU_1|always0~20_combout ),
	.datab(\ALU_1|j~432_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add26~40_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~433_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~433 .lut_mask = 16'hDD88;
defparam \ALU_1|j~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneive_lcell_comb \ALU_1|Add26~38 (
// Equation(s):
// \ALU_1|Add26~38_combout  = (\ALU_1|j~424_combout  & (!\ALU_1|Add26~37 )) # (!\ALU_1|j~424_combout  & ((\ALU_1|Add26~37 ) # (GND)))
// \ALU_1|Add26~39  = CARRY((!\ALU_1|Add26~37 ) # (!\ALU_1|j~424_combout ))

	.dataa(\ALU_1|j~424_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~37 ),
	.combout(\ALU_1|Add26~38_combout ),
	.cout(\ALU_1|Add26~39 ));
// synopsys translate_off
defparam \ALU_1|Add26~38 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add26~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \ALU_1|Add22~28 (
// Equation(s):
// \ALU_1|Add22~28_combout  = (\ALU_1|j~365_combout  & (\ALU_1|Add22~27  $ (GND))) # (!\ALU_1|j~365_combout  & (!\ALU_1|Add22~27  & VCC))
// \ALU_1|Add22~29  = CARRY((\ALU_1|j~365_combout  & !\ALU_1|Add22~27 ))

	.dataa(\ALU_1|j~365_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~27 ),
	.combout(\ALU_1|Add22~28_combout ),
	.cout(\ALU_1|Add22~29 ));
// synopsys translate_off
defparam \ALU_1|Add22~28 .lut_mask = 16'hA50A;
defparam \ALU_1|Add22~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \ALU_1|Add22~30 (
// Equation(s):
// \ALU_1|Add22~30_combout  = (\ALU_1|j~378_combout  & (!\ALU_1|Add22~29 )) # (!\ALU_1|j~378_combout  & ((\ALU_1|Add22~29 ) # (GND)))
// \ALU_1|Add22~31  = CARRY((!\ALU_1|Add22~29 ) # (!\ALU_1|j~378_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~378_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~29 ),
	.combout(\ALU_1|Add22~30_combout ),
	.cout(\ALU_1|Add22~31 ));
// synopsys translate_off
defparam \ALU_1|Add22~30 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add22~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneive_lcell_comb \ALU_1|Add22~32 (
// Equation(s):
// \ALU_1|Add22~32_combout  = (\ALU_1|j~390_combout  & (\ALU_1|Add22~31  $ (GND))) # (!\ALU_1|j~390_combout  & (!\ALU_1|Add22~31  & VCC))
// \ALU_1|Add22~33  = CARRY((\ALU_1|j~390_combout  & !\ALU_1|Add22~31 ))

	.dataa(gnd),
	.datab(\ALU_1|j~390_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~31 ),
	.combout(\ALU_1|Add22~32_combout ),
	.cout(\ALU_1|Add22~33 ));
// synopsys translate_off
defparam \ALU_1|Add22~32 .lut_mask = 16'hC30C;
defparam \ALU_1|Add22~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneive_lcell_comb \ALU_1|Add22~34 (
// Equation(s):
// \ALU_1|Add22~34_combout  = (\ALU_1|j~483_combout  & (!\ALU_1|Add22~33 )) # (!\ALU_1|j~483_combout  & ((\ALU_1|Add22~33 ) # (GND)))
// \ALU_1|Add22~35  = CARRY((!\ALU_1|Add22~33 ) # (!\ALU_1|j~483_combout ))

	.dataa(\ALU_1|j~483_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~33 ),
	.combout(\ALU_1|Add22~34_combout ),
	.cout(\ALU_1|Add22~35 ));
// synopsys translate_off
defparam \ALU_1|Add22~34 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add22~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneive_lcell_comb \ALU_1|Add22~38 (
// Equation(s):
// \ALU_1|Add22~38_combout  = \ALU_1|Add22~37 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add22~37 ),
	.combout(\ALU_1|Add22~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add22~38 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add22~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \ALU_1|j~422 (
// Equation(s):
// \ALU_1|j~422_combout  = (!\ALU_1|always0~16_combout  & \ALU_1|Add22~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|always0~16_combout ),
	.datad(\ALU_1|Add22~38_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~422_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~422 .lut_mask = 16'h0F00;
defparam \ALU_1|j~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N28
cycloneive_lcell_comb \ALU_1|Add18~28 (
// Equation(s):
// \ALU_1|Add18~28_combout  = (\ALU_1|j~480_combout  & (\ALU_1|Add18~27  $ (GND))) # (!\ALU_1|j~480_combout  & (!\ALU_1|Add18~27  & VCC))
// \ALU_1|Add18~29  = CARRY((\ALU_1|j~480_combout  & !\ALU_1|Add18~27 ))

	.dataa(\ALU_1|j~480_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~27 ),
	.combout(\ALU_1|Add18~28_combout ),
	.cout(\ALU_1|Add18~29 ));
// synopsys translate_off
defparam \ALU_1|Add18~28 .lut_mask = 16'hA50A;
defparam \ALU_1|Add18~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N18
cycloneive_lcell_comb \ALU_1|j~347 (
// Equation(s):
// \ALU_1|j~347_combout  = (!\ALU_1|always0~10_combout  & \ALU_1|Add16~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|always0~10_combout ),
	.datad(\ALU_1|Add16~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~347_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~347 .lut_mask = 16'h0F00;
defparam \ALU_1|j~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N10
cycloneive_lcell_comb \ALU_1|Add8~0 (
// Equation(s):
// \ALU_1|Add8~0_combout  = \ALU_1|j~61_combout  $ (VCC)
// \ALU_1|Add8~1  = CARRY(\ALU_1|j~61_combout )

	.dataa(\ALU_1|j~61_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add8~0_combout ),
	.cout(\ALU_1|Add8~1 ));
// synopsys translate_off
defparam \ALU_1|Add8~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneive_lcell_comb \ALU_1|Add8~2 (
// Equation(s):
// \ALU_1|Add8~2_combout  = (\ALU_1|j~89_combout  & (!\ALU_1|Add8~1 )) # (!\ALU_1|j~89_combout  & ((\ALU_1|Add8~1 ) # (GND)))
// \ALU_1|Add8~3  = CARRY((!\ALU_1|Add8~1 ) # (!\ALU_1|j~89_combout ))

	.dataa(\ALU_1|j~89_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add8~1 ),
	.combout(\ALU_1|Add8~2_combout ),
	.cout(\ALU_1|Add8~3 ));
// synopsys translate_off
defparam \ALU_1|Add8~2 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneive_lcell_comb \ALU_1|j~55 (
// Equation(s):
// \ALU_1|j~55_combout  = (\Cpu_1|ALU_op[0]~19_combout  & (\reg_32|Mux0~9_combout  & \reg_32|Mux1~9_combout )) # (!\Cpu_1|ALU_op[0]~19_combout  & (!\reg_32|Mux0~9_combout  & !\reg_32|Mux1~9_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux0~9_combout ),
	.datad(\reg_32|Mux1~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~55 .lut_mask = 16'hC003;
defparam \ALU_1|j~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneive_lcell_comb \ALU_1|j~54 (
// Equation(s):
// \ALU_1|j~54_combout  = (\Cpu_1|ALU_op[0]~19_combout  & (\reg_32|Mux2~9_combout  & \reg_32|Mux3~9_combout )) # (!\Cpu_1|ALU_op[0]~19_combout  & (!\reg_32|Mux2~9_combout  & !\reg_32|Mux3~9_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux2~9_combout ),
	.datad(\reg_32|Mux3~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~54 .lut_mask = 16'hC003;
defparam \ALU_1|j~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
cycloneive_lcell_comb \ALU_1|always0~0 (
// Equation(s):
// \ALU_1|always0~0_combout  = (\ALU_1|tempA~0_combout ) # (((\ALU_1|tempA~1_combout ) # (!\ALU_1|j~54_combout )) # (!\ALU_1|j~55_combout ))

	.dataa(\ALU_1|tempA~0_combout ),
	.datab(\ALU_1|j~55_combout ),
	.datac(\ALU_1|tempA~1_combout ),
	.datad(\ALU_1|j~54_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~0 .lut_mask = 16'hFBFF;
defparam \ALU_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneive_lcell_comb \ALU_1|always0~1 (
// Equation(s):
// \ALU_1|always0~1_combout  = (\ALU_1|always0~0_combout ) # (\Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux6~9_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux6~9_combout ),
	.datad(\ALU_1|always0~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~1 .lut_mask = 16'hFF3C;
defparam \ALU_1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
cycloneive_lcell_comb \ALU_1|j~88 (
// Equation(s):
// \ALU_1|j~88_combout  = \ALU_1|j~468_combout  $ (((\ALU_1|j~87_combout  & (!\ALU_1|tempA~2_combout  & !\ALU_1|always0~0_combout ))))

	.dataa(\ALU_1|j~87_combout ),
	.datab(\ALU_1|tempA~2_combout ),
	.datac(\ALU_1|always0~0_combout ),
	.datad(\ALU_1|j~468_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~88 .lut_mask = 16'hFD02;
defparam \ALU_1|j~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
cycloneive_lcell_comb \ALU_1|Add7~0 (
// Equation(s):
// \ALU_1|Add7~0_combout  = \ALU_1|always0~0_combout  $ (\ALU_1|j~60_combout  $ (GND))
// \ALU_1|Add7~1  = CARRY(\ALU_1|always0~0_combout  $ (!\ALU_1|j~60_combout ))

	.dataa(\ALU_1|always0~0_combout ),
	.datab(\ALU_1|j~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add7~0_combout ),
	.cout(\ALU_1|Add7~1 ));
// synopsys translate_off
defparam \ALU_1|Add7~0 .lut_mask = 16'h6699;
defparam \ALU_1|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
cycloneive_lcell_comb \ALU_1|Add7~2 (
// Equation(s):
// \ALU_1|Add7~2_combout  = (\ALU_1|j~88_combout  & (!\ALU_1|Add7~1 )) # (!\ALU_1|j~88_combout  & ((\ALU_1|Add7~1 ) # (GND)))
// \ALU_1|Add7~3  = CARRY((!\ALU_1|Add7~1 ) # (!\ALU_1|j~88_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add7~1 ),
	.combout(\ALU_1|Add7~2_combout ),
	.cout(\ALU_1|Add7~3 ));
// synopsys translate_off
defparam \ALU_1|Add7~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
cycloneive_lcell_comb \ALU_1|j~89 (
// Equation(s):
// \ALU_1|j~89_combout  = (\ALU_1|always0~1_combout  & (\ALU_1|j~88_combout )) # (!\ALU_1|always0~1_combout  & ((\ALU_1|Add7~2_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~1_combout ),
	.datac(\ALU_1|j~88_combout ),
	.datad(\ALU_1|Add7~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~89 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
cycloneive_lcell_comb \ALU_1|j~90 (
// Equation(s):
// \ALU_1|j~90_combout  = (\ALU_1|always0~2_combout  & ((\ALU_1|j~89_combout ))) # (!\ALU_1|always0~2_combout  & (\ALU_1|Add8~2_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~2_combout ),
	.datac(\ALU_1|Add8~2_combout ),
	.datad(\ALU_1|j~89_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~90_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~90 .lut_mask = 16'hFC30;
defparam \ALU_1|j~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
cycloneive_lcell_comb \ALU_1|Add9~2 (
// Equation(s):
// \ALU_1|Add9~2_combout  = (\ALU_1|j~90_combout  & (!\ALU_1|Add9~1 )) # (!\ALU_1|j~90_combout  & ((\ALU_1|Add9~1 ) # (GND)))
// \ALU_1|Add9~3  = CARRY((!\ALU_1|Add9~1 ) # (!\ALU_1|j~90_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add9~1 ),
	.combout(\ALU_1|Add9~2_combout ),
	.cout(\ALU_1|Add9~3 ));
// synopsys translate_off
defparam \ALU_1|Add9~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
cycloneive_lcell_comb \ALU_1|j~91 (
// Equation(s):
// \ALU_1|j~91_combout  = (\ALU_1|always0~3_combout  & (\ALU_1|j~90_combout )) # (!\ALU_1|always0~3_combout  & ((\ALU_1|Add9~2_combout )))

	.dataa(\ALU_1|always0~3_combout ),
	.datab(\ALU_1|j~90_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add9~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~91 .lut_mask = 16'hDD88;
defparam \ALU_1|j~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N16
cycloneive_lcell_comb \ALU_1|Add10~0 (
// Equation(s):
// \ALU_1|Add10~0_combout  = \ALU_1|j~63_combout  $ (VCC)
// \ALU_1|Add10~1  = CARRY(\ALU_1|j~63_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add10~0_combout ),
	.cout(\ALU_1|Add10~1 ));
// synopsys translate_off
defparam \ALU_1|Add10~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
cycloneive_lcell_comb \ALU_1|Add10~2 (
// Equation(s):
// \ALU_1|Add10~2_combout  = (\ALU_1|j~91_combout  & (!\ALU_1|Add10~1 )) # (!\ALU_1|j~91_combout  & ((\ALU_1|Add10~1 ) # (GND)))
// \ALU_1|Add10~3  = CARRY((!\ALU_1|Add10~1 ) # (!\ALU_1|j~91_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add10~1 ),
	.combout(\ALU_1|Add10~2_combout ),
	.cout(\ALU_1|Add10~3 ));
// synopsys translate_off
defparam \ALU_1|Add10~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
cycloneive_lcell_comb \ALU_1|Add10~4 (
// Equation(s):
// \ALU_1|Add10~4_combout  = (\ALU_1|j~118_combout  & (\ALU_1|Add10~3  $ (GND))) # (!\ALU_1|j~118_combout  & (!\ALU_1|Add10~3  & VCC))
// \ALU_1|Add10~5  = CARRY((\ALU_1|j~118_combout  & !\ALU_1|Add10~3 ))

	.dataa(\ALU_1|j~118_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add10~3 ),
	.combout(\ALU_1|Add10~4_combout ),
	.cout(\ALU_1|Add10~5 ));
// synopsys translate_off
defparam \ALU_1|Add10~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
cycloneive_lcell_comb \ALU_1|j~119 (
// Equation(s):
// \ALU_1|j~119_combout  = (\ALU_1|always0~4_combout  & (\ALU_1|j~118_combout )) # (!\ALU_1|always0~4_combout  & ((\ALU_1|Add10~4_combout )))

	.dataa(\ALU_1|j~118_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~4_combout ),
	.datad(\ALU_1|Add10~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~119_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~119 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
cycloneive_lcell_comb \ALU_1|Add11~2 (
// Equation(s):
// \ALU_1|Add11~2_combout  = (\ALU_1|j~92_combout  & (!\ALU_1|Add11~1 )) # (!\ALU_1|j~92_combout  & ((\ALU_1|Add11~1 ) # (GND)))
// \ALU_1|Add11~3  = CARRY((!\ALU_1|Add11~1 ) # (!\ALU_1|j~92_combout ))

	.dataa(\ALU_1|j~92_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add11~1 ),
	.combout(\ALU_1|Add11~2_combout ),
	.cout(\ALU_1|Add11~3 ));
// synopsys translate_off
defparam \ALU_1|Add11~2 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
cycloneive_lcell_comb \ALU_1|Add11~4 (
// Equation(s):
// \ALU_1|Add11~4_combout  = (\ALU_1|j~119_combout  & (\ALU_1|Add11~3  $ (GND))) # (!\ALU_1|j~119_combout  & (!\ALU_1|Add11~3  & VCC))
// \ALU_1|Add11~5  = CARRY((\ALU_1|j~119_combout  & !\ALU_1|Add11~3 ))

	.dataa(gnd),
	.datab(\ALU_1|j~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add11~3 ),
	.combout(\ALU_1|Add11~4_combout ),
	.cout(\ALU_1|Add11~5 ));
// synopsys translate_off
defparam \ALU_1|Add11~4 .lut_mask = 16'hC30C;
defparam \ALU_1|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
cycloneive_lcell_comb \ALU_1|Add11~6 (
// Equation(s):
// \ALU_1|Add11~6_combout  = (\ALU_1|j~145_combout  & (!\ALU_1|Add11~5 )) # (!\ALU_1|j~145_combout  & ((\ALU_1|Add11~5 ) # (GND)))
// \ALU_1|Add11~7  = CARRY((!\ALU_1|Add11~5 ) # (!\ALU_1|j~145_combout ))

	.dataa(\ALU_1|j~145_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add11~5 ),
	.combout(\ALU_1|Add11~6_combout ),
	.cout(\ALU_1|Add11~7 ));
// synopsys translate_off
defparam \ALU_1|Add11~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
cycloneive_lcell_comb \ALU_1|Add11~8 (
// Equation(s):
// \ALU_1|Add11~8_combout  = (\ALU_1|j~169_combout  & (\ALU_1|Add11~7  $ (GND))) # (!\ALU_1|j~169_combout  & (!\ALU_1|Add11~7  & VCC))
// \ALU_1|Add11~9  = CARRY((\ALU_1|j~169_combout  & !\ALU_1|Add11~7 ))

	.dataa(\ALU_1|j~169_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add11~7 ),
	.combout(\ALU_1|Add11~8_combout ),
	.cout(\ALU_1|Add11~9 ));
// synopsys translate_off
defparam \ALU_1|Add11~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N14
cycloneive_lcell_comb \ALU_1|Add8~4 (
// Equation(s):
// \ALU_1|Add8~4_combout  = (\ALU_1|j~116_combout  & (\ALU_1|Add8~3  $ (GND))) # (!\ALU_1|j~116_combout  & (!\ALU_1|Add8~3  & VCC))
// \ALU_1|Add8~5  = CARRY((\ALU_1|j~116_combout  & !\ALU_1|Add8~3 ))

	.dataa(\ALU_1|j~116_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add8~3 ),
	.combout(\ALU_1|Add8~4_combout ),
	.cout(\ALU_1|Add8~5 ));
// synopsys translate_off
defparam \ALU_1|Add8~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N16
cycloneive_lcell_comb \ALU_1|Add8~6 (
// Equation(s):
// \ALU_1|Add8~6_combout  = (\ALU_1|j~142_combout  & (!\ALU_1|Add8~5 )) # (!\ALU_1|j~142_combout  & ((\ALU_1|Add8~5 ) # (GND)))
// \ALU_1|Add8~7  = CARRY((!\ALU_1|Add8~5 ) # (!\ALU_1|j~142_combout ))

	.dataa(\ALU_1|j~142_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add8~5 ),
	.combout(\ALU_1|Add8~6_combout ),
	.cout(\ALU_1|Add8~7 ));
// synopsys translate_off
defparam \ALU_1|Add8~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneive_lcell_comb \ALU_1|Add8~8 (
// Equation(s):
// \ALU_1|Add8~8_combout  = (\ALU_1|j~470_combout  & (\ALU_1|Add8~7  $ (GND))) # (!\ALU_1|j~470_combout  & (!\ALU_1|Add8~7  & VCC))
// \ALU_1|Add8~9  = CARRY((\ALU_1|j~470_combout  & !\ALU_1|Add8~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~470_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add8~7 ),
	.combout(\ALU_1|Add8~8_combout ),
	.cout(\ALU_1|Add8~9 ));
// synopsys translate_off
defparam \ALU_1|Add8~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneive_lcell_comb \ALU_1|j~167 (
// Equation(s):
// \ALU_1|j~167_combout  = (\ALU_1|always0~2_combout  & (\ALU_1|j~470_combout )) # (!\ALU_1|always0~2_combout  & ((\ALU_1|Add8~8_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~470_combout ),
	.datac(\ALU_1|always0~2_combout ),
	.datad(\ALU_1|Add8~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~167_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~167 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N30
cycloneive_lcell_comb \ALU_1|j~469 (
// Equation(s):
// \ALU_1|j~469_combout  = (\ALU_1|j~55_combout  & ((\Cpu_1|ALU_op[0]~19_combout  & (\reg_32|Mux2~9_combout  & \reg_32|Mux3~9_combout )) # (!\Cpu_1|ALU_op[0]~19_combout  & (!\reg_32|Mux2~9_combout  & !\reg_32|Mux3~9_combout ))))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\reg_32|Mux2~9_combout ),
	.datac(\reg_32|Mux3~9_combout ),
	.datad(\ALU_1|j~55_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~469_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~469 .lut_mask = 16'h8100;
defparam \ALU_1|j~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneive_lcell_comb \ALU_1|j~87 (
// Equation(s):
// \ALU_1|j~87_combout  = (\ALU_1|j~56_combout ) # ((\ALU_1|j~59_combout  & (\ALU_1|j~57_combout  $ (!\ALU_1|j~469_combout ))))

	.dataa(\ALU_1|j~59_combout ),
	.datab(\ALU_1|j~57_combout ),
	.datac(\ALU_1|j~469_combout ),
	.datad(\ALU_1|j~56_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~87 .lut_mask = 16'hFF82;
defparam \ALU_1|j~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
cycloneive_lcell_comb \ALU_1|j~141 (
// Equation(s):
// \ALU_1|j~141_combout  = (!\ALU_1|always0~0_combout  & (\ALU_1|j~114_combout  & (\ALU_1|j~87_combout  & \ALU_1|j~468_combout )))

	.dataa(\ALU_1|always0~0_combout ),
	.datab(\ALU_1|j~114_combout ),
	.datac(\ALU_1|j~87_combout ),
	.datad(\ALU_1|j~468_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~141_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~141 .lut_mask = 16'h4000;
defparam \ALU_1|j~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneive_lcell_comb \ALU_1|Add7~6 (
// Equation(s):
// \ALU_1|Add7~6_combout  = (\ALU_1|j~141_combout  & (!\ALU_1|Add7~5 )) # (!\ALU_1|j~141_combout  & ((\ALU_1|Add7~5 ) # (GND)))
// \ALU_1|Add7~7  = CARRY((!\ALU_1|Add7~5 ) # (!\ALU_1|j~141_combout ))

	.dataa(\ALU_1|j~141_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add7~5 ),
	.combout(\ALU_1|Add7~6_combout ),
	.cout(\ALU_1|Add7~7 ));
// synopsys translate_off
defparam \ALU_1|Add7~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneive_lcell_comb \ALU_1|j~142 (
// Equation(s):
// \ALU_1|j~142_combout  = (\ALU_1|always0~1_combout  & (\ALU_1|j~141_combout )) # (!\ALU_1|always0~1_combout  & ((\ALU_1|Add7~6_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~1_combout ),
	.datac(\ALU_1|j~141_combout ),
	.datad(\ALU_1|Add7~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~142_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~142 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N8
cycloneive_lcell_comb \ALU_1|j~143 (
// Equation(s):
// \ALU_1|j~143_combout  = (\ALU_1|always0~2_combout  & (\ALU_1|j~142_combout )) # (!\ALU_1|always0~2_combout  & ((\ALU_1|Add8~6_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~2_combout ),
	.datac(\ALU_1|j~142_combout ),
	.datad(\ALU_1|Add8~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~143_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~143 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
cycloneive_lcell_comb \ALU_1|Add7~4 (
// Equation(s):
// \ALU_1|Add7~4_combout  = (\ALU_1|j~115_combout  & (\ALU_1|Add7~3  $ (GND))) # (!\ALU_1|j~115_combout  & (!\ALU_1|Add7~3  & VCC))
// \ALU_1|Add7~5  = CARRY((\ALU_1|j~115_combout  & !\ALU_1|Add7~3 ))

	.dataa(gnd),
	.datab(\ALU_1|j~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add7~3 ),
	.combout(\ALU_1|Add7~4_combout ),
	.cout(\ALU_1|Add7~5 ));
// synopsys translate_off
defparam \ALU_1|Add7~4 .lut_mask = 16'hC30C;
defparam \ALU_1|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneive_lcell_comb \ALU_1|j~116 (
// Equation(s):
// \ALU_1|j~116_combout  = (\ALU_1|always0~1_combout  & ((\ALU_1|j~115_combout ))) # (!\ALU_1|always0~1_combout  & (\ALU_1|Add7~4_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~1_combout ),
	.datac(\ALU_1|Add7~4_combout ),
	.datad(\ALU_1|j~115_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~116_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~116 .lut_mask = 16'hFC30;
defparam \ALU_1|j~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cycloneive_lcell_comb \ALU_1|j~117 (
// Equation(s):
// \ALU_1|j~117_combout  = (\ALU_1|always0~2_combout  & ((\ALU_1|j~116_combout ))) # (!\ALU_1|always0~2_combout  & (\ALU_1|Add8~4_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~2_combout ),
	.datac(\ALU_1|Add8~4_combout ),
	.datad(\ALU_1|j~116_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~117_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~117 .lut_mask = 16'hFC30;
defparam \ALU_1|j~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneive_lcell_comb \ALU_1|Add9~6 (
// Equation(s):
// \ALU_1|Add9~6_combout  = (\ALU_1|j~143_combout  & (!\ALU_1|Add9~5 )) # (!\ALU_1|j~143_combout  & ((\ALU_1|Add9~5 ) # (GND)))
// \ALU_1|Add9~7  = CARRY((!\ALU_1|Add9~5 ) # (!\ALU_1|j~143_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add9~5 ),
	.combout(\ALU_1|Add9~6_combout ),
	.cout(\ALU_1|Add9~7 ));
// synopsys translate_off
defparam \ALU_1|Add9~6 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
cycloneive_lcell_comb \ALU_1|Add9~8 (
// Equation(s):
// \ALU_1|Add9~8_combout  = (\ALU_1|j~167_combout  & (\ALU_1|Add9~7  $ (GND))) # (!\ALU_1|j~167_combout  & (!\ALU_1|Add9~7  & VCC))
// \ALU_1|Add9~9  = CARRY((\ALU_1|j~167_combout  & !\ALU_1|Add9~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add9~7 ),
	.combout(\ALU_1|Add9~8_combout ),
	.cout(\ALU_1|Add9~9 ));
// synopsys translate_off
defparam \ALU_1|Add9~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N8
cycloneive_lcell_comb \ALU_1|j~168 (
// Equation(s):
// \ALU_1|j~168_combout  = (\ALU_1|always0~3_combout  & (\ALU_1|j~167_combout )) # (!\ALU_1|always0~3_combout  & ((\ALU_1|Add9~8_combout )))

	.dataa(\ALU_1|always0~3_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~167_combout ),
	.datad(\ALU_1|Add9~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~168_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~168 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
cycloneive_lcell_comb \ALU_1|j~144 (
// Equation(s):
// \ALU_1|j~144_combout  = (\ALU_1|always0~3_combout  & (\ALU_1|j~143_combout )) # (!\ALU_1|always0~3_combout  & ((\ALU_1|Add9~6_combout )))

	.dataa(\ALU_1|always0~3_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~143_combout ),
	.datad(\ALU_1|Add9~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~144_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~144 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
cycloneive_lcell_comb \ALU_1|Add10~6 (
// Equation(s):
// \ALU_1|Add10~6_combout  = (\ALU_1|j~144_combout  & (!\ALU_1|Add10~5 )) # (!\ALU_1|j~144_combout  & ((\ALU_1|Add10~5 ) # (GND)))
// \ALU_1|Add10~7  = CARRY((!\ALU_1|Add10~5 ) # (!\ALU_1|j~144_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add10~5 ),
	.combout(\ALU_1|Add10~6_combout ),
	.cout(\ALU_1|Add10~7 ));
// synopsys translate_off
defparam \ALU_1|Add10~6 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
cycloneive_lcell_comb \ALU_1|Add10~8 (
// Equation(s):
// \ALU_1|Add10~8_combout  = (\ALU_1|j~168_combout  & (\ALU_1|Add10~7  $ (GND))) # (!\ALU_1|j~168_combout  & (!\ALU_1|Add10~7  & VCC))
// \ALU_1|Add10~9  = CARRY((\ALU_1|j~168_combout  & !\ALU_1|Add10~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~168_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add10~7 ),
	.combout(\ALU_1|Add10~8_combout ),
	.cout(\ALU_1|Add10~9 ));
// synopsys translate_off
defparam \ALU_1|Add10~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N6
cycloneive_lcell_comb \ALU_1|j~169 (
// Equation(s):
// \ALU_1|j~169_combout  = (\ALU_1|always0~4_combout  & (\ALU_1|j~168_combout )) # (!\ALU_1|always0~4_combout  & ((\ALU_1|Add10~8_combout )))

	.dataa(\ALU_1|always0~4_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~168_combout ),
	.datad(\ALU_1|Add10~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~169_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~169 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
cycloneive_lcell_comb \ALU_1|j~170 (
// Equation(s):
// \ALU_1|j~170_combout  = (\ALU_1|always0~5_combout  & ((\ALU_1|j~169_combout ))) # (!\ALU_1|always0~5_combout  & (\ALU_1|Add11~8_combout ))

	.dataa(\ALU_1|always0~5_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add11~8_combout ),
	.datad(\ALU_1|j~169_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~170_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~170 .lut_mask = 16'hFA50;
defparam \ALU_1|j~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
cycloneive_lcell_comb \ALU_1|j~145 (
// Equation(s):
// \ALU_1|j~145_combout  = (\ALU_1|always0~4_combout  & (\ALU_1|j~144_combout )) # (!\ALU_1|always0~4_combout  & ((\ALU_1|Add10~6_combout )))

	.dataa(\ALU_1|always0~4_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~144_combout ),
	.datad(\ALU_1|Add10~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~145_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~145 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
cycloneive_lcell_comb \ALU_1|j~146 (
// Equation(s):
// \ALU_1|j~146_combout  = (\ALU_1|always0~5_combout  & (\ALU_1|j~145_combout )) # (!\ALU_1|always0~5_combout  & ((\ALU_1|Add11~6_combout )))

	.dataa(\ALU_1|always0~5_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~145_combout ),
	.datad(\ALU_1|Add11~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~146_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~146 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
cycloneive_lcell_comb \ALU_1|j~120 (
// Equation(s):
// \ALU_1|j~120_combout  = (\ALU_1|always0~5_combout  & (\ALU_1|j~119_combout )) # (!\ALU_1|always0~5_combout  & ((\ALU_1|Add11~4_combout )))

	.dataa(\ALU_1|always0~5_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~119_combout ),
	.datad(\ALU_1|Add11~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~120_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~120 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
cycloneive_lcell_comb \ALU_1|j~92 (
// Equation(s):
// \ALU_1|j~92_combout  = (\ALU_1|always0~4_combout  & (\ALU_1|j~91_combout )) # (!\ALU_1|always0~4_combout  & ((\ALU_1|Add10~2_combout )))

	.dataa(\ALU_1|always0~4_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~91_combout ),
	.datad(\ALU_1|Add10~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~92_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~92 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
cycloneive_lcell_comb \ALU_1|j~93 (
// Equation(s):
// \ALU_1|j~93_combout  = (\ALU_1|always0~5_combout  & (\ALU_1|j~92_combout )) # (!\ALU_1|always0~5_combout  & ((\ALU_1|Add11~2_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~5_combout ),
	.datac(\ALU_1|j~92_combout ),
	.datad(\ALU_1|Add11~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~93 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
cycloneive_lcell_comb \ALU_1|Add12~0 (
// Equation(s):
// \ALU_1|Add12~0_combout  = \ALU_1|j~65_combout  $ (VCC)
// \ALU_1|Add12~1  = CARRY(\ALU_1|j~65_combout )

	.dataa(\ALU_1|j~65_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add12~0_combout ),
	.cout(\ALU_1|Add12~1 ));
// synopsys translate_off
defparam \ALU_1|Add12~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneive_lcell_comb \ALU_1|Add12~2 (
// Equation(s):
// \ALU_1|Add12~2_combout  = (\ALU_1|j~93_combout  & (!\ALU_1|Add12~1 )) # (!\ALU_1|j~93_combout  & ((\ALU_1|Add12~1 ) # (GND)))
// \ALU_1|Add12~3  = CARRY((!\ALU_1|Add12~1 ) # (!\ALU_1|j~93_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add12~1 ),
	.combout(\ALU_1|Add12~2_combout ),
	.cout(\ALU_1|Add12~3 ));
// synopsys translate_off
defparam \ALU_1|Add12~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
cycloneive_lcell_comb \ALU_1|Add12~4 (
// Equation(s):
// \ALU_1|Add12~4_combout  = (\ALU_1|j~120_combout  & (\ALU_1|Add12~3  $ (GND))) # (!\ALU_1|j~120_combout  & (!\ALU_1|Add12~3  & VCC))
// \ALU_1|Add12~5  = CARRY((\ALU_1|j~120_combout  & !\ALU_1|Add12~3 ))

	.dataa(gnd),
	.datab(\ALU_1|j~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add12~3 ),
	.combout(\ALU_1|Add12~4_combout ),
	.cout(\ALU_1|Add12~5 ));
// synopsys translate_off
defparam \ALU_1|Add12~4 .lut_mask = 16'hC30C;
defparam \ALU_1|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneive_lcell_comb \ALU_1|Add12~6 (
// Equation(s):
// \ALU_1|Add12~6_combout  = (\ALU_1|j~146_combout  & (!\ALU_1|Add12~5 )) # (!\ALU_1|j~146_combout  & ((\ALU_1|Add12~5 ) # (GND)))
// \ALU_1|Add12~7  = CARRY((!\ALU_1|Add12~5 ) # (!\ALU_1|j~146_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add12~5 ),
	.combout(\ALU_1|Add12~6_combout ),
	.cout(\ALU_1|Add12~7 ));
// synopsys translate_off
defparam \ALU_1|Add12~6 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
cycloneive_lcell_comb \ALU_1|Add12~8 (
// Equation(s):
// \ALU_1|Add12~8_combout  = (\ALU_1|j~170_combout  & (\ALU_1|Add12~7  $ (GND))) # (!\ALU_1|j~170_combout  & (!\ALU_1|Add12~7  & VCC))
// \ALU_1|Add12~9  = CARRY((\ALU_1|j~170_combout  & !\ALU_1|Add12~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~170_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add12~7 ),
	.combout(\ALU_1|Add12~8_combout ),
	.cout(\ALU_1|Add12~9 ));
// synopsys translate_off
defparam \ALU_1|Add12~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
cycloneive_lcell_comb \ALU_1|j~171 (
// Equation(s):
// \ALU_1|j~171_combout  = (\ALU_1|always0~6_combout  & (\ALU_1|j~170_combout )) # (!\ALU_1|always0~6_combout  & ((\ALU_1|Add12~8_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~6_combout ),
	.datac(\ALU_1|j~170_combout ),
	.datad(\ALU_1|Add12~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~171_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~171 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneive_lcell_comb \ALU_1|j~121 (
// Equation(s):
// \ALU_1|j~121_combout  = (\ALU_1|always0~6_combout  & (\ALU_1|j~120_combout )) # (!\ALU_1|always0~6_combout  & ((\ALU_1|Add12~4_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~120_combout ),
	.datac(\ALU_1|always0~6_combout ),
	.datad(\ALU_1|Add12~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~121_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~121 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
cycloneive_lcell_comb \ALU_1|j~94 (
// Equation(s):
// \ALU_1|j~94_combout  = (\ALU_1|always0~6_combout  & (\ALU_1|j~93_combout )) # (!\ALU_1|always0~6_combout  & ((\ALU_1|Add12~2_combout )))

	.dataa(\ALU_1|always0~6_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~93_combout ),
	.datad(\ALU_1|Add12~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~94_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~94 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
cycloneive_lcell_comb \ALU_1|Add13~0 (
// Equation(s):
// \ALU_1|Add13~0_combout  = \ALU_1|j~66_combout  $ (VCC)
// \ALU_1|Add13~1  = CARRY(\ALU_1|j~66_combout )

	.dataa(\ALU_1|j~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add13~0_combout ),
	.cout(\ALU_1|Add13~1 ));
// synopsys translate_off
defparam \ALU_1|Add13~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
cycloneive_lcell_comb \ALU_1|Add13~2 (
// Equation(s):
// \ALU_1|Add13~2_combout  = (\ALU_1|j~94_combout  & (!\ALU_1|Add13~1 )) # (!\ALU_1|j~94_combout  & ((\ALU_1|Add13~1 ) # (GND)))
// \ALU_1|Add13~3  = CARRY((!\ALU_1|Add13~1 ) # (!\ALU_1|j~94_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add13~1 ),
	.combout(\ALU_1|Add13~2_combout ),
	.cout(\ALU_1|Add13~3 ));
// synopsys translate_off
defparam \ALU_1|Add13~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
cycloneive_lcell_comb \ALU_1|Add13~4 (
// Equation(s):
// \ALU_1|Add13~4_combout  = (\ALU_1|j~121_combout  & (\ALU_1|Add13~3  $ (GND))) # (!\ALU_1|j~121_combout  & (!\ALU_1|Add13~3  & VCC))
// \ALU_1|Add13~5  = CARRY((\ALU_1|j~121_combout  & !\ALU_1|Add13~3 ))

	.dataa(gnd),
	.datab(\ALU_1|j~121_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add13~3 ),
	.combout(\ALU_1|Add13~4_combout ),
	.cout(\ALU_1|Add13~5 ));
// synopsys translate_off
defparam \ALU_1|Add13~4 .lut_mask = 16'hC30C;
defparam \ALU_1|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
cycloneive_lcell_comb \ALU_1|Add13~6 (
// Equation(s):
// \ALU_1|Add13~6_combout  = (\ALU_1|j~147_combout  & (!\ALU_1|Add13~5 )) # (!\ALU_1|j~147_combout  & ((\ALU_1|Add13~5 ) # (GND)))
// \ALU_1|Add13~7  = CARRY((!\ALU_1|Add13~5 ) # (!\ALU_1|j~147_combout ))

	.dataa(\ALU_1|j~147_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add13~5 ),
	.combout(\ALU_1|Add13~6_combout ),
	.cout(\ALU_1|Add13~7 ));
// synopsys translate_off
defparam \ALU_1|Add13~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
cycloneive_lcell_comb \ALU_1|Add13~8 (
// Equation(s):
// \ALU_1|Add13~8_combout  = (\ALU_1|j~171_combout  & (\ALU_1|Add13~7  $ (GND))) # (!\ALU_1|j~171_combout  & (!\ALU_1|Add13~7  & VCC))
// \ALU_1|Add13~9  = CARRY((\ALU_1|j~171_combout  & !\ALU_1|Add13~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~171_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add13~7 ),
	.combout(\ALU_1|Add13~8_combout ),
	.cout(\ALU_1|Add13~9 ));
// synopsys translate_off
defparam \ALU_1|Add13~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneive_lcell_comb \ALU_1|j~172 (
// Equation(s):
// \ALU_1|j~172_combout  = (\ALU_1|always0~7_combout  & (\ALU_1|j~171_combout )) # (!\ALU_1|always0~7_combout  & ((\ALU_1|Add13~8_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~7_combout ),
	.datac(\ALU_1|j~171_combout ),
	.datad(\ALU_1|Add13~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~172_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~172 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
cycloneive_lcell_comb \ALU_1|j~95 (
// Equation(s):
// \ALU_1|j~95_combout  = (\ALU_1|always0~7_combout  & (\ALU_1|j~94_combout )) # (!\ALU_1|always0~7_combout  & ((\ALU_1|Add13~2_combout )))

	.dataa(\ALU_1|j~94_combout ),
	.datab(\ALU_1|always0~7_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add13~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~95 .lut_mask = 16'hBB88;
defparam \ALU_1|j~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneive_lcell_comb \ALU_1|Add14~0 (
// Equation(s):
// \ALU_1|Add14~0_combout  = \ALU_1|j~67_combout  $ (VCC)
// \ALU_1|Add14~1  = CARRY(\ALU_1|j~67_combout )

	.dataa(\ALU_1|j~67_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add14~0_combout ),
	.cout(\ALU_1|Add14~1 ));
// synopsys translate_off
defparam \ALU_1|Add14~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
cycloneive_lcell_comb \ALU_1|Add14~2 (
// Equation(s):
// \ALU_1|Add14~2_combout  = (\ALU_1|j~95_combout  & (!\ALU_1|Add14~1 )) # (!\ALU_1|j~95_combout  & ((\ALU_1|Add14~1 ) # (GND)))
// \ALU_1|Add14~3  = CARRY((!\ALU_1|Add14~1 ) # (!\ALU_1|j~95_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add14~1 ),
	.combout(\ALU_1|Add14~2_combout ),
	.cout(\ALU_1|Add14~3 ));
// synopsys translate_off
defparam \ALU_1|Add14~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneive_lcell_comb \ALU_1|Add14~4 (
// Equation(s):
// \ALU_1|Add14~4_combout  = (\ALU_1|j~122_combout  & (\ALU_1|Add14~3  $ (GND))) # (!\ALU_1|j~122_combout  & (!\ALU_1|Add14~3  & VCC))
// \ALU_1|Add14~5  = CARRY((\ALU_1|j~122_combout  & !\ALU_1|Add14~3 ))

	.dataa(\ALU_1|j~122_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add14~3 ),
	.combout(\ALU_1|Add14~4_combout ),
	.cout(\ALU_1|Add14~5 ));
// synopsys translate_off
defparam \ALU_1|Add14~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
cycloneive_lcell_comb \ALU_1|Add14~6 (
// Equation(s):
// \ALU_1|Add14~6_combout  = (\ALU_1|j~148_combout  & (!\ALU_1|Add14~5 )) # (!\ALU_1|j~148_combout  & ((\ALU_1|Add14~5 ) # (GND)))
// \ALU_1|Add14~7  = CARRY((!\ALU_1|Add14~5 ) # (!\ALU_1|j~148_combout ))

	.dataa(\ALU_1|j~148_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add14~5 ),
	.combout(\ALU_1|Add14~6_combout ),
	.cout(\ALU_1|Add14~7 ));
// synopsys translate_off
defparam \ALU_1|Add14~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
cycloneive_lcell_comb \ALU_1|Add14~8 (
// Equation(s):
// \ALU_1|Add14~8_combout  = (\ALU_1|j~172_combout  & (\ALU_1|Add14~7  $ (GND))) # (!\ALU_1|j~172_combout  & (!\ALU_1|Add14~7  & VCC))
// \ALU_1|Add14~9  = CARRY((\ALU_1|j~172_combout  & !\ALU_1|Add14~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add14~7 ),
	.combout(\ALU_1|Add14~8_combout ),
	.cout(\ALU_1|Add14~9 ));
// synopsys translate_off
defparam \ALU_1|Add14~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
cycloneive_lcell_comb \ALU_1|j~173 (
// Equation(s):
// \ALU_1|j~173_combout  = (\ALU_1|always0~8_combout  & (\ALU_1|j~172_combout )) # (!\ALU_1|always0~8_combout  & ((\ALU_1|Add14~8_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~8_combout ),
	.datac(\ALU_1|j~172_combout ),
	.datad(\ALU_1|Add14~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~173_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~173 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cycloneive_lcell_comb \ALU_1|j~96 (
// Equation(s):
// \ALU_1|j~96_combout  = (\ALU_1|always0~8_combout  & ((\ALU_1|j~95_combout ))) # (!\ALU_1|always0~8_combout  & (\ALU_1|Add14~2_combout ))

	.dataa(\ALU_1|always0~8_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add14~2_combout ),
	.datad(\ALU_1|j~95_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~96_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~96 .lut_mask = 16'hFA50;
defparam \ALU_1|j~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N2
cycloneive_lcell_comb \ALU_1|Add15~0 (
// Equation(s):
// \ALU_1|Add15~0_combout  = \ALU_1|j~68_combout  $ (VCC)
// \ALU_1|Add15~1  = CARRY(\ALU_1|j~68_combout )

	.dataa(\ALU_1|j~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add15~0_combout ),
	.cout(\ALU_1|Add15~1 ));
// synopsys translate_off
defparam \ALU_1|Add15~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
cycloneive_lcell_comb \ALU_1|Add15~2 (
// Equation(s):
// \ALU_1|Add15~2_combout  = (\ALU_1|j~96_combout  & (!\ALU_1|Add15~1 )) # (!\ALU_1|j~96_combout  & ((\ALU_1|Add15~1 ) # (GND)))
// \ALU_1|Add15~3  = CARRY((!\ALU_1|Add15~1 ) # (!\ALU_1|j~96_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add15~1 ),
	.combout(\ALU_1|Add15~2_combout ),
	.cout(\ALU_1|Add15~3 ));
// synopsys translate_off
defparam \ALU_1|Add15~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N6
cycloneive_lcell_comb \ALU_1|Add15~4 (
// Equation(s):
// \ALU_1|Add15~4_combout  = (\ALU_1|j~123_combout  & (\ALU_1|Add15~3  $ (GND))) # (!\ALU_1|j~123_combout  & (!\ALU_1|Add15~3  & VCC))
// \ALU_1|Add15~5  = CARRY((\ALU_1|j~123_combout  & !\ALU_1|Add15~3 ))

	.dataa(\ALU_1|j~123_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add15~3 ),
	.combout(\ALU_1|Add15~4_combout ),
	.cout(\ALU_1|Add15~5 ));
// synopsys translate_off
defparam \ALU_1|Add15~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
cycloneive_lcell_comb \ALU_1|Add15~6 (
// Equation(s):
// \ALU_1|Add15~6_combout  = (\ALU_1|j~149_combout  & (!\ALU_1|Add15~5 )) # (!\ALU_1|j~149_combout  & ((\ALU_1|Add15~5 ) # (GND)))
// \ALU_1|Add15~7  = CARRY((!\ALU_1|Add15~5 ) # (!\ALU_1|j~149_combout ))

	.dataa(\ALU_1|j~149_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add15~5 ),
	.combout(\ALU_1|Add15~6_combout ),
	.cout(\ALU_1|Add15~7 ));
// synopsys translate_off
defparam \ALU_1|Add15~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
cycloneive_lcell_comb \ALU_1|Add15~8 (
// Equation(s):
// \ALU_1|Add15~8_combout  = (\ALU_1|j~173_combout  & (\ALU_1|Add15~7  $ (GND))) # (!\ALU_1|j~173_combout  & (!\ALU_1|Add15~7  & VCC))
// \ALU_1|Add15~9  = CARRY((\ALU_1|j~173_combout  & !\ALU_1|Add15~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~173_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add15~7 ),
	.combout(\ALU_1|Add15~8_combout ),
	.cout(\ALU_1|Add15~9 ));
// synopsys translate_off
defparam \ALU_1|Add15~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N12
cycloneive_lcell_comb \ALU_1|Add15~10 (
// Equation(s):
// \ALU_1|Add15~10_combout  = (\ALU_1|j~196_combout  & (!\ALU_1|Add15~9 )) # (!\ALU_1|j~196_combout  & ((\ALU_1|Add15~9 ) # (GND)))
// \ALU_1|Add15~11  = CARRY((!\ALU_1|Add15~9 ) # (!\ALU_1|j~196_combout ))

	.dataa(\ALU_1|j~196_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add15~9 ),
	.combout(\ALU_1|Add15~10_combout ),
	.cout(\ALU_1|Add15~11 ));
// synopsys translate_off
defparam \ALU_1|Add15~10 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
cycloneive_lcell_comb \ALU_1|Add12~10 (
// Equation(s):
// \ALU_1|Add12~10_combout  = (\ALU_1|j~193_combout  & (!\ALU_1|Add12~9 )) # (!\ALU_1|j~193_combout  & ((\ALU_1|Add12~9 ) # (GND)))
// \ALU_1|Add12~11  = CARRY((!\ALU_1|Add12~9 ) # (!\ALU_1|j~193_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~193_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add12~9 ),
	.combout(\ALU_1|Add12~10_combout ),
	.cout(\ALU_1|Add12~11 ));
// synopsys translate_off
defparam \ALU_1|Add12~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
cycloneive_lcell_comb \ALU_1|j~194 (
// Equation(s):
// \ALU_1|j~194_combout  = (\ALU_1|always0~6_combout  & ((\ALU_1|j~193_combout ))) # (!\ALU_1|always0~6_combout  & (\ALU_1|Add12~10_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~6_combout ),
	.datac(\ALU_1|Add12~10_combout ),
	.datad(\ALU_1|j~193_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~194_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~194 .lut_mask = 16'hFC30;
defparam \ALU_1|j~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cycloneive_lcell_comb \ALU_1|Add13~10 (
// Equation(s):
// \ALU_1|Add13~10_combout  = (\ALU_1|j~194_combout  & (!\ALU_1|Add13~9 )) # (!\ALU_1|j~194_combout  & ((\ALU_1|Add13~9 ) # (GND)))
// \ALU_1|Add13~11  = CARRY((!\ALU_1|Add13~9 ) # (!\ALU_1|j~194_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~194_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add13~9 ),
	.combout(\ALU_1|Add13~10_combout ),
	.cout(\ALU_1|Add13~11 ));
// synopsys translate_off
defparam \ALU_1|Add13~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
cycloneive_lcell_comb \ALU_1|j~195 (
// Equation(s):
// \ALU_1|j~195_combout  = (\ALU_1|always0~7_combout  & (\ALU_1|j~194_combout )) # (!\ALU_1|always0~7_combout  & ((\ALU_1|Add13~10_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~194_combout ),
	.datac(\ALU_1|always0~7_combout ),
	.datad(\ALU_1|Add13~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~195_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~195 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneive_lcell_comb \ALU_1|Add14~10 (
// Equation(s):
// \ALU_1|Add14~10_combout  = (\ALU_1|j~195_combout  & (!\ALU_1|Add14~9 )) # (!\ALU_1|j~195_combout  & ((\ALU_1|Add14~9 ) # (GND)))
// \ALU_1|Add14~11  = CARRY((!\ALU_1|Add14~9 ) # (!\ALU_1|j~195_combout ))

	.dataa(\ALU_1|j~195_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add14~9 ),
	.combout(\ALU_1|Add14~10_combout ),
	.cout(\ALU_1|Add14~11 ));
// synopsys translate_off
defparam \ALU_1|Add14~10 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N26
cycloneive_lcell_comb \ALU_1|j~196 (
// Equation(s):
// \ALU_1|j~196_combout  = (\ALU_1|always0~8_combout  & (\ALU_1|j~195_combout )) # (!\ALU_1|always0~8_combout  & ((\ALU_1|Add14~10_combout )))

	.dataa(\ALU_1|always0~8_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~195_combout ),
	.datad(\ALU_1|Add14~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~196_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~196 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N12
cycloneive_lcell_comb \ALU_1|j~197 (
// Equation(s):
// \ALU_1|j~197_combout  = (\ALU_1|always0~9_combout  & ((\ALU_1|j~196_combout ))) # (!\ALU_1|always0~9_combout  & (\ALU_1|Add15~10_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~9_combout ),
	.datac(\ALU_1|Add15~10_combout ),
	.datad(\ALU_1|j~196_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~197_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~197 .lut_mask = 16'hFC30;
defparam \ALU_1|j~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneive_lcell_comb \ALU_1|j~174 (
// Equation(s):
// \ALU_1|j~174_combout  = (\ALU_1|always0~9_combout  & (\ALU_1|j~173_combout )) # (!\ALU_1|always0~9_combout  & ((\ALU_1|Add15~8_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~9_combout ),
	.datac(\ALU_1|j~173_combout ),
	.datad(\ALU_1|Add15~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~174_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~174 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
cycloneive_lcell_comb \ALU_1|j~147 (
// Equation(s):
// \ALU_1|j~147_combout  = (\ALU_1|always0~6_combout  & (\ALU_1|j~146_combout )) # (!\ALU_1|always0~6_combout  & ((\ALU_1|Add12~6_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~6_combout ),
	.datac(\ALU_1|j~146_combout ),
	.datad(\ALU_1|Add12~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~147_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~147 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N10
cycloneive_lcell_comb \ALU_1|j~148 (
// Equation(s):
// \ALU_1|j~148_combout  = (\ALU_1|always0~7_combout  & ((\ALU_1|j~147_combout ))) # (!\ALU_1|always0~7_combout  & (\ALU_1|Add13~6_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~7_combout ),
	.datac(\ALU_1|Add13~6_combout ),
	.datad(\ALU_1|j~147_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~148_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~148 .lut_mask = 16'hFC30;
defparam \ALU_1|j~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N16
cycloneive_lcell_comb \ALU_1|j~149 (
// Equation(s):
// \ALU_1|j~149_combout  = (\ALU_1|always0~8_combout  & ((\ALU_1|j~148_combout ))) # (!\ALU_1|always0~8_combout  & (\ALU_1|Add14~6_combout ))

	.dataa(\ALU_1|always0~8_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add14~6_combout ),
	.datad(\ALU_1|j~148_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~149_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~149 .lut_mask = 16'hFA50;
defparam \ALU_1|j~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N18
cycloneive_lcell_comb \ALU_1|j~150 (
// Equation(s):
// \ALU_1|j~150_combout  = (\ALU_1|always0~9_combout  & ((\ALU_1|j~149_combout ))) # (!\ALU_1|always0~9_combout  & (\ALU_1|Add15~6_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~9_combout ),
	.datac(\ALU_1|Add15~6_combout ),
	.datad(\ALU_1|j~149_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~150_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~150 .lut_mask = 16'hFC30;
defparam \ALU_1|j~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N4
cycloneive_lcell_comb \ALU_1|Add16~0 (
// Equation(s):
// \ALU_1|Add16~0_combout  = \ALU_1|j~69_combout  $ (VCC)
// \ALU_1|Add16~1  = CARRY(\ALU_1|j~69_combout )

	.dataa(\ALU_1|j~69_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add16~0_combout ),
	.cout(\ALU_1|Add16~1 ));
// synopsys translate_off
defparam \ALU_1|Add16~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N6
cycloneive_lcell_comb \ALU_1|Add16~2 (
// Equation(s):
// \ALU_1|Add16~2_combout  = (\ALU_1|j~97_combout  & (!\ALU_1|Add16~1 )) # (!\ALU_1|j~97_combout  & ((\ALU_1|Add16~1 ) # (GND)))
// \ALU_1|Add16~3  = CARRY((!\ALU_1|Add16~1 ) # (!\ALU_1|j~97_combout ))

	.dataa(\ALU_1|j~97_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~1 ),
	.combout(\ALU_1|Add16~2_combout ),
	.cout(\ALU_1|Add16~3 ));
// synopsys translate_off
defparam \ALU_1|Add16~2 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N8
cycloneive_lcell_comb \ALU_1|Add16~4 (
// Equation(s):
// \ALU_1|Add16~4_combout  = (\ALU_1|j~124_combout  & (\ALU_1|Add16~3  $ (GND))) # (!\ALU_1|j~124_combout  & (!\ALU_1|Add16~3  & VCC))
// \ALU_1|Add16~5  = CARRY((\ALU_1|j~124_combout  & !\ALU_1|Add16~3 ))

	.dataa(\ALU_1|j~124_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~3 ),
	.combout(\ALU_1|Add16~4_combout ),
	.cout(\ALU_1|Add16~5 ));
// synopsys translate_off
defparam \ALU_1|Add16~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N10
cycloneive_lcell_comb \ALU_1|Add16~6 (
// Equation(s):
// \ALU_1|Add16~6_combout  = (\ALU_1|j~150_combout  & (!\ALU_1|Add16~5 )) # (!\ALU_1|j~150_combout  & ((\ALU_1|Add16~5 ) # (GND)))
// \ALU_1|Add16~7  = CARRY((!\ALU_1|Add16~5 ) # (!\ALU_1|j~150_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~5 ),
	.combout(\ALU_1|Add16~6_combout ),
	.cout(\ALU_1|Add16~7 ));
// synopsys translate_off
defparam \ALU_1|Add16~6 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N14
cycloneive_lcell_comb \ALU_1|Add16~10 (
// Equation(s):
// \ALU_1|Add16~10_combout  = (\ALU_1|j~197_combout  & (!\ALU_1|Add16~9 )) # (!\ALU_1|j~197_combout  & ((\ALU_1|Add16~9 ) # (GND)))
// \ALU_1|Add16~11  = CARRY((!\ALU_1|Add16~9 ) # (!\ALU_1|j~197_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~197_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~9 ),
	.combout(\ALU_1|Add16~10_combout ),
	.cout(\ALU_1|Add16~11 ));
// synopsys translate_off
defparam \ALU_1|Add16~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add16~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N16
cycloneive_lcell_comb \ALU_1|Add16~12 (
// Equation(s):
// \ALU_1|Add16~12_combout  = (\ALU_1|j~219_combout  & (\ALU_1|Add16~11  $ (GND))) # (!\ALU_1|j~219_combout  & (!\ALU_1|Add16~11  & VCC))
// \ALU_1|Add16~13  = CARRY((\ALU_1|j~219_combout  & !\ALU_1|Add16~11 ))

	.dataa(\ALU_1|j~219_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~11 ),
	.combout(\ALU_1|Add16~12_combout ),
	.cout(\ALU_1|Add16~13 ));
// synopsys translate_off
defparam \ALU_1|Add16~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add16~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N18
cycloneive_lcell_comb \ALU_1|Add16~14 (
// Equation(s):
// \ALU_1|Add16~14_combout  = (\ALU_1|j~240_combout  & (!\ALU_1|Add16~13 )) # (!\ALU_1|j~240_combout  & ((\ALU_1|Add16~13 ) # (GND)))
// \ALU_1|Add16~15  = CARRY((!\ALU_1|Add16~13 ) # (!\ALU_1|j~240_combout ))

	.dataa(\ALU_1|j~240_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~13 ),
	.combout(\ALU_1|Add16~14_combout ),
	.cout(\ALU_1|Add16~15 ));
// synopsys translate_off
defparam \ALU_1|Add16~14 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add16~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N20
cycloneive_lcell_comb \ALU_1|Add16~16 (
// Equation(s):
// \ALU_1|Add16~16_combout  = (\ALU_1|j~260_combout  & (\ALU_1|Add16~15  $ (GND))) # (!\ALU_1|j~260_combout  & (!\ALU_1|Add16~15  & VCC))
// \ALU_1|Add16~17  = CARRY((\ALU_1|j~260_combout  & !\ALU_1|Add16~15 ))

	.dataa(\ALU_1|j~260_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~15 ),
	.combout(\ALU_1|Add16~16_combout ),
	.cout(\ALU_1|Add16~17 ));
// synopsys translate_off
defparam \ALU_1|Add16~16 .lut_mask = 16'hA50A;
defparam \ALU_1|Add16~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N22
cycloneive_lcell_comb \ALU_1|Add16~18 (
// Equation(s):
// \ALU_1|Add16~18_combout  = (\ALU_1|j~279_combout  & (!\ALU_1|Add16~17 )) # (!\ALU_1|j~279_combout  & ((\ALU_1|Add16~17 ) # (GND)))
// \ALU_1|Add16~19  = CARRY((!\ALU_1|Add16~17 ) # (!\ALU_1|j~279_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~279_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~17 ),
	.combout(\ALU_1|Add16~18_combout ),
	.cout(\ALU_1|Add16~19 ));
// synopsys translate_off
defparam \ALU_1|Add16~18 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add16~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N2
cycloneive_lcell_comb \ALU_1|j~280 (
// Equation(s):
// \ALU_1|j~280_combout  = (\ALU_1|always0~10_combout  & ((\ALU_1|j~279_combout ))) # (!\ALU_1|always0~10_combout  & (\ALU_1|Add16~18_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~10_combout ),
	.datac(\ALU_1|Add16~18_combout ),
	.datad(\ALU_1|j~279_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~280_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~280 .lut_mask = 16'hFC30;
defparam \ALU_1|j~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N30
cycloneive_lcell_comb \ALU_1|j~198 (
// Equation(s):
// \ALU_1|j~198_combout  = (\ALU_1|always0~10_combout  & ((\ALU_1|j~197_combout ))) # (!\ALU_1|always0~10_combout  & (\ALU_1|Add16~10_combout ))

	.dataa(\ALU_1|always0~10_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add16~10_combout ),
	.datad(\ALU_1|j~197_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~198_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~198 .lut_mask = 16'hFA50;
defparam \ALU_1|j~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
cycloneive_lcell_comb \ALU_1|j~97 (
// Equation(s):
// \ALU_1|j~97_combout  = (\ALU_1|always0~9_combout  & (\ALU_1|j~96_combout )) # (!\ALU_1|always0~9_combout  & ((\ALU_1|Add15~2_combout )))

	.dataa(\ALU_1|always0~9_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~96_combout ),
	.datad(\ALU_1|Add15~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~97_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~97 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
cycloneive_lcell_comb \ALU_1|j~98 (
// Equation(s):
// \ALU_1|j~98_combout  = (\ALU_1|always0~10_combout  & (\ALU_1|j~97_combout )) # (!\ALU_1|always0~10_combout  & ((\ALU_1|Add16~2_combout )))

	.dataa(\ALU_1|always0~10_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~97_combout ),
	.datad(\ALU_1|Add16~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~98_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~98 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N0
cycloneive_lcell_comb \ALU_1|Add17~0 (
// Equation(s):
// \ALU_1|Add17~0_combout  = \ALU_1|j~70_combout  $ (VCC)
// \ALU_1|Add17~1  = CARRY(\ALU_1|j~70_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add17~0_combout ),
	.cout(\ALU_1|Add17~1 ));
// synopsys translate_off
defparam \ALU_1|Add17~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N2
cycloneive_lcell_comb \ALU_1|Add17~2 (
// Equation(s):
// \ALU_1|Add17~2_combout  = (\ALU_1|j~98_combout  & (!\ALU_1|Add17~1 )) # (!\ALU_1|j~98_combout  & ((\ALU_1|Add17~1 ) # (GND)))
// \ALU_1|Add17~3  = CARRY((!\ALU_1|Add17~1 ) # (!\ALU_1|j~98_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~1 ),
	.combout(\ALU_1|Add17~2_combout ),
	.cout(\ALU_1|Add17~3 ));
// synopsys translate_off
defparam \ALU_1|Add17~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N4
cycloneive_lcell_comb \ALU_1|Add17~4 (
// Equation(s):
// \ALU_1|Add17~4_combout  = (\ALU_1|j~125_combout  & (\ALU_1|Add17~3  $ (GND))) # (!\ALU_1|j~125_combout  & (!\ALU_1|Add17~3  & VCC))
// \ALU_1|Add17~5  = CARRY((\ALU_1|j~125_combout  & !\ALU_1|Add17~3 ))

	.dataa(\ALU_1|j~125_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~3 ),
	.combout(\ALU_1|Add17~4_combout ),
	.cout(\ALU_1|Add17~5 ));
// synopsys translate_off
defparam \ALU_1|Add17~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N6
cycloneive_lcell_comb \ALU_1|Add17~6 (
// Equation(s):
// \ALU_1|Add17~6_combout  = (\ALU_1|j~151_combout  & (!\ALU_1|Add17~5 )) # (!\ALU_1|j~151_combout  & ((\ALU_1|Add17~5 ) # (GND)))
// \ALU_1|Add17~7  = CARRY((!\ALU_1|Add17~5 ) # (!\ALU_1|j~151_combout ))

	.dataa(\ALU_1|j~151_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~5 ),
	.combout(\ALU_1|Add17~6_combout ),
	.cout(\ALU_1|Add17~7 ));
// synopsys translate_off
defparam \ALU_1|Add17~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N10
cycloneive_lcell_comb \ALU_1|Add17~10 (
// Equation(s):
// \ALU_1|Add17~10_combout  = (\ALU_1|j~198_combout  & (!\ALU_1|Add17~9 )) # (!\ALU_1|j~198_combout  & ((\ALU_1|Add17~9 ) # (GND)))
// \ALU_1|Add17~11  = CARRY((!\ALU_1|Add17~9 ) # (!\ALU_1|j~198_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~9 ),
	.combout(\ALU_1|Add17~10_combout ),
	.cout(\ALU_1|Add17~11 ));
// synopsys translate_off
defparam \ALU_1|Add17~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add17~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
cycloneive_lcell_comb \ALU_1|Add17~12 (
// Equation(s):
// \ALU_1|Add17~12_combout  = (\ALU_1|j~220_combout  & (\ALU_1|Add17~11  $ (GND))) # (!\ALU_1|j~220_combout  & (!\ALU_1|Add17~11  & VCC))
// \ALU_1|Add17~13  = CARRY((\ALU_1|j~220_combout  & !\ALU_1|Add17~11 ))

	.dataa(\ALU_1|j~220_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~11 ),
	.combout(\ALU_1|Add17~12_combout ),
	.cout(\ALU_1|Add17~13 ));
// synopsys translate_off
defparam \ALU_1|Add17~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add17~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N14
cycloneive_lcell_comb \ALU_1|Add17~14 (
// Equation(s):
// \ALU_1|Add17~14_combout  = (\ALU_1|j~241_combout  & (!\ALU_1|Add17~13 )) # (!\ALU_1|j~241_combout  & ((\ALU_1|Add17~13 ) # (GND)))
// \ALU_1|Add17~15  = CARRY((!\ALU_1|Add17~13 ) # (!\ALU_1|j~241_combout ))

	.dataa(\ALU_1|j~241_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~13 ),
	.combout(\ALU_1|Add17~14_combout ),
	.cout(\ALU_1|Add17~15 ));
// synopsys translate_off
defparam \ALU_1|Add17~14 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add17~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
cycloneive_lcell_comb \ALU_1|Add17~16 (
// Equation(s):
// \ALU_1|Add17~16_combout  = (\ALU_1|j~261_combout  & (\ALU_1|Add17~15  $ (GND))) # (!\ALU_1|j~261_combout  & (!\ALU_1|Add17~15  & VCC))
// \ALU_1|Add17~17  = CARRY((\ALU_1|j~261_combout  & !\ALU_1|Add17~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~261_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~15 ),
	.combout(\ALU_1|Add17~16_combout ),
	.cout(\ALU_1|Add17~17 ));
// synopsys translate_off
defparam \ALU_1|Add17~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add17~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N18
cycloneive_lcell_comb \ALU_1|Add17~18 (
// Equation(s):
// \ALU_1|Add17~18_combout  = (\ALU_1|j~280_combout  & (!\ALU_1|Add17~17 )) # (!\ALU_1|j~280_combout  & ((\ALU_1|Add17~17 ) # (GND)))
// \ALU_1|Add17~19  = CARRY((!\ALU_1|Add17~17 ) # (!\ALU_1|j~280_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~280_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~17 ),
	.combout(\ALU_1|Add17~18_combout ),
	.cout(\ALU_1|Add17~19 ));
// synopsys translate_off
defparam \ALU_1|Add17~18 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add17~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N20
cycloneive_lcell_comb \ALU_1|Add17~20 (
// Equation(s):
// \ALU_1|Add17~20_combout  = (\ALU_1|j~298_combout  & (\ALU_1|Add17~19  $ (GND))) # (!\ALU_1|j~298_combout  & (!\ALU_1|Add17~19  & VCC))
// \ALU_1|Add17~21  = CARRY((\ALU_1|j~298_combout  & !\ALU_1|Add17~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~298_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~19 ),
	.combout(\ALU_1|Add17~20_combout ),
	.cout(\ALU_1|Add17~21 ));
// synopsys translate_off
defparam \ALU_1|Add17~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add17~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N22
cycloneive_lcell_comb \ALU_1|Add17~22 (
// Equation(s):
// \ALU_1|Add17~22_combout  = (\ALU_1|j~315_combout  & (!\ALU_1|Add17~21 )) # (!\ALU_1|j~315_combout  & ((\ALU_1|Add17~21 ) # (GND)))
// \ALU_1|Add17~23  = CARRY((!\ALU_1|Add17~21 ) # (!\ALU_1|j~315_combout ))

	.dataa(\ALU_1|j~315_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~21 ),
	.combout(\ALU_1|Add17~22_combout ),
	.cout(\ALU_1|Add17~23 ));
// synopsys translate_off
defparam \ALU_1|Add17~22 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add17~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
cycloneive_lcell_comb \ALU_1|Add17~24 (
// Equation(s):
// \ALU_1|Add17~24_combout  = (\ALU_1|j~331_combout  & (\ALU_1|Add17~23  $ (GND))) # (!\ALU_1|j~331_combout  & (!\ALU_1|Add17~23  & VCC))
// \ALU_1|Add17~25  = CARRY((\ALU_1|j~331_combout  & !\ALU_1|Add17~23 ))

	.dataa(\ALU_1|j~331_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~23 ),
	.combout(\ALU_1|Add17~24_combout ),
	.cout(\ALU_1|Add17~25 ));
// synopsys translate_off
defparam \ALU_1|Add17~24 .lut_mask = 16'hA50A;
defparam \ALU_1|Add17~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N26
cycloneive_lcell_comb \ALU_1|Add17~26 (
// Equation(s):
// \ALU_1|Add17~26_combout  = (\ALU_1|j~347_combout  & (!\ALU_1|Add17~25 )) # (!\ALU_1|j~347_combout  & ((\ALU_1|Add17~25 ) # (GND)))
// \ALU_1|Add17~27  = CARRY((!\ALU_1|Add17~25 ) # (!\ALU_1|j~347_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~347_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add17~25 ),
	.combout(\ALU_1|Add17~26_combout ),
	.cout(\ALU_1|Add17~27 ));
// synopsys translate_off
defparam \ALU_1|Add17~26 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add17~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N28
cycloneive_lcell_comb \ALU_1|Add17~28 (
// Equation(s):
// \ALU_1|Add17~28_combout  = !\ALU_1|Add17~27 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add17~27 ),
	.combout(\ALU_1|Add17~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add17~28 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add17~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N16
cycloneive_lcell_comb \ALU_1|j~480 (
// Equation(s):
// \ALU_1|j~480_combout  = (!\ALU_1|always0~10_combout  & (\ALU_1|Add17~28_combout  & (\Cpu_1|ALU_op[0]~19_combout  $ (!\reg_32|Mux16~9_combout ))))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\reg_32|Mux16~9_combout ),
	.datac(\ALU_1|always0~10_combout ),
	.datad(\ALU_1|Add17~28_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~480_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~480 .lut_mask = 16'h0900;
defparam \ALU_1|j~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N30
cycloneive_lcell_comb \ALU_1|j~362 (
// Equation(s):
// \ALU_1|j~362_combout  = (\ALU_1|always0~12_combout  & ((\ALU_1|j~480_combout ))) # (!\ALU_1|always0~12_combout  & (\ALU_1|Add18~28_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|Add18~28_combout ),
	.datad(\ALU_1|j~480_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~362_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~362 .lut_mask = 16'hFC30;
defparam \ALU_1|j~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneive_lcell_comb \ALU_1|Add19~28 (
// Equation(s):
// \ALU_1|Add19~28_combout  = (\ALU_1|j~362_combout  & (\ALU_1|Add19~27  $ (GND))) # (!\ALU_1|j~362_combout  & (!\ALU_1|Add19~27  & VCC))
// \ALU_1|Add19~29  = CARRY((\ALU_1|j~362_combout  & !\ALU_1|Add19~27 ))

	.dataa(\ALU_1|j~362_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~27 ),
	.combout(\ALU_1|Add19~28_combout ),
	.cout(\ALU_1|Add19~29 ));
// synopsys translate_off
defparam \ALU_1|Add19~28 .lut_mask = 16'hA50A;
defparam \ALU_1|Add19~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N20
cycloneive_lcell_comb \ALU_1|j~363 (
// Equation(s):
// \ALU_1|j~363_combout  = (\ALU_1|always0~13_combout  & (\ALU_1|j~362_combout )) # (!\ALU_1|always0~13_combout  & ((\ALU_1|Add19~28_combout )))

	.dataa(\ALU_1|always0~13_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~362_combout ),
	.datad(\ALU_1|Add19~28_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~363_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~363 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N24
cycloneive_lcell_comb \ALU_1|Add18~24 (
// Equation(s):
// \ALU_1|Add18~24_combout  = (\ALU_1|j~332_combout  & (\ALU_1|Add18~23  $ (GND))) # (!\ALU_1|j~332_combout  & (!\ALU_1|Add18~23  & VCC))
// \ALU_1|Add18~25  = CARRY((\ALU_1|j~332_combout  & !\ALU_1|Add18~23 ))

	.dataa(\ALU_1|j~332_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~23 ),
	.combout(\ALU_1|Add18~24_combout ),
	.cout(\ALU_1|Add18~25 ));
// synopsys translate_off
defparam \ALU_1|Add18~24 .lut_mask = 16'hA50A;
defparam \ALU_1|Add18~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N26
cycloneive_lcell_comb \ALU_1|Add18~26 (
// Equation(s):
// \ALU_1|Add18~26_combout  = (\ALU_1|j~479_combout  & (!\ALU_1|Add18~25 )) # (!\ALU_1|j~479_combout  & ((\ALU_1|Add18~25 ) # (GND)))
// \ALU_1|Add18~27  = CARRY((!\ALU_1|Add18~25 ) # (!\ALU_1|j~479_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~479_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~25 ),
	.combout(\ALU_1|Add18~26_combout ),
	.cout(\ALU_1|Add18~27 ));
// synopsys translate_off
defparam \ALU_1|Add18~26 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add18~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N8
cycloneive_lcell_comb \ALU_1|j~348 (
// Equation(s):
// \ALU_1|j~348_combout  = (\ALU_1|always0~12_combout  & (\ALU_1|j~479_combout )) # (!\ALU_1|always0~12_combout  & ((\ALU_1|Add18~26_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|j~479_combout ),
	.datad(\ALU_1|Add18~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~348_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~348 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneive_lcell_comb \ALU_1|Add19~26 (
// Equation(s):
// \ALU_1|Add19~26_combout  = (\ALU_1|j~348_combout  & (!\ALU_1|Add19~25 )) # (!\ALU_1|j~348_combout  & ((\ALU_1|Add19~25 ) # (GND)))
// \ALU_1|Add19~27  = CARRY((!\ALU_1|Add19~25 ) # (!\ALU_1|j~348_combout ))

	.dataa(\ALU_1|j~348_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~25 ),
	.combout(\ALU_1|Add19~26_combout ),
	.cout(\ALU_1|Add19~27 ));
// synopsys translate_off
defparam \ALU_1|Add19~26 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add19~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
cycloneive_lcell_comb \ALU_1|j~349 (
// Equation(s):
// \ALU_1|j~349_combout  = (\ALU_1|always0~13_combout  & (\ALU_1|j~348_combout )) # (!\ALU_1|always0~13_combout  & ((\ALU_1|Add19~26_combout )))

	.dataa(\ALU_1|always0~13_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~348_combout ),
	.datad(\ALU_1|Add19~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~349_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~349 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
cycloneive_lcell_comb \ALU_1|Add13~12 (
// Equation(s):
// \ALU_1|Add13~12_combout  = (\ALU_1|j~216_combout  & (\ALU_1|Add13~11  $ (GND))) # (!\ALU_1|j~216_combout  & (!\ALU_1|Add13~11  & VCC))
// \ALU_1|Add13~13  = CARRY((\ALU_1|j~216_combout  & !\ALU_1|Add13~11 ))

	.dataa(gnd),
	.datab(\ALU_1|j~216_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add13~11 ),
	.combout(\ALU_1|Add13~12_combout ),
	.cout(\ALU_1|Add13~13 ));
// synopsys translate_off
defparam \ALU_1|Add13~12 .lut_mask = 16'hC30C;
defparam \ALU_1|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
cycloneive_lcell_comb \ALU_1|j~217 (
// Equation(s):
// \ALU_1|j~217_combout  = (\ALU_1|always0~7_combout  & (\ALU_1|j~216_combout )) # (!\ALU_1|always0~7_combout  & ((\ALU_1|Add13~12_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~216_combout ),
	.datac(\ALU_1|always0~7_combout ),
	.datad(\ALU_1|Add13~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~217_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~217 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneive_lcell_comb \ALU_1|Add14~12 (
// Equation(s):
// \ALU_1|Add14~12_combout  = (\ALU_1|j~217_combout  & (\ALU_1|Add14~11  $ (GND))) # (!\ALU_1|j~217_combout  & (!\ALU_1|Add14~11  & VCC))
// \ALU_1|Add14~13  = CARRY((\ALU_1|j~217_combout  & !\ALU_1|Add14~11 ))

	.dataa(\ALU_1|j~217_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add14~11 ),
	.combout(\ALU_1|Add14~12_combout ),
	.cout(\ALU_1|Add14~13 ));
// synopsys translate_off
defparam \ALU_1|Add14~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
cycloneive_lcell_comb \ALU_1|j~218 (
// Equation(s):
// \ALU_1|j~218_combout  = (\ALU_1|always0~8_combout  & (\ALU_1|j~217_combout )) # (!\ALU_1|always0~8_combout  & ((\ALU_1|Add14~12_combout )))

	.dataa(\ALU_1|always0~8_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~217_combout ),
	.datad(\ALU_1|Add14~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~218_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~218 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
cycloneive_lcell_comb \ALU_1|Add15~12 (
// Equation(s):
// \ALU_1|Add15~12_combout  = (\ALU_1|j~218_combout  & (\ALU_1|Add15~11  $ (GND))) # (!\ALU_1|j~218_combout  & (!\ALU_1|Add15~11  & VCC))
// \ALU_1|Add15~13  = CARRY((\ALU_1|j~218_combout  & !\ALU_1|Add15~11 ))

	.dataa(gnd),
	.datab(\ALU_1|j~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add15~11 ),
	.combout(\ALU_1|Add15~12_combout ),
	.cout(\ALU_1|Add15~13 ));
// synopsys translate_off
defparam \ALU_1|Add15~12 .lut_mask = 16'hC30C;
defparam \ALU_1|Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
cycloneive_lcell_comb \ALU_1|Add15~14 (
// Equation(s):
// \ALU_1|Add15~14_combout  = (\ALU_1|j~239_combout  & (!\ALU_1|Add15~13 )) # (!\ALU_1|j~239_combout  & ((\ALU_1|Add15~13 ) # (GND)))
// \ALU_1|Add15~15  = CARRY((!\ALU_1|Add15~13 ) # (!\ALU_1|j~239_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~239_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add15~13 ),
	.combout(\ALU_1|Add15~14_combout ),
	.cout(\ALU_1|Add15~15 ));
// synopsys translate_off
defparam \ALU_1|Add15~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N28
cycloneive_lcell_comb \ALU_1|j~240 (
// Equation(s):
// \ALU_1|j~240_combout  = (\ALU_1|always0~9_combout  & (\ALU_1|j~239_combout )) # (!\ALU_1|always0~9_combout  & ((\ALU_1|Add15~14_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~9_combout ),
	.datac(\ALU_1|j~239_combout ),
	.datad(\ALU_1|Add15~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~240_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~240 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N20
cycloneive_lcell_comb \ALU_1|j~241 (
// Equation(s):
// \ALU_1|j~241_combout  = (\ALU_1|always0~10_combout  & (\ALU_1|j~240_combout )) # (!\ALU_1|always0~10_combout  & ((\ALU_1|Add16~14_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~10_combout ),
	.datac(\ALU_1|j~240_combout ),
	.datad(\ALU_1|Add16~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~241_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~241 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N10
cycloneive_lcell_comb \ALU_1|j~242 (
// Equation(s):
// \ALU_1|j~242_combout  = (\ALU_1|always0~11_combout  & (\ALU_1|j~241_combout )) # (!\ALU_1|always0~11_combout  & ((\ALU_1|Add17~14_combout )))

	.dataa(\ALU_1|always0~11_combout ),
	.datab(\ALU_1|j~241_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add17~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~242_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~242 .lut_mask = 16'hDD88;
defparam \ALU_1|j~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
cycloneive_lcell_comb \ALU_1|j~219 (
// Equation(s):
// \ALU_1|j~219_combout  = (\ALU_1|always0~9_combout  & ((\ALU_1|j~218_combout ))) # (!\ALU_1|always0~9_combout  & (\ALU_1|Add15~12_combout ))

	.dataa(\ALU_1|always0~9_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add15~12_combout ),
	.datad(\ALU_1|j~218_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~219_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~219 .lut_mask = 16'hFA50;
defparam \ALU_1|j~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
cycloneive_lcell_comb \ALU_1|j~220 (
// Equation(s):
// \ALU_1|j~220_combout  = (\ALU_1|always0~10_combout  & ((\ALU_1|j~219_combout ))) # (!\ALU_1|always0~10_combout  & (\ALU_1|Add16~12_combout ))

	.dataa(\ALU_1|always0~10_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add16~12_combout ),
	.datad(\ALU_1|j~219_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~220_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~220 .lut_mask = 16'hFA50;
defparam \ALU_1|j~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneive_lcell_comb \ALU_1|j~221 (
// Equation(s):
// \ALU_1|j~221_combout  = (\ALU_1|always0~11_combout  & ((\ALU_1|j~220_combout ))) # (!\ALU_1|always0~11_combout  & (\ALU_1|Add17~12_combout ))

	.dataa(\ALU_1|always0~11_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add17~12_combout ),
	.datad(\ALU_1|j~220_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~221_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~221 .lut_mask = 16'hFA50;
defparam \ALU_1|j~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N0
cycloneive_lcell_comb \ALU_1|j~199 (
// Equation(s):
// \ALU_1|j~199_combout  = (\ALU_1|always0~11_combout  & (\ALU_1|j~198_combout )) # (!\ALU_1|always0~11_combout  & ((\ALU_1|Add17~10_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~11_combout ),
	.datac(\ALU_1|j~198_combout ),
	.datad(\ALU_1|Add17~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~199_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~199 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cycloneive_lcell_comb \ALU_1|j~99 (
// Equation(s):
// \ALU_1|j~99_combout  = (\ALU_1|always0~11_combout  & (\ALU_1|j~98_combout )) # (!\ALU_1|always0~11_combout  & ((\ALU_1|Add17~2_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~98_combout ),
	.datac(\ALU_1|always0~11_combout ),
	.datad(\ALU_1|Add17~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~99_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~99 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N0
cycloneive_lcell_comb \ALU_1|Add18~0 (
// Equation(s):
// \ALU_1|Add18~0_combout  = \ALU_1|j~71_combout  $ (VCC)
// \ALU_1|Add18~1  = CARRY(\ALU_1|j~71_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add18~0_combout ),
	.cout(\ALU_1|Add18~1 ));
// synopsys translate_off
defparam \ALU_1|Add18~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N4
cycloneive_lcell_comb \ALU_1|Add18~4 (
// Equation(s):
// \ALU_1|Add18~4_combout  = (\ALU_1|j~126_combout  & (\ALU_1|Add18~3  $ (GND))) # (!\ALU_1|j~126_combout  & (!\ALU_1|Add18~3  & VCC))
// \ALU_1|Add18~5  = CARRY((\ALU_1|j~126_combout  & !\ALU_1|Add18~3 ))

	.dataa(\ALU_1|j~126_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~3 ),
	.combout(\ALU_1|Add18~4_combout ),
	.cout(\ALU_1|Add18~5 ));
// synopsys translate_off
defparam \ALU_1|Add18~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N6
cycloneive_lcell_comb \ALU_1|Add18~6 (
// Equation(s):
// \ALU_1|Add18~6_combout  = (\ALU_1|j~152_combout  & (!\ALU_1|Add18~5 )) # (!\ALU_1|j~152_combout  & ((\ALU_1|Add18~5 ) # (GND)))
// \ALU_1|Add18~7  = CARRY((!\ALU_1|Add18~5 ) # (!\ALU_1|j~152_combout ))

	.dataa(\ALU_1|j~152_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~5 ),
	.combout(\ALU_1|Add18~6_combout ),
	.cout(\ALU_1|Add18~7 ));
// synopsys translate_off
defparam \ALU_1|Add18~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N8
cycloneive_lcell_comb \ALU_1|Add18~8 (
// Equation(s):
// \ALU_1|Add18~8_combout  = (\ALU_1|j~176_combout  & (\ALU_1|Add18~7  $ (GND))) # (!\ALU_1|j~176_combout  & (!\ALU_1|Add18~7  & VCC))
// \ALU_1|Add18~9  = CARRY((\ALU_1|j~176_combout  & !\ALU_1|Add18~7 ))

	.dataa(\ALU_1|j~176_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~7 ),
	.combout(\ALU_1|Add18~8_combout ),
	.cout(\ALU_1|Add18~9 ));
// synopsys translate_off
defparam \ALU_1|Add18~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N10
cycloneive_lcell_comb \ALU_1|Add18~10 (
// Equation(s):
// \ALU_1|Add18~10_combout  = (\ALU_1|j~199_combout  & (!\ALU_1|Add18~9 )) # (!\ALU_1|j~199_combout  & ((\ALU_1|Add18~9 ) # (GND)))
// \ALU_1|Add18~11  = CARRY((!\ALU_1|Add18~9 ) # (!\ALU_1|j~199_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~199_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~9 ),
	.combout(\ALU_1|Add18~10_combout ),
	.cout(\ALU_1|Add18~11 ));
// synopsys translate_off
defparam \ALU_1|Add18~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add18~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N14
cycloneive_lcell_comb \ALU_1|Add18~14 (
// Equation(s):
// \ALU_1|Add18~14_combout  = (\ALU_1|j~242_combout  & (!\ALU_1|Add18~13 )) # (!\ALU_1|j~242_combout  & ((\ALU_1|Add18~13 ) # (GND)))
// \ALU_1|Add18~15  = CARRY((!\ALU_1|Add18~13 ) # (!\ALU_1|j~242_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~242_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~13 ),
	.combout(\ALU_1|Add18~14_combout ),
	.cout(\ALU_1|Add18~15 ));
// synopsys translate_off
defparam \ALU_1|Add18~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add18~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N16
cycloneive_lcell_comb \ALU_1|Add18~16 (
// Equation(s):
// \ALU_1|Add18~16_combout  = (\ALU_1|j~262_combout  & (\ALU_1|Add18~15  $ (GND))) # (!\ALU_1|j~262_combout  & (!\ALU_1|Add18~15  & VCC))
// \ALU_1|Add18~17  = CARRY((\ALU_1|j~262_combout  & !\ALU_1|Add18~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~262_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~15 ),
	.combout(\ALU_1|Add18~16_combout ),
	.cout(\ALU_1|Add18~17 ));
// synopsys translate_off
defparam \ALU_1|Add18~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add18~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N0
cycloneive_lcell_comb \ALU_1|j~263 (
// Equation(s):
// \ALU_1|j~263_combout  = (\ALU_1|always0~12_combout  & (\ALU_1|j~262_combout )) # (!\ALU_1|always0~12_combout  & ((\ALU_1|Add18~16_combout )))

	.dataa(\ALU_1|always0~12_combout ),
	.datab(\ALU_1|j~262_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add18~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~263_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~263 .lut_mask = 16'hDD88;
defparam \ALU_1|j~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
cycloneive_lcell_comb \ALU_1|j~243 (
// Equation(s):
// \ALU_1|j~243_combout  = (\ALU_1|always0~12_combout  & (\ALU_1|j~242_combout )) # (!\ALU_1|always0~12_combout  & ((\ALU_1|Add18~14_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|j~242_combout ),
	.datad(\ALU_1|Add18~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~243_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~243 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
cycloneive_lcell_comb \ALU_1|Add19~12 (
// Equation(s):
// \ALU_1|Add19~12_combout  = (\ALU_1|j~222_combout  & (\ALU_1|Add19~11  $ (GND))) # (!\ALU_1|j~222_combout  & (!\ALU_1|Add19~11  & VCC))
// \ALU_1|Add19~13  = CARRY((\ALU_1|j~222_combout  & !\ALU_1|Add19~11 ))

	.dataa(\ALU_1|j~222_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~11 ),
	.combout(\ALU_1|Add19~12_combout ),
	.cout(\ALU_1|Add19~13 ));
// synopsys translate_off
defparam \ALU_1|Add19~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add19~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneive_lcell_comb \ALU_1|Add19~16 (
// Equation(s):
// \ALU_1|Add19~16_combout  = (\ALU_1|j~263_combout  & (\ALU_1|Add19~15  $ (GND))) # (!\ALU_1|j~263_combout  & (!\ALU_1|Add19~15  & VCC))
// \ALU_1|Add19~17  = CARRY((\ALU_1|j~263_combout  & !\ALU_1|Add19~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~263_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~15 ),
	.combout(\ALU_1|Add19~16_combout ),
	.cout(\ALU_1|Add19~17 ));
// synopsys translate_off
defparam \ALU_1|Add19~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add19~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
cycloneive_lcell_comb \ALU_1|Add19~18 (
// Equation(s):
// \ALU_1|Add19~18_combout  = (\ALU_1|j~282_combout  & (!\ALU_1|Add19~17 )) # (!\ALU_1|j~282_combout  & ((\ALU_1|Add19~17 ) # (GND)))
// \ALU_1|Add19~19  = CARRY((!\ALU_1|Add19~17 ) # (!\ALU_1|j~282_combout ))

	.dataa(\ALU_1|j~282_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~17 ),
	.combout(\ALU_1|Add19~18_combout ),
	.cout(\ALU_1|Add19~19 ));
// synopsys translate_off
defparam \ALU_1|Add19~18 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add19~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N4
cycloneive_lcell_comb \ALU_1|Add19~20 (
// Equation(s):
// \ALU_1|Add19~20_combout  = (\ALU_1|j~300_combout  & (\ALU_1|Add19~19  $ (GND))) # (!\ALU_1|j~300_combout  & (!\ALU_1|Add19~19  & VCC))
// \ALU_1|Add19~21  = CARRY((\ALU_1|j~300_combout  & !\ALU_1|Add19~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~300_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~19 ),
	.combout(\ALU_1|Add19~20_combout ),
	.cout(\ALU_1|Add19~21 ));
// synopsys translate_off
defparam \ALU_1|Add19~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add19~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneive_lcell_comb \ALU_1|j~301 (
// Equation(s):
// \ALU_1|j~301_combout  = (\ALU_1|always0~13_combout  & ((\ALU_1|j~300_combout ))) # (!\ALU_1|always0~13_combout  & (\ALU_1|Add19~20_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~13_combout ),
	.datac(\ALU_1|Add19~20_combout ),
	.datad(\ALU_1|j~300_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~301_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~301 .lut_mask = 16'hFC30;
defparam \ALU_1|j~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N30
cycloneive_lcell_comb \ALU_1|Add20~16 (
// Equation(s):
// \ALU_1|Add20~16_combout  = (\ALU_1|j~264_combout  & (\ALU_1|Add20~15  $ (GND))) # (!\ALU_1|j~264_combout  & (!\ALU_1|Add20~15  & VCC))
// \ALU_1|Add20~17  = CARRY((\ALU_1|j~264_combout  & !\ALU_1|Add20~15 ))

	.dataa(\ALU_1|j~264_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~15 ),
	.combout(\ALU_1|Add20~16_combout ),
	.cout(\ALU_1|Add20~17 ));
// synopsys translate_off
defparam \ALU_1|Add20~16 .lut_mask = 16'hA50A;
defparam \ALU_1|Add20~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneive_lcell_comb \ALU_1|Add20~18 (
// Equation(s):
// \ALU_1|Add20~18_combout  = (\ALU_1|j~283_combout  & (!\ALU_1|Add20~17 )) # (!\ALU_1|j~283_combout  & ((\ALU_1|Add20~17 ) # (GND)))
// \ALU_1|Add20~19  = CARRY((!\ALU_1|Add20~17 ) # (!\ALU_1|j~283_combout ))

	.dataa(\ALU_1|j~283_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~17 ),
	.combout(\ALU_1|Add20~18_combout ),
	.cout(\ALU_1|Add20~19 ));
// synopsys translate_off
defparam \ALU_1|Add20~18 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add20~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneive_lcell_comb \ALU_1|Add20~20 (
// Equation(s):
// \ALU_1|Add20~20_combout  = (\ALU_1|j~301_combout  & (\ALU_1|Add20~19  $ (GND))) # (!\ALU_1|j~301_combout  & (!\ALU_1|Add20~19  & VCC))
// \ALU_1|Add20~21  = CARRY((\ALU_1|j~301_combout  & !\ALU_1|Add20~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~301_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~19 ),
	.combout(\ALU_1|Add20~20_combout ),
	.cout(\ALU_1|Add20~21 ));
// synopsys translate_off
defparam \ALU_1|Add20~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add20~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
cycloneive_lcell_comb \ALU_1|Add20~22 (
// Equation(s):
// \ALU_1|Add20~22_combout  = (\ALU_1|j~318_combout  & (!\ALU_1|Add20~21 )) # (!\ALU_1|j~318_combout  & ((\ALU_1|Add20~21 ) # (GND)))
// \ALU_1|Add20~23  = CARRY((!\ALU_1|Add20~21 ) # (!\ALU_1|j~318_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~318_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~21 ),
	.combout(\ALU_1|Add20~22_combout ),
	.cout(\ALU_1|Add20~23 ));
// synopsys translate_off
defparam \ALU_1|Add20~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add20~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneive_lcell_comb \ALU_1|Add20~24 (
// Equation(s):
// \ALU_1|Add20~24_combout  = (\ALU_1|j~334_combout  & (\ALU_1|Add20~23  $ (GND))) # (!\ALU_1|j~334_combout  & (!\ALU_1|Add20~23  & VCC))
// \ALU_1|Add20~25  = CARRY((\ALU_1|j~334_combout  & !\ALU_1|Add20~23 ))

	.dataa(gnd),
	.datab(\ALU_1|j~334_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~23 ),
	.combout(\ALU_1|Add20~24_combout ),
	.cout(\ALU_1|Add20~25 ));
// synopsys translate_off
defparam \ALU_1|Add20~24 .lut_mask = 16'hC30C;
defparam \ALU_1|Add20~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
cycloneive_lcell_comb \ALU_1|Add20~26 (
// Equation(s):
// \ALU_1|Add20~26_combout  = (\ALU_1|j~349_combout  & (!\ALU_1|Add20~25 )) # (!\ALU_1|j~349_combout  & ((\ALU_1|Add20~25 ) # (GND)))
// \ALU_1|Add20~27  = CARRY((!\ALU_1|Add20~25 ) # (!\ALU_1|j~349_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~349_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~25 ),
	.combout(\ALU_1|Add20~26_combout ),
	.cout(\ALU_1|Add20~27 ));
// synopsys translate_off
defparam \ALU_1|Add20~26 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add20~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneive_lcell_comb \ALU_1|Add20~28 (
// Equation(s):
// \ALU_1|Add20~28_combout  = (\ALU_1|j~363_combout  & (\ALU_1|Add20~27  $ (GND))) # (!\ALU_1|j~363_combout  & (!\ALU_1|Add20~27  & VCC))
// \ALU_1|Add20~29  = CARRY((\ALU_1|j~363_combout  & !\ALU_1|Add20~27 ))

	.dataa(\ALU_1|j~363_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~27 ),
	.combout(\ALU_1|Add20~28_combout ),
	.cout(\ALU_1|Add20~29 ));
// synopsys translate_off
defparam \ALU_1|Add20~28 .lut_mask = 16'hA50A;
defparam \ALU_1|Add20~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneive_lcell_comb \ALU_1|j~364 (
// Equation(s):
// \ALU_1|j~364_combout  = (\ALU_1|always0~14_combout  & (\ALU_1|j~363_combout )) # (!\ALU_1|always0~14_combout  & ((\ALU_1|Add20~28_combout )))

	.dataa(\ALU_1|always0~14_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~363_combout ),
	.datad(\ALU_1|Add20~28_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~364_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~364 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
cycloneive_lcell_comb \ALU_1|j~350 (
// Equation(s):
// \ALU_1|j~350_combout  = (\ALU_1|always0~14_combout  & ((\ALU_1|j~349_combout ))) # (!\ALU_1|always0~14_combout  & (\ALU_1|Add20~26_combout ))

	.dataa(\ALU_1|always0~14_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add20~26_combout ),
	.datad(\ALU_1|j~349_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~350_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~350 .lut_mask = 16'hFA50;
defparam \ALU_1|j~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneive_lcell_comb \ALU_1|j~302 (
// Equation(s):
// \ALU_1|j~302_combout  = (\ALU_1|always0~14_combout  & (\ALU_1|j~301_combout )) # (!\ALU_1|always0~14_combout  & ((\ALU_1|Add20~20_combout )))

	.dataa(\ALU_1|always0~14_combout ),
	.datab(\ALU_1|j~301_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add20~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~302_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~302 .lut_mask = 16'hDD88;
defparam \ALU_1|j~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N30
cycloneive_lcell_comb \ALU_1|j~281 (
// Equation(s):
// \ALU_1|j~281_combout  = (\ALU_1|always0~11_combout  & (\ALU_1|j~280_combout )) # (!\ALU_1|always0~11_combout  & ((\ALU_1|Add17~18_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~11_combout ),
	.datac(\ALU_1|j~280_combout ),
	.datad(\ALU_1|Add17~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~281_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~281 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N18
cycloneive_lcell_comb \ALU_1|Add18~18 (
// Equation(s):
// \ALU_1|Add18~18_combout  = (\ALU_1|j~281_combout  & (!\ALU_1|Add18~17 )) # (!\ALU_1|j~281_combout  & ((\ALU_1|Add18~17 ) # (GND)))
// \ALU_1|Add18~19  = CARRY((!\ALU_1|Add18~17 ) # (!\ALU_1|j~281_combout ))

	.dataa(\ALU_1|j~281_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~17 ),
	.combout(\ALU_1|Add18~18_combout ),
	.cout(\ALU_1|Add18~19 ));
// synopsys translate_off
defparam \ALU_1|Add18~18 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add18~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N26
cycloneive_lcell_comb \ALU_1|j~282 (
// Equation(s):
// \ALU_1|j~282_combout  = (\ALU_1|always0~12_combout  & (\ALU_1|j~281_combout )) # (!\ALU_1|always0~12_combout  & ((\ALU_1|Add18~18_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|j~281_combout ),
	.datad(\ALU_1|Add18~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~282_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~282 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneive_lcell_comb \ALU_1|j~283 (
// Equation(s):
// \ALU_1|j~283_combout  = (\ALU_1|always0~13_combout  & (\ALU_1|j~282_combout )) # (!\ALU_1|always0~13_combout  & ((\ALU_1|Add19~18_combout )))

	.dataa(\ALU_1|always0~13_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~282_combout ),
	.datad(\ALU_1|Add19~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~283_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~283 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
cycloneive_lcell_comb \ALU_1|j~284 (
// Equation(s):
// \ALU_1|j~284_combout  = (\ALU_1|always0~14_combout  & ((\ALU_1|j~283_combout ))) # (!\ALU_1|always0~14_combout  & (\ALU_1|Add20~18_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~14_combout ),
	.datac(\ALU_1|Add20~18_combout ),
	.datad(\ALU_1|j~283_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~284_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~284 .lut_mask = 16'hFC30;
defparam \ALU_1|j~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
cycloneive_lcell_comb \ALU_1|Add20~14 (
// Equation(s):
// \ALU_1|Add20~14_combout  = (\ALU_1|j~244_combout  & (!\ALU_1|Add20~13 )) # (!\ALU_1|j~244_combout  & ((\ALU_1|Add20~13 ) # (GND)))
// \ALU_1|Add20~15  = CARRY((!\ALU_1|Add20~13 ) # (!\ALU_1|j~244_combout ))

	.dataa(\ALU_1|j~244_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~13 ),
	.combout(\ALU_1|Add20~14_combout ),
	.cout(\ALU_1|Add20~15 ));
// synopsys translate_off
defparam \ALU_1|Add20~14 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add20~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
cycloneive_lcell_comb \ALU_1|j~245 (
// Equation(s):
// \ALU_1|j~245_combout  = (\ALU_1|always0~14_combout  & (\ALU_1|j~244_combout )) # (!\ALU_1|always0~14_combout  & ((\ALU_1|Add20~14_combout )))

	.dataa(\ALU_1|j~244_combout ),
	.datab(\ALU_1|always0~14_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add20~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~245_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~245 .lut_mask = 16'hBB88;
defparam \ALU_1|j~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
cycloneive_lcell_comb \ALU_1|Add19~10 (
// Equation(s):
// \ALU_1|Add19~10_combout  = (\ALU_1|j~200_combout  & (!\ALU_1|Add19~9 )) # (!\ALU_1|j~200_combout  & ((\ALU_1|Add19~9 ) # (GND)))
// \ALU_1|Add19~11  = CARRY((!\ALU_1|Add19~9 ) # (!\ALU_1|j~200_combout ))

	.dataa(\ALU_1|j~200_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~9 ),
	.combout(\ALU_1|Add19~10_combout ),
	.cout(\ALU_1|Add19~11 ));
// synopsys translate_off
defparam \ALU_1|Add19~10 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add19~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N22
cycloneive_lcell_comb \ALU_1|j~200 (
// Equation(s):
// \ALU_1|j~200_combout  = (\ALU_1|always0~12_combout  & (\ALU_1|j~199_combout )) # (!\ALU_1|always0~12_combout  & ((\ALU_1|Add18~10_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~199_combout ),
	.datac(\ALU_1|always0~12_combout ),
	.datad(\ALU_1|Add18~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~200_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~200 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
cycloneive_lcell_comb \ALU_1|j~201 (
// Equation(s):
// \ALU_1|j~201_combout  = (\ALU_1|always0~13_combout  & ((\ALU_1|j~200_combout ))) # (!\ALU_1|always0~13_combout  & (\ALU_1|Add19~10_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~13_combout ),
	.datac(\ALU_1|Add19~10_combout ),
	.datad(\ALU_1|j~200_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~201_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~201 .lut_mask = 16'hFC30;
defparam \ALU_1|j~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
cycloneive_lcell_comb \ALU_1|Add19~8 (
// Equation(s):
// \ALU_1|Add19~8_combout  = (\ALU_1|j~177_combout  & (\ALU_1|Add19~7  $ (GND))) # (!\ALU_1|j~177_combout  & (!\ALU_1|Add19~7  & VCC))
// \ALU_1|Add19~9  = CARRY((\ALU_1|j~177_combout  & !\ALU_1|Add19~7 ))

	.dataa(\ALU_1|j~177_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~7 ),
	.combout(\ALU_1|Add19~8_combout ),
	.cout(\ALU_1|Add19~9 ));
// synopsys translate_off
defparam \ALU_1|Add19~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add19~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneive_lcell_comb \ALU_1|j~177 (
// Equation(s):
// \ALU_1|j~177_combout  = (\ALU_1|always0~12_combout  & (\ALU_1|j~176_combout )) # (!\ALU_1|always0~12_combout  & ((\ALU_1|Add18~8_combout )))

	.dataa(\ALU_1|j~176_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~12_combout ),
	.datad(\ALU_1|Add18~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~177_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~177 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
cycloneive_lcell_comb \ALU_1|j~178 (
// Equation(s):
// \ALU_1|j~178_combout  = (\ALU_1|always0~13_combout  & ((\ALU_1|j~177_combout ))) # (!\ALU_1|always0~13_combout  & (\ALU_1|Add19~8_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~13_combout ),
	.datac(\ALU_1|Add19~8_combout ),
	.datad(\ALU_1|j~177_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~178_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~178 .lut_mask = 16'hFC30;
defparam \ALU_1|j~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
cycloneive_lcell_comb \ALU_1|Add19~6 (
// Equation(s):
// \ALU_1|Add19~6_combout  = (\ALU_1|j~153_combout  & (!\ALU_1|Add19~5 )) # (!\ALU_1|j~153_combout  & ((\ALU_1|Add19~5 ) # (GND)))
// \ALU_1|Add19~7  = CARRY((!\ALU_1|Add19~5 ) # (!\ALU_1|j~153_combout ))

	.dataa(\ALU_1|j~153_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~5 ),
	.combout(\ALU_1|Add19~6_combout ),
	.cout(\ALU_1|Add19~7 ));
// synopsys translate_off
defparam \ALU_1|Add19~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add19~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N4
cycloneive_lcell_comb \ALU_1|j~151 (
// Equation(s):
// \ALU_1|j~151_combout  = (\ALU_1|always0~10_combout  & (\ALU_1|j~150_combout )) # (!\ALU_1|always0~10_combout  & ((\ALU_1|Add16~6_combout )))

	.dataa(\ALU_1|always0~10_combout ),
	.datab(\ALU_1|j~150_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add16~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~151_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~151 .lut_mask = 16'hDD88;
defparam \ALU_1|j~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N6
cycloneive_lcell_comb \ALU_1|j~152 (
// Equation(s):
// \ALU_1|j~152_combout  = (\ALU_1|always0~11_combout  & (\ALU_1|j~151_combout )) # (!\ALU_1|always0~11_combout  & ((\ALU_1|Add17~6_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~11_combout ),
	.datac(\ALU_1|j~151_combout ),
	.datad(\ALU_1|Add17~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~152_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~152 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N28
cycloneive_lcell_comb \ALU_1|j~153 (
// Equation(s):
// \ALU_1|j~153_combout  = (\ALU_1|always0~12_combout  & ((\ALU_1|j~152_combout ))) # (!\ALU_1|always0~12_combout  & (\ALU_1|Add18~6_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|Add18~6_combout ),
	.datad(\ALU_1|j~152_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~153_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~153 .lut_mask = 16'hFC30;
defparam \ALU_1|j~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N2
cycloneive_lcell_comb \ALU_1|j~154 (
// Equation(s):
// \ALU_1|j~154_combout  = (\ALU_1|always0~13_combout  & ((\ALU_1|j~153_combout ))) # (!\ALU_1|always0~13_combout  & (\ALU_1|Add19~6_combout ))

	.dataa(\ALU_1|always0~13_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add19~6_combout ),
	.datad(\ALU_1|j~153_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~154_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~154 .lut_mask = 16'hFA50;
defparam \ALU_1|j~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
cycloneive_lcell_comb \ALU_1|Add19~4 (
// Equation(s):
// \ALU_1|Add19~4_combout  = (\ALU_1|j~127_combout  & (\ALU_1|Add19~3  $ (GND))) # (!\ALU_1|j~127_combout  & (!\ALU_1|Add19~3  & VCC))
// \ALU_1|Add19~5  = CARRY((\ALU_1|j~127_combout  & !\ALU_1|Add19~3 ))

	.dataa(\ALU_1|j~127_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~3 ),
	.combout(\ALU_1|Add19~4_combout ),
	.cout(\ALU_1|Add19~5 ));
// synopsys translate_off
defparam \ALU_1|Add19~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add19~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N4
cycloneive_lcell_comb \ALU_1|j~122 (
// Equation(s):
// \ALU_1|j~122_combout  = (\ALU_1|always0~7_combout  & (\ALU_1|j~121_combout )) # (!\ALU_1|always0~7_combout  & ((\ALU_1|Add13~4_combout )))

	.dataa(\ALU_1|always0~7_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~121_combout ),
	.datad(\ALU_1|Add13~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~122_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~122 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N14
cycloneive_lcell_comb \ALU_1|j~123 (
// Equation(s):
// \ALU_1|j~123_combout  = (\ALU_1|always0~8_combout  & (\ALU_1|j~122_combout )) # (!\ALU_1|always0~8_combout  & ((\ALU_1|Add14~4_combout )))

	.dataa(\ALU_1|always0~8_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~122_combout ),
	.datad(\ALU_1|Add14~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~123_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~123 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N0
cycloneive_lcell_comb \ALU_1|j~124 (
// Equation(s):
// \ALU_1|j~124_combout  = (\ALU_1|always0~9_combout  & (\ALU_1|j~123_combout )) # (!\ALU_1|always0~9_combout  & ((\ALU_1|Add15~4_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~9_combout ),
	.datac(\ALU_1|j~123_combout ),
	.datad(\ALU_1|Add15~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~124_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~124 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N30
cycloneive_lcell_comb \ALU_1|j~125 (
// Equation(s):
// \ALU_1|j~125_combout  = (\ALU_1|always0~10_combout  & ((\ALU_1|j~124_combout ))) # (!\ALU_1|always0~10_combout  & (\ALU_1|Add16~4_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~10_combout ),
	.datac(\ALU_1|Add16~4_combout ),
	.datad(\ALU_1|j~124_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~125_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~125 .lut_mask = 16'hFC30;
defparam \ALU_1|j~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N24
cycloneive_lcell_comb \ALU_1|j~126 (
// Equation(s):
// \ALU_1|j~126_combout  = (\ALU_1|always0~11_combout  & (\ALU_1|j~125_combout )) # (!\ALU_1|always0~11_combout  & ((\ALU_1|Add17~4_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~11_combout ),
	.datac(\ALU_1|j~125_combout ),
	.datad(\ALU_1|Add17~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~126_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~126 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N18
cycloneive_lcell_comb \ALU_1|j~127 (
// Equation(s):
// \ALU_1|j~127_combout  = (\ALU_1|always0~12_combout  & ((\ALU_1|j~126_combout ))) # (!\ALU_1|always0~12_combout  & (\ALU_1|Add18~4_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|Add18~4_combout ),
	.datad(\ALU_1|j~126_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~127_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~127 .lut_mask = 16'hFC30;
defparam \ALU_1|j~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N12
cycloneive_lcell_comb \ALU_1|j~128 (
// Equation(s):
// \ALU_1|j~128_combout  = (\ALU_1|always0~13_combout  & ((\ALU_1|j~127_combout ))) # (!\ALU_1|always0~13_combout  & (\ALU_1|Add19~4_combout ))

	.dataa(\ALU_1|always0~13_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add19~4_combout ),
	.datad(\ALU_1|j~127_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~128_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~128 .lut_mask = 16'hFA50;
defparam \ALU_1|j~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
cycloneive_lcell_comb \ALU_1|Add19~0 (
// Equation(s):
// \ALU_1|Add19~0_combout  = \ALU_1|j~72_combout  $ (VCC)
// \ALU_1|Add19~1  = CARRY(\ALU_1|j~72_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add19~0_combout ),
	.cout(\ALU_1|Add19~1 ));
// synopsys translate_off
defparam \ALU_1|Add19~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
cycloneive_lcell_comb \ALU_1|j~73 (
// Equation(s):
// \ALU_1|j~73_combout  = (\ALU_1|always0~13_combout  & ((\ALU_1|j~72_combout ))) # (!\ALU_1|always0~13_combout  & (\ALU_1|Add19~0_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~13_combout ),
	.datac(\ALU_1|Add19~0_combout ),
	.datad(\ALU_1|j~72_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~73 .lut_mask = 16'hFC30;
defparam \ALU_1|j~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N14
cycloneive_lcell_comb \ALU_1|Add20~0 (
// Equation(s):
// \ALU_1|Add20~0_combout  = \ALU_1|j~73_combout  $ (VCC)
// \ALU_1|Add20~1  = CARRY(\ALU_1|j~73_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add20~0_combout ),
	.cout(\ALU_1|Add20~1 ));
// synopsys translate_off
defparam \ALU_1|Add20~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
cycloneive_lcell_comb \ALU_1|Add20~2 (
// Equation(s):
// \ALU_1|Add20~2_combout  = (\ALU_1|j~101_combout  & (!\ALU_1|Add20~1 )) # (!\ALU_1|j~101_combout  & ((\ALU_1|Add20~1 ) # (GND)))
// \ALU_1|Add20~3  = CARRY((!\ALU_1|Add20~1 ) # (!\ALU_1|j~101_combout ))

	.dataa(\ALU_1|j~101_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~1 ),
	.combout(\ALU_1|Add20~2_combout ),
	.cout(\ALU_1|Add20~3 ));
// synopsys translate_off
defparam \ALU_1|Add20~2 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add20~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
cycloneive_lcell_comb \ALU_1|Add20~4 (
// Equation(s):
// \ALU_1|Add20~4_combout  = (\ALU_1|j~128_combout  & (\ALU_1|Add20~3  $ (GND))) # (!\ALU_1|j~128_combout  & (!\ALU_1|Add20~3  & VCC))
// \ALU_1|Add20~5  = CARRY((\ALU_1|j~128_combout  & !\ALU_1|Add20~3 ))

	.dataa(gnd),
	.datab(\ALU_1|j~128_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~3 ),
	.combout(\ALU_1|Add20~4_combout ),
	.cout(\ALU_1|Add20~5 ));
// synopsys translate_off
defparam \ALU_1|Add20~4 .lut_mask = 16'hC30C;
defparam \ALU_1|Add20~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
cycloneive_lcell_comb \ALU_1|Add20~8 (
// Equation(s):
// \ALU_1|Add20~8_combout  = (\ALU_1|j~178_combout  & (\ALU_1|Add20~7  $ (GND))) # (!\ALU_1|j~178_combout  & (!\ALU_1|Add20~7  & VCC))
// \ALU_1|Add20~9  = CARRY((\ALU_1|j~178_combout  & !\ALU_1|Add20~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~7 ),
	.combout(\ALU_1|Add20~8_combout ),
	.cout(\ALU_1|Add20~9 ));
// synopsys translate_off
defparam \ALU_1|Add20~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add20~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
cycloneive_lcell_comb \ALU_1|Add20~10 (
// Equation(s):
// \ALU_1|Add20~10_combout  = (\ALU_1|j~201_combout  & (!\ALU_1|Add20~9 )) # (!\ALU_1|j~201_combout  & ((\ALU_1|Add20~9 ) # (GND)))
// \ALU_1|Add20~11  = CARRY((!\ALU_1|Add20~9 ) # (!\ALU_1|j~201_combout ))

	.dataa(\ALU_1|j~201_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~9 ),
	.combout(\ALU_1|Add20~10_combout ),
	.cout(\ALU_1|Add20~11 ));
// synopsys translate_off
defparam \ALU_1|Add20~10 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add20~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \ALU_1|j~202 (
// Equation(s):
// \ALU_1|j~202_combout  = (\ALU_1|always0~14_combout  & (\ALU_1|j~201_combout )) # (!\ALU_1|always0~14_combout  & ((\ALU_1|Add20~10_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~14_combout ),
	.datac(\ALU_1|j~201_combout ),
	.datad(\ALU_1|Add20~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~202_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~202 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
cycloneive_lcell_comb \ALU_1|Add19~2 (
// Equation(s):
// \ALU_1|Add19~2_combout  = (\ALU_1|j~100_combout  & (!\ALU_1|Add19~1 )) # (!\ALU_1|j~100_combout  & ((\ALU_1|Add19~1 ) # (GND)))
// \ALU_1|Add19~3  = CARRY((!\ALU_1|Add19~1 ) # (!\ALU_1|j~100_combout ))

	.dataa(\ALU_1|j~100_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~1 ),
	.combout(\ALU_1|Add19~2_combout ),
	.cout(\ALU_1|Add19~3 ));
// synopsys translate_off
defparam \ALU_1|Add19~2 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add19~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
cycloneive_lcell_comb \ALU_1|j~101 (
// Equation(s):
// \ALU_1|j~101_combout  = (\ALU_1|always0~13_combout  & (\ALU_1|j~100_combout )) # (!\ALU_1|always0~13_combout  & ((\ALU_1|Add19~2_combout )))

	.dataa(\ALU_1|j~100_combout ),
	.datab(\ALU_1|always0~13_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add19~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~101_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~101 .lut_mask = 16'hBB88;
defparam \ALU_1|j~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
cycloneive_lcell_comb \ALU_1|j~102 (
// Equation(s):
// \ALU_1|j~102_combout  = (\ALU_1|always0~14_combout  & ((\ALU_1|j~101_combout ))) # (!\ALU_1|always0~14_combout  & (\ALU_1|Add20~2_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~14_combout ),
	.datac(\ALU_1|Add20~2_combout ),
	.datad(\ALU_1|j~101_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~102_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~102 .lut_mask = 16'hFC30;
defparam \ALU_1|j~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneive_lcell_comb \ALU_1|j~74 (
// Equation(s):
// \ALU_1|j~74_combout  = (\ALU_1|always0~14_combout  & ((\ALU_1|j~73_combout ))) # (!\ALU_1|always0~14_combout  & (\ALU_1|Add20~0_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~14_combout ),
	.datac(\ALU_1|Add20~0_combout ),
	.datad(\ALU_1|j~73_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~74 .lut_mask = 16'hFC30;
defparam \ALU_1|j~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \ALU_1|Add21~0 (
// Equation(s):
// \ALU_1|Add21~0_combout  = \ALU_1|j~74_combout  $ (VCC)
// \ALU_1|Add21~1  = CARRY(\ALU_1|j~74_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add21~0_combout ),
	.cout(\ALU_1|Add21~1 ));
// synopsys translate_off
defparam \ALU_1|Add21~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \ALU_1|Add21~2 (
// Equation(s):
// \ALU_1|Add21~2_combout  = (\ALU_1|j~102_combout  & (!\ALU_1|Add21~1 )) # (!\ALU_1|j~102_combout  & ((\ALU_1|Add21~1 ) # (GND)))
// \ALU_1|Add21~3  = CARRY((!\ALU_1|Add21~1 ) # (!\ALU_1|j~102_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~1 ),
	.combout(\ALU_1|Add21~2_combout ),
	.cout(\ALU_1|Add21~3 ));
// synopsys translate_off
defparam \ALU_1|Add21~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add21~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \ALU_1|Add21~4 (
// Equation(s):
// \ALU_1|Add21~4_combout  = (\ALU_1|j~129_combout  & (\ALU_1|Add21~3  $ (GND))) # (!\ALU_1|j~129_combout  & (!\ALU_1|Add21~3  & VCC))
// \ALU_1|Add21~5  = CARRY((\ALU_1|j~129_combout  & !\ALU_1|Add21~3 ))

	.dataa(\ALU_1|j~129_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~3 ),
	.combout(\ALU_1|Add21~4_combout ),
	.cout(\ALU_1|Add21~5 ));
// synopsys translate_off
defparam \ALU_1|Add21~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add21~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \ALU_1|Add21~8 (
// Equation(s):
// \ALU_1|Add21~8_combout  = (\ALU_1|j~179_combout  & (\ALU_1|Add21~7  $ (GND))) # (!\ALU_1|j~179_combout  & (!\ALU_1|Add21~7  & VCC))
// \ALU_1|Add21~9  = CARRY((\ALU_1|j~179_combout  & !\ALU_1|Add21~7 ))

	.dataa(\ALU_1|j~179_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~7 ),
	.combout(\ALU_1|Add21~8_combout ),
	.cout(\ALU_1|Add21~9 ));
// synopsys translate_off
defparam \ALU_1|Add21~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add21~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \ALU_1|Add21~10 (
// Equation(s):
// \ALU_1|Add21~10_combout  = (\ALU_1|j~202_combout  & (!\ALU_1|Add21~9 )) # (!\ALU_1|j~202_combout  & ((\ALU_1|Add21~9 ) # (GND)))
// \ALU_1|Add21~11  = CARRY((!\ALU_1|Add21~9 ) # (!\ALU_1|j~202_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~9 ),
	.combout(\ALU_1|Add21~10_combout ),
	.cout(\ALU_1|Add21~11 ));
// synopsys translate_off
defparam \ALU_1|Add21~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add21~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \ALU_1|Add21~14 (
// Equation(s):
// \ALU_1|Add21~14_combout  = (\ALU_1|j~245_combout  & (!\ALU_1|Add21~13 )) # (!\ALU_1|j~245_combout  & ((\ALU_1|Add21~13 ) # (GND)))
// \ALU_1|Add21~15  = CARRY((!\ALU_1|Add21~13 ) # (!\ALU_1|j~245_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~245_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~13 ),
	.combout(\ALU_1|Add21~14_combout ),
	.cout(\ALU_1|Add21~15 ));
// synopsys translate_off
defparam \ALU_1|Add21~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add21~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \ALU_1|Add21~16 (
// Equation(s):
// \ALU_1|Add21~16_combout  = (\ALU_1|j~265_combout  & (\ALU_1|Add21~15  $ (GND))) # (!\ALU_1|j~265_combout  & (!\ALU_1|Add21~15  & VCC))
// \ALU_1|Add21~17  = CARRY((\ALU_1|j~265_combout  & !\ALU_1|Add21~15 ))

	.dataa(\ALU_1|j~265_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~15 ),
	.combout(\ALU_1|Add21~16_combout ),
	.cout(\ALU_1|Add21~17 ));
// synopsys translate_off
defparam \ALU_1|Add21~16 .lut_mask = 16'hA50A;
defparam \ALU_1|Add21~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneive_lcell_comb \ALU_1|Add21~18 (
// Equation(s):
// \ALU_1|Add21~18_combout  = (\ALU_1|j~284_combout  & (!\ALU_1|Add21~17 )) # (!\ALU_1|j~284_combout  & ((\ALU_1|Add21~17 ) # (GND)))
// \ALU_1|Add21~19  = CARRY((!\ALU_1|Add21~17 ) # (!\ALU_1|j~284_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~284_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~17 ),
	.combout(\ALU_1|Add21~18_combout ),
	.cout(\ALU_1|Add21~19 ));
// synopsys translate_off
defparam \ALU_1|Add21~18 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add21~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
cycloneive_lcell_comb \ALU_1|Add21~20 (
// Equation(s):
// \ALU_1|Add21~20_combout  = (\ALU_1|j~302_combout  & (\ALU_1|Add21~19  $ (GND))) # (!\ALU_1|j~302_combout  & (!\ALU_1|Add21~19  & VCC))
// \ALU_1|Add21~21  = CARRY((\ALU_1|j~302_combout  & !\ALU_1|Add21~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~302_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~19 ),
	.combout(\ALU_1|Add21~20_combout ),
	.cout(\ALU_1|Add21~21 ));
// synopsys translate_off
defparam \ALU_1|Add21~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add21~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneive_lcell_comb \ALU_1|Add21~22 (
// Equation(s):
// \ALU_1|Add21~22_combout  = (\ALU_1|j~319_combout  & (!\ALU_1|Add21~21 )) # (!\ALU_1|j~319_combout  & ((\ALU_1|Add21~21 ) # (GND)))
// \ALU_1|Add21~23  = CARRY((!\ALU_1|Add21~21 ) # (!\ALU_1|j~319_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~319_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~21 ),
	.combout(\ALU_1|Add21~22_combout ),
	.cout(\ALU_1|Add21~23 ));
// synopsys translate_off
defparam \ALU_1|Add21~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add21~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \ALU_1|Add21~24 (
// Equation(s):
// \ALU_1|Add21~24_combout  = (\ALU_1|j~335_combout  & (\ALU_1|Add21~23  $ (GND))) # (!\ALU_1|j~335_combout  & (!\ALU_1|Add21~23  & VCC))
// \ALU_1|Add21~25  = CARRY((\ALU_1|j~335_combout  & !\ALU_1|Add21~23 ))

	.dataa(\ALU_1|j~335_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~23 ),
	.combout(\ALU_1|Add21~24_combout ),
	.cout(\ALU_1|Add21~25 ));
// synopsys translate_off
defparam \ALU_1|Add21~24 .lut_mask = 16'hA50A;
defparam \ALU_1|Add21~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \ALU_1|Add21~26 (
// Equation(s):
// \ALU_1|Add21~26_combout  = (\ALU_1|j~350_combout  & (!\ALU_1|Add21~25 )) # (!\ALU_1|j~350_combout  & ((\ALU_1|Add21~25 ) # (GND)))
// \ALU_1|Add21~27  = CARRY((!\ALU_1|Add21~25 ) # (!\ALU_1|j~350_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~350_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~25 ),
	.combout(\ALU_1|Add21~26_combout ),
	.cout(\ALU_1|Add21~27 ));
// synopsys translate_off
defparam \ALU_1|Add21~26 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add21~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \ALU_1|Add21~30 (
// Equation(s):
// \ALU_1|Add21~30_combout  = (\ALU_1|j~377_combout  & (!\ALU_1|Add21~29 )) # (!\ALU_1|j~377_combout  & ((\ALU_1|Add21~29 ) # (GND)))
// \ALU_1|Add21~31  = CARRY((!\ALU_1|Add21~29 ) # (!\ALU_1|j~377_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~377_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~29 ),
	.combout(\ALU_1|Add21~30_combout ),
	.cout(\ALU_1|Add21~31 ));
// synopsys translate_off
defparam \ALU_1|Add21~30 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add21~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \ALU_1|Add21~32 (
// Equation(s):
// \ALU_1|Add21~32_combout  = (\ALU_1|j~389_combout  & (\ALU_1|Add21~31  $ (GND))) # (!\ALU_1|j~389_combout  & (!\ALU_1|Add21~31  & VCC))
// \ALU_1|Add21~33  = CARRY((\ALU_1|j~389_combout  & !\ALU_1|Add21~31 ))

	.dataa(\ALU_1|j~389_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add21~31 ),
	.combout(\ALU_1|Add21~32_combout ),
	.cout(\ALU_1|Add21~33 ));
// synopsys translate_off
defparam \ALU_1|Add21~32 .lut_mask = 16'hA50A;
defparam \ALU_1|Add21~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneive_lcell_comb \ALU_1|Add20~30 (
// Equation(s):
// \ALU_1|Add20~30_combout  = (\ALU_1|j~481_combout  & (!\ALU_1|Add20~29 )) # (!\ALU_1|j~481_combout  & ((\ALU_1|Add20~29 ) # (GND)))
// \ALU_1|Add20~31  = CARRY((!\ALU_1|Add20~29 ) # (!\ALU_1|j~481_combout ))

	.dataa(\ALU_1|j~481_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~29 ),
	.combout(\ALU_1|Add20~30_combout ),
	.cout(\ALU_1|Add20~31 ));
// synopsys translate_off
defparam \ALU_1|Add20~30 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add20~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneive_lcell_comb \ALU_1|Add20~32 (
// Equation(s):
// \ALU_1|Add20~32_combout  = (\ALU_1|j~482_combout  & (\ALU_1|Add20~31  $ (GND))) # (!\ALU_1|j~482_combout  & (!\ALU_1|Add20~31  & VCC))
// \ALU_1|Add20~33  = CARRY((\ALU_1|j~482_combout  & !\ALU_1|Add20~31 ))

	.dataa(gnd),
	.datab(\ALU_1|j~482_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add20~31 ),
	.combout(\ALU_1|Add20~32_combout ),
	.cout(\ALU_1|Add20~33 ));
// synopsys translate_off
defparam \ALU_1|Add20~32 .lut_mask = 16'hC30C;
defparam \ALU_1|Add20~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneive_lcell_comb \ALU_1|Add20~34 (
// Equation(s):
// \ALU_1|Add20~34_combout  = \ALU_1|Add20~33 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add20~33 ),
	.combout(\ALU_1|Add20~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add20~34 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add20~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
cycloneive_lcell_comb \ALU_1|j~483 (
// Equation(s):
// \ALU_1|j~483_combout  = (\ALU_1|always0~15_combout  & (!\ALU_1|always0~14_combout  & ((\ALU_1|Add20~34_combout )))) # (!\ALU_1|always0~15_combout  & (((\ALU_1|Add21~34_combout ))))

	.dataa(\ALU_1|always0~15_combout ),
	.datab(\ALU_1|always0~14_combout ),
	.datac(\ALU_1|Add21~34_combout ),
	.datad(\ALU_1|Add20~34_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~483_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~483 .lut_mask = 16'h7250;
defparam \ALU_1|j~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \ALU_1|j~402 (
// Equation(s):
// \ALU_1|j~402_combout  = (\ALU_1|always0~16_combout  & ((\ALU_1|j~483_combout ))) # (!\ALU_1|always0~16_combout  & (\ALU_1|Add22~34_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~16_combout ),
	.datac(\ALU_1|Add22~34_combout ),
	.datad(\ALU_1|j~483_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~402_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~402 .lut_mask = 16'hFC30;
defparam \ALU_1|j~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \ALU_1|j~303 (
// Equation(s):
// \ALU_1|j~303_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~302_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~20_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~15_combout ),
	.datac(\ALU_1|j~302_combout ),
	.datad(\ALU_1|Add21~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~303_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~303 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \ALU_1|j~285 (
// Equation(s):
// \ALU_1|j~285_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~284_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~18_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~15_combout ),
	.datac(\ALU_1|j~284_combout ),
	.datad(\ALU_1|Add21~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~285_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~285 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \ALU_1|j~246 (
// Equation(s):
// \ALU_1|j~246_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~245_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~14_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~15_combout ),
	.datac(\ALU_1|j~245_combout ),
	.datad(\ALU_1|Add21~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~246_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~246 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
cycloneive_lcell_comb \ALU_1|j~203 (
// Equation(s):
// \ALU_1|j~203_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~202_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~10_combout )))

	.dataa(\ALU_1|always0~15_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~202_combout ),
	.datad(\ALU_1|Add21~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~203_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~203 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
cycloneive_lcell_comb \ALU_1|j~75 (
// Equation(s):
// \ALU_1|j~75_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~74_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~0_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~15_combout ),
	.datac(\ALU_1|j~74_combout ),
	.datad(\ALU_1|Add21~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~75 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \ALU_1|Add22~0 (
// Equation(s):
// \ALU_1|Add22~0_combout  = \ALU_1|j~75_combout  $ (VCC)
// \ALU_1|Add22~1  = CARRY(\ALU_1|j~75_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add22~0_combout ),
	.cout(\ALU_1|Add22~1 ));
// synopsys translate_off
defparam \ALU_1|Add22~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \ALU_1|Add22~2 (
// Equation(s):
// \ALU_1|Add22~2_combout  = (\ALU_1|j~103_combout  & (!\ALU_1|Add22~1 )) # (!\ALU_1|j~103_combout  & ((\ALU_1|Add22~1 ) # (GND)))
// \ALU_1|Add22~3  = CARRY((!\ALU_1|Add22~1 ) # (!\ALU_1|j~103_combout ))

	.dataa(\ALU_1|j~103_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~1 ),
	.combout(\ALU_1|Add22~2_combout ),
	.cout(\ALU_1|Add22~3 ));
// synopsys translate_off
defparam \ALU_1|Add22~2 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add22~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \ALU_1|Add22~4 (
// Equation(s):
// \ALU_1|Add22~4_combout  = (\ALU_1|j~130_combout  & (\ALU_1|Add22~3  $ (GND))) # (!\ALU_1|j~130_combout  & (!\ALU_1|Add22~3  & VCC))
// \ALU_1|Add22~5  = CARRY((\ALU_1|j~130_combout  & !\ALU_1|Add22~3 ))

	.dataa(\ALU_1|j~130_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~3 ),
	.combout(\ALU_1|Add22~4_combout ),
	.cout(\ALU_1|Add22~5 ));
// synopsys translate_off
defparam \ALU_1|Add22~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add22~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \ALU_1|Add22~8 (
// Equation(s):
// \ALU_1|Add22~8_combout  = (\ALU_1|j~180_combout  & (\ALU_1|Add22~7  $ (GND))) # (!\ALU_1|j~180_combout  & (!\ALU_1|Add22~7  & VCC))
// \ALU_1|Add22~9  = CARRY((\ALU_1|j~180_combout  & !\ALU_1|Add22~7 ))

	.dataa(\ALU_1|j~180_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~7 ),
	.combout(\ALU_1|Add22~8_combout ),
	.cout(\ALU_1|Add22~9 ));
// synopsys translate_off
defparam \ALU_1|Add22~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add22~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \ALU_1|Add22~10 (
// Equation(s):
// \ALU_1|Add22~10_combout  = (\ALU_1|j~203_combout  & (!\ALU_1|Add22~9 )) # (!\ALU_1|j~203_combout  & ((\ALU_1|Add22~9 ) # (GND)))
// \ALU_1|Add22~11  = CARRY((!\ALU_1|Add22~9 ) # (!\ALU_1|j~203_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~203_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~9 ),
	.combout(\ALU_1|Add22~10_combout ),
	.cout(\ALU_1|Add22~11 ));
// synopsys translate_off
defparam \ALU_1|Add22~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add22~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \ALU_1|Add22~12 (
// Equation(s):
// \ALU_1|Add22~12_combout  = (\ALU_1|j~225_combout  & (\ALU_1|Add22~11  $ (GND))) # (!\ALU_1|j~225_combout  & (!\ALU_1|Add22~11  & VCC))
// \ALU_1|Add22~13  = CARRY((\ALU_1|j~225_combout  & !\ALU_1|Add22~11 ))

	.dataa(\ALU_1|j~225_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~11 ),
	.combout(\ALU_1|Add22~12_combout ),
	.cout(\ALU_1|Add22~13 ));
// synopsys translate_off
defparam \ALU_1|Add22~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add22~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \ALU_1|Add22~14 (
// Equation(s):
// \ALU_1|Add22~14_combout  = (\ALU_1|j~246_combout  & (!\ALU_1|Add22~13 )) # (!\ALU_1|j~246_combout  & ((\ALU_1|Add22~13 ) # (GND)))
// \ALU_1|Add22~15  = CARRY((!\ALU_1|Add22~13 ) # (!\ALU_1|j~246_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~246_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~13 ),
	.combout(\ALU_1|Add22~14_combout ),
	.cout(\ALU_1|Add22~15 ));
// synopsys translate_off
defparam \ALU_1|Add22~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add22~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \ALU_1|Add22~16 (
// Equation(s):
// \ALU_1|Add22~16_combout  = (\ALU_1|j~266_combout  & (\ALU_1|Add22~15  $ (GND))) # (!\ALU_1|j~266_combout  & (!\ALU_1|Add22~15  & VCC))
// \ALU_1|Add22~17  = CARRY((\ALU_1|j~266_combout  & !\ALU_1|Add22~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~266_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~15 ),
	.combout(\ALU_1|Add22~16_combout ),
	.cout(\ALU_1|Add22~17 ));
// synopsys translate_off
defparam \ALU_1|Add22~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add22~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \ALU_1|Add22~18 (
// Equation(s):
// \ALU_1|Add22~18_combout  = (\ALU_1|j~285_combout  & (!\ALU_1|Add22~17 )) # (!\ALU_1|j~285_combout  & ((\ALU_1|Add22~17 ) # (GND)))
// \ALU_1|Add22~19  = CARRY((!\ALU_1|Add22~17 ) # (!\ALU_1|j~285_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~285_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~17 ),
	.combout(\ALU_1|Add22~18_combout ),
	.cout(\ALU_1|Add22~19 ));
// synopsys translate_off
defparam \ALU_1|Add22~18 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add22~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneive_lcell_comb \ALU_1|Add22~20 (
// Equation(s):
// \ALU_1|Add22~20_combout  = (\ALU_1|j~303_combout  & (\ALU_1|Add22~19  $ (GND))) # (!\ALU_1|j~303_combout  & (!\ALU_1|Add22~19  & VCC))
// \ALU_1|Add22~21  = CARRY((\ALU_1|j~303_combout  & !\ALU_1|Add22~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~303_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~19 ),
	.combout(\ALU_1|Add22~20_combout ),
	.cout(\ALU_1|Add22~21 ));
// synopsys translate_off
defparam \ALU_1|Add22~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add22~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneive_lcell_comb \ALU_1|Add22~22 (
// Equation(s):
// \ALU_1|Add22~22_combout  = (\ALU_1|j~320_combout  & (!\ALU_1|Add22~21 )) # (!\ALU_1|j~320_combout  & ((\ALU_1|Add22~21 ) # (GND)))
// \ALU_1|Add22~23  = CARRY((!\ALU_1|Add22~21 ) # (!\ALU_1|j~320_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~320_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~21 ),
	.combout(\ALU_1|Add22~22_combout ),
	.cout(\ALU_1|Add22~23 ));
// synopsys translate_off
defparam \ALU_1|Add22~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add22~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneive_lcell_comb \ALU_1|Add22~24 (
// Equation(s):
// \ALU_1|Add22~24_combout  = (\ALU_1|j~336_combout  & (\ALU_1|Add22~23  $ (GND))) # (!\ALU_1|j~336_combout  & (!\ALU_1|Add22~23  & VCC))
// \ALU_1|Add22~25  = CARRY((\ALU_1|j~336_combout  & !\ALU_1|Add22~23 ))

	.dataa(gnd),
	.datab(\ALU_1|j~336_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~23 ),
	.combout(\ALU_1|Add22~24_combout ),
	.cout(\ALU_1|Add22~25 ));
// synopsys translate_off
defparam \ALU_1|Add22~24 .lut_mask = 16'hC30C;
defparam \ALU_1|Add22~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \ALU_1|j~337 (
// Equation(s):
// \ALU_1|j~337_combout  = (\ALU_1|always0~16_combout  & ((\ALU_1|j~336_combout ))) # (!\ALU_1|always0~16_combout  & (\ALU_1|Add22~24_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~16_combout ),
	.datac(\ALU_1|Add22~24_combout ),
	.datad(\ALU_1|j~336_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~337_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~337 .lut_mask = 16'hFC30;
defparam \ALU_1|j~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \ALU_1|j~304 (
// Equation(s):
// \ALU_1|j~304_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~303_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~20_combout )))

	.dataa(\ALU_1|j~303_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~16_combout ),
	.datad(\ALU_1|Add22~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~304_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~304 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \ALU_1|j~247 (
// Equation(s):
// \ALU_1|j~247_combout  = (\ALU_1|always0~16_combout  & ((\ALU_1|j~246_combout ))) # (!\ALU_1|always0~16_combout  & (\ALU_1|Add22~14_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~16_combout ),
	.datac(\ALU_1|Add22~14_combout ),
	.datad(\ALU_1|j~246_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~247_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~247 .lut_mask = 16'hFC30;
defparam \ALU_1|j~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneive_lcell_comb \ALU_1|j~179 (
// Equation(s):
// \ALU_1|j~179_combout  = (\ALU_1|always0~14_combout  & (\ALU_1|j~178_combout )) # (!\ALU_1|always0~14_combout  & ((\ALU_1|Add20~8_combout )))

	.dataa(\ALU_1|always0~14_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~178_combout ),
	.datad(\ALU_1|Add20~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~179_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~179 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneive_lcell_comb \ALU_1|j~180 (
// Equation(s):
// \ALU_1|j~180_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~179_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~8_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~179_combout ),
	.datac(\ALU_1|always0~15_combout ),
	.datad(\ALU_1|Add21~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~180_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~180 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneive_lcell_comb \ALU_1|j~181 (
// Equation(s):
// \ALU_1|j~181_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~180_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~8_combout )))

	.dataa(\ALU_1|always0~16_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~180_combout ),
	.datad(\ALU_1|Add22~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~181_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~181 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \ALU_1|Add23~0 (
// Equation(s):
// \ALU_1|Add23~0_combout  = \ALU_1|j~76_combout  $ (VCC)
// \ALU_1|Add23~1  = CARRY(\ALU_1|j~76_combout )

	.dataa(\ALU_1|j~76_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add23~0_combout ),
	.cout(\ALU_1|Add23~1 ));
// synopsys translate_off
defparam \ALU_1|Add23~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \ALU_1|Add23~2 (
// Equation(s):
// \ALU_1|Add23~2_combout  = (\ALU_1|j~104_combout  & (!\ALU_1|Add23~1 )) # (!\ALU_1|j~104_combout  & ((\ALU_1|Add23~1 ) # (GND)))
// \ALU_1|Add23~3  = CARRY((!\ALU_1|Add23~1 ) # (!\ALU_1|j~104_combout ))

	.dataa(\ALU_1|j~104_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~1 ),
	.combout(\ALU_1|Add23~2_combout ),
	.cout(\ALU_1|Add23~3 ));
// synopsys translate_off
defparam \ALU_1|Add23~2 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add23~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \ALU_1|Add23~4 (
// Equation(s):
// \ALU_1|Add23~4_combout  = (\ALU_1|j~131_combout  & (\ALU_1|Add23~3  $ (GND))) # (!\ALU_1|j~131_combout  & (!\ALU_1|Add23~3  & VCC))
// \ALU_1|Add23~5  = CARRY((\ALU_1|j~131_combout  & !\ALU_1|Add23~3 ))

	.dataa(\ALU_1|j~131_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~3 ),
	.combout(\ALU_1|Add23~4_combout ),
	.cout(\ALU_1|Add23~5 ));
// synopsys translate_off
defparam \ALU_1|Add23~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add23~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \ALU_1|Add23~6 (
// Equation(s):
// \ALU_1|Add23~6_combout  = (\ALU_1|j~157_combout  & (!\ALU_1|Add23~5 )) # (!\ALU_1|j~157_combout  & ((\ALU_1|Add23~5 ) # (GND)))
// \ALU_1|Add23~7  = CARRY((!\ALU_1|Add23~5 ) # (!\ALU_1|j~157_combout ))

	.dataa(\ALU_1|j~157_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~5 ),
	.combout(\ALU_1|Add23~6_combout ),
	.cout(\ALU_1|Add23~7 ));
// synopsys translate_off
defparam \ALU_1|Add23~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add23~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \ALU_1|Add23~8 (
// Equation(s):
// \ALU_1|Add23~8_combout  = (\ALU_1|j~181_combout  & (\ALU_1|Add23~7  $ (GND))) # (!\ALU_1|j~181_combout  & (!\ALU_1|Add23~7  & VCC))
// \ALU_1|Add23~9  = CARRY((\ALU_1|j~181_combout  & !\ALU_1|Add23~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~181_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~7 ),
	.combout(\ALU_1|Add23~8_combout ),
	.cout(\ALU_1|Add23~9 ));
// synopsys translate_off
defparam \ALU_1|Add23~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add23~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \ALU_1|Add23~10 (
// Equation(s):
// \ALU_1|Add23~10_combout  = (\ALU_1|j~204_combout  & (!\ALU_1|Add23~9 )) # (!\ALU_1|j~204_combout  & ((\ALU_1|Add23~9 ) # (GND)))
// \ALU_1|Add23~11  = CARRY((!\ALU_1|Add23~9 ) # (!\ALU_1|j~204_combout ))

	.dataa(\ALU_1|j~204_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~9 ),
	.combout(\ALU_1|Add23~10_combout ),
	.cout(\ALU_1|Add23~11 ));
// synopsys translate_off
defparam \ALU_1|Add23~10 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add23~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \ALU_1|Add23~12 (
// Equation(s):
// \ALU_1|Add23~12_combout  = (\ALU_1|j~226_combout  & (\ALU_1|Add23~11  $ (GND))) # (!\ALU_1|j~226_combout  & (!\ALU_1|Add23~11  & VCC))
// \ALU_1|Add23~13  = CARRY((\ALU_1|j~226_combout  & !\ALU_1|Add23~11 ))

	.dataa(\ALU_1|j~226_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~11 ),
	.combout(\ALU_1|Add23~12_combout ),
	.cout(\ALU_1|Add23~13 ));
// synopsys translate_off
defparam \ALU_1|Add23~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add23~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \ALU_1|Add23~14 (
// Equation(s):
// \ALU_1|Add23~14_combout  = (\ALU_1|j~247_combout  & (!\ALU_1|Add23~13 )) # (!\ALU_1|j~247_combout  & ((\ALU_1|Add23~13 ) # (GND)))
// \ALU_1|Add23~15  = CARRY((!\ALU_1|Add23~13 ) # (!\ALU_1|j~247_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~247_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~13 ),
	.combout(\ALU_1|Add23~14_combout ),
	.cout(\ALU_1|Add23~15 ));
// synopsys translate_off
defparam \ALU_1|Add23~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add23~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \ALU_1|Add23~16 (
// Equation(s):
// \ALU_1|Add23~16_combout  = (\ALU_1|j~267_combout  & (\ALU_1|Add23~15  $ (GND))) # (!\ALU_1|j~267_combout  & (!\ALU_1|Add23~15  & VCC))
// \ALU_1|Add23~17  = CARRY((\ALU_1|j~267_combout  & !\ALU_1|Add23~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~267_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~15 ),
	.combout(\ALU_1|Add23~16_combout ),
	.cout(\ALU_1|Add23~17 ));
// synopsys translate_off
defparam \ALU_1|Add23~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add23~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \ALU_1|Add23~18 (
// Equation(s):
// \ALU_1|Add23~18_combout  = (\ALU_1|j~286_combout  & (!\ALU_1|Add23~17 )) # (!\ALU_1|j~286_combout  & ((\ALU_1|Add23~17 ) # (GND)))
// \ALU_1|Add23~19  = CARRY((!\ALU_1|Add23~17 ) # (!\ALU_1|j~286_combout ))

	.dataa(\ALU_1|j~286_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~17 ),
	.combout(\ALU_1|Add23~18_combout ),
	.cout(\ALU_1|Add23~19 ));
// synopsys translate_off
defparam \ALU_1|Add23~18 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add23~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \ALU_1|Add23~20 (
// Equation(s):
// \ALU_1|Add23~20_combout  = (\ALU_1|j~304_combout  & (\ALU_1|Add23~19  $ (GND))) # (!\ALU_1|j~304_combout  & (!\ALU_1|Add23~19  & VCC))
// \ALU_1|Add23~21  = CARRY((\ALU_1|j~304_combout  & !\ALU_1|Add23~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~304_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~19 ),
	.combout(\ALU_1|Add23~20_combout ),
	.cout(\ALU_1|Add23~21 ));
// synopsys translate_off
defparam \ALU_1|Add23~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add23~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
cycloneive_lcell_comb \ALU_1|Add23~22 (
// Equation(s):
// \ALU_1|Add23~22_combout  = (\ALU_1|j~321_combout  & (!\ALU_1|Add23~21 )) # (!\ALU_1|j~321_combout  & ((\ALU_1|Add23~21 ) # (GND)))
// \ALU_1|Add23~23  = CARRY((!\ALU_1|Add23~21 ) # (!\ALU_1|j~321_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~321_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~21 ),
	.combout(\ALU_1|Add23~22_combout ),
	.cout(\ALU_1|Add23~23 ));
// synopsys translate_off
defparam \ALU_1|Add23~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add23~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneive_lcell_comb \ALU_1|Add23~24 (
// Equation(s):
// \ALU_1|Add23~24_combout  = (\ALU_1|j~337_combout  & (\ALU_1|Add23~23  $ (GND))) # (!\ALU_1|j~337_combout  & (!\ALU_1|Add23~23  & VCC))
// \ALU_1|Add23~25  = CARRY((\ALU_1|j~337_combout  & !\ALU_1|Add23~23 ))

	.dataa(gnd),
	.datab(\ALU_1|j~337_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~23 ),
	.combout(\ALU_1|Add23~24_combout ),
	.cout(\ALU_1|Add23~25 ));
// synopsys translate_off
defparam \ALU_1|Add23~24 .lut_mask = 16'hC30C;
defparam \ALU_1|Add23~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneive_lcell_comb \ALU_1|Add23~26 (
// Equation(s):
// \ALU_1|Add23~26_combout  = (\ALU_1|j~352_combout  & (!\ALU_1|Add23~25 )) # (!\ALU_1|j~352_combout  & ((\ALU_1|Add23~25 ) # (GND)))
// \ALU_1|Add23~27  = CARRY((!\ALU_1|Add23~25 ) # (!\ALU_1|j~352_combout ))

	.dataa(\ALU_1|j~352_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~25 ),
	.combout(\ALU_1|Add23~26_combout ),
	.cout(\ALU_1|Add23~27 ));
// synopsys translate_off
defparam \ALU_1|Add23~26 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add23~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \ALU_1|Add23~28 (
// Equation(s):
// \ALU_1|Add23~28_combout  = (\ALU_1|j~366_combout  & (\ALU_1|Add23~27  $ (GND))) # (!\ALU_1|j~366_combout  & (!\ALU_1|Add23~27  & VCC))
// \ALU_1|Add23~29  = CARRY((\ALU_1|j~366_combout  & !\ALU_1|Add23~27 ))

	.dataa(gnd),
	.datab(\ALU_1|j~366_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~27 ),
	.combout(\ALU_1|Add23~28_combout ),
	.cout(\ALU_1|Add23~29 ));
// synopsys translate_off
defparam \ALU_1|Add23~28 .lut_mask = 16'hC30C;
defparam \ALU_1|Add23~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \ALU_1|Add23~30 (
// Equation(s):
// \ALU_1|Add23~30_combout  = (\ALU_1|j~379_combout  & (!\ALU_1|Add23~29 )) # (!\ALU_1|j~379_combout  & ((\ALU_1|Add23~29 ) # (GND)))
// \ALU_1|Add23~31  = CARRY((!\ALU_1|Add23~29 ) # (!\ALU_1|j~379_combout ))

	.dataa(\ALU_1|j~379_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~29 ),
	.combout(\ALU_1|Add23~30_combout ),
	.cout(\ALU_1|Add23~31 ));
// synopsys translate_off
defparam \ALU_1|Add23~30 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add23~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \ALU_1|Add23~32 (
// Equation(s):
// \ALU_1|Add23~32_combout  = (\ALU_1|j~391_combout  & (\ALU_1|Add23~31  $ (GND))) # (!\ALU_1|j~391_combout  & (!\ALU_1|Add23~31  & VCC))
// \ALU_1|Add23~33  = CARRY((\ALU_1|j~391_combout  & !\ALU_1|Add23~31 ))

	.dataa(gnd),
	.datab(\ALU_1|j~391_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~31 ),
	.combout(\ALU_1|Add23~32_combout ),
	.cout(\ALU_1|Add23~33 ));
// synopsys translate_off
defparam \ALU_1|Add23~32 .lut_mask = 16'hC30C;
defparam \ALU_1|Add23~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \ALU_1|Add23~34 (
// Equation(s):
// \ALU_1|Add23~34_combout  = (\ALU_1|j~402_combout  & (!\ALU_1|Add23~33 )) # (!\ALU_1|j~402_combout  & ((\ALU_1|Add23~33 ) # (GND)))
// \ALU_1|Add23~35  = CARRY((!\ALU_1|Add23~33 ) # (!\ALU_1|j~402_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~402_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~33 ),
	.combout(\ALU_1|Add23~34_combout ),
	.cout(\ALU_1|Add23~35 ));
// synopsys translate_off
defparam \ALU_1|Add23~34 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add23~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \ALU_1|Add23~38 (
// Equation(s):
// \ALU_1|Add23~38_combout  = (\ALU_1|j~422_combout  & (!\ALU_1|Add23~37 )) # (!\ALU_1|j~422_combout  & ((\ALU_1|Add23~37 ) # (GND)))
// \ALU_1|Add23~39  = CARRY((!\ALU_1|Add23~37 ) # (!\ALU_1|j~422_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~422_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add23~37 ),
	.combout(\ALU_1|Add23~38_combout ),
	.cout(\ALU_1|Add23~39 ));
// synopsys translate_off
defparam \ALU_1|Add23~38 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add23~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \ALU_1|j~485 (
// Equation(s):
// \ALU_1|j~485_combout  = (\ALU_1|always0~17_combout  & (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~38_combout )))) # (!\ALU_1|always0~17_combout  & (((\ALU_1|Add23~38_combout ))))

	.dataa(\ALU_1|always0~16_combout ),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|Add23~38_combout ),
	.datad(\ALU_1|Add22~38_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~485_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~485 .lut_mask = 16'h7430;
defparam \ALU_1|j~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \ALU_1|Add24~38 (
// Equation(s):
// \ALU_1|Add24~38_combout  = (\ALU_1|j~485_combout  & (!\ALU_1|Add24~37 )) # (!\ALU_1|j~485_combout  & ((\ALU_1|Add24~37 ) # (GND)))
// \ALU_1|Add24~39  = CARRY((!\ALU_1|Add24~37 ) # (!\ALU_1|j~485_combout ))

	.dataa(\ALU_1|j~485_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~37 ),
	.combout(\ALU_1|Add24~38_combout ),
	.cout(\ALU_1|Add24~39 ));
// synopsys translate_off
defparam \ALU_1|Add24~38 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add24~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \ALU_1|j~423 (
// Equation(s):
// \ALU_1|j~423_combout  = (\ALU_1|always0~18_combout  & (\ALU_1|j~485_combout )) # (!\ALU_1|always0~18_combout  & ((\ALU_1|Add24~38_combout )))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~485_combout ),
	.datad(\ALU_1|Add24~38_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~423_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~423 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \ALU_1|j~424 (
// Equation(s):
// \ALU_1|j~424_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~423_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~38_combout )))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~423_combout ),
	.datad(\ALU_1|Add25~38_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~424_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~424 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneive_lcell_comb \ALU_1|j~425 (
// Equation(s):
// \ALU_1|j~425_combout  = (\ALU_1|always0~20_combout  & ((\ALU_1|j~424_combout ))) # (!\ALU_1|always0~20_combout  & (\ALU_1|Add26~38_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~20_combout ),
	.datac(\ALU_1|Add26~38_combout ),
	.datad(\ALU_1|j~424_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~425_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~425 .lut_mask = 16'hFC30;
defparam \ALU_1|j~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \ALU_1|j~305 (
// Equation(s):
// \ALU_1|j~305_combout  = (\ALU_1|always0~17_combout  & ((\ALU_1|j~304_combout ))) # (!\ALU_1|always0~17_combout  & (\ALU_1|Add23~20_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|Add23~20_combout ),
	.datad(\ALU_1|j~304_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~305_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~305 .lut_mask = 16'hFC30;
defparam \ALU_1|j~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \ALU_1|j~286 (
// Equation(s):
// \ALU_1|j~286_combout  = (\ALU_1|always0~16_combout  & ((\ALU_1|j~285_combout ))) # (!\ALU_1|always0~16_combout  & (\ALU_1|Add22~18_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~16_combout ),
	.datac(\ALU_1|Add22~18_combout ),
	.datad(\ALU_1|j~285_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~286_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~286 .lut_mask = 16'hFC30;
defparam \ALU_1|j~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \ALU_1|j~287 (
// Equation(s):
// \ALU_1|j~287_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~286_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~18_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|j~286_combout ),
	.datad(\ALU_1|Add23~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~287_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~287 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \ALU_1|j~204 (
// Equation(s):
// \ALU_1|j~204_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~203_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~10_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~16_combout ),
	.datac(\ALU_1|j~203_combout ),
	.datad(\ALU_1|Add22~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~204_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~204 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneive_lcell_comb \ALU_1|j~205 (
// Equation(s):
// \ALU_1|j~205_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~204_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~10_combout )))

	.dataa(\ALU_1|always0~17_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~204_combout ),
	.datad(\ALU_1|Add23~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~205_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~205 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \ALU_1|j~158 (
// Equation(s):
// \ALU_1|j~158_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~157_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~6_combout )))

	.dataa(\ALU_1|j~157_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~17_combout ),
	.datad(\ALU_1|Add23~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~158_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~158 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N8
cycloneive_lcell_comb \ALU_1|j~103 (
// Equation(s):
// \ALU_1|j~103_combout  = (\ALU_1|always0~15_combout  & ((\ALU_1|j~102_combout ))) # (!\ALU_1|always0~15_combout  & (\ALU_1|Add21~2_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~15_combout ),
	.datac(\ALU_1|Add21~2_combout ),
	.datad(\ALU_1|j~102_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~103_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~103 .lut_mask = 16'hFC30;
defparam \ALU_1|j~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N14
cycloneive_lcell_comb \ALU_1|j~104 (
// Equation(s):
// \ALU_1|j~104_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~103_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~2_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~16_combout ),
	.datac(\ALU_1|j~103_combout ),
	.datad(\ALU_1|Add22~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~104_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~104 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N24
cycloneive_lcell_comb \ALU_1|j~105 (
// Equation(s):
// \ALU_1|j~105_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~104_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~2_combout )))

	.dataa(\ALU_1|always0~17_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~104_combout ),
	.datad(\ALU_1|Add23~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~105_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~105 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
cycloneive_lcell_comb \ALU_1|j~76 (
// Equation(s):
// \ALU_1|j~76_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~75_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~0_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~16_combout ),
	.datac(\ALU_1|j~75_combout ),
	.datad(\ALU_1|Add22~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~76 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \ALU_1|j~77 (
// Equation(s):
// \ALU_1|j~77_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~76_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~0_combout )))

	.dataa(\ALU_1|always0~17_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~76_combout ),
	.datad(\ALU_1|Add23~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~77 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \ALU_1|Add24~0 (
// Equation(s):
// \ALU_1|Add24~0_combout  = \ALU_1|j~77_combout  $ (VCC)
// \ALU_1|Add24~1  = CARRY(\ALU_1|j~77_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add24~0_combout ),
	.cout(\ALU_1|Add24~1 ));
// synopsys translate_off
defparam \ALU_1|Add24~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \ALU_1|Add24~2 (
// Equation(s):
// \ALU_1|Add24~2_combout  = (\ALU_1|j~105_combout  & (!\ALU_1|Add24~1 )) # (!\ALU_1|j~105_combout  & ((\ALU_1|Add24~1 ) # (GND)))
// \ALU_1|Add24~3  = CARRY((!\ALU_1|Add24~1 ) # (!\ALU_1|j~105_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~1 ),
	.combout(\ALU_1|Add24~2_combout ),
	.cout(\ALU_1|Add24~3 ));
// synopsys translate_off
defparam \ALU_1|Add24~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add24~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \ALU_1|Add24~4 (
// Equation(s):
// \ALU_1|Add24~4_combout  = (\ALU_1|j~132_combout  & (\ALU_1|Add24~3  $ (GND))) # (!\ALU_1|j~132_combout  & (!\ALU_1|Add24~3  & VCC))
// \ALU_1|Add24~5  = CARRY((\ALU_1|j~132_combout  & !\ALU_1|Add24~3 ))

	.dataa(\ALU_1|j~132_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~3 ),
	.combout(\ALU_1|Add24~4_combout ),
	.cout(\ALU_1|Add24~5 ));
// synopsys translate_off
defparam \ALU_1|Add24~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add24~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \ALU_1|Add24~8 (
// Equation(s):
// \ALU_1|Add24~8_combout  = (\ALU_1|j~182_combout  & (\ALU_1|Add24~7  $ (GND))) # (!\ALU_1|j~182_combout  & (!\ALU_1|Add24~7  & VCC))
// \ALU_1|Add24~9  = CARRY((\ALU_1|j~182_combout  & !\ALU_1|Add24~7 ))

	.dataa(\ALU_1|j~182_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~7 ),
	.combout(\ALU_1|Add24~8_combout ),
	.cout(\ALU_1|Add24~9 ));
// synopsys translate_off
defparam \ALU_1|Add24~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add24~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \ALU_1|Add24~10 (
// Equation(s):
// \ALU_1|Add24~10_combout  = (\ALU_1|j~205_combout  & (!\ALU_1|Add24~9 )) # (!\ALU_1|j~205_combout  & ((\ALU_1|Add24~9 ) # (GND)))
// \ALU_1|Add24~11  = CARRY((!\ALU_1|Add24~9 ) # (!\ALU_1|j~205_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~205_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~9 ),
	.combout(\ALU_1|Add24~10_combout ),
	.cout(\ALU_1|Add24~11 ));
// synopsys translate_off
defparam \ALU_1|Add24~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add24~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \ALU_1|Add24~12 (
// Equation(s):
// \ALU_1|Add24~12_combout  = (\ALU_1|j~227_combout  & (\ALU_1|Add24~11  $ (GND))) # (!\ALU_1|j~227_combout  & (!\ALU_1|Add24~11  & VCC))
// \ALU_1|Add24~13  = CARRY((\ALU_1|j~227_combout  & !\ALU_1|Add24~11 ))

	.dataa(\ALU_1|j~227_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~11 ),
	.combout(\ALU_1|Add24~12_combout ),
	.cout(\ALU_1|Add24~13 ));
// synopsys translate_off
defparam \ALU_1|Add24~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add24~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \ALU_1|Add24~14 (
// Equation(s):
// \ALU_1|Add24~14_combout  = (\ALU_1|j~248_combout  & (!\ALU_1|Add24~13 )) # (!\ALU_1|j~248_combout  & ((\ALU_1|Add24~13 ) # (GND)))
// \ALU_1|Add24~15  = CARRY((!\ALU_1|Add24~13 ) # (!\ALU_1|j~248_combout ))

	.dataa(\ALU_1|j~248_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~13 ),
	.combout(\ALU_1|Add24~14_combout ),
	.cout(\ALU_1|Add24~15 ));
// synopsys translate_off
defparam \ALU_1|Add24~14 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add24~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \ALU_1|Add24~16 (
// Equation(s):
// \ALU_1|Add24~16_combout  = (\ALU_1|j~268_combout  & (\ALU_1|Add24~15  $ (GND))) # (!\ALU_1|j~268_combout  & (!\ALU_1|Add24~15  & VCC))
// \ALU_1|Add24~17  = CARRY((\ALU_1|j~268_combout  & !\ALU_1|Add24~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~268_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~15 ),
	.combout(\ALU_1|Add24~16_combout ),
	.cout(\ALU_1|Add24~17 ));
// synopsys translate_off
defparam \ALU_1|Add24~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add24~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \ALU_1|Add24~18 (
// Equation(s):
// \ALU_1|Add24~18_combout  = (\ALU_1|j~287_combout  & (!\ALU_1|Add24~17 )) # (!\ALU_1|j~287_combout  & ((\ALU_1|Add24~17 ) # (GND)))
// \ALU_1|Add24~19  = CARRY((!\ALU_1|Add24~17 ) # (!\ALU_1|j~287_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~287_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~17 ),
	.combout(\ALU_1|Add24~18_combout ),
	.cout(\ALU_1|Add24~19 ));
// synopsys translate_off
defparam \ALU_1|Add24~18 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add24~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \ALU_1|Add24~20 (
// Equation(s):
// \ALU_1|Add24~20_combout  = (\ALU_1|j~305_combout  & (\ALU_1|Add24~19  $ (GND))) # (!\ALU_1|j~305_combout  & (!\ALU_1|Add24~19  & VCC))
// \ALU_1|Add24~21  = CARRY((\ALU_1|j~305_combout  & !\ALU_1|Add24~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~305_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~19 ),
	.combout(\ALU_1|Add24~20_combout ),
	.cout(\ALU_1|Add24~21 ));
// synopsys translate_off
defparam \ALU_1|Add24~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add24~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \ALU_1|j~306 (
// Equation(s):
// \ALU_1|j~306_combout  = (\ALU_1|always0~18_combout  & ((\ALU_1|j~305_combout ))) # (!\ALU_1|always0~18_combout  & (\ALU_1|Add24~20_combout ))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add24~20_combout ),
	.datad(\ALU_1|j~305_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~306_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~306 .lut_mask = 16'hFA50;
defparam \ALU_1|j~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \ALU_1|j~288 (
// Equation(s):
// \ALU_1|j~288_combout  = (\ALU_1|always0~18_combout  & (\ALU_1|j~287_combout )) # (!\ALU_1|always0~18_combout  & ((\ALU_1|Add24~18_combout )))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~287_combout ),
	.datad(\ALU_1|Add24~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~288_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~288 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \ALU_1|j~248 (
// Equation(s):
// \ALU_1|j~248_combout  = (\ALU_1|always0~17_combout  & ((\ALU_1|j~247_combout ))) # (!\ALU_1|always0~17_combout  & (\ALU_1|Add23~14_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|Add23~14_combout ),
	.datad(\ALU_1|j~247_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~248_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~248 .lut_mask = 16'hFC30;
defparam \ALU_1|j~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \ALU_1|j~249 (
// Equation(s):
// \ALU_1|j~249_combout  = (\ALU_1|always0~18_combout  & (\ALU_1|j~248_combout )) # (!\ALU_1|always0~18_combout  & ((\ALU_1|Add24~14_combout )))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~248_combout ),
	.datad(\ALU_1|Add24~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~249_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~249 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \ALU_1|j~226 (
// Equation(s):
// \ALU_1|j~226_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~225_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~12_combout )))

	.dataa(\ALU_1|j~225_combout ),
	.datab(\ALU_1|always0~16_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add22~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~226_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~226 .lut_mask = 16'hBB88;
defparam \ALU_1|j~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \ALU_1|j~227 (
// Equation(s):
// \ALU_1|j~227_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~226_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~12_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|j~226_combout ),
	.datad(\ALU_1|Add23~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~227_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~227 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \ALU_1|j~228 (
// Equation(s):
// \ALU_1|j~228_combout  = (\ALU_1|always0~18_combout  & ((\ALU_1|j~227_combout ))) # (!\ALU_1|always0~18_combout  & (\ALU_1|Add24~12_combout ))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add24~12_combout ),
	.datad(\ALU_1|j~227_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~228_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~228 .lut_mask = 16'hFA50;
defparam \ALU_1|j~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneive_lcell_comb \ALU_1|j~206 (
// Equation(s):
// \ALU_1|j~206_combout  = (\ALU_1|always0~18_combout  & ((\ALU_1|j~205_combout ))) # (!\ALU_1|always0~18_combout  & (\ALU_1|Add24~10_combout ))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add24~10_combout ),
	.datad(\ALU_1|j~205_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~206_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~206 .lut_mask = 16'hFA50;
defparam \ALU_1|j~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N22
cycloneive_lcell_comb \ALU_1|j~129 (
// Equation(s):
// \ALU_1|j~129_combout  = (\ALU_1|always0~14_combout  & ((\ALU_1|j~128_combout ))) # (!\ALU_1|always0~14_combout  & (\ALU_1|Add20~4_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~14_combout ),
	.datac(\ALU_1|Add20~4_combout ),
	.datad(\ALU_1|j~128_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~129_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~129 .lut_mask = 16'hFC30;
defparam \ALU_1|j~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N28
cycloneive_lcell_comb \ALU_1|j~130 (
// Equation(s):
// \ALU_1|j~130_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~129_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~4_combout )))

	.dataa(\ALU_1|always0~15_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~129_combout ),
	.datad(\ALU_1|Add21~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~130_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~130 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N26
cycloneive_lcell_comb \ALU_1|j~131 (
// Equation(s):
// \ALU_1|j~131_combout  = (\ALU_1|always0~16_combout  & ((\ALU_1|j~130_combout ))) # (!\ALU_1|always0~16_combout  & (\ALU_1|Add22~4_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~16_combout ),
	.datac(\ALU_1|Add22~4_combout ),
	.datad(\ALU_1|j~130_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~131_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~131 .lut_mask = 16'hFC30;
defparam \ALU_1|j~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N16
cycloneive_lcell_comb \ALU_1|j~132 (
// Equation(s):
// \ALU_1|j~132_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~131_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~4_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|j~131_combout ),
	.datad(\ALU_1|Add23~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~132_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~132 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N6
cycloneive_lcell_comb \ALU_1|j~133 (
// Equation(s):
// \ALU_1|j~133_combout  = (\ALU_1|always0~18_combout  & ((\ALU_1|j~132_combout ))) # (!\ALU_1|always0~18_combout  & (\ALU_1|Add24~4_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~18_combout ),
	.datac(\ALU_1|Add24~4_combout ),
	.datad(\ALU_1|j~132_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~133_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~133 .lut_mask = 16'hFC30;
defparam \ALU_1|j~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \ALU_1|j~106 (
// Equation(s):
// \ALU_1|j~106_combout  = (\ALU_1|always0~18_combout  & ((\ALU_1|j~105_combout ))) # (!\ALU_1|always0~18_combout  & (\ALU_1|Add24~2_combout ))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add24~2_combout ),
	.datad(\ALU_1|j~105_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~106_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~106 .lut_mask = 16'hFA50;
defparam \ALU_1|j~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \ALU_1|j~78 (
// Equation(s):
// \ALU_1|j~78_combout  = (\ALU_1|always0~18_combout  & ((\ALU_1|j~77_combout ))) # (!\ALU_1|always0~18_combout  & (\ALU_1|Add24~0_combout ))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add24~0_combout ),
	.datad(\ALU_1|j~77_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~78 .lut_mask = 16'hFA50;
defparam \ALU_1|j~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \ALU_1|Add25~0 (
// Equation(s):
// \ALU_1|Add25~0_combout  = \ALU_1|j~78_combout  $ (VCC)
// \ALU_1|Add25~1  = CARRY(\ALU_1|j~78_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add25~0_combout ),
	.cout(\ALU_1|Add25~1 ));
// synopsys translate_off
defparam \ALU_1|Add25~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \ALU_1|Add25~2 (
// Equation(s):
// \ALU_1|Add25~2_combout  = (\ALU_1|j~106_combout  & (!\ALU_1|Add25~1 )) # (!\ALU_1|j~106_combout  & ((\ALU_1|Add25~1 ) # (GND)))
// \ALU_1|Add25~3  = CARRY((!\ALU_1|Add25~1 ) # (!\ALU_1|j~106_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~1 ),
	.combout(\ALU_1|Add25~2_combout ),
	.cout(\ALU_1|Add25~3 ));
// synopsys translate_off
defparam \ALU_1|Add25~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add25~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \ALU_1|Add25~4 (
// Equation(s):
// \ALU_1|Add25~4_combout  = (\ALU_1|j~133_combout  & (\ALU_1|Add25~3  $ (GND))) # (!\ALU_1|j~133_combout  & (!\ALU_1|Add25~3  & VCC))
// \ALU_1|Add25~5  = CARRY((\ALU_1|j~133_combout  & !\ALU_1|Add25~3 ))

	.dataa(gnd),
	.datab(\ALU_1|j~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~3 ),
	.combout(\ALU_1|Add25~4_combout ),
	.cout(\ALU_1|Add25~5 ));
// synopsys translate_off
defparam \ALU_1|Add25~4 .lut_mask = 16'hC30C;
defparam \ALU_1|Add25~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \ALU_1|Add25~6 (
// Equation(s):
// \ALU_1|Add25~6_combout  = (\ALU_1|j~159_combout  & (!\ALU_1|Add25~5 )) # (!\ALU_1|j~159_combout  & ((\ALU_1|Add25~5 ) # (GND)))
// \ALU_1|Add25~7  = CARRY((!\ALU_1|Add25~5 ) # (!\ALU_1|j~159_combout ))

	.dataa(\ALU_1|j~159_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~5 ),
	.combout(\ALU_1|Add25~6_combout ),
	.cout(\ALU_1|Add25~7 ));
// synopsys translate_off
defparam \ALU_1|Add25~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add25~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \ALU_1|Add25~8 (
// Equation(s):
// \ALU_1|Add25~8_combout  = (\ALU_1|j~183_combout  & (\ALU_1|Add25~7  $ (GND))) # (!\ALU_1|j~183_combout  & (!\ALU_1|Add25~7  & VCC))
// \ALU_1|Add25~9  = CARRY((\ALU_1|j~183_combout  & !\ALU_1|Add25~7 ))

	.dataa(\ALU_1|j~183_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~7 ),
	.combout(\ALU_1|Add25~8_combout ),
	.cout(\ALU_1|Add25~9 ));
// synopsys translate_off
defparam \ALU_1|Add25~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add25~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \ALU_1|Add25~10 (
// Equation(s):
// \ALU_1|Add25~10_combout  = (\ALU_1|j~206_combout  & (!\ALU_1|Add25~9 )) # (!\ALU_1|j~206_combout  & ((\ALU_1|Add25~9 ) # (GND)))
// \ALU_1|Add25~11  = CARRY((!\ALU_1|Add25~9 ) # (!\ALU_1|j~206_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~206_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~9 ),
	.combout(\ALU_1|Add25~10_combout ),
	.cout(\ALU_1|Add25~11 ));
// synopsys translate_off
defparam \ALU_1|Add25~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add25~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \ALU_1|Add25~12 (
// Equation(s):
// \ALU_1|Add25~12_combout  = (\ALU_1|j~228_combout  & (\ALU_1|Add25~11  $ (GND))) # (!\ALU_1|j~228_combout  & (!\ALU_1|Add25~11  & VCC))
// \ALU_1|Add25~13  = CARRY((\ALU_1|j~228_combout  & !\ALU_1|Add25~11 ))

	.dataa(gnd),
	.datab(\ALU_1|j~228_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~11 ),
	.combout(\ALU_1|Add25~12_combout ),
	.cout(\ALU_1|Add25~13 ));
// synopsys translate_off
defparam \ALU_1|Add25~12 .lut_mask = 16'hC30C;
defparam \ALU_1|Add25~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \ALU_1|Add25~16 (
// Equation(s):
// \ALU_1|Add25~16_combout  = (\ALU_1|j~269_combout  & (\ALU_1|Add25~15  $ (GND))) # (!\ALU_1|j~269_combout  & (!\ALU_1|Add25~15  & VCC))
// \ALU_1|Add25~17  = CARRY((\ALU_1|j~269_combout  & !\ALU_1|Add25~15 ))

	.dataa(\ALU_1|j~269_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~15 ),
	.combout(\ALU_1|Add25~16_combout ),
	.cout(\ALU_1|Add25~17 ));
// synopsys translate_off
defparam \ALU_1|Add25~16 .lut_mask = 16'hA50A;
defparam \ALU_1|Add25~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \ALU_1|Add25~18 (
// Equation(s):
// \ALU_1|Add25~18_combout  = (\ALU_1|j~288_combout  & (!\ALU_1|Add25~17 )) # (!\ALU_1|j~288_combout  & ((\ALU_1|Add25~17 ) # (GND)))
// \ALU_1|Add25~19  = CARRY((!\ALU_1|Add25~17 ) # (!\ALU_1|j~288_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~288_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~17 ),
	.combout(\ALU_1|Add25~18_combout ),
	.cout(\ALU_1|Add25~19 ));
// synopsys translate_off
defparam \ALU_1|Add25~18 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add25~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \ALU_1|Add25~20 (
// Equation(s):
// \ALU_1|Add25~20_combout  = (\ALU_1|j~306_combout  & (\ALU_1|Add25~19  $ (GND))) # (!\ALU_1|j~306_combout  & (!\ALU_1|Add25~19  & VCC))
// \ALU_1|Add25~21  = CARRY((\ALU_1|j~306_combout  & !\ALU_1|Add25~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~306_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~19 ),
	.combout(\ALU_1|Add25~20_combout ),
	.cout(\ALU_1|Add25~21 ));
// synopsys translate_off
defparam \ALU_1|Add25~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add25~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \ALU_1|Add25~22 (
// Equation(s):
// \ALU_1|Add25~22_combout  = (\ALU_1|j~323_combout  & (!\ALU_1|Add25~21 )) # (!\ALU_1|j~323_combout  & ((\ALU_1|Add25~21 ) # (GND)))
// \ALU_1|Add25~23  = CARRY((!\ALU_1|Add25~21 ) # (!\ALU_1|j~323_combout ))

	.dataa(\ALU_1|j~323_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~21 ),
	.combout(\ALU_1|Add25~22_combout ),
	.cout(\ALU_1|Add25~23 ));
// synopsys translate_off
defparam \ALU_1|Add25~22 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add25~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \ALU_1|Add25~24 (
// Equation(s):
// \ALU_1|Add25~24_combout  = (\ALU_1|j~339_combout  & (\ALU_1|Add25~23  $ (GND))) # (!\ALU_1|j~339_combout  & (!\ALU_1|Add25~23  & VCC))
// \ALU_1|Add25~25  = CARRY((\ALU_1|j~339_combout  & !\ALU_1|Add25~23 ))

	.dataa(gnd),
	.datab(\ALU_1|j~339_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~23 ),
	.combout(\ALU_1|Add25~24_combout ),
	.cout(\ALU_1|Add25~25 ));
// synopsys translate_off
defparam \ALU_1|Add25~24 .lut_mask = 16'hC30C;
defparam \ALU_1|Add25~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \ALU_1|Add25~26 (
// Equation(s):
// \ALU_1|Add25~26_combout  = (\ALU_1|j~354_combout  & (!\ALU_1|Add25~25 )) # (!\ALU_1|j~354_combout  & ((\ALU_1|Add25~25 ) # (GND)))
// \ALU_1|Add25~27  = CARRY((!\ALU_1|Add25~25 ) # (!\ALU_1|j~354_combout ))

	.dataa(\ALU_1|j~354_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~25 ),
	.combout(\ALU_1|Add25~26_combout ),
	.cout(\ALU_1|Add25~27 ));
// synopsys translate_off
defparam \ALU_1|Add25~26 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add25~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \ALU_1|Add25~28 (
// Equation(s):
// \ALU_1|Add25~28_combout  = (\ALU_1|j~368_combout  & (\ALU_1|Add25~27  $ (GND))) # (!\ALU_1|j~368_combout  & (!\ALU_1|Add25~27  & VCC))
// \ALU_1|Add25~29  = CARRY((\ALU_1|j~368_combout  & !\ALU_1|Add25~27 ))

	.dataa(\ALU_1|j~368_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~27 ),
	.combout(\ALU_1|Add25~28_combout ),
	.cout(\ALU_1|Add25~29 ));
// synopsys translate_off
defparam \ALU_1|Add25~28 .lut_mask = 16'hA50A;
defparam \ALU_1|Add25~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \ALU_1|Add25~30 (
// Equation(s):
// \ALU_1|Add25~30_combout  = (\ALU_1|j~381_combout  & (!\ALU_1|Add25~29 )) # (!\ALU_1|j~381_combout  & ((\ALU_1|Add25~29 ) # (GND)))
// \ALU_1|Add25~31  = CARRY((!\ALU_1|Add25~29 ) # (!\ALU_1|j~381_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~381_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~29 ),
	.combout(\ALU_1|Add25~30_combout ),
	.cout(\ALU_1|Add25~31 ));
// synopsys translate_off
defparam \ALU_1|Add25~30 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add25~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneive_lcell_comb \ALU_1|Add25~32 (
// Equation(s):
// \ALU_1|Add25~32_combout  = (\ALU_1|j~393_combout  & (\ALU_1|Add25~31  $ (GND))) # (!\ALU_1|j~393_combout  & (!\ALU_1|Add25~31  & VCC))
// \ALU_1|Add25~33  = CARRY((\ALU_1|j~393_combout  & !\ALU_1|Add25~31 ))

	.dataa(gnd),
	.datab(\ALU_1|j~393_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~31 ),
	.combout(\ALU_1|Add25~32_combout ),
	.cout(\ALU_1|Add25~33 ));
// synopsys translate_off
defparam \ALU_1|Add25~32 .lut_mask = 16'hC30C;
defparam \ALU_1|Add25~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \ALU_1|Add25~34 (
// Equation(s):
// \ALU_1|Add25~34_combout  = (\ALU_1|j~404_combout  & (!\ALU_1|Add25~33 )) # (!\ALU_1|j~404_combout  & ((\ALU_1|Add25~33 ) # (GND)))
// \ALU_1|Add25~35  = CARRY((!\ALU_1|Add25~33 ) # (!\ALU_1|j~404_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~404_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add25~33 ),
	.combout(\ALU_1|Add25~34_combout ),
	.cout(\ALU_1|Add25~35 ));
// synopsys translate_off
defparam \ALU_1|Add25~34 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add25~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \ALU_1|j~405 (
// Equation(s):
// \ALU_1|j~405_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~404_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~34_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~19_combout ),
	.datac(\ALU_1|j~404_combout ),
	.datad(\ALU_1|Add25~34_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~405_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~405 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneive_lcell_comb \ALU_1|Add26~34 (
// Equation(s):
// \ALU_1|Add26~34_combout  = (\ALU_1|j~405_combout  & (!\ALU_1|Add26~33 )) # (!\ALU_1|j~405_combout  & ((\ALU_1|Add26~33 ) # (GND)))
// \ALU_1|Add26~35  = CARRY((!\ALU_1|Add26~33 ) # (!\ALU_1|j~405_combout ))

	.dataa(\ALU_1|j~405_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~33 ),
	.combout(\ALU_1|Add26~34_combout ),
	.cout(\ALU_1|Add26~35 ));
// synopsys translate_off
defparam \ALU_1|Add26~34 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add26~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \ALU_1|j~406 (
// Equation(s):
// \ALU_1|j~406_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~405_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~34_combout )))

	.dataa(\ALU_1|always0~20_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~405_combout ),
	.datad(\ALU_1|Add26~34_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~406_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~406 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \ALU_1|j~307 (
// Equation(s):
// \ALU_1|j~307_combout  = (\ALU_1|always0~19_combout  & ((\ALU_1|j~306_combout ))) # (!\ALU_1|always0~19_combout  & (\ALU_1|Add25~20_combout ))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add25~20_combout ),
	.datad(\ALU_1|j~306_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~307_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~307 .lut_mask = 16'hFA50;
defparam \ALU_1|j~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \ALU_1|j~289 (
// Equation(s):
// \ALU_1|j~289_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~288_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~18_combout )))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~288_combout ),
	.datad(\ALU_1|Add25~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~289_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~289 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneive_lcell_comb \ALU_1|j~229 (
// Equation(s):
// \ALU_1|j~229_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~228_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~12_combout )))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(\ALU_1|j~228_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add25~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~229_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~229 .lut_mask = 16'hDD88;
defparam \ALU_1|j~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneive_lcell_comb \ALU_1|j~207 (
// Equation(s):
// \ALU_1|j~207_combout  = (\ALU_1|always0~19_combout  & ((\ALU_1|j~206_combout ))) # (!\ALU_1|always0~19_combout  & (\ALU_1|Add25~10_combout ))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add25~10_combout ),
	.datad(\ALU_1|j~206_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~207_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~207 .lut_mask = 16'hFA50;
defparam \ALU_1|j~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \ALU_1|j~107 (
// Equation(s):
// \ALU_1|j~107_combout  = (\ALU_1|always0~19_combout  & ((\ALU_1|j~106_combout ))) # (!\ALU_1|always0~19_combout  & (\ALU_1|Add25~2_combout ))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add25~2_combout ),
	.datad(\ALU_1|j~106_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~107_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~107 .lut_mask = 16'hFA50;
defparam \ALU_1|j~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneive_lcell_comb \ALU_1|Add26~0 (
// Equation(s):
// \ALU_1|Add26~0_combout  = \ALU_1|j~79_combout  $ (VCC)
// \ALU_1|Add26~1  = CARRY(\ALU_1|j~79_combout )

	.dataa(\ALU_1|j~79_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add26~0_combout ),
	.cout(\ALU_1|Add26~1 ));
// synopsys translate_off
defparam \ALU_1|Add26~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N10
cycloneive_lcell_comb \ALU_1|Add26~2 (
// Equation(s):
// \ALU_1|Add26~2_combout  = (\ALU_1|j~107_combout  & (!\ALU_1|Add26~1 )) # (!\ALU_1|j~107_combout  & ((\ALU_1|Add26~1 ) # (GND)))
// \ALU_1|Add26~3  = CARRY((!\ALU_1|Add26~1 ) # (!\ALU_1|j~107_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~1 ),
	.combout(\ALU_1|Add26~2_combout ),
	.cout(\ALU_1|Add26~3 ));
// synopsys translate_off
defparam \ALU_1|Add26~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add26~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneive_lcell_comb \ALU_1|Add26~4 (
// Equation(s):
// \ALU_1|Add26~4_combout  = (\ALU_1|j~134_combout  & (\ALU_1|Add26~3  $ (GND))) # (!\ALU_1|j~134_combout  & (!\ALU_1|Add26~3  & VCC))
// \ALU_1|Add26~5  = CARRY((\ALU_1|j~134_combout  & !\ALU_1|Add26~3 ))

	.dataa(\ALU_1|j~134_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~3 ),
	.combout(\ALU_1|Add26~4_combout ),
	.cout(\ALU_1|Add26~5 ));
// synopsys translate_off
defparam \ALU_1|Add26~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add26~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneive_lcell_comb \ALU_1|Add26~6 (
// Equation(s):
// \ALU_1|Add26~6_combout  = (\ALU_1|j~160_combout  & (!\ALU_1|Add26~5 )) # (!\ALU_1|j~160_combout  & ((\ALU_1|Add26~5 ) # (GND)))
// \ALU_1|Add26~7  = CARRY((!\ALU_1|Add26~5 ) # (!\ALU_1|j~160_combout ))

	.dataa(\ALU_1|j~160_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~5 ),
	.combout(\ALU_1|Add26~6_combout ),
	.cout(\ALU_1|Add26~7 ));
// synopsys translate_off
defparam \ALU_1|Add26~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add26~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneive_lcell_comb \ALU_1|Add26~8 (
// Equation(s):
// \ALU_1|Add26~8_combout  = (\ALU_1|j~184_combout  & (\ALU_1|Add26~7  $ (GND))) # (!\ALU_1|j~184_combout  & (!\ALU_1|Add26~7  & VCC))
// \ALU_1|Add26~9  = CARRY((\ALU_1|j~184_combout  & !\ALU_1|Add26~7 ))

	.dataa(\ALU_1|j~184_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~7 ),
	.combout(\ALU_1|Add26~8_combout ),
	.cout(\ALU_1|Add26~9 ));
// synopsys translate_off
defparam \ALU_1|Add26~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add26~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneive_lcell_comb \ALU_1|Add26~10 (
// Equation(s):
// \ALU_1|Add26~10_combout  = (\ALU_1|j~207_combout  & (!\ALU_1|Add26~9 )) # (!\ALU_1|j~207_combout  & ((\ALU_1|Add26~9 ) # (GND)))
// \ALU_1|Add26~11  = CARRY((!\ALU_1|Add26~9 ) # (!\ALU_1|j~207_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~207_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~9 ),
	.combout(\ALU_1|Add26~10_combout ),
	.cout(\ALU_1|Add26~11 ));
// synopsys translate_off
defparam \ALU_1|Add26~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add26~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N20
cycloneive_lcell_comb \ALU_1|Add26~12 (
// Equation(s):
// \ALU_1|Add26~12_combout  = (\ALU_1|j~229_combout  & (\ALU_1|Add26~11  $ (GND))) # (!\ALU_1|j~229_combout  & (!\ALU_1|Add26~11  & VCC))
// \ALU_1|Add26~13  = CARRY((\ALU_1|j~229_combout  & !\ALU_1|Add26~11 ))

	.dataa(gnd),
	.datab(\ALU_1|j~229_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~11 ),
	.combout(\ALU_1|Add26~12_combout ),
	.cout(\ALU_1|Add26~13 ));
// synopsys translate_off
defparam \ALU_1|Add26~12 .lut_mask = 16'hC30C;
defparam \ALU_1|Add26~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N22
cycloneive_lcell_comb \ALU_1|Add26~14 (
// Equation(s):
// \ALU_1|Add26~14_combout  = (\ALU_1|j~250_combout  & (!\ALU_1|Add26~13 )) # (!\ALU_1|j~250_combout  & ((\ALU_1|Add26~13 ) # (GND)))
// \ALU_1|Add26~15  = CARRY((!\ALU_1|Add26~13 ) # (!\ALU_1|j~250_combout ))

	.dataa(\ALU_1|j~250_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~13 ),
	.combout(\ALU_1|Add26~14_combout ),
	.cout(\ALU_1|Add26~15 ));
// synopsys translate_off
defparam \ALU_1|Add26~14 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add26~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N24
cycloneive_lcell_comb \ALU_1|Add26~16 (
// Equation(s):
// \ALU_1|Add26~16_combout  = (\ALU_1|j~270_combout  & (\ALU_1|Add26~15  $ (GND))) # (!\ALU_1|j~270_combout  & (!\ALU_1|Add26~15  & VCC))
// \ALU_1|Add26~17  = CARRY((\ALU_1|j~270_combout  & !\ALU_1|Add26~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~270_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~15 ),
	.combout(\ALU_1|Add26~16_combout ),
	.cout(\ALU_1|Add26~17 ));
// synopsys translate_off
defparam \ALU_1|Add26~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add26~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N26
cycloneive_lcell_comb \ALU_1|Add26~18 (
// Equation(s):
// \ALU_1|Add26~18_combout  = (\ALU_1|j~289_combout  & (!\ALU_1|Add26~17 )) # (!\ALU_1|j~289_combout  & ((\ALU_1|Add26~17 ) # (GND)))
// \ALU_1|Add26~19  = CARRY((!\ALU_1|Add26~17 ) # (!\ALU_1|j~289_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~289_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~17 ),
	.combout(\ALU_1|Add26~18_combout ),
	.cout(\ALU_1|Add26~19 ));
// synopsys translate_off
defparam \ALU_1|Add26~18 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add26~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneive_lcell_comb \ALU_1|Add26~20 (
// Equation(s):
// \ALU_1|Add26~20_combout  = (\ALU_1|j~307_combout  & (\ALU_1|Add26~19  $ (GND))) # (!\ALU_1|j~307_combout  & (!\ALU_1|Add26~19  & VCC))
// \ALU_1|Add26~21  = CARRY((\ALU_1|j~307_combout  & !\ALU_1|Add26~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~307_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~19 ),
	.combout(\ALU_1|Add26~20_combout ),
	.cout(\ALU_1|Add26~21 ));
// synopsys translate_off
defparam \ALU_1|Add26~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add26~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \ALU_1|j~308 (
// Equation(s):
// \ALU_1|j~308_combout  = (\ALU_1|always0~20_combout  & ((\ALU_1|j~307_combout ))) # (!\ALU_1|always0~20_combout  & (\ALU_1|Add26~20_combout ))

	.dataa(\ALU_1|always0~20_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add26~20_combout ),
	.datad(\ALU_1|j~307_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~308_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~308 .lut_mask = 16'hFA50;
defparam \ALU_1|j~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \ALU_1|j~290 (
// Equation(s):
// \ALU_1|j~290_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~289_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~18_combout )))

	.dataa(\ALU_1|always0~20_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~289_combout ),
	.datad(\ALU_1|Add26~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~290_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~290 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \ALU_1|j~251 (
// Equation(s):
// \ALU_1|j~251_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~250_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~14_combout )))

	.dataa(\ALU_1|j~250_combout ),
	.datab(\ALU_1|always0~20_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add26~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~251_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~251 .lut_mask = 16'hBB88;
defparam \ALU_1|j~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \ALU_1|j~108 (
// Equation(s):
// \ALU_1|j~108_combout  = (\ALU_1|always0~20_combout  & ((\ALU_1|j~107_combout ))) # (!\ALU_1|always0~20_combout  & (\ALU_1|Add26~2_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~20_combout ),
	.datac(\ALU_1|Add26~2_combout ),
	.datad(\ALU_1|j~107_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~108_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~108 .lut_mask = 16'hFC30;
defparam \ALU_1|j~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \ALU_1|Add27~0 (
// Equation(s):
// \ALU_1|Add27~0_combout  = \ALU_1|j~80_combout  $ (VCC)
// \ALU_1|Add27~1  = CARRY(\ALU_1|j~80_combout )

	.dataa(\ALU_1|j~80_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add27~0_combout ),
	.cout(\ALU_1|Add27~1 ));
// synopsys translate_off
defparam \ALU_1|Add27~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \ALU_1|Add27~2 (
// Equation(s):
// \ALU_1|Add27~2_combout  = (\ALU_1|j~108_combout  & (!\ALU_1|Add27~1 )) # (!\ALU_1|j~108_combout  & ((\ALU_1|Add27~1 ) # (GND)))
// \ALU_1|Add27~3  = CARRY((!\ALU_1|Add27~1 ) # (!\ALU_1|j~108_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~1 ),
	.combout(\ALU_1|Add27~2_combout ),
	.cout(\ALU_1|Add27~3 ));
// synopsys translate_off
defparam \ALU_1|Add27~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add27~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \ALU_1|Add27~4 (
// Equation(s):
// \ALU_1|Add27~4_combout  = (\ALU_1|j~135_combout  & (\ALU_1|Add27~3  $ (GND))) # (!\ALU_1|j~135_combout  & (!\ALU_1|Add27~3  & VCC))
// \ALU_1|Add27~5  = CARRY((\ALU_1|j~135_combout  & !\ALU_1|Add27~3 ))

	.dataa(\ALU_1|j~135_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~3 ),
	.combout(\ALU_1|Add27~4_combout ),
	.cout(\ALU_1|Add27~5 ));
// synopsys translate_off
defparam \ALU_1|Add27~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add27~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \ALU_1|Add27~6 (
// Equation(s):
// \ALU_1|Add27~6_combout  = (\ALU_1|j~161_combout  & (!\ALU_1|Add27~5 )) # (!\ALU_1|j~161_combout  & ((\ALU_1|Add27~5 ) # (GND)))
// \ALU_1|Add27~7  = CARRY((!\ALU_1|Add27~5 ) # (!\ALU_1|j~161_combout ))

	.dataa(\ALU_1|j~161_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~5 ),
	.combout(\ALU_1|Add27~6_combout ),
	.cout(\ALU_1|Add27~7 ));
// synopsys translate_off
defparam \ALU_1|Add27~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add27~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \ALU_1|Add27~8 (
// Equation(s):
// \ALU_1|Add27~8_combout  = (\ALU_1|j~185_combout  & (\ALU_1|Add27~7  $ (GND))) # (!\ALU_1|j~185_combout  & (!\ALU_1|Add27~7  & VCC))
// \ALU_1|Add27~9  = CARRY((\ALU_1|j~185_combout  & !\ALU_1|Add27~7 ))

	.dataa(\ALU_1|j~185_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~7 ),
	.combout(\ALU_1|Add27~8_combout ),
	.cout(\ALU_1|Add27~9 ));
// synopsys translate_off
defparam \ALU_1|Add27~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add27~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \ALU_1|Add27~10 (
// Equation(s):
// \ALU_1|Add27~10_combout  = (\ALU_1|j~208_combout  & (!\ALU_1|Add27~9 )) # (!\ALU_1|j~208_combout  & ((\ALU_1|Add27~9 ) # (GND)))
// \ALU_1|Add27~11  = CARRY((!\ALU_1|Add27~9 ) # (!\ALU_1|j~208_combout ))

	.dataa(\ALU_1|j~208_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~9 ),
	.combout(\ALU_1|Add27~10_combout ),
	.cout(\ALU_1|Add27~11 ));
// synopsys translate_off
defparam \ALU_1|Add27~10 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add27~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \ALU_1|Add27~12 (
// Equation(s):
// \ALU_1|Add27~12_combout  = (\ALU_1|j~230_combout  & (\ALU_1|Add27~11  $ (GND))) # (!\ALU_1|j~230_combout  & (!\ALU_1|Add27~11  & VCC))
// \ALU_1|Add27~13  = CARRY((\ALU_1|j~230_combout  & !\ALU_1|Add27~11 ))

	.dataa(\ALU_1|j~230_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~11 ),
	.combout(\ALU_1|Add27~12_combout ),
	.cout(\ALU_1|Add27~13 ));
// synopsys translate_off
defparam \ALU_1|Add27~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add27~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \ALU_1|Add27~14 (
// Equation(s):
// \ALU_1|Add27~14_combout  = (\ALU_1|j~251_combout  & (!\ALU_1|Add27~13 )) # (!\ALU_1|j~251_combout  & ((\ALU_1|Add27~13 ) # (GND)))
// \ALU_1|Add27~15  = CARRY((!\ALU_1|Add27~13 ) # (!\ALU_1|j~251_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~251_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~13 ),
	.combout(\ALU_1|Add27~14_combout ),
	.cout(\ALU_1|Add27~15 ));
// synopsys translate_off
defparam \ALU_1|Add27~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add27~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \ALU_1|Add27~16 (
// Equation(s):
// \ALU_1|Add27~16_combout  = (\ALU_1|j~271_combout  & (\ALU_1|Add27~15  $ (GND))) # (!\ALU_1|j~271_combout  & (!\ALU_1|Add27~15  & VCC))
// \ALU_1|Add27~17  = CARRY((\ALU_1|j~271_combout  & !\ALU_1|Add27~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~271_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~15 ),
	.combout(\ALU_1|Add27~16_combout ),
	.cout(\ALU_1|Add27~17 ));
// synopsys translate_off
defparam \ALU_1|Add27~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add27~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \ALU_1|Add27~18 (
// Equation(s):
// \ALU_1|Add27~18_combout  = (\ALU_1|j~290_combout  & (!\ALU_1|Add27~17 )) # (!\ALU_1|j~290_combout  & ((\ALU_1|Add27~17 ) # (GND)))
// \ALU_1|Add27~19  = CARRY((!\ALU_1|Add27~17 ) # (!\ALU_1|j~290_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~290_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~17 ),
	.combout(\ALU_1|Add27~18_combout ),
	.cout(\ALU_1|Add27~19 ));
// synopsys translate_off
defparam \ALU_1|Add27~18 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add27~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \ALU_1|Add27~20 (
// Equation(s):
// \ALU_1|Add27~20_combout  = (\ALU_1|j~308_combout  & (\ALU_1|Add27~19  $ (GND))) # (!\ALU_1|j~308_combout  & (!\ALU_1|Add27~19  & VCC))
// \ALU_1|Add27~21  = CARRY((\ALU_1|j~308_combout  & !\ALU_1|Add27~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~308_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~19 ),
	.combout(\ALU_1|Add27~20_combout ),
	.cout(\ALU_1|Add27~21 ));
// synopsys translate_off
defparam \ALU_1|Add27~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add27~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \ALU_1|Add27~22 (
// Equation(s):
// \ALU_1|Add27~22_combout  = (\ALU_1|j~325_combout  & (!\ALU_1|Add27~21 )) # (!\ALU_1|j~325_combout  & ((\ALU_1|Add27~21 ) # (GND)))
// \ALU_1|Add27~23  = CARRY((!\ALU_1|Add27~21 ) # (!\ALU_1|j~325_combout ))

	.dataa(\ALU_1|j~325_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~21 ),
	.combout(\ALU_1|Add27~22_combout ),
	.cout(\ALU_1|Add27~23 ));
// synopsys translate_off
defparam \ALU_1|Add27~22 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add27~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \ALU_1|Add27~24 (
// Equation(s):
// \ALU_1|Add27~24_combout  = (\ALU_1|j~341_combout  & (\ALU_1|Add27~23  $ (GND))) # (!\ALU_1|j~341_combout  & (!\ALU_1|Add27~23  & VCC))
// \ALU_1|Add27~25  = CARRY((\ALU_1|j~341_combout  & !\ALU_1|Add27~23 ))

	.dataa(\ALU_1|j~341_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~23 ),
	.combout(\ALU_1|Add27~24_combout ),
	.cout(\ALU_1|Add27~25 ));
// synopsys translate_off
defparam \ALU_1|Add27~24 .lut_mask = 16'hA50A;
defparam \ALU_1|Add27~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \ALU_1|Add27~26 (
// Equation(s):
// \ALU_1|Add27~26_combout  = (\ALU_1|j~356_combout  & (!\ALU_1|Add27~25 )) # (!\ALU_1|j~356_combout  & ((\ALU_1|Add27~25 ) # (GND)))
// \ALU_1|Add27~27  = CARRY((!\ALU_1|Add27~25 ) # (!\ALU_1|j~356_combout ))

	.dataa(\ALU_1|j~356_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~25 ),
	.combout(\ALU_1|Add27~26_combout ),
	.cout(\ALU_1|Add27~27 ));
// synopsys translate_off
defparam \ALU_1|Add27~26 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add27~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \ALU_1|Add27~28 (
// Equation(s):
// \ALU_1|Add27~28_combout  = (\ALU_1|j~370_combout  & (\ALU_1|Add27~27  $ (GND))) # (!\ALU_1|j~370_combout  & (!\ALU_1|Add27~27  & VCC))
// \ALU_1|Add27~29  = CARRY((\ALU_1|j~370_combout  & !\ALU_1|Add27~27 ))

	.dataa(\ALU_1|j~370_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~27 ),
	.combout(\ALU_1|Add27~28_combout ),
	.cout(\ALU_1|Add27~29 ));
// synopsys translate_off
defparam \ALU_1|Add27~28 .lut_mask = 16'hA50A;
defparam \ALU_1|Add27~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \ALU_1|Add27~30 (
// Equation(s):
// \ALU_1|Add27~30_combout  = (\ALU_1|j~383_combout  & (!\ALU_1|Add27~29 )) # (!\ALU_1|j~383_combout  & ((\ALU_1|Add27~29 ) # (GND)))
// \ALU_1|Add27~31  = CARRY((!\ALU_1|Add27~29 ) # (!\ALU_1|j~383_combout ))

	.dataa(\ALU_1|j~383_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~29 ),
	.combout(\ALU_1|Add27~30_combout ),
	.cout(\ALU_1|Add27~31 ));
// synopsys translate_off
defparam \ALU_1|Add27~30 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add27~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \ALU_1|Add27~32 (
// Equation(s):
// \ALU_1|Add27~32_combout  = (\ALU_1|j~395_combout  & (\ALU_1|Add27~31  $ (GND))) # (!\ALU_1|j~395_combout  & (!\ALU_1|Add27~31  & VCC))
// \ALU_1|Add27~33  = CARRY((\ALU_1|j~395_combout  & !\ALU_1|Add27~31 ))

	.dataa(gnd),
	.datab(\ALU_1|j~395_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~31 ),
	.combout(\ALU_1|Add27~32_combout ),
	.cout(\ALU_1|Add27~33 ));
// synopsys translate_off
defparam \ALU_1|Add27~32 .lut_mask = 16'hC30C;
defparam \ALU_1|Add27~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \ALU_1|Add27~36 (
// Equation(s):
// \ALU_1|Add27~36_combout  = (\ALU_1|j~416_combout  & (\ALU_1|Add27~35  $ (GND))) # (!\ALU_1|j~416_combout  & (!\ALU_1|Add27~35  & VCC))
// \ALU_1|Add27~37  = CARRY((\ALU_1|j~416_combout  & !\ALU_1|Add27~35 ))

	.dataa(\ALU_1|j~416_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~35 ),
	.combout(\ALU_1|Add27~36_combout ),
	.cout(\ALU_1|Add27~37 ));
// synopsys translate_off
defparam \ALU_1|Add27~36 .lut_mask = 16'hA50A;
defparam \ALU_1|Add27~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \ALU_1|Add27~38 (
// Equation(s):
// \ALU_1|Add27~38_combout  = (\ALU_1|j~425_combout  & (!\ALU_1|Add27~37 )) # (!\ALU_1|j~425_combout  & ((\ALU_1|Add27~37 ) # (GND)))
// \ALU_1|Add27~39  = CARRY((!\ALU_1|Add27~37 ) # (!\ALU_1|j~425_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~425_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~37 ),
	.combout(\ALU_1|Add27~38_combout ),
	.cout(\ALU_1|Add27~39 ));
// synopsys translate_off
defparam \ALU_1|Add27~38 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add27~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \ALU_1|Add27~40 (
// Equation(s):
// \ALU_1|Add27~40_combout  = (\ALU_1|j~433_combout  & (\ALU_1|Add27~39  $ (GND))) # (!\ALU_1|j~433_combout  & (!\ALU_1|Add27~39  & VCC))
// \ALU_1|Add27~41  = CARRY((\ALU_1|j~433_combout  & !\ALU_1|Add27~39 ))

	.dataa(\ALU_1|j~433_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~39 ),
	.combout(\ALU_1|Add27~40_combout ),
	.cout(\ALU_1|Add27~41 ));
// synopsys translate_off
defparam \ALU_1|Add27~40 .lut_mask = 16'hA50A;
defparam \ALU_1|Add27~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \ALU_1|j~434 (
// Equation(s):
// \ALU_1|j~434_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~433_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~40_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|j~433_combout ),
	.datad(\ALU_1|Add27~40_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~434_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~434 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
cycloneive_lcell_comb \ALU_1|Add24~24 (
// Equation(s):
// \ALU_1|Add24~24_combout  = (\ALU_1|j~338_combout  & (\ALU_1|Add24~23  $ (GND))) # (!\ALU_1|j~338_combout  & (!\ALU_1|Add24~23  & VCC))
// \ALU_1|Add24~25  = CARRY((\ALU_1|j~338_combout  & !\ALU_1|Add24~23 ))

	.dataa(\ALU_1|j~338_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~23 ),
	.combout(\ALU_1|Add24~24_combout ),
	.cout(\ALU_1|Add24~25 ));
// synopsys translate_off
defparam \ALU_1|Add24~24 .lut_mask = 16'hA50A;
defparam \ALU_1|Add24~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \ALU_1|Add24~26 (
// Equation(s):
// \ALU_1|Add24~26_combout  = (\ALU_1|j~353_combout  & (!\ALU_1|Add24~25 )) # (!\ALU_1|j~353_combout  & ((\ALU_1|Add24~25 ) # (GND)))
// \ALU_1|Add24~27  = CARRY((!\ALU_1|Add24~25 ) # (!\ALU_1|j~353_combout ))

	.dataa(\ALU_1|j~353_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~25 ),
	.combout(\ALU_1|Add24~26_combout ),
	.cout(\ALU_1|Add24~27 ));
// synopsys translate_off
defparam \ALU_1|Add24~26 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add24~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneive_lcell_comb \ALU_1|Add24~28 (
// Equation(s):
// \ALU_1|Add24~28_combout  = (\ALU_1|j~367_combout  & (\ALU_1|Add24~27  $ (GND))) # (!\ALU_1|j~367_combout  & (!\ALU_1|Add24~27  & VCC))
// \ALU_1|Add24~29  = CARRY((\ALU_1|j~367_combout  & !\ALU_1|Add24~27 ))

	.dataa(gnd),
	.datab(\ALU_1|j~367_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~27 ),
	.combout(\ALU_1|Add24~28_combout ),
	.cout(\ALU_1|Add24~29 ));
// synopsys translate_off
defparam \ALU_1|Add24~28 .lut_mask = 16'hC30C;
defparam \ALU_1|Add24~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \ALU_1|j~368 (
// Equation(s):
// \ALU_1|j~368_combout  = (\ALU_1|always0~18_combout  & (\ALU_1|j~367_combout )) # (!\ALU_1|always0~18_combout  & ((\ALU_1|Add24~28_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~18_combout ),
	.datac(\ALU_1|j~367_combout ),
	.datad(\ALU_1|Add24~28_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~368_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~368 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \ALU_1|j~369 (
// Equation(s):
// \ALU_1|j~369_combout  = (\ALU_1|always0~19_combout  & ((\ALU_1|j~368_combout ))) # (!\ALU_1|always0~19_combout  & (\ALU_1|Add25~28_combout ))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add25~28_combout ),
	.datad(\ALU_1|j~368_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~369_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~369 .lut_mask = 16'hFA50;
defparam \ALU_1|j~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneive_lcell_comb \ALU_1|Add22~26 (
// Equation(s):
// \ALU_1|Add22~26_combout  = (\ALU_1|j~351_combout  & (!\ALU_1|Add22~25 )) # (!\ALU_1|j~351_combout  & ((\ALU_1|Add22~25 ) # (GND)))
// \ALU_1|Add22~27  = CARRY((!\ALU_1|Add22~25 ) # (!\ALU_1|j~351_combout ))

	.dataa(\ALU_1|j~351_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add22~25 ),
	.combout(\ALU_1|Add22~26_combout ),
	.cout(\ALU_1|Add22~27 ));
// synopsys translate_off
defparam \ALU_1|Add22~26 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add22~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneive_lcell_comb \ALU_1|j~351 (
// Equation(s):
// \ALU_1|j~351_combout  = (\ALU_1|always0~15_combout  & ((\ALU_1|j~350_combout ))) # (!\ALU_1|always0~15_combout  & (\ALU_1|Add21~26_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~15_combout ),
	.datac(\ALU_1|Add21~26_combout ),
	.datad(\ALU_1|j~350_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~351_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~351 .lut_mask = 16'hFC30;
defparam \ALU_1|j~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneive_lcell_comb \ALU_1|j~352 (
// Equation(s):
// \ALU_1|j~352_combout  = (\ALU_1|always0~16_combout  & ((\ALU_1|j~351_combout ))) # (!\ALU_1|always0~16_combout  & (\ALU_1|Add22~26_combout ))

	.dataa(\ALU_1|always0~16_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add22~26_combout ),
	.datad(\ALU_1|j~351_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~352_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~352 .lut_mask = 16'hFA50;
defparam \ALU_1|j~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \ALU_1|j~353 (
// Equation(s):
// \ALU_1|j~353_combout  = (\ALU_1|always0~17_combout  & ((\ALU_1|j~352_combout ))) # (!\ALU_1|always0~17_combout  & (\ALU_1|Add23~26_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|Add23~26_combout ),
	.datad(\ALU_1|j~352_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~353_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~353 .lut_mask = 16'hFC30;
defparam \ALU_1|j~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \ALU_1|j~354 (
// Equation(s):
// \ALU_1|j~354_combout  = (\ALU_1|always0~18_combout  & (\ALU_1|j~353_combout )) # (!\ALU_1|always0~18_combout  & ((\ALU_1|Add24~26_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~18_combout ),
	.datac(\ALU_1|j~353_combout ),
	.datad(\ALU_1|Add24~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~354_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~354 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \ALU_1|j~355 (
// Equation(s):
// \ALU_1|j~355_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~354_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~26_combout )))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~354_combout ),
	.datad(\ALU_1|Add25~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~355_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~355 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N30
cycloneive_lcell_comb \ALU_1|Add26~22 (
// Equation(s):
// \ALU_1|Add26~22_combout  = (\ALU_1|j~324_combout  & (!\ALU_1|Add26~21 )) # (!\ALU_1|j~324_combout  & ((\ALU_1|Add26~21 ) # (GND)))
// \ALU_1|Add26~23  = CARRY((!\ALU_1|Add26~21 ) # (!\ALU_1|j~324_combout ))

	.dataa(\ALU_1|j~324_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~21 ),
	.combout(\ALU_1|Add26~22_combout ),
	.cout(\ALU_1|Add26~23 ));
// synopsys translate_off
defparam \ALU_1|Add26~22 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add26~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \ALU_1|Add26~24 (
// Equation(s):
// \ALU_1|Add26~24_combout  = (\ALU_1|j~340_combout  & (\ALU_1|Add26~23  $ (GND))) # (!\ALU_1|j~340_combout  & (!\ALU_1|Add26~23  & VCC))
// \ALU_1|Add26~25  = CARRY((\ALU_1|j~340_combout  & !\ALU_1|Add26~23 ))

	.dataa(gnd),
	.datab(\ALU_1|j~340_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~23 ),
	.combout(\ALU_1|Add26~24_combout ),
	.cout(\ALU_1|Add26~25 ));
// synopsys translate_off
defparam \ALU_1|Add26~24 .lut_mask = 16'hC30C;
defparam \ALU_1|Add26~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \ALU_1|Add26~26 (
// Equation(s):
// \ALU_1|Add26~26_combout  = (\ALU_1|j~355_combout  & (!\ALU_1|Add26~25 )) # (!\ALU_1|j~355_combout  & ((\ALU_1|Add26~25 ) # (GND)))
// \ALU_1|Add26~27  = CARRY((!\ALU_1|Add26~25 ) # (!\ALU_1|j~355_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~355_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~25 ),
	.combout(\ALU_1|Add26~26_combout ),
	.cout(\ALU_1|Add26~27 ));
// synopsys translate_off
defparam \ALU_1|Add26~26 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add26~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneive_lcell_comb \ALU_1|Add26~28 (
// Equation(s):
// \ALU_1|Add26~28_combout  = (\ALU_1|j~369_combout  & (\ALU_1|Add26~27  $ (GND))) # (!\ALU_1|j~369_combout  & (!\ALU_1|Add26~27  & VCC))
// \ALU_1|Add26~29  = CARRY((\ALU_1|j~369_combout  & !\ALU_1|Add26~27 ))

	.dataa(gnd),
	.datab(\ALU_1|j~369_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~27 ),
	.combout(\ALU_1|Add26~28_combout ),
	.cout(\ALU_1|Add26~29 ));
// synopsys translate_off
defparam \ALU_1|Add26~28 .lut_mask = 16'hC30C;
defparam \ALU_1|Add26~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneive_lcell_comb \ALU_1|Add26~30 (
// Equation(s):
// \ALU_1|Add26~30_combout  = (\ALU_1|j~382_combout  & (!\ALU_1|Add26~29 )) # (!\ALU_1|j~382_combout  & ((\ALU_1|Add26~29 ) # (GND)))
// \ALU_1|Add26~31  = CARRY((!\ALU_1|Add26~29 ) # (!\ALU_1|j~382_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~382_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~29 ),
	.combout(\ALU_1|Add26~30_combout ),
	.cout(\ALU_1|Add26~31 ));
// synopsys translate_off
defparam \ALU_1|Add26~30 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add26~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \ALU_1|j~383 (
// Equation(s):
// \ALU_1|j~383_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~382_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~30_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~382_combout ),
	.datac(\ALU_1|always0~20_combout ),
	.datad(\ALU_1|Add26~30_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~383_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~383 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \ALU_1|j~384 (
// Equation(s):
// \ALU_1|j~384_combout  = (\ALU_1|always0~21_combout  & ((\ALU_1|j~383_combout ))) # (!\ALU_1|always0~21_combout  & (\ALU_1|Add27~30_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|Add27~30_combout ),
	.datad(\ALU_1|j~383_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~384_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~384 .lut_mask = 16'hFC30;
defparam \ALU_1|j~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \ALU_1|j~370 (
// Equation(s):
// \ALU_1|j~370_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~369_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~28_combout )))

	.dataa(\ALU_1|always0~20_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~369_combout ),
	.datad(\ALU_1|Add26~28_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~370_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~370 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \ALU_1|j~371 (
// Equation(s):
// \ALU_1|j~371_combout  = (\ALU_1|always0~21_combout  & ((\ALU_1|j~370_combout ))) # (!\ALU_1|always0~21_combout  & (\ALU_1|Add27~28_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|Add27~28_combout ),
	.datad(\ALU_1|j~370_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~371_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~371 .lut_mask = 16'hFC30;
defparam \ALU_1|j~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneive_lcell_comb \ALU_1|Add24~22 (
// Equation(s):
// \ALU_1|Add24~22_combout  = (\ALU_1|j~322_combout  & (!\ALU_1|Add24~21 )) # (!\ALU_1|j~322_combout  & ((\ALU_1|Add24~21 ) # (GND)))
// \ALU_1|Add24~23  = CARRY((!\ALU_1|Add24~21 ) # (!\ALU_1|j~322_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~322_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~21 ),
	.combout(\ALU_1|Add24~22_combout ),
	.cout(\ALU_1|Add24~23 ));
// synopsys translate_off
defparam \ALU_1|Add24~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add24~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneive_lcell_comb \ALU_1|j~323 (
// Equation(s):
// \ALU_1|j~323_combout  = (\ALU_1|always0~18_combout  & ((\ALU_1|j~322_combout ))) # (!\ALU_1|always0~18_combout  & (\ALU_1|Add24~22_combout ))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add24~22_combout ),
	.datad(\ALU_1|j~322_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~323_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~323 .lut_mask = 16'hFA50;
defparam \ALU_1|j~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneive_lcell_comb \ALU_1|j~324 (
// Equation(s):
// \ALU_1|j~324_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~323_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~22_combout )))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~323_combout ),
	.datad(\ALU_1|Add25~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~324_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~324 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \ALU_1|j~325 (
// Equation(s):
// \ALU_1|j~325_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~324_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~22_combout )))

	.dataa(\ALU_1|always0~20_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~324_combout ),
	.datad(\ALU_1|Add26~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~325_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~325 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \ALU_1|j~326 (
// Equation(s):
// \ALU_1|j~326_combout  = (\ALU_1|always0~21_combout  & ((\ALU_1|j~325_combout ))) # (!\ALU_1|always0~21_combout  & (\ALU_1|Add27~22_combout ))

	.dataa(\ALU_1|always0~21_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add27~22_combout ),
	.datad(\ALU_1|j~325_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~326_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~326 .lut_mask = 16'hFA50;
defparam \ALU_1|j~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \ALU_1|j~291 (
// Equation(s):
// \ALU_1|j~291_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~290_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~18_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|j~290_combout ),
	.datad(\ALU_1|Add27~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~291_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~291 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneive_lcell_comb \ALU_1|j~252 (
// Equation(s):
// \ALU_1|j~252_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~251_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~14_combout )))

	.dataa(\ALU_1|always0~21_combout ),
	.datab(\ALU_1|j~251_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add27~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~252_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~252 .lut_mask = 16'hDD88;
defparam \ALU_1|j~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \ALU_1|j~230 (
// Equation(s):
// \ALU_1|j~230_combout  = (\ALU_1|always0~20_combout  & ((\ALU_1|j~229_combout ))) # (!\ALU_1|always0~20_combout  & (\ALU_1|Add26~12_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~20_combout ),
	.datac(\ALU_1|Add26~12_combout ),
	.datad(\ALU_1|j~229_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~230_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~230 .lut_mask = 16'hFC30;
defparam \ALU_1|j~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneive_lcell_comb \ALU_1|j~231 (
// Equation(s):
// \ALU_1|j~231_combout  = (\ALU_1|always0~21_combout  & ((\ALU_1|j~230_combout ))) # (!\ALU_1|always0~21_combout  & (\ALU_1|Add27~12_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|Add27~12_combout ),
	.datad(\ALU_1|j~230_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~231_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~231 .lut_mask = 16'hFC30;
defparam \ALU_1|j~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \ALU_1|Add28~6 (
// Equation(s):
// \ALU_1|Add28~6_combout  = (\ALU_1|j~162_combout  & (!\ALU_1|Add28~5 )) # (!\ALU_1|j~162_combout  & ((\ALU_1|Add28~5 ) # (GND)))
// \ALU_1|Add28~7  = CARRY((!\ALU_1|Add28~5 ) # (!\ALU_1|j~162_combout ))

	.dataa(\ALU_1|j~162_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~5 ),
	.combout(\ALU_1|Add28~6_combout ),
	.cout(\ALU_1|Add28~7 ));
// synopsys translate_off
defparam \ALU_1|Add28~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add28~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \ALU_1|Add28~8 (
// Equation(s):
// \ALU_1|Add28~8_combout  = (\ALU_1|j~186_combout  & (\ALU_1|Add28~7  $ (GND))) # (!\ALU_1|j~186_combout  & (!\ALU_1|Add28~7  & VCC))
// \ALU_1|Add28~9  = CARRY((\ALU_1|j~186_combout  & !\ALU_1|Add28~7 ))

	.dataa(\ALU_1|j~186_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~7 ),
	.combout(\ALU_1|Add28~8_combout ),
	.cout(\ALU_1|Add28~9 ));
// synopsys translate_off
defparam \ALU_1|Add28~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add28~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \ALU_1|Add28~10 (
// Equation(s):
// \ALU_1|Add28~10_combout  = (\ALU_1|j~209_combout  & (!\ALU_1|Add28~9 )) # (!\ALU_1|j~209_combout  & ((\ALU_1|Add28~9 ) # (GND)))
// \ALU_1|Add28~11  = CARRY((!\ALU_1|Add28~9 ) # (!\ALU_1|j~209_combout ))

	.dataa(\ALU_1|j~209_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~9 ),
	.combout(\ALU_1|Add28~10_combout ),
	.cout(\ALU_1|Add28~11 ));
// synopsys translate_off
defparam \ALU_1|Add28~10 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add28~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \ALU_1|Add28~12 (
// Equation(s):
// \ALU_1|Add28~12_combout  = (\ALU_1|j~231_combout  & (\ALU_1|Add28~11  $ (GND))) # (!\ALU_1|j~231_combout  & (!\ALU_1|Add28~11  & VCC))
// \ALU_1|Add28~13  = CARRY((\ALU_1|j~231_combout  & !\ALU_1|Add28~11 ))

	.dataa(gnd),
	.datab(\ALU_1|j~231_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~11 ),
	.combout(\ALU_1|Add28~12_combout ),
	.cout(\ALU_1|Add28~13 ));
// synopsys translate_off
defparam \ALU_1|Add28~12 .lut_mask = 16'hC30C;
defparam \ALU_1|Add28~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \ALU_1|Add28~14 (
// Equation(s):
// \ALU_1|Add28~14_combout  = (\ALU_1|j~252_combout  & (!\ALU_1|Add28~13 )) # (!\ALU_1|j~252_combout  & ((\ALU_1|Add28~13 ) # (GND)))
// \ALU_1|Add28~15  = CARRY((!\ALU_1|Add28~13 ) # (!\ALU_1|j~252_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~252_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~13 ),
	.combout(\ALU_1|Add28~14_combout ),
	.cout(\ALU_1|Add28~15 ));
// synopsys translate_off
defparam \ALU_1|Add28~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add28~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \ALU_1|Add28~16 (
// Equation(s):
// \ALU_1|Add28~16_combout  = (\ALU_1|j~272_combout  & (\ALU_1|Add28~15  $ (GND))) # (!\ALU_1|j~272_combout  & (!\ALU_1|Add28~15  & VCC))
// \ALU_1|Add28~17  = CARRY((\ALU_1|j~272_combout  & !\ALU_1|Add28~15 ))

	.dataa(\ALU_1|j~272_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~15 ),
	.combout(\ALU_1|Add28~16_combout ),
	.cout(\ALU_1|Add28~17 ));
// synopsys translate_off
defparam \ALU_1|Add28~16 .lut_mask = 16'hA50A;
defparam \ALU_1|Add28~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \ALU_1|Add28~18 (
// Equation(s):
// \ALU_1|Add28~18_combout  = (\ALU_1|j~291_combout  & (!\ALU_1|Add28~17 )) # (!\ALU_1|j~291_combout  & ((\ALU_1|Add28~17 ) # (GND)))
// \ALU_1|Add28~19  = CARRY((!\ALU_1|Add28~17 ) # (!\ALU_1|j~291_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~291_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~17 ),
	.combout(\ALU_1|Add28~18_combout ),
	.cout(\ALU_1|Add28~19 ));
// synopsys translate_off
defparam \ALU_1|Add28~18 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add28~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \ALU_1|Add28~20 (
// Equation(s):
// \ALU_1|Add28~20_combout  = (\ALU_1|j~309_combout  & (\ALU_1|Add28~19  $ (GND))) # (!\ALU_1|j~309_combout  & (!\ALU_1|Add28~19  & VCC))
// \ALU_1|Add28~21  = CARRY((\ALU_1|j~309_combout  & !\ALU_1|Add28~19 ))

	.dataa(\ALU_1|j~309_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~19 ),
	.combout(\ALU_1|Add28~20_combout ),
	.cout(\ALU_1|Add28~21 ));
// synopsys translate_off
defparam \ALU_1|Add28~20 .lut_mask = 16'hA50A;
defparam \ALU_1|Add28~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \ALU_1|Add28~22 (
// Equation(s):
// \ALU_1|Add28~22_combout  = (\ALU_1|j~326_combout  & (!\ALU_1|Add28~21 )) # (!\ALU_1|j~326_combout  & ((\ALU_1|Add28~21 ) # (GND)))
// \ALU_1|Add28~23  = CARRY((!\ALU_1|Add28~21 ) # (!\ALU_1|j~326_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~326_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~21 ),
	.combout(\ALU_1|Add28~22_combout ),
	.cout(\ALU_1|Add28~23 ));
// synopsys translate_off
defparam \ALU_1|Add28~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add28~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \ALU_1|Add28~24 (
// Equation(s):
// \ALU_1|Add28~24_combout  = (\ALU_1|j~342_combout  & (\ALU_1|Add28~23  $ (GND))) # (!\ALU_1|j~342_combout  & (!\ALU_1|Add28~23  & VCC))
// \ALU_1|Add28~25  = CARRY((\ALU_1|j~342_combout  & !\ALU_1|Add28~23 ))

	.dataa(gnd),
	.datab(\ALU_1|j~342_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~23 ),
	.combout(\ALU_1|Add28~24_combout ),
	.cout(\ALU_1|Add28~25 ));
// synopsys translate_off
defparam \ALU_1|Add28~24 .lut_mask = 16'hC30C;
defparam \ALU_1|Add28~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \ALU_1|Add28~26 (
// Equation(s):
// \ALU_1|Add28~26_combout  = (\ALU_1|j~357_combout  & (!\ALU_1|Add28~25 )) # (!\ALU_1|j~357_combout  & ((\ALU_1|Add28~25 ) # (GND)))
// \ALU_1|Add28~27  = CARRY((!\ALU_1|Add28~25 ) # (!\ALU_1|j~357_combout ))

	.dataa(\ALU_1|j~357_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~25 ),
	.combout(\ALU_1|Add28~26_combout ),
	.cout(\ALU_1|Add28~27 ));
// synopsys translate_off
defparam \ALU_1|Add28~26 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add28~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \ALU_1|Add28~28 (
// Equation(s):
// \ALU_1|Add28~28_combout  = (\ALU_1|j~371_combout  & (\ALU_1|Add28~27  $ (GND))) # (!\ALU_1|j~371_combout  & (!\ALU_1|Add28~27  & VCC))
// \ALU_1|Add28~29  = CARRY((\ALU_1|j~371_combout  & !\ALU_1|Add28~27 ))

	.dataa(gnd),
	.datab(\ALU_1|j~371_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~27 ),
	.combout(\ALU_1|Add28~28_combout ),
	.cout(\ALU_1|Add28~29 ));
// synopsys translate_off
defparam \ALU_1|Add28~28 .lut_mask = 16'hC30C;
defparam \ALU_1|Add28~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \ALU_1|Add28~32 (
// Equation(s):
// \ALU_1|Add28~32_combout  = (\ALU_1|j~396_combout  & (\ALU_1|Add28~31  $ (GND))) # (!\ALU_1|j~396_combout  & (!\ALU_1|Add28~31  & VCC))
// \ALU_1|Add28~33  = CARRY((\ALU_1|j~396_combout  & !\ALU_1|Add28~31 ))

	.dataa(\ALU_1|j~396_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~31 ),
	.combout(\ALU_1|Add28~32_combout ),
	.cout(\ALU_1|Add28~33 ));
// synopsys translate_off
defparam \ALU_1|Add28~32 .lut_mask = 16'hA50A;
defparam \ALU_1|Add28~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \ALU_1|Add28~34 (
// Equation(s):
// \ALU_1|Add28~34_combout  = (\ALU_1|j~407_combout  & (!\ALU_1|Add28~33 )) # (!\ALU_1|j~407_combout  & ((\ALU_1|Add28~33 ) # (GND)))
// \ALU_1|Add28~35  = CARRY((!\ALU_1|Add28~33 ) # (!\ALU_1|j~407_combout ))

	.dataa(\ALU_1|j~407_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~33 ),
	.combout(\ALU_1|Add28~34_combout ),
	.cout(\ALU_1|Add28~35 ));
// synopsys translate_off
defparam \ALU_1|Add28~34 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add28~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \ALU_1|Add28~36 (
// Equation(s):
// \ALU_1|Add28~36_combout  = (\ALU_1|j~417_combout  & (\ALU_1|Add28~35  $ (GND))) # (!\ALU_1|j~417_combout  & (!\ALU_1|Add28~35  & VCC))
// \ALU_1|Add28~37  = CARRY((\ALU_1|j~417_combout  & !\ALU_1|Add28~35 ))

	.dataa(gnd),
	.datab(\ALU_1|j~417_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~35 ),
	.combout(\ALU_1|Add28~36_combout ),
	.cout(\ALU_1|Add28~37 ));
// synopsys translate_off
defparam \ALU_1|Add28~36 .lut_mask = 16'hC30C;
defparam \ALU_1|Add28~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \ALU_1|Add28~38 (
// Equation(s):
// \ALU_1|Add28~38_combout  = (\ALU_1|j~426_combout  & (!\ALU_1|Add28~37 )) # (!\ALU_1|j~426_combout  & ((\ALU_1|Add28~37 ) # (GND)))
// \ALU_1|Add28~39  = CARRY((!\ALU_1|Add28~37 ) # (!\ALU_1|j~426_combout ))

	.dataa(\ALU_1|j~426_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~37 ),
	.combout(\ALU_1|Add28~38_combout ),
	.cout(\ALU_1|Add28~39 ));
// synopsys translate_off
defparam \ALU_1|Add28~38 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add28~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \ALU_1|Add28~42 (
// Equation(s):
// \ALU_1|Add28~42_combout  = (\ALU_1|j~441_combout  & (!\ALU_1|Add28~41 )) # (!\ALU_1|j~441_combout  & ((\ALU_1|Add28~41 ) # (GND)))
// \ALU_1|Add28~43  = CARRY((!\ALU_1|Add28~41 ) # (!\ALU_1|j~441_combout ))

	.dataa(\ALU_1|j~441_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~41 ),
	.combout(\ALU_1|Add28~42_combout ),
	.cout(\ALU_1|Add28~43 ));
// synopsys translate_off
defparam \ALU_1|Add28~42 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add28~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \ALU_1|Add28~44 (
// Equation(s):
// \ALU_1|Add28~44_combout  = (\ALU_1|j~447_combout  & (\ALU_1|Add28~43  $ (GND))) # (!\ALU_1|j~447_combout  & (!\ALU_1|Add28~43  & VCC))
// \ALU_1|Add28~45  = CARRY((\ALU_1|j~447_combout  & !\ALU_1|Add28~43 ))

	.dataa(\ALU_1|j~447_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~43 ),
	.combout(\ALU_1|Add28~44_combout ),
	.cout(\ALU_1|Add28~45 ));
// synopsys translate_off
defparam \ALU_1|Add28~44 .lut_mask = 16'hA50A;
defparam \ALU_1|Add28~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \ALU_1|Add28~46 (
// Equation(s):
// \ALU_1|Add28~46_combout  = (\ALU_1|j~489_combout  & (!\ALU_1|Add28~45 )) # (!\ALU_1|j~489_combout  & ((\ALU_1|Add28~45 ) # (GND)))
// \ALU_1|Add28~47  = CARRY((!\ALU_1|Add28~45 ) # (!\ALU_1|j~489_combout ))

	.dataa(\ALU_1|j~489_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~45 ),
	.combout(\ALU_1|Add28~46_combout ),
	.cout(\ALU_1|Add28~47 ));
// synopsys translate_off
defparam \ALU_1|Add28~46 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add28~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \ALU_1|j~453 (
// Equation(s):
// \ALU_1|j~453_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~489_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~46_combout )))

	.dataa(\ALU_1|j~489_combout ),
	.datab(\ALU_1|always0~22_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add28~46_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~453_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~453 .lut_mask = 16'hBB88;
defparam \ALU_1|j~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \ALU_1|Add29~48 (
// Equation(s):
// \ALU_1|Add29~48_combout  = (\ALU_1|j~457_combout  & (\ALU_1|Add29~47  $ (GND))) # (!\ALU_1|j~457_combout  & (!\ALU_1|Add29~47  & VCC))
// \ALU_1|Add29~49  = CARRY((\ALU_1|j~457_combout  & !\ALU_1|Add29~47 ))

	.dataa(\ALU_1|j~457_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~47 ),
	.combout(\ALU_1|Add29~48_combout ),
	.cout(\ALU_1|Add29~49 ));
// synopsys translate_off
defparam \ALU_1|Add29~48 .lut_mask = 16'hA50A;
defparam \ALU_1|Add29~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \ALU_1|Add29~50 (
// Equation(s):
// \ALU_1|Add29~50_combout  = (\ALU_1|j~461_combout  & (!\ALU_1|Add29~49 )) # (!\ALU_1|j~461_combout  & ((\ALU_1|Add29~49 ) # (GND)))
// \ALU_1|Add29~51  = CARRY((!\ALU_1|Add29~49 ) # (!\ALU_1|j~461_combout ))

	.dataa(\ALU_1|j~461_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~49 ),
	.combout(\ALU_1|Add29~50_combout ),
	.cout(\ALU_1|Add29~51 ));
// synopsys translate_off
defparam \ALU_1|Add29~50 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add29~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \ALU_1|Add29~52 (
// Equation(s):
// \ALU_1|Add29~52_combout  = !\ALU_1|Add29~51 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add29~51 ),
	.combout(\ALU_1|Add29~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add29~52 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add29~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \ALU_1|j~492 (
// Equation(s):
// \ALU_1|j~492_combout  = (!\ALU_1|always0~22_combout  & (\ALU_1|Add29~52_combout  & (\Cpu_1|ALU_op[0]~19_combout  $ (!\reg_32|Mux28~9_combout ))))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux28~9_combout ),
	.datad(\ALU_1|Add29~52_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~492_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~492 .lut_mask = 16'h4100;
defparam \ALU_1|j~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \ALU_1|Add30~52 (
// Equation(s):
// \ALU_1|Add30~52_combout  = (\ALU_1|j~492_combout  & (\ALU_1|Add30~51  $ (GND))) # (!\ALU_1|j~492_combout  & (!\ALU_1|Add30~51  & VCC))
// \ALU_1|Add30~53  = CARRY((\ALU_1|j~492_combout  & !\ALU_1|Add30~51 ))

	.dataa(\ALU_1|j~492_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~51 ),
	.combout(\ALU_1|Add30~52_combout ),
	.cout(\ALU_1|Add30~53 ));
// synopsys translate_off
defparam \ALU_1|Add30~52 .lut_mask = 16'hA50A;
defparam \ALU_1|Add30~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \ALU_1|j~464 (
// Equation(s):
// \ALU_1|j~464_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~492_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~52_combout )))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~492_combout ),
	.datad(\ALU_1|Add30~52_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~464_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~464 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneive_lcell_comb \ALU_1|Add26~44 (
// Equation(s):
// \ALU_1|Add26~44_combout  = (\ALU_1|j~488_combout  & (\ALU_1|Add26~43  $ (GND))) # (!\ALU_1|j~488_combout  & (!\ALU_1|Add26~43  & VCC))
// \ALU_1|Add26~45  = CARRY((\ALU_1|j~488_combout  & !\ALU_1|Add26~43 ))

	.dataa(\ALU_1|j~488_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~43 ),
	.combout(\ALU_1|Add26~44_combout ),
	.cout(\ALU_1|Add26~45 ));
// synopsys translate_off
defparam \ALU_1|Add26~44 .lut_mask = 16'hA50A;
defparam \ALU_1|Add26~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneive_lcell_comb \ALU_1|Add26~46 (
// Equation(s):
// \ALU_1|Add26~46_combout  = \ALU_1|Add26~45 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add26~45 ),
	.combout(\ALU_1|Add26~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add26~46 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add26~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \ALU_1|j~452 (
// Equation(s):
// \ALU_1|j~452_combout  = (!\ALU_1|always0~20_combout  & \ALU_1|Add26~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|always0~20_combout ),
	.datad(\ALU_1|Add26~46_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~452_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~452 .lut_mask = 16'h0F00;
defparam \ALU_1|j~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \ALU_1|Add27~42 (
// Equation(s):
// \ALU_1|Add27~42_combout  = (\ALU_1|j~440_combout  & (!\ALU_1|Add27~41 )) # (!\ALU_1|j~440_combout  & ((\ALU_1|Add27~41 ) # (GND)))
// \ALU_1|Add27~43  = CARRY((!\ALU_1|Add27~41 ) # (!\ALU_1|j~440_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~440_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~41 ),
	.combout(\ALU_1|Add27~42_combout ),
	.cout(\ALU_1|Add27~43 ));
// synopsys translate_off
defparam \ALU_1|Add27~42 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add27~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \ALU_1|Add27~44 (
// Equation(s):
// \ALU_1|Add27~44_combout  = (\ALU_1|j~446_combout  & (\ALU_1|Add27~43  $ (GND))) # (!\ALU_1|j~446_combout  & (!\ALU_1|Add27~43  & VCC))
// \ALU_1|Add27~45  = CARRY((\ALU_1|j~446_combout  & !\ALU_1|Add27~43 ))

	.dataa(\ALU_1|j~446_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add27~43 ),
	.combout(\ALU_1|Add27~44_combout ),
	.cout(\ALU_1|Add27~45 ));
// synopsys translate_off
defparam \ALU_1|Add27~44 .lut_mask = 16'hA50A;
defparam \ALU_1|Add27~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \ALU_1|Add27~48 (
// Equation(s):
// \ALU_1|Add27~48_combout  = !\ALU_1|Add27~47 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add27~47 ),
	.combout(\ALU_1|Add27~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add27~48 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add27~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \ALU_1|j~490 (
// Equation(s):
// \ALU_1|j~490_combout  = (!\ALU_1|always0~20_combout  & (\ALU_1|Add27~48_combout  & (\reg_32|Mux26~9_combout  $ (!\Cpu_1|ALU_op[0]~19_combout ))))

	.dataa(\ALU_1|always0~20_combout ),
	.datab(\reg_32|Mux26~9_combout ),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\ALU_1|Add27~48_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~490_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~490 .lut_mask = 16'h4100;
defparam \ALU_1|j~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \ALU_1|Add28~48 (
// Equation(s):
// \ALU_1|Add28~48_combout  = (\ALU_1|j~490_combout  & (\ALU_1|Add28~47  $ (GND))) # (!\ALU_1|j~490_combout  & (!\ALU_1|Add28~47  & VCC))
// \ALU_1|Add28~49  = CARRY((\ALU_1|j~490_combout  & !\ALU_1|Add28~47 ))

	.dataa(gnd),
	.datab(\ALU_1|j~490_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~47 ),
	.combout(\ALU_1|Add28~48_combout ),
	.cout(\ALU_1|Add28~49 ));
// synopsys translate_off
defparam \ALU_1|Add28~48 .lut_mask = 16'hC30C;
defparam \ALU_1|Add28~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \ALU_1|Add28~50 (
// Equation(s):
// \ALU_1|Add28~50_combout  = \ALU_1|Add28~49 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add28~49 ),
	.combout(\ALU_1|Add28~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add28~50 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add28~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \ALU_1|j~491 (
// Equation(s):
// \ALU_1|j~491_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|Add28~50_combout  & (!\ALU_1|always0~22_combout ))) # (!\ALU_1|always0~23_combout  & (((\ALU_1|Add29~50_combout ))))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(\ALU_1|Add28~50_combout ),
	.datac(\ALU_1|always0~22_combout ),
	.datad(\ALU_1|Add29~50_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~491_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~491 .lut_mask = 16'h5D08;
defparam \ALU_1|j~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \ALU_1|Add30~50 (
// Equation(s):
// \ALU_1|Add30~50_combout  = (\ALU_1|j~491_combout  & (!\ALU_1|Add30~49 )) # (!\ALU_1|j~491_combout  & ((\ALU_1|Add30~49 ) # (GND)))
// \ALU_1|Add30~51  = CARRY((!\ALU_1|Add30~49 ) # (!\ALU_1|j~491_combout ))

	.dataa(\ALU_1|j~491_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~49 ),
	.combout(\ALU_1|Add30~50_combout ),
	.cout(\ALU_1|Add30~51 ));
// synopsys translate_off
defparam \ALU_1|Add30~50 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add30~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \ALU_1|j~462 (
// Equation(s):
// \ALU_1|j~462_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~491_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~50_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~491_combout ),
	.datac(\ALU_1|always0~24_combout ),
	.datad(\ALU_1|Add30~50_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~462_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~462 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \ALU_1|Add30~48 (
// Equation(s):
// \ALU_1|Add30~48_combout  = (\ALU_1|j~458_combout  & (\ALU_1|Add30~47  $ (GND))) # (!\ALU_1|j~458_combout  & (!\ALU_1|Add30~47  & VCC))
// \ALU_1|Add30~49  = CARRY((\ALU_1|j~458_combout  & !\ALU_1|Add30~47 ))

	.dataa(\ALU_1|j~458_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~47 ),
	.combout(\ALU_1|Add30~48_combout ),
	.cout(\ALU_1|Add30~49 ));
// synopsys translate_off
defparam \ALU_1|Add30~48 .lut_mask = 16'hA50A;
defparam \ALU_1|Add30~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \ALU_1|j~457 (
// Equation(s):
// \ALU_1|j~457_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~490_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~48_combout )))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~490_combout ),
	.datad(\ALU_1|Add28~48_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~457_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~457 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \ALU_1|j~458 (
// Equation(s):
// \ALU_1|j~458_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~457_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~48_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~457_combout ),
	.datac(\ALU_1|always0~23_combout ),
	.datad(\ALU_1|Add29~48_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~458_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~458 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \ALU_1|j~459 (
// Equation(s):
// \ALU_1|j~459_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~458_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~48_combout ))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add30~48_combout ),
	.datad(\ALU_1|j~458_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~459_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~459 .lut_mask = 16'hFA50;
defparam \ALU_1|j~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \ALU_1|Add31~46 (
// Equation(s):
// \ALU_1|Add31~46_combout  = (\ALU_1|j~455_combout  & (!\ALU_1|Add31~45 )) # (!\ALU_1|j~455_combout  & ((\ALU_1|Add31~45 ) # (GND)))
// \ALU_1|Add31~47  = CARRY((!\ALU_1|Add31~45 ) # (!\ALU_1|j~455_combout ))

	.dataa(\ALU_1|j~455_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~45 ),
	.combout(\ALU_1|Add31~46_combout ),
	.cout(\ALU_1|Add31~47 ));
// synopsys translate_off
defparam \ALU_1|Add31~46 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add31~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \ALU_1|Add31~48 (
// Equation(s):
// \ALU_1|Add31~48_combout  = (\ALU_1|j~459_combout  & (\ALU_1|Add31~47  $ (GND))) # (!\ALU_1|j~459_combout  & (!\ALU_1|Add31~47  & VCC))
// \ALU_1|Add31~49  = CARRY((\ALU_1|j~459_combout  & !\ALU_1|Add31~47 ))

	.dataa(gnd),
	.datab(\ALU_1|j~459_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~47 ),
	.combout(\ALU_1|Add31~48_combout ),
	.cout(\ALU_1|Add31~49 ));
// synopsys translate_off
defparam \ALU_1|Add31~48 .lut_mask = 16'hC30C;
defparam \ALU_1|Add31~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \ALU_1|Add31~50 (
// Equation(s):
// \ALU_1|Add31~50_combout  = (\ALU_1|j~462_combout  & (!\ALU_1|Add31~49 )) # (!\ALU_1|j~462_combout  & ((\ALU_1|Add31~49 ) # (GND)))
// \ALU_1|Add31~51  = CARRY((!\ALU_1|Add31~49 ) # (!\ALU_1|j~462_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~462_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~49 ),
	.combout(\ALU_1|Add31~50_combout ),
	.cout(\ALU_1|Add31~51 ));
// synopsys translate_off
defparam \ALU_1|Add31~50 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add31~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \ALU_1|Add31~52 (
// Equation(s):
// \ALU_1|Add31~52_combout  = (\ALU_1|j~464_combout  & (\ALU_1|Add31~51  $ (GND))) # (!\ALU_1|j~464_combout  & (!\ALU_1|Add31~51  & VCC))
// \ALU_1|Add31~53  = CARRY((\ALU_1|j~464_combout  & !\ALU_1|Add31~51 ))

	.dataa(\ALU_1|j~464_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~51 ),
	.combout(\ALU_1|Add31~52_combout ),
	.cout(\ALU_1|Add31~53 ));
// synopsys translate_off
defparam \ALU_1|Add31~52 .lut_mask = 16'hA50A;
defparam \ALU_1|Add31~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \ALU_1|j~465 (
// Equation(s):
// \ALU_1|j~465_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~464_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~52_combout )))

	.dataa(\ALU_1|always0~25_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~464_combout ),
	.datad(\ALU_1|Add31~52_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~465_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~465 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneive_lcell_comb \ALU_1|j~463 (
// Equation(s):
// \ALU_1|j~463_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~462_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~50_combout )))

	.dataa(\ALU_1|always0~25_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~462_combout ),
	.datad(\ALU_1|Add31~50_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~463_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~463 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \ALU_1|j~356 (
// Equation(s):
// \ALU_1|j~356_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~355_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~26_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~20_combout ),
	.datac(\ALU_1|j~355_combout ),
	.datad(\ALU_1|Add26~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~356_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~356 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \ALU_1|j~357 (
// Equation(s):
// \ALU_1|j~357_combout  = (\ALU_1|always0~21_combout  & ((\ALU_1|j~356_combout ))) # (!\ALU_1|always0~21_combout  & (\ALU_1|Add27~26_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|Add27~26_combout ),
	.datad(\ALU_1|j~356_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~357_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~357 .lut_mask = 16'hFC30;
defparam \ALU_1|j~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \ALU_1|j~358 (
// Equation(s):
// \ALU_1|j~358_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~357_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~26_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~22_combout ),
	.datac(\ALU_1|j~357_combout ),
	.datad(\ALU_1|Add28~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~358_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~358 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \ALU_1|j~327 (
// Equation(s):
// \ALU_1|j~327_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~326_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~22_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~22_combout ),
	.datac(\ALU_1|j~326_combout ),
	.datad(\ALU_1|Add28~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~327_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~327 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \ALU_1|j~253 (
// Equation(s):
// \ALU_1|j~253_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~252_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~14_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~22_combout ),
	.datac(\ALU_1|j~252_combout ),
	.datad(\ALU_1|Add28~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~253_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~253 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \ALU_1|j~232 (
// Equation(s):
// \ALU_1|j~232_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~231_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~12_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~22_combout ),
	.datac(\ALU_1|j~231_combout ),
	.datad(\ALU_1|Add28~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~232_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~232 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneive_lcell_comb \ALU_1|j~182 (
// Equation(s):
// \ALU_1|j~182_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~181_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~8_combout )))

	.dataa(\ALU_1|always0~17_combout ),
	.datab(\ALU_1|j~181_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add23~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~182_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~182 .lut_mask = 16'hDD88;
defparam \ALU_1|j~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneive_lcell_comb \ALU_1|j~183 (
// Equation(s):
// \ALU_1|j~183_combout  = (\ALU_1|always0~18_combout  & (\ALU_1|j~182_combout )) # (!\ALU_1|always0~18_combout  & ((\ALU_1|Add24~8_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~18_combout ),
	.datac(\ALU_1|j~182_combout ),
	.datad(\ALU_1|Add24~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~183_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~183 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneive_lcell_comb \ALU_1|j~184 (
// Equation(s):
// \ALU_1|j~184_combout  = (\ALU_1|always0~19_combout  & ((\ALU_1|j~183_combout ))) # (!\ALU_1|always0~19_combout  & (\ALU_1|Add25~8_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~19_combout ),
	.datac(\ALU_1|Add25~8_combout ),
	.datad(\ALU_1|j~183_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~184_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~184 .lut_mask = 16'hFC30;
defparam \ALU_1|j~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneive_lcell_comb \ALU_1|j~185 (
// Equation(s):
// \ALU_1|j~185_combout  = (\ALU_1|always0~20_combout  & ((\ALU_1|j~184_combout ))) # (!\ALU_1|always0~20_combout  & (\ALU_1|Add26~8_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~20_combout ),
	.datac(\ALU_1|Add26~8_combout ),
	.datad(\ALU_1|j~184_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~185_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~185 .lut_mask = 16'hFC30;
defparam \ALU_1|j~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \ALU_1|j~186 (
// Equation(s):
// \ALU_1|j~186_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~185_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~8_combout )))

	.dataa(\ALU_1|always0~21_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~185_combout ),
	.datad(\ALU_1|Add27~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~186_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~186 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \ALU_1|j~187 (
// Equation(s):
// \ALU_1|j~187_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~186_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~8_combout )))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~186_combout ),
	.datad(\ALU_1|Add28~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~187_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~187 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \ALU_1|Add28~0 (
// Equation(s):
// \ALU_1|Add28~0_combout  = \ALU_1|j~81_combout  $ (VCC)
// \ALU_1|Add28~1  = CARRY(\ALU_1|j~81_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add28~0_combout ),
	.cout(\ALU_1|Add28~1 ));
// synopsys translate_off
defparam \ALU_1|Add28~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \ALU_1|j~82 (
// Equation(s):
// \ALU_1|j~82_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~81_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~0_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~81_combout ),
	.datac(\ALU_1|always0~22_combout ),
	.datad(\ALU_1|Add28~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~82 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \ALU_1|Add29~0 (
// Equation(s):
// \ALU_1|Add29~0_combout  = \ALU_1|j~82_combout  $ (VCC)
// \ALU_1|Add29~1  = CARRY(\ALU_1|j~82_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add29~0_combout ),
	.cout(\ALU_1|Add29~1 ));
// synopsys translate_off
defparam \ALU_1|Add29~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \ALU_1|Add29~2 (
// Equation(s):
// \ALU_1|Add29~2_combout  = (\ALU_1|j~110_combout  & (!\ALU_1|Add29~1 )) # (!\ALU_1|j~110_combout  & ((\ALU_1|Add29~1 ) # (GND)))
// \ALU_1|Add29~3  = CARRY((!\ALU_1|Add29~1 ) # (!\ALU_1|j~110_combout ))

	.dataa(\ALU_1|j~110_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~1 ),
	.combout(\ALU_1|Add29~2_combout ),
	.cout(\ALU_1|Add29~3 ));
// synopsys translate_off
defparam \ALU_1|Add29~2 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add29~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \ALU_1|Add29~4 (
// Equation(s):
// \ALU_1|Add29~4_combout  = (\ALU_1|j~137_combout  & (\ALU_1|Add29~3  $ (GND))) # (!\ALU_1|j~137_combout  & (!\ALU_1|Add29~3  & VCC))
// \ALU_1|Add29~5  = CARRY((\ALU_1|j~137_combout  & !\ALU_1|Add29~3 ))

	.dataa(\ALU_1|j~137_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~3 ),
	.combout(\ALU_1|Add29~4_combout ),
	.cout(\ALU_1|Add29~5 ));
// synopsys translate_off
defparam \ALU_1|Add29~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add29~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \ALU_1|Add29~6 (
// Equation(s):
// \ALU_1|Add29~6_combout  = (\ALU_1|j~163_combout  & (!\ALU_1|Add29~5 )) # (!\ALU_1|j~163_combout  & ((\ALU_1|Add29~5 ) # (GND)))
// \ALU_1|Add29~7  = CARRY((!\ALU_1|Add29~5 ) # (!\ALU_1|j~163_combout ))

	.dataa(\ALU_1|j~163_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~5 ),
	.combout(\ALU_1|Add29~6_combout ),
	.cout(\ALU_1|Add29~7 ));
// synopsys translate_off
defparam \ALU_1|Add29~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add29~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \ALU_1|Add29~8 (
// Equation(s):
// \ALU_1|Add29~8_combout  = (\ALU_1|j~187_combout  & (\ALU_1|Add29~7  $ (GND))) # (!\ALU_1|j~187_combout  & (!\ALU_1|Add29~7  & VCC))
// \ALU_1|Add29~9  = CARRY((\ALU_1|j~187_combout  & !\ALU_1|Add29~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~187_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~7 ),
	.combout(\ALU_1|Add29~8_combout ),
	.cout(\ALU_1|Add29~9 ));
// synopsys translate_off
defparam \ALU_1|Add29~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add29~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \ALU_1|Add29~10 (
// Equation(s):
// \ALU_1|Add29~10_combout  = (\ALU_1|j~210_combout  & (!\ALU_1|Add29~9 )) # (!\ALU_1|j~210_combout  & ((\ALU_1|Add29~9 ) # (GND)))
// \ALU_1|Add29~11  = CARRY((!\ALU_1|Add29~9 ) # (!\ALU_1|j~210_combout ))

	.dataa(\ALU_1|j~210_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~9 ),
	.combout(\ALU_1|Add29~10_combout ),
	.cout(\ALU_1|Add29~11 ));
// synopsys translate_off
defparam \ALU_1|Add29~10 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add29~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \ALU_1|Add29~12 (
// Equation(s):
// \ALU_1|Add29~12_combout  = (\ALU_1|j~232_combout  & (\ALU_1|Add29~11  $ (GND))) # (!\ALU_1|j~232_combout  & (!\ALU_1|Add29~11  & VCC))
// \ALU_1|Add29~13  = CARRY((\ALU_1|j~232_combout  & !\ALU_1|Add29~11 ))

	.dataa(gnd),
	.datab(\ALU_1|j~232_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~11 ),
	.combout(\ALU_1|Add29~12_combout ),
	.cout(\ALU_1|Add29~13 ));
// synopsys translate_off
defparam \ALU_1|Add29~12 .lut_mask = 16'hC30C;
defparam \ALU_1|Add29~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \ALU_1|Add29~14 (
// Equation(s):
// \ALU_1|Add29~14_combout  = (\ALU_1|j~253_combout  & (!\ALU_1|Add29~13 )) # (!\ALU_1|j~253_combout  & ((\ALU_1|Add29~13 ) # (GND)))
// \ALU_1|Add29~15  = CARRY((!\ALU_1|Add29~13 ) # (!\ALU_1|j~253_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~253_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~13 ),
	.combout(\ALU_1|Add29~14_combout ),
	.cout(\ALU_1|Add29~15 ));
// synopsys translate_off
defparam \ALU_1|Add29~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add29~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \ALU_1|Add29~16 (
// Equation(s):
// \ALU_1|Add29~16_combout  = (\ALU_1|j~273_combout  & (\ALU_1|Add29~15  $ (GND))) # (!\ALU_1|j~273_combout  & (!\ALU_1|Add29~15  & VCC))
// \ALU_1|Add29~17  = CARRY((\ALU_1|j~273_combout  & !\ALU_1|Add29~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~273_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~15 ),
	.combout(\ALU_1|Add29~16_combout ),
	.cout(\ALU_1|Add29~17 ));
// synopsys translate_off
defparam \ALU_1|Add29~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add29~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \ALU_1|Add29~18 (
// Equation(s):
// \ALU_1|Add29~18_combout  = (\ALU_1|j~292_combout  & (!\ALU_1|Add29~17 )) # (!\ALU_1|j~292_combout  & ((\ALU_1|Add29~17 ) # (GND)))
// \ALU_1|Add29~19  = CARRY((!\ALU_1|Add29~17 ) # (!\ALU_1|j~292_combout ))

	.dataa(\ALU_1|j~292_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~17 ),
	.combout(\ALU_1|Add29~18_combout ),
	.cout(\ALU_1|Add29~19 ));
// synopsys translate_off
defparam \ALU_1|Add29~18 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add29~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \ALU_1|Add29~20 (
// Equation(s):
// \ALU_1|Add29~20_combout  = (\ALU_1|j~310_combout  & (\ALU_1|Add29~19  $ (GND))) # (!\ALU_1|j~310_combout  & (!\ALU_1|Add29~19  & VCC))
// \ALU_1|Add29~21  = CARRY((\ALU_1|j~310_combout  & !\ALU_1|Add29~19 ))

	.dataa(\ALU_1|j~310_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~19 ),
	.combout(\ALU_1|Add29~20_combout ),
	.cout(\ALU_1|Add29~21 ));
// synopsys translate_off
defparam \ALU_1|Add29~20 .lut_mask = 16'hA50A;
defparam \ALU_1|Add29~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \ALU_1|Add29~22 (
// Equation(s):
// \ALU_1|Add29~22_combout  = (\ALU_1|j~327_combout  & (!\ALU_1|Add29~21 )) # (!\ALU_1|j~327_combout  & ((\ALU_1|Add29~21 ) # (GND)))
// \ALU_1|Add29~23  = CARRY((!\ALU_1|Add29~21 ) # (!\ALU_1|j~327_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~327_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~21 ),
	.combout(\ALU_1|Add29~22_combout ),
	.cout(\ALU_1|Add29~23 ));
// synopsys translate_off
defparam \ALU_1|Add29~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add29~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \ALU_1|Add29~24 (
// Equation(s):
// \ALU_1|Add29~24_combout  = (\ALU_1|j~343_combout  & (\ALU_1|Add29~23  $ (GND))) # (!\ALU_1|j~343_combout  & (!\ALU_1|Add29~23  & VCC))
// \ALU_1|Add29~25  = CARRY((\ALU_1|j~343_combout  & !\ALU_1|Add29~23 ))

	.dataa(\ALU_1|j~343_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~23 ),
	.combout(\ALU_1|Add29~24_combout ),
	.cout(\ALU_1|Add29~25 ));
// synopsys translate_off
defparam \ALU_1|Add29~24 .lut_mask = 16'hA50A;
defparam \ALU_1|Add29~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \ALU_1|Add29~26 (
// Equation(s):
// \ALU_1|Add29~26_combout  = (\ALU_1|j~358_combout  & (!\ALU_1|Add29~25 )) # (!\ALU_1|j~358_combout  & ((\ALU_1|Add29~25 ) # (GND)))
// \ALU_1|Add29~27  = CARRY((!\ALU_1|Add29~25 ) # (!\ALU_1|j~358_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~358_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~25 ),
	.combout(\ALU_1|Add29~26_combout ),
	.cout(\ALU_1|Add29~27 ));
// synopsys translate_off
defparam \ALU_1|Add29~26 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add29~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \ALU_1|Add29~28 (
// Equation(s):
// \ALU_1|Add29~28_combout  = (\ALU_1|j~372_combout  & (\ALU_1|Add29~27  $ (GND))) # (!\ALU_1|j~372_combout  & (!\ALU_1|Add29~27  & VCC))
// \ALU_1|Add29~29  = CARRY((\ALU_1|j~372_combout  & !\ALU_1|Add29~27 ))

	.dataa(\ALU_1|j~372_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~27 ),
	.combout(\ALU_1|Add29~28_combout ),
	.cout(\ALU_1|Add29~29 ));
// synopsys translate_off
defparam \ALU_1|Add29~28 .lut_mask = 16'hA50A;
defparam \ALU_1|Add29~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \ALU_1|Add29~30 (
// Equation(s):
// \ALU_1|Add29~30_combout  = (\ALU_1|j~385_combout  & (!\ALU_1|Add29~29 )) # (!\ALU_1|j~385_combout  & ((\ALU_1|Add29~29 ) # (GND)))
// \ALU_1|Add29~31  = CARRY((!\ALU_1|Add29~29 ) # (!\ALU_1|j~385_combout ))

	.dataa(\ALU_1|j~385_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~29 ),
	.combout(\ALU_1|Add29~30_combout ),
	.cout(\ALU_1|Add29~31 ));
// synopsys translate_off
defparam \ALU_1|Add29~30 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add29~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \ALU_1|Add29~32 (
// Equation(s):
// \ALU_1|Add29~32_combout  = (\ALU_1|j~397_combout  & (\ALU_1|Add29~31  $ (GND))) # (!\ALU_1|j~397_combout  & (!\ALU_1|Add29~31  & VCC))
// \ALU_1|Add29~33  = CARRY((\ALU_1|j~397_combout  & !\ALU_1|Add29~31 ))

	.dataa(gnd),
	.datab(\ALU_1|j~397_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~31 ),
	.combout(\ALU_1|Add29~32_combout ),
	.cout(\ALU_1|Add29~33 ));
// synopsys translate_off
defparam \ALU_1|Add29~32 .lut_mask = 16'hC30C;
defparam \ALU_1|Add29~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \ALU_1|j~398 (
// Equation(s):
// \ALU_1|j~398_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~397_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~32_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(\ALU_1|j~397_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add29~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~398_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~398 .lut_mask = 16'hDD88;
defparam \ALU_1|j~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \ALU_1|j~386 (
// Equation(s):
// \ALU_1|j~386_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~385_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~30_combout )))

	.dataa(\ALU_1|j~385_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~23_combout ),
	.datad(\ALU_1|Add29~30_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~386_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~386 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \ALU_1|j~328 (
// Equation(s):
// \ALU_1|j~328_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~327_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~22_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(\ALU_1|j~327_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add29~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~328_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~328 .lut_mask = 16'hDD88;
defparam \ALU_1|j~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \ALU_1|j~309 (
// Equation(s):
// \ALU_1|j~309_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~308_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~20_combout )))

	.dataa(\ALU_1|always0~21_combout ),
	.datab(\ALU_1|j~308_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add27~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~309_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~309 .lut_mask = 16'hDD88;
defparam \ALU_1|j~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \ALU_1|j~310 (
// Equation(s):
// \ALU_1|j~310_combout  = (\ALU_1|always0~22_combout  & ((\ALU_1|j~309_combout ))) # (!\ALU_1|always0~22_combout  & (\ALU_1|Add28~20_combout ))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add28~20_combout ),
	.datad(\ALU_1|j~309_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~310_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~310 .lut_mask = 16'hFA50;
defparam \ALU_1|j~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \ALU_1|j~311 (
// Equation(s):
// \ALU_1|j~311_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~310_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~20_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(\ALU_1|j~310_combout ),
	.datac(\ALU_1|Add29~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|j~311_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~311 .lut_mask = 16'hD8D8;
defparam \ALU_1|j~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
cycloneive_lcell_comb \ALU_1|j~208 (
// Equation(s):
// \ALU_1|j~208_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~207_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~10_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~20_combout ),
	.datac(\ALU_1|j~207_combout ),
	.datad(\ALU_1|Add26~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~208_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~208 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \ALU_1|j~209 (
// Equation(s):
// \ALU_1|j~209_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~208_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~10_combout )))

	.dataa(\ALU_1|always0~21_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~208_combout ),
	.datad(\ALU_1|Add27~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~209_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~209 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \ALU_1|j~210 (
// Equation(s):
// \ALU_1|j~210_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~209_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~10_combout )))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(\ALU_1|j~209_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add28~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~210_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~210 .lut_mask = 16'hDD88;
defparam \ALU_1|j~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \ALU_1|j~211 (
// Equation(s):
// \ALU_1|j~211_combout  = (\ALU_1|always0~23_combout  & ((\ALU_1|j~210_combout ))) # (!\ALU_1|always0~23_combout  & (\ALU_1|Add29~10_combout ))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add29~10_combout ),
	.datad(\ALU_1|j~210_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~211_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~211 .lut_mask = 16'hFA50;
defparam \ALU_1|j~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \ALU_1|j~188 (
// Equation(s):
// \ALU_1|j~188_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~187_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~8_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~187_combout ),
	.datad(\ALU_1|Add29~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~188_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~188 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \ALU_1|Add28~2 (
// Equation(s):
// \ALU_1|Add28~2_combout  = (\ALU_1|j~109_combout  & (!\ALU_1|Add28~1 )) # (!\ALU_1|j~109_combout  & ((\ALU_1|Add28~1 ) # (GND)))
// \ALU_1|Add28~3  = CARRY((!\ALU_1|Add28~1 ) # (!\ALU_1|j~109_combout ))

	.dataa(\ALU_1|j~109_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~1 ),
	.combout(\ALU_1|Add28~2_combout ),
	.cout(\ALU_1|Add28~3 ));
// synopsys translate_off
defparam \ALU_1|Add28~2 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add28~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \ALU_1|j~109 (
// Equation(s):
// \ALU_1|j~109_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~108_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~2_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~108_combout ),
	.datac(\ALU_1|always0~21_combout ),
	.datad(\ALU_1|Add27~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~109_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~109 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \ALU_1|j~110 (
// Equation(s):
// \ALU_1|j~110_combout  = (\ALU_1|always0~22_combout  & ((\ALU_1|j~109_combout ))) # (!\ALU_1|always0~22_combout  & (\ALU_1|Add28~2_combout ))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add28~2_combout ),
	.datad(\ALU_1|j~109_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~110_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~110 .lut_mask = 16'hFA50;
defparam \ALU_1|j~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \ALU_1|j~111 (
// Equation(s):
// \ALU_1|j~111_combout  = (\ALU_1|always0~23_combout  & ((\ALU_1|j~110_combout ))) # (!\ALU_1|always0~23_combout  & (\ALU_1|Add29~2_combout ))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add29~2_combout ),
	.datad(\ALU_1|j~110_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~111_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~111 .lut_mask = 16'hFA50;
defparam \ALU_1|j~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \ALU_1|j~83 (
// Equation(s):
// \ALU_1|j~83_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~82_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~0_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(\ALU_1|j~82_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add29~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~83 .lut_mask = 16'hDD88;
defparam \ALU_1|j~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \ALU_1|Add30~0 (
// Equation(s):
// \ALU_1|Add30~0_combout  = \ALU_1|j~83_combout  $ (VCC)
// \ALU_1|Add30~1  = CARRY(\ALU_1|j~83_combout )

	.dataa(gnd),
	.datab(\ALU_1|j~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add30~0_combout ),
	.cout(\ALU_1|Add30~1 ));
// synopsys translate_off
defparam \ALU_1|Add30~0 .lut_mask = 16'h33CC;
defparam \ALU_1|Add30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \ALU_1|Add30~2 (
// Equation(s):
// \ALU_1|Add30~2_combout  = (\ALU_1|j~111_combout  & (!\ALU_1|Add30~1 )) # (!\ALU_1|j~111_combout  & ((\ALU_1|Add30~1 ) # (GND)))
// \ALU_1|Add30~3  = CARRY((!\ALU_1|Add30~1 ) # (!\ALU_1|j~111_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~1 ),
	.combout(\ALU_1|Add30~2_combout ),
	.cout(\ALU_1|Add30~3 ));
// synopsys translate_off
defparam \ALU_1|Add30~2 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add30~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \ALU_1|Add30~4 (
// Equation(s):
// \ALU_1|Add30~4_combout  = (\ALU_1|j~138_combout  & (\ALU_1|Add30~3  $ (GND))) # (!\ALU_1|j~138_combout  & (!\ALU_1|Add30~3  & VCC))
// \ALU_1|Add30~5  = CARRY((\ALU_1|j~138_combout  & !\ALU_1|Add30~3 ))

	.dataa(\ALU_1|j~138_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~3 ),
	.combout(\ALU_1|Add30~4_combout ),
	.cout(\ALU_1|Add30~5 ));
// synopsys translate_off
defparam \ALU_1|Add30~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add30~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \ALU_1|Add30~8 (
// Equation(s):
// \ALU_1|Add30~8_combout  = (\ALU_1|j~188_combout  & (\ALU_1|Add30~7  $ (GND))) # (!\ALU_1|j~188_combout  & (!\ALU_1|Add30~7  & VCC))
// \ALU_1|Add30~9  = CARRY((\ALU_1|j~188_combout  & !\ALU_1|Add30~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~7 ),
	.combout(\ALU_1|Add30~8_combout ),
	.cout(\ALU_1|Add30~9 ));
// synopsys translate_off
defparam \ALU_1|Add30~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add30~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \ALU_1|Add30~10 (
// Equation(s):
// \ALU_1|Add30~10_combout  = (\ALU_1|j~211_combout  & (!\ALU_1|Add30~9 )) # (!\ALU_1|j~211_combout  & ((\ALU_1|Add30~9 ) # (GND)))
// \ALU_1|Add30~11  = CARRY((!\ALU_1|Add30~9 ) # (!\ALU_1|j~211_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~211_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~9 ),
	.combout(\ALU_1|Add30~10_combout ),
	.cout(\ALU_1|Add30~11 ));
// synopsys translate_off
defparam \ALU_1|Add30~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add30~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \ALU_1|Add30~12 (
// Equation(s):
// \ALU_1|Add30~12_combout  = (\ALU_1|j~233_combout  & (\ALU_1|Add30~11  $ (GND))) # (!\ALU_1|j~233_combout  & (!\ALU_1|Add30~11  & VCC))
// \ALU_1|Add30~13  = CARRY((\ALU_1|j~233_combout  & !\ALU_1|Add30~11 ))

	.dataa(\ALU_1|j~233_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~11 ),
	.combout(\ALU_1|Add30~12_combout ),
	.cout(\ALU_1|Add30~13 ));
// synopsys translate_off
defparam \ALU_1|Add30~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add30~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \ALU_1|Add30~14 (
// Equation(s):
// \ALU_1|Add30~14_combout  = (\ALU_1|j~254_combout  & (!\ALU_1|Add30~13 )) # (!\ALU_1|j~254_combout  & ((\ALU_1|Add30~13 ) # (GND)))
// \ALU_1|Add30~15  = CARRY((!\ALU_1|Add30~13 ) # (!\ALU_1|j~254_combout ))

	.dataa(\ALU_1|j~254_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~13 ),
	.combout(\ALU_1|Add30~14_combout ),
	.cout(\ALU_1|Add30~15 ));
// synopsys translate_off
defparam \ALU_1|Add30~14 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add30~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \ALU_1|Add30~16 (
// Equation(s):
// \ALU_1|Add30~16_combout  = (\ALU_1|j~274_combout  & (\ALU_1|Add30~15  $ (GND))) # (!\ALU_1|j~274_combout  & (!\ALU_1|Add30~15  & VCC))
// \ALU_1|Add30~17  = CARRY((\ALU_1|j~274_combout  & !\ALU_1|Add30~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~274_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~15 ),
	.combout(\ALU_1|Add30~16_combout ),
	.cout(\ALU_1|Add30~17 ));
// synopsys translate_off
defparam \ALU_1|Add30~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add30~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \ALU_1|Add30~18 (
// Equation(s):
// \ALU_1|Add30~18_combout  = (\ALU_1|j~293_combout  & (!\ALU_1|Add30~17 )) # (!\ALU_1|j~293_combout  & ((\ALU_1|Add30~17 ) # (GND)))
// \ALU_1|Add30~19  = CARRY((!\ALU_1|Add30~17 ) # (!\ALU_1|j~293_combout ))

	.dataa(\ALU_1|j~293_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~17 ),
	.combout(\ALU_1|Add30~18_combout ),
	.cout(\ALU_1|Add30~19 ));
// synopsys translate_off
defparam \ALU_1|Add30~18 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add30~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \ALU_1|Add30~20 (
// Equation(s):
// \ALU_1|Add30~20_combout  = (\ALU_1|j~311_combout  & (\ALU_1|Add30~19  $ (GND))) # (!\ALU_1|j~311_combout  & (!\ALU_1|Add30~19  & VCC))
// \ALU_1|Add30~21  = CARRY((\ALU_1|j~311_combout  & !\ALU_1|Add30~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~311_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~19 ),
	.combout(\ALU_1|Add30~20_combout ),
	.cout(\ALU_1|Add30~21 ));
// synopsys translate_off
defparam \ALU_1|Add30~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add30~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \ALU_1|Add30~22 (
// Equation(s):
// \ALU_1|Add30~22_combout  = (\ALU_1|j~328_combout  & (!\ALU_1|Add30~21 )) # (!\ALU_1|j~328_combout  & ((\ALU_1|Add30~21 ) # (GND)))
// \ALU_1|Add30~23  = CARRY((!\ALU_1|Add30~21 ) # (!\ALU_1|j~328_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~328_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~21 ),
	.combout(\ALU_1|Add30~22_combout ),
	.cout(\ALU_1|Add30~23 ));
// synopsys translate_off
defparam \ALU_1|Add30~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add30~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \ALU_1|Add30~24 (
// Equation(s):
// \ALU_1|Add30~24_combout  = (\ALU_1|j~344_combout  & (\ALU_1|Add30~23  $ (GND))) # (!\ALU_1|j~344_combout  & (!\ALU_1|Add30~23  & VCC))
// \ALU_1|Add30~25  = CARRY((\ALU_1|j~344_combout  & !\ALU_1|Add30~23 ))

	.dataa(gnd),
	.datab(\ALU_1|j~344_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~23 ),
	.combout(\ALU_1|Add30~24_combout ),
	.cout(\ALU_1|Add30~25 ));
// synopsys translate_off
defparam \ALU_1|Add30~24 .lut_mask = 16'hC30C;
defparam \ALU_1|Add30~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \ALU_1|Add30~26 (
// Equation(s):
// \ALU_1|Add30~26_combout  = (\ALU_1|j~359_combout  & (!\ALU_1|Add30~25 )) # (!\ALU_1|j~359_combout  & ((\ALU_1|Add30~25 ) # (GND)))
// \ALU_1|Add30~27  = CARRY((!\ALU_1|Add30~25 ) # (!\ALU_1|j~359_combout ))

	.dataa(\ALU_1|j~359_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~25 ),
	.combout(\ALU_1|Add30~26_combout ),
	.cout(\ALU_1|Add30~27 ));
// synopsys translate_off
defparam \ALU_1|Add30~26 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add30~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \ALU_1|Add30~28 (
// Equation(s):
// \ALU_1|Add30~28_combout  = (\ALU_1|j~373_combout  & (\ALU_1|Add30~27  $ (GND))) # (!\ALU_1|j~373_combout  & (!\ALU_1|Add30~27  & VCC))
// \ALU_1|Add30~29  = CARRY((\ALU_1|j~373_combout  & !\ALU_1|Add30~27 ))

	.dataa(\ALU_1|j~373_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~27 ),
	.combout(\ALU_1|Add30~28_combout ),
	.cout(\ALU_1|Add30~29 ));
// synopsys translate_off
defparam \ALU_1|Add30~28 .lut_mask = 16'hA50A;
defparam \ALU_1|Add30~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \ALU_1|Add30~30 (
// Equation(s):
// \ALU_1|Add30~30_combout  = (\ALU_1|j~386_combout  & (!\ALU_1|Add30~29 )) # (!\ALU_1|j~386_combout  & ((\ALU_1|Add30~29 ) # (GND)))
// \ALU_1|Add30~31  = CARRY((!\ALU_1|Add30~29 ) # (!\ALU_1|j~386_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~386_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~29 ),
	.combout(\ALU_1|Add30~30_combout ),
	.cout(\ALU_1|Add30~31 ));
// synopsys translate_off
defparam \ALU_1|Add30~30 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add30~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \ALU_1|Add30~32 (
// Equation(s):
// \ALU_1|Add30~32_combout  = (\ALU_1|j~398_combout  & (\ALU_1|Add30~31  $ (GND))) # (!\ALU_1|j~398_combout  & (!\ALU_1|Add30~31  & VCC))
// \ALU_1|Add30~33  = CARRY((\ALU_1|j~398_combout  & !\ALU_1|Add30~31 ))

	.dataa(gnd),
	.datab(\ALU_1|j~398_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~31 ),
	.combout(\ALU_1|Add30~32_combout ),
	.cout(\ALU_1|Add30~33 ));
// synopsys translate_off
defparam \ALU_1|Add30~32 .lut_mask = 16'hC30C;
defparam \ALU_1|Add30~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \ALU_1|Add30~34 (
// Equation(s):
// \ALU_1|Add30~34_combout  = (\ALU_1|j~409_combout  & (!\ALU_1|Add30~33 )) # (!\ALU_1|j~409_combout  & ((\ALU_1|Add30~33 ) # (GND)))
// \ALU_1|Add30~35  = CARRY((!\ALU_1|Add30~33 ) # (!\ALU_1|j~409_combout ))

	.dataa(\ALU_1|j~409_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~33 ),
	.combout(\ALU_1|Add30~34_combout ),
	.cout(\ALU_1|Add30~35 ));
// synopsys translate_off
defparam \ALU_1|Add30~34 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add30~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \ALU_1|Add30~36 (
// Equation(s):
// \ALU_1|Add30~36_combout  = (\ALU_1|j~419_combout  & (\ALU_1|Add30~35  $ (GND))) # (!\ALU_1|j~419_combout  & (!\ALU_1|Add30~35  & VCC))
// \ALU_1|Add30~37  = CARRY((\ALU_1|j~419_combout  & !\ALU_1|Add30~35 ))

	.dataa(gnd),
	.datab(\ALU_1|j~419_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~35 ),
	.combout(\ALU_1|Add30~36_combout ),
	.cout(\ALU_1|Add30~37 ));
// synopsys translate_off
defparam \ALU_1|Add30~36 .lut_mask = 16'hC30C;
defparam \ALU_1|Add30~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \ALU_1|Add30~38 (
// Equation(s):
// \ALU_1|Add30~38_combout  = (\ALU_1|j~428_combout  & (!\ALU_1|Add30~37 )) # (!\ALU_1|j~428_combout  & ((\ALU_1|Add30~37 ) # (GND)))
// \ALU_1|Add30~39  = CARRY((!\ALU_1|Add30~37 ) # (!\ALU_1|j~428_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~428_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~37 ),
	.combout(\ALU_1|Add30~38_combout ),
	.cout(\ALU_1|Add30~39 ));
// synopsys translate_off
defparam \ALU_1|Add30~38 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add30~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \ALU_1|Add30~42 (
// Equation(s):
// \ALU_1|Add30~42_combout  = (\ALU_1|j~443_combout  & (!\ALU_1|Add30~41 )) # (!\ALU_1|j~443_combout  & ((\ALU_1|Add30~41 ) # (GND)))
// \ALU_1|Add30~43  = CARRY((!\ALU_1|Add30~41 ) # (!\ALU_1|j~443_combout ))

	.dataa(\ALU_1|j~443_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~41 ),
	.combout(\ALU_1|Add30~42_combout ),
	.cout(\ALU_1|Add30~43 ));
// synopsys translate_off
defparam \ALU_1|Add30~42 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add30~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \ALU_1|Add30~44 (
// Equation(s):
// \ALU_1|Add30~44_combout  = (\ALU_1|j~449_combout  & (\ALU_1|Add30~43  $ (GND))) # (!\ALU_1|j~449_combout  & (!\ALU_1|Add30~43  & VCC))
// \ALU_1|Add30~45  = CARRY((\ALU_1|j~449_combout  & !\ALU_1|Add30~43 ))

	.dataa(gnd),
	.datab(\ALU_1|j~449_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add30~43 ),
	.combout(\ALU_1|Add30~44_combout ),
	.cout(\ALU_1|Add30~45 ));
// synopsys translate_off
defparam \ALU_1|Add30~44 .lut_mask = 16'hC30C;
defparam \ALU_1|Add30~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \ALU_1|j~450 (
// Equation(s):
// \ALU_1|j~450_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~449_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~44_combout )))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~449_combout ),
	.datad(\ALU_1|Add30~44_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~450_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~450 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \ALU_1|Add31~44 (
// Equation(s):
// \ALU_1|Add31~44_combout  = (\ALU_1|j~450_combout  & (\ALU_1|Add31~43  $ (GND))) # (!\ALU_1|j~450_combout  & (!\ALU_1|Add31~43  & VCC))
// \ALU_1|Add31~45  = CARRY((\ALU_1|j~450_combout  & !\ALU_1|Add31~43 ))

	.dataa(\ALU_1|j~450_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~43 ),
	.combout(\ALU_1|Add31~44_combout ),
	.cout(\ALU_1|Add31~45 ));
// synopsys translate_off
defparam \ALU_1|Add31~44 .lut_mask = 16'hA50A;
defparam \ALU_1|Add31~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \ALU_1|j~451 (
// Equation(s):
// \ALU_1|j~451_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~450_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~44_combout )))

	.dataa(\ALU_1|always0~25_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~450_combout ),
	.datad(\ALU_1|Add31~44_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~451_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~451 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \ALU_1|j~399 (
// Equation(s):
// \ALU_1|j~399_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~398_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~32_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~24_combout ),
	.datac(\ALU_1|Add30~32_combout ),
	.datad(\ALU_1|j~398_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~399_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~399 .lut_mask = 16'hFC30;
defparam \ALU_1|j~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \ALU_1|j~387 (
// Equation(s):
// \ALU_1|j~387_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~386_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~30_combout )))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(\ALU_1|j~386_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add30~30_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~387_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~387 .lut_mask = 16'hDD88;
defparam \ALU_1|j~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \ALU_1|Add31~28 (
// Equation(s):
// \ALU_1|Add31~28_combout  = (\ALU_1|j~374_combout  & (\ALU_1|Add31~27  $ (GND))) # (!\ALU_1|j~374_combout  & (!\ALU_1|Add31~27  & VCC))
// \ALU_1|Add31~29  = CARRY((\ALU_1|j~374_combout  & !\ALU_1|Add31~27 ))

	.dataa(\ALU_1|j~374_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~27 ),
	.combout(\ALU_1|Add31~28_combout ),
	.cout(\ALU_1|Add31~29 ));
// synopsys translate_off
defparam \ALU_1|Add31~28 .lut_mask = 16'hA50A;
defparam \ALU_1|Add31~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \ALU_1|Add31~30 (
// Equation(s):
// \ALU_1|Add31~30_combout  = (\ALU_1|j~387_combout  & (!\ALU_1|Add31~29 )) # (!\ALU_1|j~387_combout  & ((\ALU_1|Add31~29 ) # (GND)))
// \ALU_1|Add31~31  = CARRY((!\ALU_1|Add31~29 ) # (!\ALU_1|j~387_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~387_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~29 ),
	.combout(\ALU_1|Add31~30_combout ),
	.cout(\ALU_1|Add31~31 ));
// synopsys translate_off
defparam \ALU_1|Add31~30 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add31~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \ALU_1|Add31~32 (
// Equation(s):
// \ALU_1|Add31~32_combout  = (\ALU_1|j~399_combout  & (\ALU_1|Add31~31  $ (GND))) # (!\ALU_1|j~399_combout  & (!\ALU_1|Add31~31  & VCC))
// \ALU_1|Add31~33  = CARRY((\ALU_1|j~399_combout  & !\ALU_1|Add31~31 ))

	.dataa(gnd),
	.datab(\ALU_1|j~399_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~31 ),
	.combout(\ALU_1|Add31~32_combout ),
	.cout(\ALU_1|Add31~33 ));
// synopsys translate_off
defparam \ALU_1|Add31~32 .lut_mask = 16'hC30C;
defparam \ALU_1|Add31~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \ALU_1|Add31~34 (
// Equation(s):
// \ALU_1|Add31~34_combout  = (\ALU_1|j~410_combout  & (!\ALU_1|Add31~33 )) # (!\ALU_1|j~410_combout  & ((\ALU_1|Add31~33 ) # (GND)))
// \ALU_1|Add31~35  = CARRY((!\ALU_1|Add31~33 ) # (!\ALU_1|j~410_combout ))

	.dataa(\ALU_1|j~410_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~33 ),
	.combout(\ALU_1|Add31~34_combout ),
	.cout(\ALU_1|Add31~35 ));
// synopsys translate_off
defparam \ALU_1|Add31~34 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add31~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \ALU_1|Add31~36 (
// Equation(s):
// \ALU_1|Add31~36_combout  = (\ALU_1|j~420_combout  & (\ALU_1|Add31~35  $ (GND))) # (!\ALU_1|j~420_combout  & (!\ALU_1|Add31~35  & VCC))
// \ALU_1|Add31~37  = CARRY((\ALU_1|j~420_combout  & !\ALU_1|Add31~35 ))

	.dataa(gnd),
	.datab(\ALU_1|j~420_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~35 ),
	.combout(\ALU_1|Add31~36_combout ),
	.cout(\ALU_1|Add31~37 ));
// synopsys translate_off
defparam \ALU_1|Add31~36 .lut_mask = 16'hC30C;
defparam \ALU_1|Add31~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \ALU_1|j~421 (
// Equation(s):
// \ALU_1|j~421_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~420_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~36_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~25_combout ),
	.datac(\ALU_1|j~420_combout ),
	.datad(\ALU_1|Add31~36_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~421_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~421 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \ALU_1|Add29~34 (
// Equation(s):
// \ALU_1|Add29~34_combout  = (\ALU_1|j~408_combout  & (!\ALU_1|Add29~33 )) # (!\ALU_1|j~408_combout  & ((\ALU_1|Add29~33 ) # (GND)))
// \ALU_1|Add29~35  = CARRY((!\ALU_1|Add29~33 ) # (!\ALU_1|j~408_combout ))

	.dataa(\ALU_1|j~408_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~33 ),
	.combout(\ALU_1|Add29~34_combout ),
	.cout(\ALU_1|Add29~35 ));
// synopsys translate_off
defparam \ALU_1|Add29~34 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add29~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \ALU_1|j~408 (
// Equation(s):
// \ALU_1|j~408_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~407_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~34_combout )))

	.dataa(\ALU_1|j~407_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~22_combout ),
	.datad(\ALU_1|Add28~34_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~408_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~408 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \ALU_1|j~409 (
// Equation(s):
// \ALU_1|j~409_combout  = (\ALU_1|always0~23_combout  & ((\ALU_1|j~408_combout ))) # (!\ALU_1|always0~23_combout  & (\ALU_1|Add29~34_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~23_combout ),
	.datac(\ALU_1|Add29~34_combout ),
	.datad(\ALU_1|j~408_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~409_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~409 .lut_mask = 16'hFC30;
defparam \ALU_1|j~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \ALU_1|j~410 (
// Equation(s):
// \ALU_1|j~410_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~409_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~34_combout )))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~409_combout ),
	.datad(\ALU_1|Add30~34_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~410_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~410 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \ALU_1|j~411 (
// Equation(s):
// \ALU_1|j~411_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~410_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~34_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~25_combout ),
	.datac(\ALU_1|Add31~34_combout ),
	.datad(\ALU_1|j~410_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~411_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~411 .lut_mask = 16'hFC30;
defparam \ALU_1|j~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \ALU_1|j~388 (
// Equation(s):
// \ALU_1|j~388_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~387_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~30_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~387_combout ),
	.datac(\ALU_1|always0~25_combout ),
	.datad(\ALU_1|Add31~30_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~388_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~388 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \ALU_1|Add32~18 (
// Equation(s):
// \ALU_1|Add32~18_combout  = (\ALU_1|j~295_combout  & (!\ALU_1|Add32~17 )) # (!\ALU_1|j~295_combout  & ((\ALU_1|Add32~17 ) # (GND)))
// \ALU_1|Add32~19  = CARRY((!\ALU_1|Add32~17 ) # (!\ALU_1|j~295_combout ))

	.dataa(\ALU_1|j~295_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~17 ),
	.combout(\ALU_1|Add32~18_combout ),
	.cout(\ALU_1|Add32~19 ));
// synopsys translate_off
defparam \ALU_1|Add32~18 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add32~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \ALU_1|Add32~20 (
// Equation(s):
// \ALU_1|Add32~20_combout  = (\ALU_1|j~313_combout  & (\ALU_1|Add32~19  $ (GND))) # (!\ALU_1|j~313_combout  & (!\ALU_1|Add32~19  & VCC))
// \ALU_1|Add32~21  = CARRY((\ALU_1|j~313_combout  & !\ALU_1|Add32~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~313_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~19 ),
	.combout(\ALU_1|Add32~20_combout ),
	.cout(\ALU_1|Add32~21 ));
// synopsys translate_off
defparam \ALU_1|Add32~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add32~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \ALU_1|Add32~22 (
// Equation(s):
// \ALU_1|Add32~22_combout  = (\ALU_1|j~330_combout  & (!\ALU_1|Add32~21 )) # (!\ALU_1|j~330_combout  & ((\ALU_1|Add32~21 ) # (GND)))
// \ALU_1|Add32~23  = CARRY((!\ALU_1|Add32~21 ) # (!\ALU_1|j~330_combout ))

	.dataa(\ALU_1|j~330_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~21 ),
	.combout(\ALU_1|Add32~22_combout ),
	.cout(\ALU_1|Add32~23 ));
// synopsys translate_off
defparam \ALU_1|Add32~22 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add32~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \ALU_1|Add32~24 (
// Equation(s):
// \ALU_1|Add32~24_combout  = (\ALU_1|j~346_combout  & (\ALU_1|Add32~23  $ (GND))) # (!\ALU_1|j~346_combout  & (!\ALU_1|Add32~23  & VCC))
// \ALU_1|Add32~25  = CARRY((\ALU_1|j~346_combout  & !\ALU_1|Add32~23 ))

	.dataa(\ALU_1|j~346_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~23 ),
	.combout(\ALU_1|Add32~24_combout ),
	.cout(\ALU_1|Add32~25 ));
// synopsys translate_off
defparam \ALU_1|Add32~24 .lut_mask = 16'hA50A;
defparam \ALU_1|Add32~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \ALU_1|Add32~26 (
// Equation(s):
// \ALU_1|Add32~26_combout  = (\ALU_1|j~361_combout  & (!\ALU_1|Add32~25 )) # (!\ALU_1|j~361_combout  & ((\ALU_1|Add32~25 ) # (GND)))
// \ALU_1|Add32~27  = CARRY((!\ALU_1|Add32~25 ) # (!\ALU_1|j~361_combout ))

	.dataa(\ALU_1|j~361_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~25 ),
	.combout(\ALU_1|Add32~26_combout ),
	.cout(\ALU_1|Add32~27 ));
// synopsys translate_off
defparam \ALU_1|Add32~26 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add32~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \ALU_1|Add32~28 (
// Equation(s):
// \ALU_1|Add32~28_combout  = (\ALU_1|j~375_combout  & (\ALU_1|Add32~27  $ (GND))) # (!\ALU_1|j~375_combout  & (!\ALU_1|Add32~27  & VCC))
// \ALU_1|Add32~29  = CARRY((\ALU_1|j~375_combout  & !\ALU_1|Add32~27 ))

	.dataa(\ALU_1|j~375_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~27 ),
	.combout(\ALU_1|Add32~28_combout ),
	.cout(\ALU_1|Add32~29 ));
// synopsys translate_off
defparam \ALU_1|Add32~28 .lut_mask = 16'hA50A;
defparam \ALU_1|Add32~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \ALU_1|Add32~30 (
// Equation(s):
// \ALU_1|Add32~30_combout  = (\ALU_1|j~388_combout  & (!\ALU_1|Add32~29 )) # (!\ALU_1|j~388_combout  & ((\ALU_1|Add32~29 ) # (GND)))
// \ALU_1|Add32~31  = CARRY((!\ALU_1|Add32~29 ) # (!\ALU_1|j~388_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~388_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~29 ),
	.combout(\ALU_1|Add32~30_combout ),
	.cout(\ALU_1|Add32~31 ));
// synopsys translate_off
defparam \ALU_1|Add32~30 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add32~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \ALU_1|Add32~32 (
// Equation(s):
// \ALU_1|Add32~32_combout  = (\ALU_1|j~400_combout  & (\ALU_1|Add32~31  $ (GND))) # (!\ALU_1|j~400_combout  & (!\ALU_1|Add32~31  & VCC))
// \ALU_1|Add32~33  = CARRY((\ALU_1|j~400_combout  & !\ALU_1|Add32~31 ))

	.dataa(\ALU_1|j~400_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~31 ),
	.combout(\ALU_1|Add32~32_combout ),
	.cout(\ALU_1|Add32~33 ));
// synopsys translate_off
defparam \ALU_1|Add32~32 .lut_mask = 16'hA50A;
defparam \ALU_1|Add32~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \ALU_1|Add32~34 (
// Equation(s):
// \ALU_1|Add32~34_combout  = (\ALU_1|j~411_combout  & (!\ALU_1|Add32~33 )) # (!\ALU_1|j~411_combout  & ((\ALU_1|Add32~33 ) # (GND)))
// \ALU_1|Add32~35  = CARRY((!\ALU_1|Add32~33 ) # (!\ALU_1|j~411_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~411_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~33 ),
	.combout(\ALU_1|Add32~34_combout ),
	.cout(\ALU_1|Add32~35 ));
// synopsys translate_off
defparam \ALU_1|Add32~34 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add32~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \ALU_1|Add32~36 (
// Equation(s):
// \ALU_1|Add32~36_combout  = (\ALU_1|j~421_combout  & (\ALU_1|Add32~35  $ (GND))) # (!\ALU_1|j~421_combout  & (!\ALU_1|Add32~35  & VCC))
// \ALU_1|Add32~37  = CARRY((\ALU_1|j~421_combout  & !\ALU_1|Add32~35 ))

	.dataa(gnd),
	.datab(\ALU_1|j~421_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~35 ),
	.combout(\ALU_1|Add32~36_combout ),
	.cout(\ALU_1|Add32~37 ));
// synopsys translate_off
defparam \ALU_1|Add32~36 .lut_mask = 16'hC30C;
defparam \ALU_1|Add32~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \ALU_1|Add32~38 (
// Equation(s):
// \ALU_1|Add32~38_combout  = (\ALU_1|j~430_combout  & (!\ALU_1|Add32~37 )) # (!\ALU_1|j~430_combout  & ((\ALU_1|Add32~37 ) # (GND)))
// \ALU_1|Add32~39  = CARRY((!\ALU_1|Add32~37 ) # (!\ALU_1|j~430_combout ))

	.dataa(\ALU_1|j~430_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~37 ),
	.combout(\ALU_1|Add32~38_combout ),
	.cout(\ALU_1|Add32~39 ));
// synopsys translate_off
defparam \ALU_1|Add32~38 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add32~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \ALU_1|Add32~40 (
// Equation(s):
// \ALU_1|Add32~40_combout  = (\ALU_1|j~438_combout  & (\ALU_1|Add32~39  $ (GND))) # (!\ALU_1|j~438_combout  & (!\ALU_1|Add32~39  & VCC))
// \ALU_1|Add32~41  = CARRY((\ALU_1|j~438_combout  & !\ALU_1|Add32~39 ))

	.dataa(gnd),
	.datab(\ALU_1|j~438_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~39 ),
	.combout(\ALU_1|Add32~40_combout ),
	.cout(\ALU_1|Add32~41 ));
// synopsys translate_off
defparam \ALU_1|Add32~40 .lut_mask = 16'hC30C;
defparam \ALU_1|Add32~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \ALU_1|Add32~42 (
// Equation(s):
// \ALU_1|Add32~42_combout  = (\ALU_1|j~445_combout  & (!\ALU_1|Add32~41 )) # (!\ALU_1|j~445_combout  & ((\ALU_1|Add32~41 ) # (GND)))
// \ALU_1|Add32~43  = CARRY((!\ALU_1|Add32~41 ) # (!\ALU_1|j~445_combout ))

	.dataa(\ALU_1|j~445_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~41 ),
	.combout(\ALU_1|Add32~42_combout ),
	.cout(\ALU_1|Add32~43 ));
// synopsys translate_off
defparam \ALU_1|Add32~42 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add32~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \ALU_1|Add32~44 (
// Equation(s):
// \ALU_1|Add32~44_combout  = (\ALU_1|j~451_combout  & (\ALU_1|Add32~43  $ (GND))) # (!\ALU_1|j~451_combout  & (!\ALU_1|Add32~43  & VCC))
// \ALU_1|Add32~45  = CARRY((\ALU_1|j~451_combout  & !\ALU_1|Add32~43 ))

	.dataa(gnd),
	.datab(\ALU_1|j~451_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~43 ),
	.combout(\ALU_1|Add32~44_combout ),
	.cout(\ALU_1|Add32~45 ));
// synopsys translate_off
defparam \ALU_1|Add32~44 .lut_mask = 16'hC30C;
defparam \ALU_1|Add32~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \ALU_1|Add32~46 (
// Equation(s):
// \ALU_1|Add32~46_combout  = (\ALU_1|j~456_combout  & (!\ALU_1|Add32~45 )) # (!\ALU_1|j~456_combout  & ((\ALU_1|Add32~45 ) # (GND)))
// \ALU_1|Add32~47  = CARRY((!\ALU_1|Add32~45 ) # (!\ALU_1|j~456_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~456_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~45 ),
	.combout(\ALU_1|Add32~46_combout ),
	.cout(\ALU_1|Add32~47 ));
// synopsys translate_off
defparam \ALU_1|Add32~46 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add32~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \ALU_1|Add32~48 (
// Equation(s):
// \ALU_1|Add32~48_combout  = (\ALU_1|j~460_combout  & (\ALU_1|Add32~47  $ (GND))) # (!\ALU_1|j~460_combout  & (!\ALU_1|Add32~47  & VCC))
// \ALU_1|Add32~49  = CARRY((\ALU_1|j~460_combout  & !\ALU_1|Add32~47 ))

	.dataa(\ALU_1|j~460_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~47 ),
	.combout(\ALU_1|Add32~48_combout ),
	.cout(\ALU_1|Add32~49 ));
// synopsys translate_off
defparam \ALU_1|Add32~48 .lut_mask = 16'hA50A;
defparam \ALU_1|Add32~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \ALU_1|Add32~50 (
// Equation(s):
// \ALU_1|Add32~50_combout  = (\ALU_1|j~463_combout  & (!\ALU_1|Add32~49 )) # (!\ALU_1|j~463_combout  & ((\ALU_1|Add32~49 ) # (GND)))
// \ALU_1|Add32~51  = CARRY((!\ALU_1|Add32~49 ) # (!\ALU_1|j~463_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~463_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~49 ),
	.combout(\ALU_1|Add32~50_combout ),
	.cout(\ALU_1|Add32~51 ));
// synopsys translate_off
defparam \ALU_1|Add32~50 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add32~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \ALU_1|Add32~52 (
// Equation(s):
// \ALU_1|Add32~52_combout  = (\ALU_1|j~465_combout  & (\ALU_1|Add32~51  $ (GND))) # (!\ALU_1|j~465_combout  & (!\ALU_1|Add32~51  & VCC))
// \ALU_1|Add32~53  = CARRY((\ALU_1|j~465_combout  & !\ALU_1|Add32~51 ))

	.dataa(\ALU_1|j~465_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~51 ),
	.combout(\ALU_1|Add32~52_combout ),
	.cout(\ALU_1|Add32~53 ));
// synopsys translate_off
defparam \ALU_1|Add32~52 .lut_mask = 16'hA50A;
defparam \ALU_1|Add32~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \ALU_1|Mux5~0 (
// Equation(s):
// \ALU_1|Mux5~0_combout  = (\ALU_1|Mux16~3_combout  & (((\ALU_1|Mux16~4_combout )))) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux16~4_combout  & ((\ALU_1|Add32~52_combout ))) # (!\ALU_1|Mux16~4_combout  & (\ALU_1|j~465_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|j~465_combout ),
	.datac(\ALU_1|Add32~52_combout ),
	.datad(\ALU_1|Mux16~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux5~0 .lut_mask = 16'hFA44;
defparam \ALU_1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \ALU_1|Mux5~1 (
// Equation(s):
// \ALU_1|Mux5~1_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux5~1_combout  & ((\ALU_1|Mux5~0_combout ) # (!\reg_32|Mux5~9_combout ))) # (!\sel_32_03_1|Mux5~1_combout  & (\reg_32|Mux5~9_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux5~0_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\sel_32_03_1|Mux5~1_combout ),
	.datac(\reg_32|Mux5~9_combout ),
	.datad(\ALU_1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux5~1 .lut_mask = 16'hFD28;
defparam \ALU_1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \ALU_1|Mux5~2 (
// Equation(s):
// \ALU_1|Mux5~2_combout  = (\ALU_1|Mux16~6_combout  & (\ALU_1|ALU_out~23_combout  & (\ALU_1|Mux16~5_combout ))) # (!\ALU_1|Mux16~6_combout  & (((\ALU_1|Mux5~1_combout ) # (!\ALU_1|Mux16~5_combout ))))

	.dataa(\ALU_1|Mux16~6_combout ),
	.datab(\ALU_1|ALU_out~23_combout ),
	.datac(\ALU_1|Mux16~5_combout ),
	.datad(\ALU_1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux5~2 .lut_mask = 16'hD585;
defparam \ALU_1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \ALU_1|Mux5~3 (
// Equation(s):
// \ALU_1|Mux5~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux5~2_combout  & (\ALU_1|ALU_out~17_combout )) # (!\ALU_1|Mux5~2_combout  & ((\ALU_1|Add0~54_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux5~2_combout ))))

	.dataa(\ALU_1|ALU_out~17_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|Add0~54_combout ),
	.datad(\ALU_1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux5~3 .lut_mask = 16'hBBC0;
defparam \ALU_1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \ALU_1|Mux5~4 (
// Equation(s):
// \ALU_1|Mux5~4_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux5~1_combout  & (!\reg_32|Mux5~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux5~3_combout ))))

	.dataa(\ALU_1|Mux16~7_combout ),
	.datab(\sel_32_03_1|Mux5~1_combout ),
	.datac(\reg_32|Mux5~9_combout ),
	.datad(\ALU_1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux5~4 .lut_mask = 16'h5702;
defparam \ALU_1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \sel_32_2|result[26]~116 (
// Equation(s):
// \sel_32_2|result[26]~116_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[26]~115_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux5~4_combout )))

	.dataa(gnd),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[26]~115_combout ),
	.datad(\ALU_1|Mux5~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[26]~116 .lut_mask = 16'hF3C0;
defparam \sel_32_2|result[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \reg_32|register[15][26]~feeder (
// Equation(s):
// \reg_32|register[15][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[26]~116_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][26]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N5
dffeas \reg_32|register[15][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][26] .is_wysiwyg = "true";
defparam \reg_32|register[15][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \reg_32|register[14][26]~feeder (
// Equation(s):
// \reg_32|register[14][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[26]~116_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[14][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][26]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[14][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \reg_32|register[14][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][26] .is_wysiwyg = "true";
defparam \reg_32|register[14][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \reg_32|register[12][26]~feeder (
// Equation(s):
// \reg_32|register[12][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[26]~116_combout ),
	.cin(gnd),
	.combout(\reg_32|register[12][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][26]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[12][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N7
dffeas \reg_32|register[12][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][26] .is_wysiwyg = "true";
defparam \reg_32|register[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \reg_32|Mux37~7 (
// Equation(s):
// \reg_32|Mux37~7_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|register[14][26]~q ) # ((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((!\sel_5_2|result[0]~1_combout  & \reg_32|register[12][26]~q ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[14][26]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[12][26]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~7 .lut_mask = 16'hADA8;
defparam \reg_32|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \reg_32|Mux37~8 (
// Equation(s):
// \reg_32|Mux37~8_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux37~7_combout  & (\reg_32|register[15][26]~q )) # (!\reg_32|Mux37~7_combout  & ((\reg_32|register[13][26]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux37~7_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[15][26]~q ),
	.datac(\reg_32|register[13][26]~q ),
	.datad(\reg_32|Mux37~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~8 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneive_lcell_comb \reg_32|Mux37~3 (
// Equation(s):
// \reg_32|Mux37~3_combout  = (\reg_32|Mux37~2_combout  & ((\reg_32|register[7][26]~q ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux37~2_combout  & (((\reg_32|register[5][26]~q  & \sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux37~2_combout ),
	.datab(\reg_32|register[7][26]~q ),
	.datac(\reg_32|register[5][26]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~3 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \reg_32|Mux37~6 (
// Equation(s):
// \reg_32|Mux37~6_combout  = (\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux37~3_combout ) # (\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux37~5_combout  & ((!\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|Mux37~5_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|Mux37~3_combout ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~6 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \reg_32|Mux37~9 (
// Equation(s):
// \reg_32|Mux37~9_combout  = (\reg_32|Mux37~6_combout  & (((\reg_32|Mux37~8_combout ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux37~6_combout  & (\reg_32|Mux37~1_combout  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|Mux37~1_combout ),
	.datab(\reg_32|Mux37~8_combout ),
	.datac(\reg_32|Mux37~6_combout ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~9 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N15
dffeas \reg_32|register[31][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][26] .is_wysiwyg = "true";
defparam \reg_32|register[31][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \reg_32|register[27][26]~feeder (
// Equation(s):
// \reg_32|register[27][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[26]~116_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][26]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N21
dffeas \reg_32|register[27][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][26] .is_wysiwyg = "true";
defparam \reg_32|register[27][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \reg_32|Mux37~18 (
// Equation(s):
// \reg_32|Mux37~18_combout  = (\reg_32|Mux37~17_combout  & (((\reg_32|register[31][26]~q )) # (!\sel_5_2|result[3]~2_combout ))) # (!\reg_32|Mux37~17_combout  & (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[27][26]~q ))))

	.dataa(\reg_32|Mux37~17_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[31][26]~q ),
	.datad(\reg_32|register[27][26]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~18 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \reg_32|register[25][26]~feeder (
// Equation(s):
// \reg_32|register[25][26]~feeder_combout  = \sel_32_2|result[26]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[26]~116_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][26]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[25][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N3
dffeas \reg_32|register[25][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][26] .is_wysiwyg = "true";
defparam \reg_32|register[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N25
dffeas \reg_32|register[29][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[26]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][26] .is_wysiwyg = "true";
defparam \reg_32|register[29][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \reg_32|Mux37~13 (
// Equation(s):
// \reg_32|Mux37~13_combout  = (\reg_32|Mux37~12_combout  & (((\reg_32|register[29][26]~q ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux37~12_combout  & (\reg_32|register[25][26]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|Mux37~12_combout ),
	.datab(\reg_32|register[25][26]~q ),
	.datac(\reg_32|register[29][26]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~13 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \reg_32|Mux37~16 (
// Equation(s):
// \reg_32|Mux37~16_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux37~13_combout ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|Mux37~15_combout ))))

	.dataa(\reg_32|Mux37~15_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux37~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~16 .lut_mask = 16'hF2C2;
defparam \reg_32|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \reg_32|Mux37~19 (
// Equation(s):
// \reg_32|Mux37~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux37~16_combout  & ((\reg_32|Mux37~18_combout ))) # (!\reg_32|Mux37~16_combout  & (\reg_32|Mux37~11_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux37~16_combout ))))

	.dataa(\reg_32|Mux37~11_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux37~18_combout ),
	.datad(\reg_32|Mux37~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~19 .lut_mask = 16'hF388;
defparam \reg_32|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \reg_32|Mux37~20 (
// Equation(s):
// \reg_32|Mux37~20_combout  = (\Cpu_1|Equal18~1_combout  & (\reg_32|Mux37~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux37~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux37~9_combout ))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\reg_32|Mux37~9_combout ),
	.datac(\GetIR_1|Mux11~0_combout ),
	.datad(\reg_32|Mux37~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux37~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux37~20 .lut_mask = 16'hDC8C;
defparam \reg_32|Mux37~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \sel_32_03_1|Mux5~1 (
// Equation(s):
// \sel_32_03_1|Mux5~1_combout  = (\sel_32_03_1|Mux5~0_combout ) # ((!\Cpu_1|Equal16~2_combout  & (\reg_32|Mux37~20_combout  & !\Cpu_1|ALUsrcB[0]~1_combout )))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\sel_32_03_1|Mux5~0_combout ),
	.datac(\reg_32|Mux37~20_combout ),
	.datad(\Cpu_1|ALUsrcB[0]~1_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux5~1 .lut_mask = 16'hCCDC;
defparam \sel_32_03_1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \ALU_1|tempB[26]~5 (
// Equation(s):
// \ALU_1|tempB[26]~5_combout  = \sel_32_03_1|Mux5~1_combout  $ (\Cpu_1|ALU_op[0]~19_combout )

	.dataa(gnd),
	.datab(\sel_32_03_1|Mux5~1_combout ),
	.datac(gnd),
	.datad(\Cpu_1|ALU_op[0]~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[26]~5 .lut_mask = 16'h33CC;
defparam \ALU_1|tempB[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneive_lcell_comb \ALU_1|Add0~56 (
// Equation(s):
// \ALU_1|Add0~56_combout  = ((\reg_32|Mux4~9_combout  $ (\ALU_1|tempB[27]~4_combout  $ (!\ALU_1|Add0~55 )))) # (GND)
// \ALU_1|Add0~57  = CARRY((\reg_32|Mux4~9_combout  & ((\ALU_1|tempB[27]~4_combout ) # (!\ALU_1|Add0~55 ))) # (!\reg_32|Mux4~9_combout  & (\ALU_1|tempB[27]~4_combout  & !\ALU_1|Add0~55 )))

	.dataa(\reg_32|Mux4~9_combout ),
	.datab(\ALU_1|tempB[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~55 ),
	.combout(\ALU_1|Add0~56_combout ),
	.cout(\ALU_1|Add0~57 ));
// synopsys translate_off
defparam \ALU_1|Add0~56 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneive_lcell_comb \ALU_1|Add0~60 (
// Equation(s):
// \ALU_1|Add0~60_combout  = ((\reg_32|Mux2~9_combout  $ (\ALU_1|tempB[29]~2_combout  $ (!\ALU_1|Add0~59 )))) # (GND)
// \ALU_1|Add0~61  = CARRY((\reg_32|Mux2~9_combout  & ((\ALU_1|tempB[29]~2_combout ) # (!\ALU_1|Add0~59 ))) # (!\reg_32|Mux2~9_combout  & (\ALU_1|tempB[29]~2_combout  & !\ALU_1|Add0~59 )))

	.dataa(\reg_32|Mux2~9_combout ),
	.datab(\ALU_1|tempB[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~59 ),
	.combout(\ALU_1|Add0~60_combout ),
	.cout(\ALU_1|Add0~61 ));
// synopsys translate_off
defparam \ALU_1|Add0~60 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneive_lcell_comb \ALU_1|Add0~62 (
// Equation(s):
// \ALU_1|Add0~62_combout  = (\ALU_1|tempB[30]~1_combout  & ((\reg_32|Mux1~9_combout  & (\ALU_1|Add0~61  & VCC)) # (!\reg_32|Mux1~9_combout  & (!\ALU_1|Add0~61 )))) # (!\ALU_1|tempB[30]~1_combout  & ((\reg_32|Mux1~9_combout  & (!\ALU_1|Add0~61 )) # 
// (!\reg_32|Mux1~9_combout  & ((\ALU_1|Add0~61 ) # (GND)))))
// \ALU_1|Add0~63  = CARRY((\ALU_1|tempB[30]~1_combout  & (!\reg_32|Mux1~9_combout  & !\ALU_1|Add0~61 )) # (!\ALU_1|tempB[30]~1_combout  & ((!\ALU_1|Add0~61 ) # (!\reg_32|Mux1~9_combout ))))

	.dataa(\ALU_1|tempB[30]~1_combout ),
	.datab(\reg_32|Mux1~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~61 ),
	.combout(\ALU_1|Add0~62_combout ),
	.cout(\ALU_1|Add0~63 ));
// synopsys translate_off
defparam \ALU_1|Add0~62 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneive_lcell_comb \ALU_1|Mux1~3 (
// Equation(s):
// \ALU_1|Mux1~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux1~2_combout  & (\ALU_1|ALU_out~17_combout )) # (!\ALU_1|Mux1~2_combout  & ((\ALU_1|Add0~62_combout ))))) # (!\ALU_1|Mux16~2_combout  & (\ALU_1|Mux1~2_combout ))

	.dataa(\ALU_1|Mux16~2_combout ),
	.datab(\ALU_1|Mux1~2_combout ),
	.datac(\ALU_1|ALU_out~17_combout ),
	.datad(\ALU_1|Add0~62_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux1~3 .lut_mask = 16'hE6C4;
defparam \ALU_1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneive_lcell_comb \ALU_1|Mux1~4 (
// Equation(s):
// \ALU_1|Mux1~4_combout  = (\ALU_1|Mux16~7_combout  & (!\reg_32|Mux1~9_combout  & ((!\sel_32_03_1|Mux1~1_combout )))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux1~3_combout ))))

	.dataa(\reg_32|Mux1~9_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\ALU_1|Mux1~3_combout ),
	.datad(\sel_32_03_1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux1~4 .lut_mask = 16'h3074;
defparam \ALU_1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneive_lcell_comb \reg_32|register~58 (
// Equation(s):
// \reg_32|register~58_combout  = (\reg_32|register[0][31]~28_combout  & ((\sel_32_2|result[30]~130_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux1~4_combout ))))

	.dataa(\sel_32_2|result[30]~130_combout ),
	.datab(\reg_32|register[0][31]~28_combout ),
	.datac(\Cpu_1|Shift_op[1]~0_combout ),
	.datad(\ALU_1|Mux1~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register~58_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~58 .lut_mask = 16'h8C88;
defparam \reg_32|register~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N21
dffeas \reg_32|register[0][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][30] .is_wysiwyg = "true";
defparam \reg_32|register[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
cycloneive_lcell_comb \reg_32|register[1][30]~166 (
// Equation(s):
// \reg_32|register[1][30]~166_combout  = !\sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[30]~131_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[1][30]~166_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][30]~166 .lut_mask = 16'h0F0F;
defparam \reg_32|register[1][30]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N5
dffeas \reg_32|register[1][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][30]~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][30] .is_wysiwyg = "true";
defparam \reg_32|register[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
cycloneive_lcell_comb \reg_32|Mux33~4 (
// Equation(s):
// \reg_32|Mux33~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((!\reg_32|register[1][30]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[0][30]~q ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[0][30]~q ),
	.datac(\reg_32|register[1][30]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~4 .lut_mask = 16'hAF44;
defparam \reg_32|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
cycloneive_lcell_comb \reg_32|Mux33~5 (
// Equation(s):
// \reg_32|Mux33~5_combout  = (\reg_32|Mux33~4_combout  & (((!\sel_5_2|result[1]~0_combout ) # (!\reg_32|register[3][30]~q )))) # (!\reg_32|Mux33~4_combout  & (\reg_32|register[2][30]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[2][30]~q ),
	.datab(\reg_32|register[3][30]~q ),
	.datac(\reg_32|Mux33~4_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~5 .lut_mask = 16'h3AF0;
defparam \reg_32|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
cycloneive_lcell_comb \reg_32|Mux33~6 (
// Equation(s):
// \reg_32|Mux33~6_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|Mux33~3_combout )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux33~5_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux33~3_combout ),
	.datad(\reg_32|Mux33~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~6 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneive_lcell_comb \reg_32|register[13][30]~feeder (
// Equation(s):
// \reg_32|register[13][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[30]~131_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[13][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[13][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N27
dffeas \reg_32|register[13][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][30] .is_wysiwyg = "true";
defparam \reg_32|register[13][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \reg_32|register[15][30]~feeder (
// Equation(s):
// \reg_32|register[15][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[30]~131_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][30]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N23
dffeas \reg_32|register[15][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][30] .is_wysiwyg = "true";
defparam \reg_32|register[15][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
cycloneive_lcell_comb \reg_32|Mux33~8 (
// Equation(s):
// \reg_32|Mux33~8_combout  = (\reg_32|Mux33~7_combout  & (((\reg_32|register[15][30]~q ) # (!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux33~7_combout  & (\reg_32|register[13][30]~q  & ((\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux33~7_combout ),
	.datab(\reg_32|register[13][30]~q ),
	.datac(\reg_32|register[15][30]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~8 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneive_lcell_comb \reg_32|Mux33~9 (
// Equation(s):
// \reg_32|Mux33~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux33~6_combout  & ((\reg_32|Mux33~8_combout ))) # (!\reg_32|Mux33~6_combout  & (\reg_32|Mux33~1_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux33~6_combout ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux33~1_combout ),
	.datac(\reg_32|Mux33~6_combout ),
	.datad(\reg_32|Mux33~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~9 .lut_mask = 16'hF858;
defparam \reg_32|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N26
cycloneive_lcell_comb \reg_32|register[26][30]~feeder (
// Equation(s):
// \reg_32|register[26][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[30]~131_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][30]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[26][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N27
dffeas \reg_32|register[26][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][30] .is_wysiwyg = "true";
defparam \reg_32|register[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N19
dffeas \reg_32|register[18][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][30] .is_wysiwyg = "true";
defparam \reg_32|register[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N18
cycloneive_lcell_comb \reg_32|Mux33~10 (
// Equation(s):
// \reg_32|Mux33~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[26][30]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[18][30]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[26][30]~q ),
	.datac(\reg_32|register[18][30]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N1
dffeas \reg_32|register[22][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][30] .is_wysiwyg = "true";
defparam \reg_32|register[22][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N10
cycloneive_lcell_comb \reg_32|register[30][30]~feeder (
// Equation(s):
// \reg_32|register[30][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[30]~131_combout ),
	.cin(gnd),
	.combout(\reg_32|register[30][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][30]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[30][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N11
dffeas \reg_32|register[30][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][30] .is_wysiwyg = "true";
defparam \reg_32|register[30][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
cycloneive_lcell_comb \reg_32|Mux33~11 (
// Equation(s):
// \reg_32|Mux33~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux33~10_combout  & ((\reg_32|register[30][30]~q ))) # (!\reg_32|Mux33~10_combout  & (\reg_32|register[22][30]~q )))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux33~10_combout ))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux33~10_combout ),
	.datac(\reg_32|register[22][30]~q ),
	.datad(\reg_32|register[30][30]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~11 .lut_mask = 16'hEC64;
defparam \reg_32|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N19
dffeas \reg_32|register[17][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][30] .is_wysiwyg = "true";
defparam \reg_32|register[17][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \reg_32|Mux33~12 (
// Equation(s):
// \reg_32|Mux33~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[21][30]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[17][30]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[21][30]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[17][30]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~12 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \reg_32|register[29][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][30] .is_wysiwyg = "true";
defparam \reg_32|register[29][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \reg_32|Mux33~13 (
// Equation(s):
// \reg_32|Mux33~13_combout  = (\reg_32|Mux33~12_combout  & (((\reg_32|register[29][30]~q ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux33~12_combout  & (\reg_32|register[25][30]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[25][30]~q ),
	.datab(\reg_32|Mux33~12_combout ),
	.datac(\reg_32|register[29][30]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~13 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
cycloneive_lcell_comb \reg_32|Mux33~16 (
// Equation(s):
// \reg_32|Mux33~16_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout ) # (\reg_32|Mux33~13_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|Mux33~15_combout  & (!\sel_5_2|result[1]~0_combout )))

	.dataa(\reg_32|Mux33~15_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux33~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~16 .lut_mask = 16'hCEC2;
defparam \reg_32|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N11
dffeas \reg_32|register[19][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][30] .is_wysiwyg = "true";
defparam \reg_32|register[19][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
cycloneive_lcell_comb \reg_32|register[23][30]~feeder (
// Equation(s):
// \reg_32|register[23][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[30]~131_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N25
dffeas \reg_32|register[23][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][30] .is_wysiwyg = "true";
defparam \reg_32|register[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N10
cycloneive_lcell_comb \reg_32|Mux33~17 (
// Equation(s):
// \reg_32|Mux33~17_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][30]~q ))) # (!\sel_5_2|result[2]~3_combout  & 
// (\reg_32|register[19][30]~q ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][30]~q ),
	.datad(\reg_32|register[23][30]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~17 .lut_mask = 16'hDC98;
defparam \reg_32|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N23
dffeas \reg_32|register[31][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][30] .is_wysiwyg = "true";
defparam \reg_32|register[31][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneive_lcell_comb \reg_32|register[27][30]~feeder (
// Equation(s):
// \reg_32|register[27][30]~feeder_combout  = \sel_32_2|result[30]~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[30]~131_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][30]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N25
dffeas \reg_32|register[27][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][30] .is_wysiwyg = "true";
defparam \reg_32|register[27][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneive_lcell_comb \reg_32|Mux33~18 (
// Equation(s):
// \reg_32|Mux33~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux33~17_combout  & (\reg_32|register[31][30]~q )) # (!\reg_32|Mux33~17_combout  & ((\reg_32|register[27][30]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux33~17_combout ))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux33~17_combout ),
	.datac(\reg_32|register[31][30]~q ),
	.datad(\reg_32|register[27][30]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~18 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneive_lcell_comb \reg_32|Mux33~19 (
// Equation(s):
// \reg_32|Mux33~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux33~16_combout  & ((\reg_32|Mux33~18_combout ))) # (!\reg_32|Mux33~16_combout  & (\reg_32|Mux33~11_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux33~16_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux33~11_combout ),
	.datac(\reg_32|Mux33~16_combout ),
	.datad(\reg_32|Mux33~18_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~19 .lut_mask = 16'hF858;
defparam \reg_32|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
cycloneive_lcell_comb \reg_32|Mux33~20 (
// Equation(s):
// \reg_32|Mux33~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux33~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux33~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux33~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux33~9_combout ),
	.datad(\reg_32|Mux33~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux33~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux33~20 .lut_mask = 16'hF2D0;
defparam \reg_32|Mux33~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N22
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~33 (
// Equation(s):
// \shift_reg_1|ShiftRight0~33_combout  = (\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux33~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux35~20_combout ))

	.dataa(\sel_5_3|result[1]~6_combout ),
	.datab(\reg_32|Mux35~20_combout ),
	.datac(\reg_32|Mux33~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~33 .lut_mask = 16'hE4E4;
defparam \shift_reg_1|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N10
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~135 (
// Equation(s):
// \shift_reg_1|ShiftRight0~135_combout  = (\reg_32|Mux36~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & (!\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((!\GetIR_1|Mux24~0_combout )))))

	.dataa(\Cpu_1|Shift_amountSrc~combout ),
	.datab(\reg_32|Mux30~9_combout ),
	.datac(\reg_32|Mux36~20_combout ),
	.datad(\GetIR_1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~135_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~135 .lut_mask = 16'h2070;
defparam \shift_reg_1|ShiftRight0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N30
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~101 (
// Equation(s):
// \shift_reg_1|ShiftRight0~101_combout  = (\sel_5_3|result[0]~7_combout  & (((\shift_reg_1|ShiftRight0~33_combout )))) # (!\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~140_combout ) # ((\shift_reg_1|ShiftRight0~135_combout ))))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\shift_reg_1|ShiftRight0~140_combout ),
	.datac(\shift_reg_1|ShiftRight0~33_combout ),
	.datad(\shift_reg_1|ShiftRight0~135_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~101 .lut_mask = 16'hF5E4;
defparam \shift_reg_1|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N18
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~102 (
// Equation(s):
// \shift_reg_1|ShiftRight0~102_combout  = (\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~100_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~101_combout )))

	.dataa(\shift_reg_1|ShiftRight0~100_combout ),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(gnd),
	.datad(\shift_reg_1|ShiftRight0~101_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~102 .lut_mask = 16'hBB88;
defparam \shift_reg_1|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N17
dffeas \reg_32|register[13][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][4] .is_wysiwyg = "true";
defparam \reg_32|register[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N3
dffeas \reg_32|register[15][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][4] .is_wysiwyg = "true";
defparam \reg_32|register[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N29
dffeas \reg_32|register[14][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][4] .is_wysiwyg = "true";
defparam \reg_32|register[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y26_N31
dffeas \reg_32|register[12][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][4] .is_wysiwyg = "true";
defparam \reg_32|register[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneive_lcell_comb \reg_32|Mux59~7 (
// Equation(s):
// \reg_32|Mux59~7_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|register[14][4]~q ) # ((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|register[12][4]~q  & !\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[14][4]~q ),
	.datac(\reg_32|register[12][4]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~7 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneive_lcell_comb \reg_32|Mux59~8 (
// Equation(s):
// \reg_32|Mux59~8_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux59~7_combout  & ((\reg_32|register[15][4]~q ))) # (!\reg_32|Mux59~7_combout  & (\reg_32|register[13][4]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux59~7_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[13][4]~q ),
	.datac(\reg_32|register[15][4]~q ),
	.datad(\reg_32|Mux59~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~8 .lut_mask = 16'hF588;
defparam \reg_32|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N29
dffeas \reg_32|register[11][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][4] .is_wysiwyg = "true";
defparam \reg_32|register[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneive_lcell_comb \reg_32|Mux59~1 (
// Equation(s):
// \reg_32|Mux59~1_combout  = (\reg_32|Mux59~0_combout  & ((\reg_32|register[11][4]~q ) # ((!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux59~0_combout  & (((\reg_32|register[10][4]~q  & \sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|Mux59~0_combout ),
	.datab(\reg_32|register[11][4]~q ),
	.datac(\reg_32|register[10][4]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~1 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N19
dffeas \reg_32|register[7][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][4] .is_wysiwyg = "true";
defparam \reg_32|register[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \reg_32|register[4][4]~120 (
// Equation(s):
// \reg_32|register[4][4]~120_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][4]~120_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][4]~120 .lut_mask = 16'h00FF;
defparam \reg_32|register[4][4]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N31
dffeas \reg_32|register[4][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][4]~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][4] .is_wysiwyg = "true";
defparam \reg_32|register[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y26_N11
dffeas \reg_32|register[6][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][4] .is_wysiwyg = "true";
defparam \reg_32|register[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneive_lcell_comb \reg_32|Mux59~2 (
// Equation(s):
// \reg_32|Mux59~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[6][4]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (!\reg_32|register[4][4]~q ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[4][4]~q ),
	.datac(\reg_32|register[6][4]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~2 .lut_mask = 16'hFA11;
defparam \reg_32|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneive_lcell_comb \reg_32|Mux59~3 (
// Equation(s):
// \reg_32|Mux59~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux59~2_combout  & ((\reg_32|register[7][4]~q ))) # (!\reg_32|Mux59~2_combout  & (\reg_32|register[5][4]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux59~2_combout ))))

	.dataa(\reg_32|register[5][4]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[7][4]~q ),
	.datad(\reg_32|Mux59~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~3 .lut_mask = 16'hF388;
defparam \reg_32|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \reg_32|register[2][4]~121 (
// Equation(s):
// \reg_32|register[2][4]~121_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[4]~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[2][4]~121_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][4]~121 .lut_mask = 16'h0F0F;
defparam \reg_32|register[2][4]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N25
dffeas \reg_32|register[2][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][4]~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][4] .is_wysiwyg = "true";
defparam \reg_32|register[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneive_lcell_comb \reg_32|register[1][4]~122 (
// Equation(s):
// \reg_32|register[1][4]~122_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][4]~122_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][4]~122 .lut_mask = 16'h00FF;
defparam \reg_32|register[1][4]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N17
dffeas \reg_32|register[1][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][4]~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][4] .is_wysiwyg = "true";
defparam \reg_32|register[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \reg_32|Mux59~4 (
// Equation(s):
// \reg_32|Mux59~4_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout ) # (!\reg_32|register[1][4]~q )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[0][4]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[0][4]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[1][4]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~4 .lut_mask = 16'hCC2E;
defparam \reg_32|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \reg_32|Mux59~5 (
// Equation(s):
// \reg_32|Mux59~5_combout  = (\reg_32|Mux59~4_combout  & ((\reg_32|register[3][4]~q ) # ((!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux59~4_combout  & (((!\reg_32|register[2][4]~q  & \sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[3][4]~q ),
	.datab(\reg_32|register[2][4]~q ),
	.datac(\reg_32|Mux59~4_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~5 .lut_mask = 16'hA3F0;
defparam \reg_32|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneive_lcell_comb \reg_32|Mux59~6 (
// Equation(s):
// \reg_32|Mux59~6_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & (\reg_32|Mux59~3_combout )) # (!\sel_5_2|result[2]~3_combout  & 
// ((\reg_32|Mux59~5_combout )))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux59~3_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux59~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~6 .lut_mask = 16'hE5E0;
defparam \reg_32|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N12
cycloneive_lcell_comb \reg_32|Mux59~9 (
// Equation(s):
// \reg_32|Mux59~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux59~6_combout  & (\reg_32|Mux59~8_combout )) # (!\reg_32|Mux59~6_combout  & ((\reg_32|Mux59~1_combout ))))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux59~6_combout ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux59~8_combout ),
	.datac(\reg_32|Mux59~1_combout ),
	.datad(\reg_32|Mux59~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~9 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneive_lcell_comb \reg_32|register[27][4]~213 (
// Equation(s):
// \reg_32|register[27][4]~213_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[4]~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][4]~213_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][4]~213 .lut_mask = 16'h0F0F;
defparam \reg_32|register[27][4]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N11
dffeas \reg_32|register[27][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][4]~213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][4] .is_wysiwyg = "true";
defparam \reg_32|register[27][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneive_lcell_comb \reg_32|register[19][4]~215 (
// Equation(s):
// \reg_32|register[19][4]~215_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[4]~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[19][4]~215_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[19][4]~215 .lut_mask = 16'h0F0F;
defparam \reg_32|register[19][4]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N25
dffeas \reg_32|register[19][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[19][4]~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][4] .is_wysiwyg = "true";
defparam \reg_32|register[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \reg_32|register[23][4]~214 (
// Equation(s):
// \reg_32|register[23][4]~214_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[23][4]~214_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][4]~214 .lut_mask = 16'h00FF;
defparam \reg_32|register[23][4]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N17
dffeas \reg_32|register[23][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][4]~214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][4] .is_wysiwyg = "true";
defparam \reg_32|register[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \reg_32|Mux59~17 (
// Equation(s):
// \reg_32|Mux59~17_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((!\reg_32|register[23][4]~q ))) # (!\sel_5_2|result[2]~3_combout  & 
// (!\reg_32|register[19][4]~q ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[19][4]~q ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|register[23][4]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~17 .lut_mask = 16'hA1F1;
defparam \reg_32|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \reg_32|register[31][4]~216 (
// Equation(s):
// \reg_32|register[31][4]~216_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[31][4]~216_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[31][4]~216 .lut_mask = 16'h00FF;
defparam \reg_32|register[31][4]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N11
dffeas \reg_32|register[31][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[31][4]~216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][4] .is_wysiwyg = "true";
defparam \reg_32|register[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \reg_32|Mux59~18 (
// Equation(s):
// \reg_32|Mux59~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux59~17_combout  & ((!\reg_32|register[31][4]~q ))) # (!\reg_32|Mux59~17_combout  & (!\reg_32|register[27][4]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux59~17_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[27][4]~q ),
	.datac(\reg_32|Mux59~17_combout ),
	.datad(\reg_32|register[31][4]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~18 .lut_mask = 16'h52F2;
defparam \reg_32|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneive_lcell_comb \reg_32|register[22][4]~201 (
// Equation(s):
// \reg_32|register[22][4]~201_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[4]~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[22][4]~201_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][4]~201 .lut_mask = 16'h0F0F;
defparam \reg_32|register[22][4]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N29
dffeas \reg_32|register[22][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][4]~201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][4] .is_wysiwyg = "true";
defparam \reg_32|register[22][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N2
cycloneive_lcell_comb \reg_32|register[18][4]~203 (
// Equation(s):
// \reg_32|register[18][4]~203_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[18][4]~203_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[18][4]~203 .lut_mask = 16'h00FF;
defparam \reg_32|register[18][4]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N3
dffeas \reg_32|register[18][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[18][4]~203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][4] .is_wysiwyg = "true";
defparam \reg_32|register[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N8
cycloneive_lcell_comb \reg_32|register[26][4]~202 (
// Equation(s):
// \reg_32|register[26][4]~202_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][4]~202_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][4]~202 .lut_mask = 16'h00FF;
defparam \reg_32|register[26][4]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N9
dffeas \reg_32|register[26][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][4]~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][4] .is_wysiwyg = "true";
defparam \reg_32|register[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N24
cycloneive_lcell_comb \reg_32|Mux59~10 (
// Equation(s):
// \reg_32|Mux59~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((!\reg_32|register[26][4]~q ))) # (!\sel_5_2|result[3]~2_combout  & 
// (!\reg_32|register[18][4]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[18][4]~q ),
	.datac(\reg_32|register[26][4]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~10 .lut_mask = 16'hAF11;
defparam \reg_32|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N20
cycloneive_lcell_comb \reg_32|Mux59~11 (
// Equation(s):
// \reg_32|Mux59~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux59~10_combout  & (!\reg_32|register[30][4]~q )) # (!\reg_32|Mux59~10_combout  & ((!\reg_32|register[22][4]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux59~10_combout 
// ))))

	.dataa(\reg_32|register[30][4]~q ),
	.datab(\reg_32|register[22][4]~q ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux59~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~11 .lut_mask = 16'h5F30;
defparam \reg_32|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \reg_32|register[29][4]~208 (
// Equation(s):
// \reg_32|register[29][4]~208_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[29][4]~208_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[29][4]~208 .lut_mask = 16'h00FF;
defparam \reg_32|register[29][4]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N9
dffeas \reg_32|register[29][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[29][4]~208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][4] .is_wysiwyg = "true";
defparam \reg_32|register[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \reg_32|register[21][4]~206 (
// Equation(s):
// \reg_32|register[21][4]~206_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][4]~206_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][4]~206 .lut_mask = 16'h00FF;
defparam \reg_32|register[21][4]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N29
dffeas \reg_32|register[21][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][4]~206_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][4] .is_wysiwyg = "true";
defparam \reg_32|register[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \reg_32|Mux59~12 (
// Equation(s):
// \reg_32|Mux59~12_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout ) # (!\reg_32|register[21][4]~q )))) # (!\sel_5_2|result[2]~3_combout  & (!\reg_32|register[17][4]~q  & ((!\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[17][4]~q ),
	.datab(\reg_32|register[21][4]~q ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~12 .lut_mask = 16'hF035;
defparam \reg_32|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \reg_32|Mux59~13 (
// Equation(s):
// \reg_32|Mux59~13_combout  = (\reg_32|Mux59~12_combout  & (((!\sel_5_2|result[3]~2_combout ) # (!\reg_32|register[29][4]~q )))) # (!\reg_32|Mux59~12_combout  & (!\reg_32|register[25][4]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[25][4]~q ),
	.datab(\reg_32|register[29][4]~q ),
	.datac(\reg_32|Mux59~12_combout ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~13 .lut_mask = 16'h35F0;
defparam \reg_32|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \reg_32|register[20][4]~209 (
// Equation(s):
// \reg_32|register[20][4]~209_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][4]~209_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][4]~209 .lut_mask = 16'h00FF;
defparam \reg_32|register[20][4]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \reg_32|register[20][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][4]~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][4] .is_wysiwyg = "true";
defparam \reg_32|register[20][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneive_lcell_comb \reg_32|register[16][4]~211 (
// Equation(s):
// \reg_32|register[16][4]~211_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[16][4]~211_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[16][4]~211 .lut_mask = 16'h00FF;
defparam \reg_32|register[16][4]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N1
dffeas \reg_32|register[16][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[16][4]~211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][4] .is_wysiwyg = "true";
defparam \reg_32|register[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneive_lcell_comb \reg_32|register[24][4]~210 (
// Equation(s):
// \reg_32|register[24][4]~210_combout  = !\sel_32_2|result[4]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[4]~46_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][4]~210_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][4]~210 .lut_mask = 16'h00FF;
defparam \reg_32|register[24][4]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N7
dffeas \reg_32|register[24][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][4]~210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][4] .is_wysiwyg = "true";
defparam \reg_32|register[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \reg_32|Mux59~14 (
// Equation(s):
// \reg_32|Mux59~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((!\reg_32|register[24][4]~q ))) # (!\sel_5_2|result[3]~2_combout  & 
// (!\reg_32|register[16][4]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[16][4]~q ),
	.datac(\reg_32|register[24][4]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~14 .lut_mask = 16'hAF11;
defparam \reg_32|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \reg_32|Mux59~15 (
// Equation(s):
// \reg_32|Mux59~15_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux59~14_combout  & (!\reg_32|register[28][4]~q )) # (!\reg_32|Mux59~14_combout  & ((!\reg_32|register[20][4]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux59~14_combout 
// ))))

	.dataa(\reg_32|register[28][4]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[20][4]~q ),
	.datad(\reg_32|Mux59~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~15 .lut_mask = 16'h770C;
defparam \reg_32|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \reg_32|Mux59~16 (
// Equation(s):
// \reg_32|Mux59~16_combout  = (\sel_5_2|result[1]~0_combout  & (\sel_5_2|result[0]~1_combout )) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|Mux59~13_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux59~15_combout 
// )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux59~13_combout ),
	.datad(\reg_32|Mux59~15_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~16 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \reg_32|Mux59~19 (
// Equation(s):
// \reg_32|Mux59~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux59~16_combout  & (\reg_32|Mux59~18_combout )) # (!\reg_32|Mux59~16_combout  & ((\reg_32|Mux59~11_combout ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux59~16_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux59~18_combout ),
	.datac(\reg_32|Mux59~11_combout ),
	.datad(\reg_32|Mux59~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~19 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N22
cycloneive_lcell_comb \reg_32|Mux59~20 (
// Equation(s):
// \reg_32|Mux59~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux59~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux59~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux59~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux59~9_combout ),
	.datad(\reg_32|Mux59~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux59~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux59~20 .lut_mask = 16'hF2D0;
defparam \reg_32|Mux59~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneive_lcell_comb \sel_32_03_1|Mux27~0 (
// Equation(s):
// \sel_32_03_1|Mux27~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux27~1_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux59~20_combout )))))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\GetIR_1|Mux27~1_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\reg_32|Mux59~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux27~0 .lut_mask = 16'h0D08;
defparam \sel_32_03_1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneive_lcell_comb \ALU_1|tempB[4]~27 (
// Equation(s):
// \ALU_1|tempB[4]~27_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux27~0_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(\sel_32_03_1|Mux27~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|tempB[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[4]~27 .lut_mask = 16'h5A5A;
defparam \ALU_1|tempB[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneive_lcell_comb \ALU_1|Add0~10 (
// Equation(s):
// \ALU_1|Add0~10_combout  = (\reg_32|Mux27~9_combout  & ((\ALU_1|tempB[4]~27_combout  & (\ALU_1|Add0~9  & VCC)) # (!\ALU_1|tempB[4]~27_combout  & (!\ALU_1|Add0~9 )))) # (!\reg_32|Mux27~9_combout  & ((\ALU_1|tempB[4]~27_combout  & (!\ALU_1|Add0~9 )) # 
// (!\ALU_1|tempB[4]~27_combout  & ((\ALU_1|Add0~9 ) # (GND)))))
// \ALU_1|Add0~11  = CARRY((\reg_32|Mux27~9_combout  & (!\ALU_1|tempB[4]~27_combout  & !\ALU_1|Add0~9 )) # (!\reg_32|Mux27~9_combout  & ((!\ALU_1|Add0~9 ) # (!\ALU_1|tempB[4]~27_combout ))))

	.dataa(\reg_32|Mux27~9_combout ),
	.datab(\ALU_1|tempB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~9 ),
	.combout(\ALU_1|Add0~10_combout ),
	.cout(\ALU_1|Add0~11 ));
// synopsys translate_off
defparam \ALU_1|Add0~10 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \ALU_1|Add0~12 (
// Equation(s):
// \ALU_1|Add0~12_combout  = ((\ALU_1|tempB[5]~26_combout  $ (\reg_32|Mux26~9_combout  $ (!\ALU_1|Add0~11 )))) # (GND)
// \ALU_1|Add0~13  = CARRY((\ALU_1|tempB[5]~26_combout  & ((\reg_32|Mux26~9_combout ) # (!\ALU_1|Add0~11 ))) # (!\ALU_1|tempB[5]~26_combout  & (\reg_32|Mux26~9_combout  & !\ALU_1|Add0~11 )))

	.dataa(\ALU_1|tempB[5]~26_combout ),
	.datab(\reg_32|Mux26~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~11 ),
	.combout(\ALU_1|Add0~12_combout ),
	.cout(\ALU_1|Add0~13 ));
// synopsys translate_off
defparam \ALU_1|Add0~12 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \ALU_1|Add28~4 (
// Equation(s):
// \ALU_1|Add28~4_combout  = (\ALU_1|j~136_combout  & (\ALU_1|Add28~3  $ (GND))) # (!\ALU_1|j~136_combout  & (!\ALU_1|Add28~3  & VCC))
// \ALU_1|Add28~5  = CARRY((\ALU_1|j~136_combout  & !\ALU_1|Add28~3 ))

	.dataa(\ALU_1|j~136_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add28~3 ),
	.combout(\ALU_1|Add28~4_combout ),
	.cout(\ALU_1|Add28~5 ));
// synopsys translate_off
defparam \ALU_1|Add28~4 .lut_mask = 16'hA50A;
defparam \ALU_1|Add28~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N8
cycloneive_lcell_comb \ALU_1|j~134 (
// Equation(s):
// \ALU_1|j~134_combout  = (\ALU_1|always0~19_combout  & ((\ALU_1|j~133_combout ))) # (!\ALU_1|always0~19_combout  & (\ALU_1|Add25~4_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~19_combout ),
	.datac(\ALU_1|Add25~4_combout ),
	.datad(\ALU_1|j~133_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~134_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~134 .lut_mask = 16'hFC30;
defparam \ALU_1|j~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N2
cycloneive_lcell_comb \ALU_1|j~135 (
// Equation(s):
// \ALU_1|j~135_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~134_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~4_combout )))

	.dataa(\ALU_1|always0~20_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~134_combout ),
	.datad(\ALU_1|Add26~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~135_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~135 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \ALU_1|j~136 (
// Equation(s):
// \ALU_1|j~136_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~135_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~4_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|j~135_combout ),
	.datad(\ALU_1|Add27~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~136_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~136 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \ALU_1|j~137 (
// Equation(s):
// \ALU_1|j~137_combout  = (\ALU_1|always0~22_combout  & ((\ALU_1|j~136_combout ))) # (!\ALU_1|always0~22_combout  & (\ALU_1|Add28~4_combout ))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add28~4_combout ),
	.datad(\ALU_1|j~136_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~137_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~137 .lut_mask = 16'hFA50;
defparam \ALU_1|j~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \ALU_1|j~138 (
// Equation(s):
// \ALU_1|j~138_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~137_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~4_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(\ALU_1|j~137_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add29~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~138_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~138 .lut_mask = 16'hDD88;
defparam \ALU_1|j~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \ALU_1|j~139 (
// Equation(s):
// \ALU_1|j~139_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~138_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~4_combout ))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add30~4_combout ),
	.datad(\ALU_1|j~138_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~139_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~139 .lut_mask = 16'hFA50;
defparam \ALU_1|j~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \ALU_1|j~140 (
// Equation(s):
// \ALU_1|j~140_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~139_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~4_combout ))

	.dataa(\ALU_1|Add31~4_combout ),
	.datab(\ALU_1|always0~25_combout ),
	.datac(gnd),
	.datad(\ALU_1|j~139_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~140_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~140 .lut_mask = 16'hEE22;
defparam \ALU_1|j~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \ALU_1|Add31~0 (
// Equation(s):
// \ALU_1|Add31~0_combout  = \ALU_1|j~84_combout  $ (VCC)
// \ALU_1|Add31~1  = CARRY(\ALU_1|j~84_combout )

	.dataa(\ALU_1|j~84_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|Add31~0_combout ),
	.cout(\ALU_1|Add31~1 ));
// synopsys translate_off
defparam \ALU_1|Add31~0 .lut_mask = 16'h55AA;
defparam \ALU_1|Add31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \ALU_1|j~84 (
// Equation(s):
// \ALU_1|j~84_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~83_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~0_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~24_combout ),
	.datac(\ALU_1|Add30~0_combout ),
	.datad(\ALU_1|j~83_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~84 .lut_mask = 16'hFC30;
defparam \ALU_1|j~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \ALU_1|j~85 (
// Equation(s):
// \ALU_1|j~85_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~84_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~0_combout ))

	.dataa(gnd),
	.datab(\ALU_1|Add31~0_combout ),
	.datac(\ALU_1|j~84_combout ),
	.datad(\ALU_1|always0~25_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~85 .lut_mask = 16'hF0CC;
defparam \ALU_1|j~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \ALU_1|Add32~2 (
// Equation(s):
// \ALU_1|Add32~2_combout  = (\ALU_1|j~113_combout  & (!\ALU_1|Add32~1 )) # (!\ALU_1|j~113_combout  & ((\ALU_1|Add32~1 ) # (GND)))
// \ALU_1|Add32~3  = CARRY((!\ALU_1|Add32~1 ) # (!\ALU_1|j~113_combout ))

	.dataa(\ALU_1|j~113_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~1 ),
	.combout(\ALU_1|Add32~2_combout ),
	.cout(\ALU_1|Add32~3 ));
// synopsys translate_off
defparam \ALU_1|Add32~2 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add32~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \ALU_1|Add32~4 (
// Equation(s):
// \ALU_1|Add32~4_combout  = (\ALU_1|j~140_combout  & (\ALU_1|Add32~3  $ (GND))) # (!\ALU_1|j~140_combout  & (!\ALU_1|Add32~3  & VCC))
// \ALU_1|Add32~5  = CARRY((\ALU_1|j~140_combout  & !\ALU_1|Add32~3 ))

	.dataa(gnd),
	.datab(\ALU_1|j~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~3 ),
	.combout(\ALU_1|Add32~4_combout ),
	.cout(\ALU_1|Add32~5 ));
// synopsys translate_off
defparam \ALU_1|Add32~4 .lut_mask = 16'hC30C;
defparam \ALU_1|Add32~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \ALU_1|Add32~6 (
// Equation(s):
// \ALU_1|Add32~6_combout  = (\ALU_1|j~166_combout  & (!\ALU_1|Add32~5 )) # (!\ALU_1|j~166_combout  & ((\ALU_1|Add32~5 ) # (GND)))
// \ALU_1|Add32~7  = CARRY((!\ALU_1|Add32~5 ) # (!\ALU_1|j~166_combout ))

	.dataa(\ALU_1|j~166_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~5 ),
	.combout(\ALU_1|Add32~6_combout ),
	.cout(\ALU_1|Add32~7 ));
// synopsys translate_off
defparam \ALU_1|Add32~6 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add32~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \ALU_1|Add32~8 (
// Equation(s):
// \ALU_1|Add32~8_combout  = (\ALU_1|j~190_combout  & (\ALU_1|Add32~7  $ (GND))) # (!\ALU_1|j~190_combout  & (!\ALU_1|Add32~7  & VCC))
// \ALU_1|Add32~9  = CARRY((\ALU_1|j~190_combout  & !\ALU_1|Add32~7 ))

	.dataa(\ALU_1|j~190_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~7 ),
	.combout(\ALU_1|Add32~8_combout ),
	.cout(\ALU_1|Add32~9 ));
// synopsys translate_off
defparam \ALU_1|Add32~8 .lut_mask = 16'hA50A;
defparam \ALU_1|Add32~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \ALU_1|Add32~10 (
// Equation(s):
// \ALU_1|Add32~10_combout  = (\ALU_1|j~213_combout  & (!\ALU_1|Add32~9 )) # (!\ALU_1|j~213_combout  & ((\ALU_1|Add32~9 ) # (GND)))
// \ALU_1|Add32~11  = CARRY((!\ALU_1|Add32~9 ) # (!\ALU_1|j~213_combout ))

	.dataa(\ALU_1|j~213_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~9 ),
	.combout(\ALU_1|Add32~10_combout ),
	.cout(\ALU_1|Add32~11 ));
// synopsys translate_off
defparam \ALU_1|Add32~10 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add32~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \ALU_1|j~212 (
// Equation(s):
// \ALU_1|j~212_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~211_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~10_combout ))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add30~10_combout ),
	.datad(\ALU_1|j~211_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~212_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~212 .lut_mask = 16'hFA50;
defparam \ALU_1|j~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \ALU_1|j~189 (
// Equation(s):
// \ALU_1|j~189_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~188_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~8_combout )))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~188_combout ),
	.datad(\ALU_1|Add30~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~189_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~189 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \ALU_1|Add31~2 (
// Equation(s):
// \ALU_1|Add31~2_combout  = (\ALU_1|j~112_combout  & (!\ALU_1|Add31~1 )) # (!\ALU_1|j~112_combout  & ((\ALU_1|Add31~1 ) # (GND)))
// \ALU_1|Add31~3  = CARRY((!\ALU_1|Add31~1 ) # (!\ALU_1|j~112_combout ))

	.dataa(\ALU_1|j~112_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~1 ),
	.combout(\ALU_1|Add31~2_combout ),
	.cout(\ALU_1|Add31~3 ));
// synopsys translate_off
defparam \ALU_1|Add31~2 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add31~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \ALU_1|Add31~6 (
// Equation(s):
// \ALU_1|Add31~6_combout  = (\ALU_1|j~165_combout  & (!\ALU_1|Add31~5 )) # (!\ALU_1|j~165_combout  & ((\ALU_1|Add31~5 ) # (GND)))
// \ALU_1|Add31~7  = CARRY((!\ALU_1|Add31~5 ) # (!\ALU_1|j~165_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~165_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~5 ),
	.combout(\ALU_1|Add31~6_combout ),
	.cout(\ALU_1|Add31~7 ));
// synopsys translate_off
defparam \ALU_1|Add31~6 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add31~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \ALU_1|Add31~8 (
// Equation(s):
// \ALU_1|Add31~8_combout  = (\ALU_1|j~189_combout  & (\ALU_1|Add31~7  $ (GND))) # (!\ALU_1|j~189_combout  & (!\ALU_1|Add31~7  & VCC))
// \ALU_1|Add31~9  = CARRY((\ALU_1|j~189_combout  & !\ALU_1|Add31~7 ))

	.dataa(gnd),
	.datab(\ALU_1|j~189_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~7 ),
	.combout(\ALU_1|Add31~8_combout ),
	.cout(\ALU_1|Add31~9 ));
// synopsys translate_off
defparam \ALU_1|Add31~8 .lut_mask = 16'hC30C;
defparam \ALU_1|Add31~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \ALU_1|Add31~10 (
// Equation(s):
// \ALU_1|Add31~10_combout  = (\ALU_1|j~212_combout  & (!\ALU_1|Add31~9 )) # (!\ALU_1|j~212_combout  & ((\ALU_1|Add31~9 ) # (GND)))
// \ALU_1|Add31~11  = CARRY((!\ALU_1|Add31~9 ) # (!\ALU_1|j~212_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~212_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~9 ),
	.combout(\ALU_1|Add31~10_combout ),
	.cout(\ALU_1|Add31~11 ));
// synopsys translate_off
defparam \ALU_1|Add31~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add31~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \ALU_1|j~213 (
// Equation(s):
// \ALU_1|j~213_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~212_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~10_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~25_combout ),
	.datac(\ALU_1|j~212_combout ),
	.datad(\ALU_1|Add31~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~213_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~213 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \ALU_1|Mux26~0 (
// Equation(s):
// \ALU_1|Mux26~0_combout  = (\ALU_1|Mux16~4_combout  & ((\ALU_1|Mux16~3_combout ) # ((\ALU_1|Add32~10_combout )))) # (!\ALU_1|Mux16~4_combout  & (!\ALU_1|Mux16~3_combout  & ((\ALU_1|j~213_combout ))))

	.dataa(\ALU_1|Mux16~4_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\ALU_1|Add32~10_combout ),
	.datad(\ALU_1|j~213_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux26~0 .lut_mask = 16'hB9A8;
defparam \ALU_1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \ALU_1|Mux26~1 (
// Equation(s):
// \ALU_1|Mux26~1_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux26~0_combout  & ((\ALU_1|Mux26~0_combout ) # (!\reg_32|Mux26~9_combout ))) # (!\sel_32_03_1|Mux26~0_combout  & (\reg_32|Mux26~9_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux26~0_combout ))))

	.dataa(\sel_32_03_1|Mux26~0_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\reg_32|Mux26~9_combout ),
	.datad(\ALU_1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux26~1 .lut_mask = 16'hFB48;
defparam \ALU_1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \ALU_1|Mux26~2 (
// Equation(s):
// \ALU_1|Mux26~2_combout  = (\ALU_1|Mux16~6_combout  & (\ALU_1|ALU_out~4_combout  & (\ALU_1|Mux16~5_combout ))) # (!\ALU_1|Mux16~6_combout  & (((\ALU_1|Mux26~1_combout ) # (!\ALU_1|Mux16~5_combout ))))

	.dataa(\ALU_1|ALU_out~4_combout ),
	.datab(\ALU_1|Mux16~6_combout ),
	.datac(\ALU_1|Mux16~5_combout ),
	.datad(\ALU_1|Mux26~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux26~2 .lut_mask = 16'hB383;
defparam \ALU_1|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \ALU_1|Mux26~3 (
// Equation(s):
// \ALU_1|Mux26~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux26~2_combout  & (\sel_32_03_1|Mux26~0_combout )) # (!\ALU_1|Mux26~2_combout  & ((\ALU_1|Add0~12_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux26~2_combout ))))

	.dataa(\sel_32_03_1|Mux26~0_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|Add0~12_combout ),
	.datad(\ALU_1|Mux26~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux26~3 .lut_mask = 16'hBBC0;
defparam \ALU_1|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \ALU_1|Mux26~4 (
// Equation(s):
// \ALU_1|Mux26~4_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux26~0_combout  & (!\reg_32|Mux26~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux26~3_combout ))))

	.dataa(\sel_32_03_1|Mux26~0_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\reg_32|Mux26~9_combout ),
	.datad(\ALU_1|Mux26~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux26~4 .lut_mask = 16'h3704;
defparam \ALU_1|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneive_lcell_comb \sel_32_2|result[5]~51 (
// Equation(s):
// \sel_32_2|result[5]~51_combout  = (\sel_32_2|result[5]~50_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux26~4_combout ))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(gnd),
	.datac(\sel_32_2|result[5]~50_combout ),
	.datad(\ALU_1|Mux26~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[5]~51 .lut_mask = 16'hF5F0;
defparam \sel_32_2|result[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N1
dffeas \reg_32|register[6][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[5]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][5] .is_wysiwyg = "true";
defparam \reg_32|register[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N13
dffeas \reg_32|register[7][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][5] .is_wysiwyg = "true";
defparam \reg_32|register[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N0
cycloneive_lcell_comb \reg_32|Mux58~1 (
// Equation(s):
// \reg_32|Mux58~1_combout  = (\reg_32|Mux58~0_combout  & (((\reg_32|register[7][5]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux58~0_combout  & (\reg_32|register[6][5]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|Mux58~0_combout ),
	.datab(\reg_32|register[6][5]~q ),
	.datac(\reg_32|register[7][5]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~1 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneive_lcell_comb \reg_32|register[10][5]~feeder (
// Equation(s):
// \reg_32|register[10][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[5]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N31
dffeas \reg_32|register[10][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][5] .is_wysiwyg = "true";
defparam \reg_32|register[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N18
cycloneive_lcell_comb \reg_32|register[8][5]~feeder (
// Equation(s):
// \reg_32|register[8][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[5]~51_combout ),
	.cin(gnd),
	.combout(\reg_32|register[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N19
dffeas \reg_32|register[8][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][5] .is_wysiwyg = "true";
defparam \reg_32|register[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneive_lcell_comb \reg_32|Mux58~2 (
// Equation(s):
// \reg_32|Mux58~2_combout  = (\sel_5_2|result[0]~1_combout  & (\sel_5_2|result[1]~0_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[10][5]~q )) # (!\sel_5_2|result[1]~0_combout  & ((\reg_32|register[8][5]~q 
// )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[10][5]~q ),
	.datad(\reg_32|register[8][5]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~2 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N1
dffeas \reg_32|register[11][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][5] .is_wysiwyg = "true";
defparam \reg_32|register[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneive_lcell_comb \reg_32|Mux58~3 (
// Equation(s):
// \reg_32|Mux58~3_combout  = (\reg_32|Mux58~2_combout  & (((\reg_32|register[11][5]~q ) # (!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux58~2_combout  & (\reg_32|register[9][5]~q  & ((\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[9][5]~q ),
	.datab(\reg_32|Mux58~2_combout ),
	.datac(\reg_32|register[11][5]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~3 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneive_lcell_comb \reg_32|register[3][5]~124 (
// Equation(s):
// \reg_32|register[3][5]~124_combout  = !\sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[5]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[3][5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][5]~124 .lut_mask = 16'h0F0F;
defparam \reg_32|register[3][5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N23
dffeas \reg_32|register[3][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][5]~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][5] .is_wysiwyg = "true";
defparam \reg_32|register[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N11
dffeas \reg_32|register[2][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][5] .is_wysiwyg = "true";
defparam \reg_32|register[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \reg_32|Mux58~4 (
// Equation(s):
// \reg_32|Mux58~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|register[2][5]~q ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[0][5]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[0][5]~q ),
	.datac(\reg_32|register[2][5]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~4 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \reg_32|Mux58~5 (
// Equation(s):
// \reg_32|Mux58~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux58~4_combout  & ((!\reg_32|register[3][5]~q ))) # (!\reg_32|Mux58~4_combout  & (!\reg_32|register[1][5]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux58~4_combout ))))

	.dataa(\reg_32|register[1][5]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[3][5]~q ),
	.datad(\reg_32|Mux58~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~5 .lut_mask = 16'h3F44;
defparam \reg_32|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \reg_32|Mux58~6 (
// Equation(s):
// \reg_32|Mux58~6_combout  = (\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout ) # ((\reg_32|Mux58~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (!\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux58~5_combout ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|Mux58~3_combout ),
	.datad(\reg_32|Mux58~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~6 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneive_lcell_comb \reg_32|register[14][5]~feeder (
// Equation(s):
// \reg_32|register[14][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[5]~51_combout ),
	.cin(gnd),
	.combout(\reg_32|register[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N3
dffeas \reg_32|register[14][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][5] .is_wysiwyg = "true";
defparam \reg_32|register[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
cycloneive_lcell_comb \reg_32|register[15][5]~feeder (
// Equation(s):
// \reg_32|register[15][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[5]~51_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N19
dffeas \reg_32|register[15][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][5] .is_wysiwyg = "true";
defparam \reg_32|register[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneive_lcell_comb \reg_32|register[12][5]~feeder (
// Equation(s):
// \reg_32|register[12][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[5]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[12][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[12][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N1
dffeas \reg_32|register[12][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][5] .is_wysiwyg = "true";
defparam \reg_32|register[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N24
cycloneive_lcell_comb \reg_32|register[13][5]~feeder (
// Equation(s):
// \reg_32|register[13][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[5]~51_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N25
dffeas \reg_32|register[13][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][5] .is_wysiwyg = "true";
defparam \reg_32|register[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneive_lcell_comb \reg_32|Mux58~7 (
// Equation(s):
// \reg_32|Mux58~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout ) # (\reg_32|register[13][5]~q )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[12][5]~q  & (!\sel_5_2|result[1]~0_combout )))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[12][5]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[13][5]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~7 .lut_mask = 16'hAEA4;
defparam \reg_32|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneive_lcell_comb \reg_32|Mux58~8 (
// Equation(s):
// \reg_32|Mux58~8_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux58~7_combout  & ((\reg_32|register[15][5]~q ))) # (!\reg_32|Mux58~7_combout  & (\reg_32|register[14][5]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux58~7_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[14][5]~q ),
	.datac(\reg_32|register[15][5]~q ),
	.datad(\reg_32|Mux58~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~8 .lut_mask = 16'hF588;
defparam \reg_32|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \reg_32|Mux58~9 (
// Equation(s):
// \reg_32|Mux58~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux58~6_combout  & ((\reg_32|Mux58~8_combout ))) # (!\reg_32|Mux58~6_combout  & (\reg_32|Mux58~1_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux58~6_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux58~1_combout ),
	.datac(\reg_32|Mux58~6_combout ),
	.datad(\reg_32|Mux58~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~9 .lut_mask = 16'hF858;
defparam \reg_32|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N13
dffeas \reg_32|register[31][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][5] .is_wysiwyg = "true";
defparam \reg_32|register[31][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \reg_32|register[23][5]~feeder (
// Equation(s):
// \reg_32|register[23][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[5]~51_combout ),
	.cin(gnd),
	.combout(\reg_32|register[23][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[23][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N29
dffeas \reg_32|register[23][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][5] .is_wysiwyg = "true";
defparam \reg_32|register[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N12
cycloneive_lcell_comb \reg_32|Mux58~18 (
// Equation(s):
// \reg_32|Mux58~18_combout  = (\reg_32|Mux58~17_combout  & (((\reg_32|register[31][5]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux58~17_combout  & (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][5]~q ))))

	.dataa(\reg_32|Mux58~17_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[31][5]~q ),
	.datad(\reg_32|register[23][5]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~18 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N17
dffeas \reg_32|register[28][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][5] .is_wysiwyg = "true";
defparam \reg_32|register[28][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneive_lcell_comb \reg_32|register[20][5]~feeder (
// Equation(s):
// \reg_32|register[20][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[5]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N9
dffeas \reg_32|register[20][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][5] .is_wysiwyg = "true";
defparam \reg_32|register[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N27
dffeas \reg_32|register[16][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][5] .is_wysiwyg = "true";
defparam \reg_32|register[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneive_lcell_comb \reg_32|Mux58~14 (
// Equation(s):
// \reg_32|Mux58~14_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][5]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[16][5]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[20][5]~q ),
	.datac(\reg_32|register[16][5]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~14 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N16
cycloneive_lcell_comb \reg_32|Mux58~15 (
// Equation(s):
// \reg_32|Mux58~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux58~14_combout  & ((\reg_32|register[28][5]~q ))) # (!\reg_32|Mux58~14_combout  & (\reg_32|register[24][5]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux58~14_combout ))))

	.dataa(\reg_32|register[24][5]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[28][5]~q ),
	.datad(\reg_32|Mux58~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~15 .lut_mask = 16'hF388;
defparam \reg_32|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N13
dffeas \reg_32|register[30][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][5] .is_wysiwyg = "true";
defparam \reg_32|register[30][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneive_lcell_comb \reg_32|register[22][5]~feeder (
// Equation(s):
// \reg_32|register[22][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[5]~51_combout ),
	.cin(gnd),
	.combout(\reg_32|register[22][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[22][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N15
dffeas \reg_32|register[22][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][5] .is_wysiwyg = "true";
defparam \reg_32|register[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N23
dffeas \reg_32|register[18][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][5] .is_wysiwyg = "true";
defparam \reg_32|register[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \reg_32|Mux58~12 (
// Equation(s):
// \reg_32|Mux58~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[22][5]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[18][5]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[22][5]~q ),
	.datac(\reg_32|register[18][5]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneive_lcell_comb \reg_32|Mux58~13 (
// Equation(s):
// \reg_32|Mux58~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux58~12_combout  & ((\reg_32|register[30][5]~q ))) # (!\reg_32|Mux58~12_combout  & (\reg_32|register[26][5]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux58~12_combout ))))

	.dataa(\reg_32|register[26][5]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[30][5]~q ),
	.datad(\reg_32|Mux58~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~13 .lut_mask = 16'hF388;
defparam \reg_32|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneive_lcell_comb \reg_32|Mux58~16 (
// Equation(s):
// \reg_32|Mux58~16_combout  = (\sel_5_2|result[0]~1_combout  & (\sel_5_2|result[1]~0_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux58~13_combout ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|Mux58~15_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux58~15_combout ),
	.datad(\reg_32|Mux58~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~16 .lut_mask = 16'hDC98;
defparam \reg_32|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneive_lcell_comb \reg_32|Mux58~19 (
// Equation(s):
// \reg_32|Mux58~19_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux58~16_combout  & ((\reg_32|Mux58~18_combout ))) # (!\reg_32|Mux58~16_combout  & (\reg_32|Mux58~11_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux58~16_combout ))))

	.dataa(\reg_32|Mux58~11_combout ),
	.datab(\reg_32|Mux58~18_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux58~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~19 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneive_lcell_comb \reg_32|Mux58~20 (
// Equation(s):
// \reg_32|Mux58~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux58~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux58~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux58~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux58~9_combout ),
	.datad(\reg_32|Mux58~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux58~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux58~20 .lut_mask = 16'hF2D0;
defparam \reg_32|Mux58~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~144 (
// Equation(s):
// \shift_reg_1|ShiftRight0~144_combout  = (\reg_32|Mux58~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & ((\reg_32|Mux30~9_combout ))) # (!\Cpu_1|Shift_amountSrc~combout  & (\GetIR_1|Mux24~0_combout ))))

	.dataa(\GetIR_1|Mux24~0_combout ),
	.datab(\reg_32|Mux30~9_combout ),
	.datac(\reg_32|Mux58~20_combout ),
	.datad(\Cpu_1|Shift_amountSrc~combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~144_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~144 .lut_mask = 16'hC0A0;
defparam \shift_reg_1|ShiftRight0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~147 (
// Equation(s):
// \shift_reg_1|ShiftRight0~147_combout  = (\reg_32|Mux60~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & (!\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((!\GetIR_1|Mux24~0_combout )))))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\Cpu_1|Shift_amountSrc~combout ),
	.datac(\GetIR_1|Mux24~0_combout ),
	.datad(\reg_32|Mux60~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~147_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~147 .lut_mask = 16'h4700;
defparam \shift_reg_1|ShiftRight0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~55 (
// Equation(s):
// \shift_reg_1|ShiftRight0~55_combout  = (\sel_5_3|result[1]~6_combout  & (\reg_32|Mux57~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux59~20_combout )))

	.dataa(\sel_5_3|result[1]~6_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux57~20_combout ),
	.datad(\reg_32|Mux59~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~55 .lut_mask = 16'hF5A0;
defparam \shift_reg_1|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~111 (
// Equation(s):
// \shift_reg_1|ShiftRight0~111_combout  = (\sel_5_3|result[0]~7_combout  & (((\shift_reg_1|ShiftRight0~55_combout )))) # (!\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~144_combout ) # ((\shift_reg_1|ShiftRight0~147_combout ))))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\shift_reg_1|ShiftRight0~144_combout ),
	.datac(\shift_reg_1|ShiftRight0~147_combout ),
	.datad(\shift_reg_1|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~111_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~111 .lut_mask = 16'hFE54;
defparam \shift_reg_1|ShiftRight0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N6
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~112 (
// Equation(s):
// \shift_reg_1|ShiftRight0~112_combout  = (\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~110_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~111_combout )))

	.dataa(\shift_reg_1|ShiftRight0~110_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~111_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~112_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~112 .lut_mask = 16'hAFA0;
defparam \shift_reg_1|ShiftRight0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N0
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~128 (
// Equation(s):
// \shift_reg_1|ShiftRight0~128_combout  = (\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~112_combout ))) # (!\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~102_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~102_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~112_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~128_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~128 .lut_mask = 16'hFC0C;
defparam \shift_reg_1|ShiftRight0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneive_lcell_comb \sel_32_2|result[27]~117 (
// Equation(s):
// \sel_32_2|result[27]~117_combout  = (!\sel_5_3|result[4]~10_combout  & (\shift_reg_1|ShiftRight0~128_combout  & ((\Cpu_1|Shift_op [0]) # (!\sel_5_3|result[3]~9_combout ))))

	.dataa(\sel_5_3|result[4]~10_combout ),
	.datab(\Cpu_1|Shift_op [0]),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~128_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[27]~117_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[27]~117 .lut_mask = 16'h4500;
defparam \sel_32_2|result[27]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N0
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~36 (
// Equation(s):
// \shift_reg_1|ShiftRight0~36_combout  = (\sel_5_3|result[1]~6_combout  & (\reg_32|Mux37~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux39~20_combout )))

	.dataa(\reg_32|Mux37~20_combout ),
	.datab(\sel_5_3|result[1]~6_combout ),
	.datac(\reg_32|Mux39~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~36 .lut_mask = 16'hB8B8;
defparam \shift_reg_1|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~137 (
// Equation(s):
// \shift_reg_1|ShiftRight0~137_combout  = (\reg_32|Mux40~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & (!\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((!\GetIR_1|Mux24~0_combout )))))

	.dataa(\Cpu_1|Shift_amountSrc~combout ),
	.datab(\reg_32|Mux30~9_combout ),
	.datac(\GetIR_1|Mux24~0_combout ),
	.datad(\reg_32|Mux40~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~137_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~137 .lut_mask = 16'h2700;
defparam \shift_reg_1|ShiftRight0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N14
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~103 (
// Equation(s):
// \shift_reg_1|ShiftRight0~103_combout  = (\sel_5_3|result[0]~7_combout  & (((\shift_reg_1|ShiftRight0~36_combout )))) # (!\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~134_combout ) # ((\shift_reg_1|ShiftRight0~137_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~134_combout ),
	.datab(\shift_reg_1|ShiftRight0~36_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~137_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~103 .lut_mask = 16'hCFCA;
defparam \shift_reg_1|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N28
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~105 (
// Equation(s):
// \shift_reg_1|ShiftRight0~105_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~103_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~104_combout ))

	.dataa(\shift_reg_1|ShiftRight0~104_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~103_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~105 .lut_mask = 16'hFA0A;
defparam \shift_reg_1|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N12
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~109 (
// Equation(s):
// \shift_reg_1|ShiftRight0~109_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~107_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~108_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~108_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~107_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~109 .lut_mask = 16'hFC0C;
defparam \shift_reg_1|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N22
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~129 (
// Equation(s):
// \shift_reg_1|ShiftRight0~129_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~105_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~109_combout )))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~105_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~109_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~129_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~129 .lut_mask = 16'hCFC0;
defparam \shift_reg_1|ShiftRight0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneive_lcell_comb \sel_32_2|result[27]~119 (
// Equation(s):
// \sel_32_2|result[27]~119_combout  = (\sel_32_2|result[21]~83_combout  & ((\shift_reg_1|ShiftRight0~129_combout ) # ((\sel_32_2|result[27]~117_combout  & \Cpu_1|Shift_op [0])))) # (!\sel_32_2|result[21]~83_combout  & (\sel_32_2|result[27]~117_combout  & 
// (\Cpu_1|Shift_op [0])))

	.dataa(\sel_32_2|result[21]~83_combout ),
	.datab(\sel_32_2|result[27]~117_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\shift_reg_1|ShiftRight0~129_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[27]~119_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[27]~119 .lut_mask = 16'hEAC0;
defparam \sel_32_2|result[27]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N8
cycloneive_lcell_comb \sel_32_2|result[27]~120 (
// Equation(s):
// \sel_32_2|result[27]~120_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (((\sel_32_2|result[27]~119_combout )))) # (!\Cpu_1|Shift_op[1]~0_combout  & (((!\ALU_1|ALU_out~24_combout )) # (!\ALU_1|Mux16~7_combout )))

	.dataa(\ALU_1|Mux16~7_combout ),
	.datab(\ALU_1|ALU_out~24_combout ),
	.datac(\sel_32_2|result[27]~119_combout ),
	.datad(\Cpu_1|Shift_op[1]~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[27]~120_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[27]~120 .lut_mask = 16'hF077;
defparam \sel_32_2|result[27]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
cycloneive_lcell_comb \sel_32_2|result[27]~146 (
// Equation(s):
// \sel_32_2|result[27]~146_combout  = (\Cpu_1|Shift_op[1]~0_combout ) # ((!\reg_32|Mux4~9_combout  & (!\sel_32_03_1|Mux4~1_combout  & \ALU_1|Mux16~7_combout )))

	.dataa(\reg_32|Mux4~9_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_03_1|Mux4~1_combout ),
	.datad(\ALU_1|Mux16~7_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[27]~146_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[27]~146 .lut_mask = 16'hCDCC;
defparam \sel_32_2|result[27]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \ALU_1|Add31~54 (
// Equation(s):
// \ALU_1|Add31~54_combout  = (\ALU_1|j~466_combout  & (!\ALU_1|Add31~53 )) # (!\ALU_1|j~466_combout  & ((\ALU_1|Add31~53 ) # (GND)))
// \ALU_1|Add31~55  = CARRY((!\ALU_1|Add31~53 ) # (!\ALU_1|j~466_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~466_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~53 ),
	.combout(\ALU_1|Add31~54_combout ),
	.cout(\ALU_1|Add31~55 ));
// synopsys translate_off
defparam \ALU_1|Add31~54 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add31~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N14
cycloneive_lcell_comb \ALU_1|j~493 (
// Equation(s):
// \ALU_1|j~493_combout  = (\ALU_1|always0~25_combout  & (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~54_combout ))) # (!\ALU_1|always0~25_combout  & (((\ALU_1|Add31~54_combout ))))

	.dataa(\ALU_1|always0~25_combout ),
	.datab(\ALU_1|always0~24_combout ),
	.datac(\ALU_1|Add30~54_combout ),
	.datad(\ALU_1|Add31~54_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~493_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~493 .lut_mask = 16'h7520;
defparam \ALU_1|j~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \ALU_1|Add32~54 (
// Equation(s):
// \ALU_1|Add32~54_combout  = (\ALU_1|j~493_combout  & (!\ALU_1|Add32~53 )) # (!\ALU_1|j~493_combout  & ((\ALU_1|Add32~53 ) # (GND)))
// \ALU_1|Add32~55  = CARRY((!\ALU_1|Add32~53 ) # (!\ALU_1|j~493_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~493_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~53 ),
	.combout(\ALU_1|Add32~54_combout ),
	.cout(\ALU_1|Add32~55 ));
// synopsys translate_off
defparam \ALU_1|Add32~54 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add32~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N6
cycloneive_lcell_comb \ALU_1|Mux4~3 (
// Equation(s):
// \ALU_1|Mux4~3_combout  = (\ALU_1|Mux16~3_combout  & (((\ALU_1|ALU_out~24_combout )) # (!\ALU_1|Mux16~4_combout ))) # (!\ALU_1|Mux16~3_combout  & (\ALU_1|Mux16~4_combout  & ((\ALU_1|Add32~54_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux16~4_combout ),
	.datac(\ALU_1|ALU_out~24_combout ),
	.datad(\ALU_1|Add32~54_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux4~3 .lut_mask = 16'hE6A2;
defparam \ALU_1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
cycloneive_lcell_comb \ALU_1|Mux4~4 (
// Equation(s):
// \ALU_1|Mux4~4_combout  = (\ALU_1|Mux16~4_combout  & (((\ALU_1|Mux4~3_combout )))) # (!\ALU_1|Mux16~4_combout  & ((\ALU_1|Mux4~3_combout  & (\ALU_1|Mux4~2_combout )) # (!\ALU_1|Mux4~3_combout  & ((\ALU_1|j~493_combout )))))

	.dataa(\ALU_1|Mux4~2_combout ),
	.datab(\ALU_1|Mux16~4_combout ),
	.datac(\ALU_1|j~493_combout ),
	.datad(\ALU_1|Mux4~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux4~4 .lut_mask = 16'hEE30;
defparam \ALU_1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N10
cycloneive_lcell_comb \ALU_1|Mux4~5 (
// Equation(s):
// \ALU_1|Mux4~5_combout  = (\ALU_1|Mux16~5_combout  & ((\ALU_1|Mux16~6_combout  & (\ALU_1|Mux4~2_combout )) # (!\ALU_1|Mux16~6_combout  & ((\ALU_1|Mux4~4_combout ))))) # (!\ALU_1|Mux16~5_combout  & (((!\ALU_1|Mux16~6_combout ))))

	.dataa(\ALU_1|Mux4~2_combout ),
	.datab(\ALU_1|Mux16~5_combout ),
	.datac(\ALU_1|Mux16~6_combout ),
	.datad(\ALU_1|Mux4~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux4~5 .lut_mask = 16'h8F83;
defparam \ALU_1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N12
cycloneive_lcell_comb \ALU_1|Mux4~6 (
// Equation(s):
// \ALU_1|Mux4~6_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux4~5_combout  & (\ALU_1|ALU_out~17_combout )) # (!\ALU_1|Mux4~5_combout  & ((\ALU_1|Add0~56_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux4~5_combout ))))

	.dataa(\ALU_1|ALU_out~17_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|Add0~56_combout ),
	.datad(\ALU_1|Mux4~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux4~6 .lut_mask = 16'hBBC0;
defparam \ALU_1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
cycloneive_lcell_comb \sel_32_2|result[27]~121 (
// Equation(s):
// \sel_32_2|result[27]~121_combout  = (\sel_32_2|result[27]~120_combout  & (((\sel_32_2|result[27]~146_combout ) # (\ALU_1|Mux4~6_combout )))) # (!\sel_32_2|result[27]~120_combout  & (\sel_32_2|result[27]~118_combout  & (\sel_32_2|result[27]~146_combout )))

	.dataa(\sel_32_2|result[27]~118_combout ),
	.datab(\sel_32_2|result[27]~120_combout ),
	.datac(\sel_32_2|result[27]~146_combout ),
	.datad(\ALU_1|Mux4~6_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[27]~121_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[27]~121 .lut_mask = 16'hECE0;
defparam \sel_32_2|result[27]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
cycloneive_lcell_comb \reg_32|register[13][27]~feeder (
// Equation(s):
// \reg_32|register[13][27]~feeder_combout  = \sel_32_2|result[27]~121_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[27]~121_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][27]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[13][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N21
dffeas \reg_32|register[13][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][27] .is_wysiwyg = "true";
defparam \reg_32|register[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N5
dffeas \reg_32|register[5][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][27] .is_wysiwyg = "true";
defparam \reg_32|register[5][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N14
cycloneive_lcell_comb \reg_32|Mux4~0 (
// Equation(s):
// \reg_32|Mux4~0_combout  = (\GetIR_1|Mux7~0_combout  & (((\reg_32|register[9][27]~q ) # (\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (!\reg_32|register[1][27]~q  & ((!\GetIR_1|Mux8~1_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[1][27]~q ),
	.datac(\reg_32|register[9][27]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux4~0 .lut_mask = 16'hAAB1;
defparam \reg_32|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N4
cycloneive_lcell_comb \reg_32|Mux4~1 (
// Equation(s):
// \reg_32|Mux4~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux4~0_combout  & (\reg_32|register[13][27]~q )) # (!\reg_32|Mux4~0_combout  & ((\reg_32|register[5][27]~q ))))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux4~0_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[13][27]~q ),
	.datac(\reg_32|register[5][27]~q ),
	.datad(\reg_32|Mux4~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux4~1 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N29
dffeas \reg_32|register[14][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[27]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][27] .is_wysiwyg = "true";
defparam \reg_32|register[14][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N10
cycloneive_lcell_comb \reg_32|Mux4~2 (
// Equation(s):
// \reg_32|Mux4~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|register[6][27]~q ))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|register[2][27]~q ))))

	.dataa(\reg_32|register[2][27]~q ),
	.datab(\reg_32|register[6][27]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux4~2 .lut_mask = 16'hFC0A;
defparam \reg_32|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N28
cycloneive_lcell_comb \reg_32|Mux4~3 (
// Equation(s):
// \reg_32|Mux4~3_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux4~2_combout  & ((\reg_32|register[14][27]~q ))) # (!\reg_32|Mux4~2_combout  & (\reg_32|register[10][27]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux4~2_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[10][27]~q ),
	.datac(\reg_32|register[14][27]~q ),
	.datad(\reg_32|Mux4~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux4~3 .lut_mask = 16'hF588;
defparam \reg_32|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N0
cycloneive_lcell_comb \reg_32|Mux4~6 (
// Equation(s):
// \reg_32|Mux4~6_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout ) # (\reg_32|Mux4~3_combout )))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|Mux4~5_combout  & (!\GetIR_1|Mux10~2_combout )))

	.dataa(\reg_32|Mux4~5_combout ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\reg_32|Mux4~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux4~6 .lut_mask = 16'hCEC2;
defparam \reg_32|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N12
cycloneive_lcell_comb \reg_32|Mux4~9 (
// Equation(s):
// \reg_32|Mux4~9_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux4~6_combout  & (\reg_32|Mux4~8_combout )) # (!\reg_32|Mux4~6_combout  & ((\reg_32|Mux4~1_combout ))))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux4~6_combout ))))

	.dataa(\reg_32|Mux4~8_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|Mux4~1_combout ),
	.datad(\reg_32|Mux4~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux4~9 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
cycloneive_lcell_comb \ALU_1|tempA~1 (
// Equation(s):
// \ALU_1|tempA~1_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux4~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\reg_32|Mux4~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempA~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempA~1 .lut_mask = 16'h0FF0;
defparam \ALU_1|tempA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
cycloneive_lcell_comb \ALU_1|j~114 (
// Equation(s):
// \ALU_1|j~114_combout  = (\ALU_1|j~55_combout  & (\ALU_1|j~469_combout  & ((\ALU_1|j~57_combout ) # (!\ALU_1|tempA~1_combout ))))

	.dataa(\ALU_1|j~55_combout ),
	.datab(\ALU_1|j~57_combout ),
	.datac(\ALU_1|tempA~1_combout ),
	.datad(\ALU_1|j~469_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~114_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~114 .lut_mask = 16'h8A00;
defparam \ALU_1|j~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
cycloneive_lcell_comb \ALU_1|j~115 (
// Equation(s):
// \ALU_1|j~115_combout  = \ALU_1|j~114_combout  $ (((!\ALU_1|always0~0_combout  & (\ALU_1|j~468_combout  & \ALU_1|j~87_combout ))))

	.dataa(\ALU_1|always0~0_combout ),
	.datab(\ALU_1|j~468_combout ),
	.datac(\ALU_1|j~114_combout ),
	.datad(\ALU_1|j~87_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~115_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~115 .lut_mask = 16'hB4F0;
defparam \ALU_1|j~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
cycloneive_lcell_comb \ALU_1|Add7~8 (
// Equation(s):
// \ALU_1|Add7~8_combout  = !\ALU_1|Add7~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add7~7 ),
	.combout(\ALU_1|Add7~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add7~8 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneive_lcell_comb \ALU_1|j~470 (
// Equation(s):
// \ALU_1|j~470_combout  = (!\ALU_1|always0~0_combout  & (\ALU_1|Add7~8_combout  & (\Cpu_1|ALU_op[0]~19_combout  $ (!\reg_32|Mux6~9_combout ))))

	.dataa(\ALU_1|always0~0_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux6~9_combout ),
	.datad(\ALU_1|Add7~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~470_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~470 .lut_mask = 16'h4100;
defparam \ALU_1|j~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneive_lcell_comb \ALU_1|Add8~10 (
// Equation(s):
// \ALU_1|Add8~10_combout  = \ALU_1|Add8~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add8~9 ),
	.combout(\ALU_1|Add8~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add8~10 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
cycloneive_lcell_comb \ALU_1|j~191 (
// Equation(s):
// \ALU_1|j~191_combout  = (!\ALU_1|always0~2_combout  & \ALU_1|Add8~10_combout )

	.dataa(gnd),
	.datab(\ALU_1|always0~2_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add8~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~191_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~191 .lut_mask = 16'h3300;
defparam \ALU_1|j~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
cycloneive_lcell_comb \ALU_1|j~471 (
// Equation(s):
// \ALU_1|j~471_combout  = (\ALU_1|always0~3_combout  & (\ALU_1|Add8~10_combout  & (!\ALU_1|always0~2_combout ))) # (!\ALU_1|always0~3_combout  & (((\ALU_1|Add9~10_combout ))))

	.dataa(\ALU_1|Add8~10_combout ),
	.datab(\ALU_1|always0~2_combout ),
	.datac(\ALU_1|always0~3_combout ),
	.datad(\ALU_1|Add9~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~471_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~471 .lut_mask = 16'h2F20;
defparam \ALU_1|j~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
cycloneive_lcell_comb \ALU_1|Add10~10 (
// Equation(s):
// \ALU_1|Add10~10_combout  = (\ALU_1|j~471_combout  & (!\ALU_1|Add10~9 )) # (!\ALU_1|j~471_combout  & ((\ALU_1|Add10~9 ) # (GND)))
// \ALU_1|Add10~11  = CARRY((!\ALU_1|Add10~9 ) # (!\ALU_1|j~471_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~471_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add10~9 ),
	.combout(\ALU_1|Add10~10_combout ),
	.cout(\ALU_1|Add10~11 ));
// synopsys translate_off
defparam \ALU_1|Add10~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
cycloneive_lcell_comb \ALU_1|j~192 (
// Equation(s):
// \ALU_1|j~192_combout  = (\ALU_1|always0~4_combout  & ((\ALU_1|j~471_combout ))) # (!\ALU_1|always0~4_combout  & (\ALU_1|Add10~10_combout ))

	.dataa(\ALU_1|always0~4_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add10~10_combout ),
	.datad(\ALU_1|j~471_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~192_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~192 .lut_mask = 16'hFA50;
defparam \ALU_1|j~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
cycloneive_lcell_comb \ALU_1|Add11~10 (
// Equation(s):
// \ALU_1|Add11~10_combout  = (\ALU_1|j~192_combout  & (!\ALU_1|Add11~9 )) # (!\ALU_1|j~192_combout  & ((\ALU_1|Add11~9 ) # (GND)))
// \ALU_1|Add11~11  = CARRY((!\ALU_1|Add11~9 ) # (!\ALU_1|j~192_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add11~9 ),
	.combout(\ALU_1|Add11~10_combout ),
	.cout(\ALU_1|Add11~11 ));
// synopsys translate_off
defparam \ALU_1|Add11~10 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
cycloneive_lcell_comb \ALU_1|j~193 (
// Equation(s):
// \ALU_1|j~193_combout  = (\ALU_1|always0~5_combout  & (\ALU_1|j~192_combout )) # (!\ALU_1|always0~5_combout  & ((\ALU_1|Add11~10_combout )))

	.dataa(\ALU_1|always0~5_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~192_combout ),
	.datad(\ALU_1|Add11~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~193_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~193 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
cycloneive_lcell_comb \ALU_1|Add12~12 (
// Equation(s):
// \ALU_1|Add12~12_combout  = (\ALU_1|j~215_combout  & (\ALU_1|Add12~11  $ (GND))) # (!\ALU_1|j~215_combout  & (!\ALU_1|Add12~11  & VCC))
// \ALU_1|Add12~13  = CARRY((\ALU_1|j~215_combout  & !\ALU_1|Add12~11 ))

	.dataa(gnd),
	.datab(\ALU_1|j~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add12~11 ),
	.combout(\ALU_1|Add12~12_combout ),
	.cout(\ALU_1|Add12~13 ));
// synopsys translate_off
defparam \ALU_1|Add12~12 .lut_mask = 16'hC30C;
defparam \ALU_1|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
cycloneive_lcell_comb \ALU_1|j~216 (
// Equation(s):
// \ALU_1|j~216_combout  = (\ALU_1|always0~6_combout  & ((\ALU_1|j~215_combout ))) # (!\ALU_1|always0~6_combout  & (\ALU_1|Add12~12_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~6_combout ),
	.datac(\ALU_1|Add12~12_combout ),
	.datad(\ALU_1|j~215_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~216_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~216 .lut_mask = 16'hFC30;
defparam \ALU_1|j~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
cycloneive_lcell_comb \ALU_1|Add13~14 (
// Equation(s):
// \ALU_1|Add13~14_combout  = (\ALU_1|j~237_combout  & (!\ALU_1|Add13~13 )) # (!\ALU_1|j~237_combout  & ((\ALU_1|Add13~13 ) # (GND)))
// \ALU_1|Add13~15  = CARRY((!\ALU_1|Add13~13 ) # (!\ALU_1|j~237_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~237_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add13~13 ),
	.combout(\ALU_1|Add13~14_combout ),
	.cout(\ALU_1|Add13~15 ));
// synopsys translate_off
defparam \ALU_1|Add13~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
cycloneive_lcell_comb \ALU_1|j~238 (
// Equation(s):
// \ALU_1|j~238_combout  = (\ALU_1|always0~7_combout  & (\ALU_1|j~237_combout )) # (!\ALU_1|always0~7_combout  & ((\ALU_1|Add13~14_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~7_combout ),
	.datac(\ALU_1|j~237_combout ),
	.datad(\ALU_1|Add13~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~238_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~238 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
cycloneive_lcell_comb \ALU_1|Add14~14 (
// Equation(s):
// \ALU_1|Add14~14_combout  = (\ALU_1|j~238_combout  & (!\ALU_1|Add14~13 )) # (!\ALU_1|j~238_combout  & ((\ALU_1|Add14~13 ) # (GND)))
// \ALU_1|Add14~15  = CARRY((!\ALU_1|Add14~13 ) # (!\ALU_1|j~238_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~238_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add14~13 ),
	.combout(\ALU_1|Add14~14_combout ),
	.cout(\ALU_1|Add14~15 ));
// synopsys translate_off
defparam \ALU_1|Add14~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
cycloneive_lcell_comb \ALU_1|j~239 (
// Equation(s):
// \ALU_1|j~239_combout  = (\ALU_1|always0~8_combout  & (\ALU_1|j~238_combout )) # (!\ALU_1|always0~8_combout  & ((\ALU_1|Add14~14_combout )))

	.dataa(\ALU_1|always0~8_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~238_combout ),
	.datad(\ALU_1|Add14~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~239_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~239 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N18
cycloneive_lcell_comb \ALU_1|Add15~16 (
// Equation(s):
// \ALU_1|Add15~16_combout  = (\ALU_1|j~259_combout  & (\ALU_1|Add15~15  $ (GND))) # (!\ALU_1|j~259_combout  & (!\ALU_1|Add15~15  & VCC))
// \ALU_1|Add15~17  = CARRY((\ALU_1|j~259_combout  & !\ALU_1|Add15~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~259_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add15~15 ),
	.combout(\ALU_1|Add15~16_combout ),
	.cout(\ALU_1|Add15~17 ));
// synopsys translate_off
defparam \ALU_1|Add15~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N30
cycloneive_lcell_comb \ALU_1|j~260 (
// Equation(s):
// \ALU_1|j~260_combout  = (\ALU_1|always0~9_combout  & (\ALU_1|j~259_combout )) # (!\ALU_1|always0~9_combout  & ((\ALU_1|Add15~16_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~259_combout ),
	.datac(\ALU_1|always0~9_combout ),
	.datad(\ALU_1|Add15~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~260_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~260 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N0
cycloneive_lcell_comb \ALU_1|j~261 (
// Equation(s):
// \ALU_1|j~261_combout  = (\ALU_1|always0~10_combout  & (\ALU_1|j~260_combout )) # (!\ALU_1|always0~10_combout  & ((\ALU_1|Add16~16_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~10_combout ),
	.datac(\ALU_1|j~260_combout ),
	.datad(\ALU_1|Add16~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~261_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~261 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N2
cycloneive_lcell_comb \ALU_1|j~262 (
// Equation(s):
// \ALU_1|j~262_combout  = (\ALU_1|always0~11_combout  & (\ALU_1|j~261_combout )) # (!\ALU_1|always0~11_combout  & ((\ALU_1|Add17~16_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~11_combout ),
	.datac(\ALU_1|j~261_combout ),
	.datad(\ALU_1|Add17~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~262_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~262 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N20
cycloneive_lcell_comb \ALU_1|Add18~20 (
// Equation(s):
// \ALU_1|Add18~20_combout  = (\ALU_1|j~299_combout  & (\ALU_1|Add18~19  $ (GND))) # (!\ALU_1|j~299_combout  & (!\ALU_1|Add18~19  & VCC))
// \ALU_1|Add18~21  = CARRY((\ALU_1|j~299_combout  & !\ALU_1|Add18~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~299_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~19 ),
	.combout(\ALU_1|Add18~20_combout ),
	.cout(\ALU_1|Add18~21 ));
// synopsys translate_off
defparam \ALU_1|Add18~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add18~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneive_lcell_comb \ALU_1|j~300 (
// Equation(s):
// \ALU_1|j~300_combout  = (\ALU_1|always0~12_combout  & (\ALU_1|j~299_combout )) # (!\ALU_1|always0~12_combout  & ((\ALU_1|Add18~20_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|j~299_combout ),
	.datad(\ALU_1|Add18~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~300_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~300 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneive_lcell_comb \ALU_1|Add19~22 (
// Equation(s):
// \ALU_1|Add19~22_combout  = (\ALU_1|j~317_combout  & (!\ALU_1|Add19~21 )) # (!\ALU_1|j~317_combout  & ((\ALU_1|Add19~21 ) # (GND)))
// \ALU_1|Add19~23  = CARRY((!\ALU_1|Add19~21 ) # (!\ALU_1|j~317_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~317_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~21 ),
	.combout(\ALU_1|Add19~22_combout ),
	.cout(\ALU_1|Add19~23 ));
// synopsys translate_off
defparam \ALU_1|Add19~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add19~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneive_lcell_comb \ALU_1|Add19~24 (
// Equation(s):
// \ALU_1|Add19~24_combout  = (\ALU_1|j~333_combout  & (\ALU_1|Add19~23  $ (GND))) # (!\ALU_1|j~333_combout  & (!\ALU_1|Add19~23  & VCC))
// \ALU_1|Add19~25  = CARRY((\ALU_1|j~333_combout  & !\ALU_1|Add19~23 ))

	.dataa(gnd),
	.datab(\ALU_1|j~333_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~23 ),
	.combout(\ALU_1|Add19~24_combout ),
	.cout(\ALU_1|Add19~25 ));
// synopsys translate_off
defparam \ALU_1|Add19~24 .lut_mask = 16'hC30C;
defparam \ALU_1|Add19~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneive_lcell_comb \ALU_1|j~334 (
// Equation(s):
// \ALU_1|j~334_combout  = (\ALU_1|always0~13_combout  & ((\ALU_1|j~333_combout ))) # (!\ALU_1|always0~13_combout  & (\ALU_1|Add19~24_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~13_combout ),
	.datac(\ALU_1|Add19~24_combout ),
	.datad(\ALU_1|j~333_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~334_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~334 .lut_mask = 16'hFC30;
defparam \ALU_1|j~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \ALU_1|j~335 (
// Equation(s):
// \ALU_1|j~335_combout  = (\ALU_1|always0~14_combout  & ((\ALU_1|j~334_combout ))) # (!\ALU_1|always0~14_combout  & (\ALU_1|Add20~24_combout ))

	.dataa(\ALU_1|always0~14_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add20~24_combout ),
	.datad(\ALU_1|j~334_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~335_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~335 .lut_mask = 16'hFA50;
defparam \ALU_1|j~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneive_lcell_comb \ALU_1|j~336 (
// Equation(s):
// \ALU_1|j~336_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~335_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~24_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~15_combout ),
	.datac(\ALU_1|j~335_combout ),
	.datad(\ALU_1|Add21~24_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~336_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~336 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \ALU_1|j~366 (
// Equation(s):
// \ALU_1|j~366_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~365_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~28_combout )))

	.dataa(\ALU_1|j~365_combout ),
	.datab(\ALU_1|always0~16_combout ),
	.datac(\ALU_1|Add22~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|j~366_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~366 .lut_mask = 16'hB8B8;
defparam \ALU_1|j~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \ALU_1|j~367 (
// Equation(s):
// \ALU_1|j~367_combout  = (\ALU_1|always0~17_combout  & ((\ALU_1|j~366_combout ))) # (!\ALU_1|always0~17_combout  & (\ALU_1|Add23~28_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|Add23~28_combout ),
	.datad(\ALU_1|j~366_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~367_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~367 .lut_mask = 16'hFC30;
defparam \ALU_1|j~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \ALU_1|Add24~30 (
// Equation(s):
// \ALU_1|Add24~30_combout  = (\ALU_1|j~380_combout  & (!\ALU_1|Add24~29 )) # (!\ALU_1|j~380_combout  & ((\ALU_1|Add24~29 ) # (GND)))
// \ALU_1|Add24~31  = CARRY((!\ALU_1|Add24~29 ) # (!\ALU_1|j~380_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~380_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~29 ),
	.combout(\ALU_1|Add24~30_combout ),
	.cout(\ALU_1|Add24~31 ));
// synopsys translate_off
defparam \ALU_1|Add24~30 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add24~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \ALU_1|j~381 (
// Equation(s):
// \ALU_1|j~381_combout  = (\ALU_1|always0~18_combout  & ((\ALU_1|j~380_combout ))) # (!\ALU_1|always0~18_combout  & (\ALU_1|Add24~30_combout ))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add24~30_combout ),
	.datad(\ALU_1|j~380_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~381_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~381 .lut_mask = 16'hFA50;
defparam \ALU_1|j~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \ALU_1|j~382 (
// Equation(s):
// \ALU_1|j~382_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~381_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~30_combout )))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~381_combout ),
	.datad(\ALU_1|Add25~30_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~382_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~382 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \ALU_1|Add26~32 (
// Equation(s):
// \ALU_1|Add26~32_combout  = (\ALU_1|j~394_combout  & (\ALU_1|Add26~31  $ (GND))) # (!\ALU_1|j~394_combout  & (!\ALU_1|Add26~31  & VCC))
// \ALU_1|Add26~33  = CARRY((\ALU_1|j~394_combout  & !\ALU_1|Add26~31 ))

	.dataa(\ALU_1|j~394_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~31 ),
	.combout(\ALU_1|Add26~32_combout ),
	.cout(\ALU_1|Add26~33 ));
// synopsys translate_off
defparam \ALU_1|Add26~32 .lut_mask = 16'hA50A;
defparam \ALU_1|Add26~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneive_lcell_comb \ALU_1|Add26~36 (
// Equation(s):
// \ALU_1|Add26~36_combout  = (\ALU_1|j~415_combout  & (\ALU_1|Add26~35  $ (GND))) # (!\ALU_1|j~415_combout  & (!\ALU_1|Add26~35  & VCC))
// \ALU_1|Add26~37  = CARRY((\ALU_1|j~415_combout  & !\ALU_1|Add26~35 ))

	.dataa(gnd),
	.datab(\ALU_1|j~415_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~35 ),
	.combout(\ALU_1|Add26~36_combout ),
	.cout(\ALU_1|Add26~37 ));
// synopsys translate_off
defparam \ALU_1|Add26~36 .lut_mask = 16'hC30C;
defparam \ALU_1|Add26~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneive_lcell_comb \ALU_1|Add26~42 (
// Equation(s):
// \ALU_1|Add26~42_combout  = (\ALU_1|j~487_combout  & (!\ALU_1|Add26~41 )) # (!\ALU_1|j~487_combout  & ((\ALU_1|Add26~41 ) # (GND)))
// \ALU_1|Add26~43  = CARRY((!\ALU_1|Add26~41 ) # (!\ALU_1|j~487_combout ))

	.dataa(\ALU_1|j~487_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add26~41 ),
	.combout(\ALU_1|Add26~42_combout ),
	.cout(\ALU_1|Add26~43 ));
// synopsys translate_off
defparam \ALU_1|Add26~42 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add26~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \ALU_1|j~446 (
// Equation(s):
// \ALU_1|j~446_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~488_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~44_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~20_combout ),
	.datac(\ALU_1|j~488_combout ),
	.datad(\ALU_1|Add26~44_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~446_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~446 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \ALU_1|j~447 (
// Equation(s):
// \ALU_1|j~447_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~446_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~44_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|j~446_combout ),
	.datad(\ALU_1|Add27~44_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~447_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~447 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \ALU_1|j~448 (
// Equation(s):
// \ALU_1|j~448_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~447_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~44_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~22_combout ),
	.datac(\ALU_1|j~447_combout ),
	.datad(\ALU_1|Add28~44_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~448_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~448 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \ALU_1|j~449 (
// Equation(s):
// \ALU_1|j~449_combout  = (\ALU_1|always0~23_combout  & ((\ALU_1|j~448_combout ))) # (!\ALU_1|always0~23_combout  & (\ALU_1|Add29~44_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~23_combout ),
	.datac(\ALU_1|Add29~44_combout ),
	.datad(\ALU_1|j~448_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~449_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~449 .lut_mask = 16'hFC30;
defparam \ALU_1|j~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \ALU_1|Add30~54 (
// Equation(s):
// \ALU_1|Add30~54_combout  = \ALU_1|Add30~53 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add30~53 ),
	.combout(\ALU_1|Add30~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add30~54 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add30~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \ALU_1|j~466 (
// Equation(s):
// \ALU_1|j~466_combout  = (!\ALU_1|always0~24_combout  & \ALU_1|Add30~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|always0~24_combout ),
	.datad(\ALU_1|Add30~54_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~466_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~466 .lut_mask = 16'h0F00;
defparam \ALU_1|j~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \ALU_1|Add31~56 (
// Equation(s):
// \ALU_1|Add31~56_combout  = !\ALU_1|Add31~55 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add31~55 ),
	.combout(\ALU_1|Add31~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add31~56 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add31~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneive_lcell_comb \ALU_1|j~467 (
// Equation(s):
// \ALU_1|j~467_combout  = (!\ALU_1|always0~25_combout  & \ALU_1|Add31~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|always0~25_combout ),
	.datad(\ALU_1|Add31~56_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~467_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~467 .lut_mask = 16'h0F00;
defparam \ALU_1|j~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \ALU_1|Add32~56 (
// Equation(s):
// \ALU_1|Add32~56_combout  = (\ALU_1|j~467_combout  & (\ALU_1|Add32~55  $ (GND))) # (!\ALU_1|j~467_combout  & (!\ALU_1|Add32~55  & VCC))
// \ALU_1|Add32~57  = CARRY((\ALU_1|j~467_combout  & !\ALU_1|Add32~55 ))

	.dataa(gnd),
	.datab(\ALU_1|j~467_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~55 ),
	.combout(\ALU_1|Add32~56_combout ),
	.cout(\ALU_1|Add32~57 ));
// synopsys translate_off
defparam \ALU_1|Add32~56 .lut_mask = 16'hC30C;
defparam \ALU_1|Add32~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \ALU_1|Mux3~1 (
// Equation(s):
// \ALU_1|Mux3~1_combout  = (\ALU_1|Mux16~3_combout  & (((\ALU_1|Mux3~0_combout )))) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux3~0_combout  & ((\ALU_1|Add32~56_combout ))) # (!\ALU_1|Mux3~0_combout  & (\ALU_1|j~467_combout ))))

	.dataa(\ALU_1|j~467_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\ALU_1|Mux3~0_combout ),
	.datad(\ALU_1|Add32~56_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux3~1 .lut_mask = 16'hF2C2;
defparam \ALU_1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneive_lcell_comb \ALU_1|Mux3~2 (
// Equation(s):
// \ALU_1|Mux3~2_combout  = (\ALU_1|Mux16~5_combout  & ((\ALU_1|Mux16~6_combout  & (\ALU_1|ALU_out~25_combout )) # (!\ALU_1|Mux16~6_combout  & ((\ALU_1|Mux3~1_combout ))))) # (!\ALU_1|Mux16~5_combout  & (((!\ALU_1|Mux16~6_combout ))))

	.dataa(\ALU_1|Mux16~5_combout ),
	.datab(\ALU_1|ALU_out~25_combout ),
	.datac(\ALU_1|Mux16~6_combout ),
	.datad(\ALU_1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux3~2 .lut_mask = 16'h8F85;
defparam \ALU_1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \ALU_1|Mux3~3 (
// Equation(s):
// \ALU_1|Mux3~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux3~2_combout  & ((\ALU_1|ALU_out~17_combout ))) # (!\ALU_1|Mux3~2_combout  & (\ALU_1|Add0~58_combout )))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux3~2_combout ))))

	.dataa(\ALU_1|Add0~58_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|ALU_out~17_combout ),
	.datad(\ALU_1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux3~3 .lut_mask = 16'hF388;
defparam \ALU_1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneive_lcell_comb \ALU_1|Mux3~4 (
// Equation(s):
// \ALU_1|Mux3~4_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux3~1_combout  & (!\reg_32|Mux3~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux3~3_combout ))))

	.dataa(\sel_32_03_1|Mux3~1_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\reg_32|Mux3~9_combout ),
	.datad(\ALU_1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux3~4 .lut_mask = 16'h3704;
defparam \ALU_1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \sel_32_2|result[28]~124 (
// Equation(s):
// \sel_32_2|result[28]~124_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[28]~147_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux3~4_combout )))

	.dataa(gnd),
	.datab(\sel_32_2|result[28]~147_combout ),
	.datac(\Cpu_1|Shift_op[1]~0_combout ),
	.datad(\ALU_1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[28]~124_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[28]~124 .lut_mask = 16'hCFC0;
defparam \sel_32_2|result[28]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneive_lcell_comb \reg_32|register[11][28]~feeder (
// Equation(s):
// \reg_32|register[11][28]~feeder_combout  = \sel_32_2|result[28]~124_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[28]~124_combout ),
	.cin(gnd),
	.combout(\reg_32|register[11][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][28]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[11][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N3
dffeas \reg_32|register[11][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][28] .is_wysiwyg = "true";
defparam \reg_32|register[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N27
dffeas \reg_32|register[10][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][28] .is_wysiwyg = "true";
defparam \reg_32|register[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \reg_32|Mux3~0 (
// Equation(s):
// \reg_32|Mux3~0_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[9][28]~q ) # ((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|register[8][28]~q  & !\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[9][28]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[8][28]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux3~0 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \reg_32|Mux3~1 (
// Equation(s):
// \reg_32|Mux3~1_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux3~0_combout  & (\reg_32|register[11][28]~q )) # (!\reg_32|Mux3~0_combout  & ((\reg_32|register[10][28]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux3~0_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[11][28]~q ),
	.datac(\reg_32|register[10][28]~q ),
	.datad(\reg_32|Mux3~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux3~1 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N21
dffeas \reg_32|register[15][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][28] .is_wysiwyg = "true";
defparam \reg_32|register[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y23_N15
dffeas \reg_32|register[14][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][28] .is_wysiwyg = "true";
defparam \reg_32|register[14][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N14
cycloneive_lcell_comb \reg_32|Mux3~7 (
// Equation(s):
// \reg_32|Mux3~7_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & ((\reg_32|register[14][28]~q ))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|register[12][28]~q ))))

	.dataa(\reg_32|register[12][28]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[14][28]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux3~7 .lut_mask = 16'hFC22;
defparam \reg_32|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneive_lcell_comb \reg_32|Mux3~8 (
// Equation(s):
// \reg_32|Mux3~8_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux3~7_combout  & ((\reg_32|register[15][28]~q ))) # (!\reg_32|Mux3~7_combout  & (\reg_32|register[13][28]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux3~7_combout ))))

	.dataa(\reg_32|register[13][28]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[15][28]~q ),
	.datad(\reg_32|Mux3~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux3~8 .lut_mask = 16'hF388;
defparam \reg_32|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N29
dffeas \reg_32|register[5][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][28] .is_wysiwyg = "true";
defparam \reg_32|register[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N15
dffeas \reg_32|register[7][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][28] .is_wysiwyg = "true";
defparam \reg_32|register[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y23_N27
dffeas \reg_32|register[4][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[28]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][28] .is_wysiwyg = "true";
defparam \reg_32|register[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N26
cycloneive_lcell_comb \reg_32|Mux3~2 (
// Equation(s):
// \reg_32|Mux3~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[6][28]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[4][28]~q )))))

	.dataa(\reg_32|register[6][28]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[4][28]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux3~2 .lut_mask = 16'hEE30;
defparam \reg_32|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneive_lcell_comb \reg_32|Mux3~3 (
// Equation(s):
// \reg_32|Mux3~3_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux3~2_combout  & ((\reg_32|register[7][28]~q ))) # (!\reg_32|Mux3~2_combout  & (\reg_32|register[5][28]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux3~2_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[5][28]~q ),
	.datac(\reg_32|register[7][28]~q ),
	.datad(\reg_32|Mux3~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux3~3 .lut_mask = 16'hF588;
defparam \reg_32|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N24
cycloneive_lcell_comb \reg_32|Mux3~6 (
// Equation(s):
// \reg_32|Mux3~6_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux3~3_combout ))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|Mux3~5_combout ))))

	.dataa(\reg_32|Mux3~5_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\reg_32|Mux3~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux3~6 .lut_mask = 16'hF2C2;
defparam \reg_32|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneive_lcell_comb \reg_32|Mux3~9 (
// Equation(s):
// \reg_32|Mux3~9_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux3~6_combout  & ((\reg_32|Mux3~8_combout ))) # (!\reg_32|Mux3~6_combout  & (\reg_32|Mux3~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux3~6_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|Mux3~1_combout ),
	.datac(\reg_32|Mux3~8_combout ),
	.datad(\reg_32|Mux3~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux3~9 .lut_mask = 16'hF588;
defparam \reg_32|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneive_lcell_comb \ALU_1|j~56 (
// Equation(s):
// \ALU_1|j~56_combout  = (\Cpu_1|ALU_op[0]~19_combout  & (((\reg_32|Mux2~9_combout  & !\reg_32|Mux3~9_combout )) # (!\reg_32|Mux1~9_combout ))) # (!\Cpu_1|ALU_op[0]~19_combout  & ((\reg_32|Mux1~9_combout ) # ((!\reg_32|Mux2~9_combout  & 
// \reg_32|Mux3~9_combout ))))

	.dataa(\reg_32|Mux2~9_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux1~9_combout ),
	.datad(\reg_32|Mux3~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~56 .lut_mask = 16'h3DBC;
defparam \ALU_1|j~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneive_lcell_comb \ALU_1|j~58 (
// Equation(s):
// \ALU_1|j~58_combout  = \ALU_1|j~57_combout  $ (((!\ALU_1|j~54_combout ) # (!\ALU_1|j~55_combout )))

	.dataa(\ALU_1|j~57_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~55_combout ),
	.datad(\ALU_1|j~54_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~58 .lut_mask = 16'hA555;
defparam \ALU_1|j~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneive_lcell_comb \ALU_1|j~60 (
// Equation(s):
// \ALU_1|j~60_combout  = (!\ALU_1|tempA~2_combout  & ((\ALU_1|j~56_combout ) # ((\ALU_1|j~59_combout  & \ALU_1|j~58_combout ))))

	.dataa(\ALU_1|j~59_combout ),
	.datab(\ALU_1|tempA~2_combout ),
	.datac(\ALU_1|j~56_combout ),
	.datad(\ALU_1|j~58_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~60 .lut_mask = 16'h3230;
defparam \ALU_1|j~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneive_lcell_comb \ALU_1|j~61 (
// Equation(s):
// \ALU_1|j~61_combout  = (\ALU_1|always0~1_combout  & (\ALU_1|always0~0_combout  $ ((!\ALU_1|j~60_combout )))) # (!\ALU_1|always0~1_combout  & (((\ALU_1|Add7~0_combout ))))

	.dataa(\ALU_1|always0~0_combout ),
	.datab(\ALU_1|j~60_combout ),
	.datac(\ALU_1|Add7~0_combout ),
	.datad(\ALU_1|always0~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~61 .lut_mask = 16'h99F0;
defparam \ALU_1|j~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneive_lcell_comb \ALU_1|j~62 (
// Equation(s):
// \ALU_1|j~62_combout  = (\ALU_1|always0~2_combout  & (\ALU_1|j~61_combout )) # (!\ALU_1|always0~2_combout  & ((\ALU_1|Add8~0_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~61_combout ),
	.datac(\ALU_1|Add8~0_combout ),
	.datad(\ALU_1|always0~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~62 .lut_mask = 16'hCCF0;
defparam \ALU_1|j~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneive_lcell_comb \ALU_1|j~63 (
// Equation(s):
// \ALU_1|j~63_combout  = (\ALU_1|always0~3_combout  & ((\ALU_1|j~62_combout ))) # (!\ALU_1|always0~3_combout  & (\ALU_1|Add9~0_combout ))

	.dataa(\ALU_1|always0~3_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add9~0_combout ),
	.datad(\ALU_1|j~62_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~63 .lut_mask = 16'hFA50;
defparam \ALU_1|j~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
cycloneive_lcell_comb \ALU_1|j~64 (
// Equation(s):
// \ALU_1|j~64_combout  = (\ALU_1|always0~4_combout  & (\ALU_1|j~63_combout )) # (!\ALU_1|always0~4_combout  & ((\ALU_1|Add10~0_combout )))

	.dataa(\ALU_1|always0~4_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~63_combout ),
	.datad(\ALU_1|Add10~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~64 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
cycloneive_lcell_comb \ALU_1|j~65 (
// Equation(s):
// \ALU_1|j~65_combout  = (\ALU_1|always0~5_combout  & ((\ALU_1|j~64_combout ))) # (!\ALU_1|always0~5_combout  & (\ALU_1|Add11~0_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~5_combout ),
	.datac(\ALU_1|Add11~0_combout ),
	.datad(\ALU_1|j~64_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~65 .lut_mask = 16'hFC30;
defparam \ALU_1|j~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
cycloneive_lcell_comb \ALU_1|j~66 (
// Equation(s):
// \ALU_1|j~66_combout  = (\ALU_1|always0~6_combout  & (\ALU_1|j~65_combout )) # (!\ALU_1|always0~6_combout  & ((\ALU_1|Add12~0_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~6_combout ),
	.datac(\ALU_1|j~65_combout ),
	.datad(\ALU_1|Add12~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~66 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
cycloneive_lcell_comb \ALU_1|j~67 (
// Equation(s):
// \ALU_1|j~67_combout  = (\ALU_1|always0~7_combout  & (\ALU_1|j~66_combout )) # (!\ALU_1|always0~7_combout  & ((\ALU_1|Add13~0_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~66_combout ),
	.datac(\ALU_1|always0~7_combout ),
	.datad(\ALU_1|Add13~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~67 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
cycloneive_lcell_comb \ALU_1|j~68 (
// Equation(s):
// \ALU_1|j~68_combout  = (\ALU_1|always0~8_combout  & (\ALU_1|j~67_combout )) # (!\ALU_1|always0~8_combout  & ((\ALU_1|Add14~0_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~67_combout ),
	.datac(\ALU_1|always0~8_combout ),
	.datad(\ALU_1|Add14~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~68 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N0
cycloneive_lcell_comb \ALU_1|j~69 (
// Equation(s):
// \ALU_1|j~69_combout  = (\ALU_1|always0~9_combout  & (\ALU_1|j~68_combout )) # (!\ALU_1|always0~9_combout  & ((\ALU_1|Add15~0_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~68_combout ),
	.datac(\ALU_1|always0~9_combout ),
	.datad(\ALU_1|Add15~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~69 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N6
cycloneive_lcell_comb \ALU_1|j~70 (
// Equation(s):
// \ALU_1|j~70_combout  = (\ALU_1|always0~10_combout  & (\ALU_1|j~69_combout )) # (!\ALU_1|always0~10_combout  & ((\ALU_1|Add16~0_combout )))

	.dataa(\ALU_1|always0~10_combout ),
	.datab(\ALU_1|j~69_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add16~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~70 .lut_mask = 16'hDD88;
defparam \ALU_1|j~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N10
cycloneive_lcell_comb \ALU_1|j~71 (
// Equation(s):
// \ALU_1|j~71_combout  = (\ALU_1|always0~11_combout  & ((\ALU_1|j~70_combout ))) # (!\ALU_1|always0~11_combout  & (\ALU_1|Add17~0_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~11_combout ),
	.datac(\ALU_1|Add17~0_combout ),
	.datad(\ALU_1|j~70_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~71 .lut_mask = 16'hFC30;
defparam \ALU_1|j~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
cycloneive_lcell_comb \ALU_1|j~72 (
// Equation(s):
// \ALU_1|j~72_combout  = (\ALU_1|always0~12_combout  & (\ALU_1|j~71_combout )) # (!\ALU_1|always0~12_combout  & ((\ALU_1|Add18~0_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|j~71_combout ),
	.datad(\ALU_1|Add18~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~72 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
cycloneive_lcell_comb \ALU_1|j~223 (
// Equation(s):
// \ALU_1|j~223_combout  = (\ALU_1|always0~13_combout  & (\ALU_1|j~222_combout )) # (!\ALU_1|always0~13_combout  & ((\ALU_1|Add19~12_combout )))

	.dataa(\ALU_1|j~222_combout ),
	.datab(\ALU_1|always0~13_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add19~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~223_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~223 .lut_mask = 16'hBB88;
defparam \ALU_1|j~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
cycloneive_lcell_comb \ALU_1|j~264 (
// Equation(s):
// \ALU_1|j~264_combout  = (\ALU_1|always0~13_combout  & ((\ALU_1|j~263_combout ))) # (!\ALU_1|always0~13_combout  & (\ALU_1|Add19~16_combout ))

	.dataa(\ALU_1|always0~13_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add19~16_combout ),
	.datad(\ALU_1|j~263_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~264_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~264 .lut_mask = 16'hFA50;
defparam \ALU_1|j~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
cycloneive_lcell_comb \ALU_1|j~265 (
// Equation(s):
// \ALU_1|j~265_combout  = (\ALU_1|always0~14_combout  & ((\ALU_1|j~264_combout ))) # (!\ALU_1|always0~14_combout  & (\ALU_1|Add20~16_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~14_combout ),
	.datac(\ALU_1|Add20~16_combout ),
	.datad(\ALU_1|j~264_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~265_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~265 .lut_mask = 16'hFC30;
defparam \ALU_1|j~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \ALU_1|j~266 (
// Equation(s):
// \ALU_1|j~266_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~265_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~16_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~15_combout ),
	.datac(\ALU_1|j~265_combout ),
	.datad(\ALU_1|Add21~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~266_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~266 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \ALU_1|j~267 (
// Equation(s):
// \ALU_1|j~267_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~266_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~16_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~16_combout ),
	.datac(\ALU_1|j~266_combout ),
	.datad(\ALU_1|Add22~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~267_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~267 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \ALU_1|j~268 (
// Equation(s):
// \ALU_1|j~268_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~267_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~16_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|j~267_combout ),
	.datad(\ALU_1|Add23~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~268_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~268 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
cycloneive_lcell_comb \ALU_1|j~269 (
// Equation(s):
// \ALU_1|j~269_combout  = (\ALU_1|always0~18_combout  & (\ALU_1|j~268_combout )) # (!\ALU_1|always0~18_combout  & ((\ALU_1|Add24~16_combout )))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~268_combout ),
	.datad(\ALU_1|Add24~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~269_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~269 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneive_lcell_comb \ALU_1|j~270 (
// Equation(s):
// \ALU_1|j~270_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~269_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~16_combout )))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(\ALU_1|j~269_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add25~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~270_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~270 .lut_mask = 16'hDD88;
defparam \ALU_1|j~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneive_lcell_comb \ALU_1|j~271 (
// Equation(s):
// \ALU_1|j~271_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~270_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~16_combout )))

	.dataa(\ALU_1|j~270_combout ),
	.datab(\ALU_1|always0~20_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add26~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~271_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~271 .lut_mask = 16'hBB88;
defparam \ALU_1|j~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneive_lcell_comb \ALU_1|j~272 (
// Equation(s):
// \ALU_1|j~272_combout  = (\ALU_1|always0~21_combout  & ((\ALU_1|j~271_combout ))) # (!\ALU_1|always0~21_combout  & (\ALU_1|Add27~16_combout ))

	.dataa(\ALU_1|always0~21_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add27~16_combout ),
	.datad(\ALU_1|j~271_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~272_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~272 .lut_mask = 16'hFA50;
defparam \ALU_1|j~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \ALU_1|j~273 (
// Equation(s):
// \ALU_1|j~273_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~272_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~16_combout )))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~272_combout ),
	.datad(\ALU_1|Add28~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~273_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~273 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \ALU_1|j~274 (
// Equation(s):
// \ALU_1|j~274_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~273_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~16_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~273_combout ),
	.datad(\ALU_1|Add29~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~274_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~274 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \ALU_1|j~275 (
// Equation(s):
// \ALU_1|j~275_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~274_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~16_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~24_combout ),
	.datac(\ALU_1|Add30~16_combout ),
	.datad(\ALU_1|j~274_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~275_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~275 .lut_mask = 16'hFC30;
defparam \ALU_1|j~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \ALU_1|Add31~12 (
// Equation(s):
// \ALU_1|Add31~12_combout  = (\ALU_1|j~234_combout  & (\ALU_1|Add31~11  $ (GND))) # (!\ALU_1|j~234_combout  & (!\ALU_1|Add31~11  & VCC))
// \ALU_1|Add31~13  = CARRY((\ALU_1|j~234_combout  & !\ALU_1|Add31~11 ))

	.dataa(\ALU_1|j~234_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~11 ),
	.combout(\ALU_1|Add31~12_combout ),
	.cout(\ALU_1|Add31~13 ));
// synopsys translate_off
defparam \ALU_1|Add31~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add31~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \ALU_1|Add31~16 (
// Equation(s):
// \ALU_1|Add31~16_combout  = (\ALU_1|j~275_combout  & (\ALU_1|Add31~15  $ (GND))) # (!\ALU_1|j~275_combout  & (!\ALU_1|Add31~15  & VCC))
// \ALU_1|Add31~17  = CARRY((\ALU_1|j~275_combout  & !\ALU_1|Add31~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~275_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~15 ),
	.combout(\ALU_1|Add31~16_combout ),
	.cout(\ALU_1|Add31~17 ));
// synopsys translate_off
defparam \ALU_1|Add31~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add31~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \ALU_1|j~276 (
// Equation(s):
// \ALU_1|j~276_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~275_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~16_combout ))

	.dataa(\ALU_1|always0~25_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add31~16_combout ),
	.datad(\ALU_1|j~275_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~276_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~276 .lut_mask = 16'hFA50;
defparam \ALU_1|j~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \ALU_1|Add32~12 (
// Equation(s):
// \ALU_1|Add32~12_combout  = (\ALU_1|j~235_combout  & (\ALU_1|Add32~11  $ (GND))) # (!\ALU_1|j~235_combout  & (!\ALU_1|Add32~11  & VCC))
// \ALU_1|Add32~13  = CARRY((\ALU_1|j~235_combout  & !\ALU_1|Add32~11 ))

	.dataa(\ALU_1|j~235_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~11 ),
	.combout(\ALU_1|Add32~12_combout ),
	.cout(\ALU_1|Add32~13 ));
// synopsys translate_off
defparam \ALU_1|Add32~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add32~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \ALU_1|Add32~14 (
// Equation(s):
// \ALU_1|Add32~14_combout  = (\ALU_1|j~256_combout  & (!\ALU_1|Add32~13 )) # (!\ALU_1|j~256_combout  & ((\ALU_1|Add32~13 ) # (GND)))
// \ALU_1|Add32~15  = CARRY((!\ALU_1|Add32~13 ) # (!\ALU_1|j~256_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~256_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~13 ),
	.combout(\ALU_1|Add32~14_combout ),
	.cout(\ALU_1|Add32~15 ));
// synopsys translate_off
defparam \ALU_1|Add32~14 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add32~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \ALU_1|Add32~16 (
// Equation(s):
// \ALU_1|Add32~16_combout  = (\ALU_1|j~276_combout  & (\ALU_1|Add32~15  $ (GND))) # (!\ALU_1|j~276_combout  & (!\ALU_1|Add32~15  & VCC))
// \ALU_1|Add32~17  = CARRY((\ALU_1|j~276_combout  & !\ALU_1|Add32~15 ))

	.dataa(gnd),
	.datab(\ALU_1|j~276_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add32~15 ),
	.combout(\ALU_1|Add32~16_combout ),
	.cout(\ALU_1|Add32~17 ));
// synopsys translate_off
defparam \ALU_1|Add32~16 .lut_mask = 16'hC30C;
defparam \ALU_1|Add32~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \ALU_1|j~292 (
// Equation(s):
// \ALU_1|j~292_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~291_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~18_combout )))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~291_combout ),
	.datad(\ALU_1|Add28~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~292_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~292 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \ALU_1|j~293 (
// Equation(s):
// \ALU_1|j~293_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~292_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~18_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~292_combout ),
	.datad(\ALU_1|Add29~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~293_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~293 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \ALU_1|j~294 (
// Equation(s):
// \ALU_1|j~294_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~293_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~18_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~24_combout ),
	.datac(\ALU_1|Add30~18_combout ),
	.datad(\ALU_1|j~293_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~294_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~294 .lut_mask = 16'hFC30;
defparam \ALU_1|j~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \ALU_1|Add31~18 (
// Equation(s):
// \ALU_1|Add31~18_combout  = (\ALU_1|j~294_combout  & (!\ALU_1|Add31~17 )) # (!\ALU_1|j~294_combout  & ((\ALU_1|Add31~17 ) # (GND)))
// \ALU_1|Add31~19  = CARRY((!\ALU_1|Add31~17 ) # (!\ALU_1|j~294_combout ))

	.dataa(\ALU_1|j~294_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~17 ),
	.combout(\ALU_1|Add31~18_combout ),
	.cout(\ALU_1|Add31~19 ));
// synopsys translate_off
defparam \ALU_1|Add31~18 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add31~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \ALU_1|j~295 (
// Equation(s):
// \ALU_1|j~295_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~294_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~18_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~25_combout ),
	.datac(\ALU_1|j~294_combout ),
	.datad(\ALU_1|Add31~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~295_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~295 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \ALU_1|Mux22~1 (
// Equation(s):
// \ALU_1|Mux22~1_combout  = (\ALU_1|Mux16~3_combout  & (\ALU_1|Mux22~0_combout )) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux22~0_combout  & (\ALU_1|Add32~18_combout )) # (!\ALU_1|Mux22~0_combout  & ((\ALU_1|j~295_combout )))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux22~0_combout ),
	.datac(\ALU_1|Add32~18_combout ),
	.datad(\ALU_1|j~295_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux22~1 .lut_mask = 16'hD9C8;
defparam \ALU_1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \ALU_1|Mux22~2 (
// Equation(s):
// \ALU_1|Mux22~2_combout  = (!\ALU_1|ALU_ctr[2]~26_combout  & ((\ALU_1|Mux16~8_combout  & (!\ALU_1|ALU_out~8_combout )) # (!\ALU_1|Mux16~8_combout  & ((\ALU_1|Mux22~1_combout )))))

	.dataa(\ALU_1|ALU_ctr[2]~26_combout ),
	.datab(\ALU_1|ALU_out~8_combout ),
	.datac(\ALU_1|Mux16~8_combout ),
	.datad(\ALU_1|Mux22~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux22~2 .lut_mask = 16'h1510;
defparam \ALU_1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \ALU_1|Mux22~5 (
// Equation(s):
// \ALU_1|Mux22~5_combout  = (\ALU_1|Mux22~2_combout ) # ((\ALU_1|Mux22~4_combout  & \ALU_1|ALU_ctr[2]~26_combout ))

	.dataa(gnd),
	.datab(\ALU_1|Mux22~4_combout ),
	.datac(\ALU_1|ALU_ctr[2]~26_combout ),
	.datad(\ALU_1|Mux22~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux22~5 .lut_mask = 16'hFFC0;
defparam \ALU_1|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \reg_32|register~42 (
// Equation(s):
// \reg_32|register~42_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[9]~62_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux22~5_combout )))))

	.dataa(\sel_32_2|result[9]~62_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\reg_32|register[0][31]~28_combout ),
	.datad(\ALU_1|Mux22~5_combout ),
	.cin(gnd),
	.combout(\reg_32|register~42_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~42 .lut_mask = 16'hB080;
defparam \reg_32|register~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \reg_32|register[0][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][9] .is_wysiwyg = "true";
defparam \reg_32|register[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N0
cycloneive_lcell_comb \reg_32|Mux54~4 (
// Equation(s):
// \reg_32|Mux54~4_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (!\reg_32|register[2][9]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[0][9]~q )))))

	.dataa(\reg_32|register[2][9]~q ),
	.datab(\reg_32|register[0][9]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~4 .lut_mask = 16'hF50C;
defparam \reg_32|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N22
cycloneive_lcell_comb \reg_32|Mux54~5 (
// Equation(s):
// \reg_32|Mux54~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux54~4_combout  & ((!\reg_32|register[3][9]~q ))) # (!\reg_32|Mux54~4_combout  & (!\reg_32|register[1][9]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux54~4_combout ))))

	.dataa(\reg_32|register[1][9]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[3][9]~q ),
	.datad(\reg_32|Mux54~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~5 .lut_mask = 16'h3F44;
defparam \reg_32|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
cycloneive_lcell_comb \reg_32|Mux54~6 (
// Equation(s):
// \reg_32|Mux54~6_combout  = (\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout ) # ((\reg_32|Mux54~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (!\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux54~5_combout ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|Mux54~3_combout ),
	.datad(\reg_32|Mux54~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~6 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
cycloneive_lcell_comb \reg_32|register[15][9]~feeder (
// Equation(s):
// \reg_32|register[15][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[9]~63_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][9]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N1
dffeas \reg_32|register[15][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][9] .is_wysiwyg = "true";
defparam \reg_32|register[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N13
dffeas \reg_32|register[12][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[9]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][9] .is_wysiwyg = "true";
defparam \reg_32|register[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N22
cycloneive_lcell_comb \reg_32|Mux54~7 (
// Equation(s):
// \reg_32|Mux54~7_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[13][9]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[12][9]~q )))))

	.dataa(\reg_32|register[13][9]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[12][9]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~7 .lut_mask = 16'hEE30;
defparam \reg_32|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneive_lcell_comb \reg_32|Mux54~8 (
// Equation(s):
// \reg_32|Mux54~8_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux54~7_combout  & ((\reg_32|register[15][9]~q ))) # (!\reg_32|Mux54~7_combout  & (\reg_32|register[14][9]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux54~7_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[14][9]~q ),
	.datac(\reg_32|register[15][9]~q ),
	.datad(\reg_32|Mux54~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~8 .lut_mask = 16'hF588;
defparam \reg_32|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneive_lcell_comb \reg_32|Mux54~9 (
// Equation(s):
// \reg_32|Mux54~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux54~6_combout  & ((\reg_32|Mux54~8_combout ))) # (!\reg_32|Mux54~6_combout  & (\reg_32|Mux54~1_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux54~6_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux54~1_combout ),
	.datac(\reg_32|Mux54~6_combout ),
	.datad(\reg_32|Mux54~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~9 .lut_mask = 16'hF858;
defparam \reg_32|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneive_lcell_comb \reg_32|Mux54~20 (
// Equation(s):
// \reg_32|Mux54~20_combout  = (\Cpu_1|Equal18~1_combout  & (((\reg_32|Mux54~9_combout )))) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & (\reg_32|Mux54~19_combout )) # (!\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux54~9_combout )))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\GetIR_1|Mux11~0_combout ),
	.datac(\reg_32|Mux54~19_combout ),
	.datad(\reg_32|Mux54~9_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux54~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux54~20 .lut_mask = 16'hFB40;
defparam \reg_32|Mux54~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~142 (
// Equation(s):
// \shift_reg_1|ShiftRight0~142_combout  = (\reg_32|Mux54~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & (\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((\GetIR_1|Mux24~0_combout )))))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\reg_32|Mux54~20_combout ),
	.datac(\GetIR_1|Mux24~0_combout ),
	.datad(\Cpu_1|Shift_amountSrc~combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~142_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~142 .lut_mask = 16'h88C0;
defparam \shift_reg_1|ShiftRight0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~93 (
// Equation(s):
// \shift_reg_1|ShiftRight0~93_combout  = (\shift_reg_1|ShiftRight0~92_combout ) # ((\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~143_combout ) # (\shift_reg_1|ShiftRight0~142_combout ))))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\shift_reg_1|ShiftRight0~92_combout ),
	.datac(\shift_reg_1|ShiftRight0~143_combout ),
	.datad(\shift_reg_1|ShiftRight0~142_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~93 .lut_mask = 16'hEEEC;
defparam \shift_reg_1|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneive_lcell_comb \shift_reg_1|Mux25~3 (
// Equation(s):
// \shift_reg_1|Mux25~3_combout  = (\shift_reg_1|Mux25~2_combout  & (((\shift_reg_1|ShiftRight0~93_combout )) # (!\shift_reg_1|Add25~2_combout ))) # (!\shift_reg_1|Mux25~2_combout  & (\shift_reg_1|Add25~2_combout  & ((\shift_reg_1|ShiftRight0~99_combout ))))

	.dataa(\shift_reg_1|Mux25~2_combout ),
	.datab(\shift_reg_1|Add25~2_combout ),
	.datac(\shift_reg_1|ShiftRight0~93_combout ),
	.datad(\shift_reg_1|ShiftRight0~99_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux25~3 .lut_mask = 16'hE6A2;
defparam \shift_reg_1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \sel_32_2|result[22]~101 (
// Equation(s):
// \sel_32_2|result[22]~101_combout  = (!\shift_reg_1|Mux41~0_combout  & ((\shift_reg_1|Add25~3_combout  & ((\shift_reg_1|Mux25~3_combout ))) # (!\shift_reg_1|Add25~3_combout  & (\shift_reg_1|Mux25~1_combout ))))

	.dataa(\shift_reg_1|Mux25~1_combout ),
	.datab(\shift_reg_1|Add25~3_combout ),
	.datac(\shift_reg_1|Mux41~0_combout ),
	.datad(\shift_reg_1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[22]~101_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[22]~101 .lut_mask = 16'h0E02;
defparam \sel_32_2|result[22]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \sel_32_2|result[22]~102 (
// Equation(s):
// \sel_32_2|result[22]~102_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[22]~101_combout ) # ((\reg_32|Mux32~20_combout  & \shift_reg_1|Mux41~0_combout ))))

	.dataa(\reg_32|Mux32~20_combout ),
	.datab(\sel_32_2|result[22]~101_combout ),
	.datac(\shift_reg_1|Mux41~0_combout ),
	.datad(\Cpu_1|Shift_op[1]~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[22]~102_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[22]~102 .lut_mask = 16'hEC00;
defparam \sel_32_2|result[22]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N26
cycloneive_lcell_comb \reg_32|register[10][22]~feeder (
// Equation(s):
// \reg_32|register[10][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[22]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[10][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][22]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[10][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N27
dffeas \reg_32|register[10][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][22] .is_wysiwyg = "true";
defparam \reg_32|register[10][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \reg_32|register[8][22]~feeder (
// Equation(s):
// \reg_32|register[8][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[22]~103_combout ),
	.cin(gnd),
	.combout(\reg_32|register[8][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][22]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[8][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N9
dffeas \reg_32|register[8][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][22] .is_wysiwyg = "true";
defparam \reg_32|register[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \reg_32|Mux41~0 (
// Equation(s):
// \reg_32|Mux41~0_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|register[9][22]~q ) # ((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((!\sel_5_2|result[1]~0_combout  & \reg_32|register[8][22]~q ))))

	.dataa(\reg_32|register[9][22]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[8][22]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~0 .lut_mask = 16'hCBC8;
defparam \reg_32|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \reg_32|register[11][22]~feeder (
// Equation(s):
// \reg_32|register[11][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[22]~103_combout ),
	.cin(gnd),
	.combout(\reg_32|register[11][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][22]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[11][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N7
dffeas \reg_32|register[11][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][22] .is_wysiwyg = "true";
defparam \reg_32|register[11][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \reg_32|Mux41~1 (
// Equation(s):
// \reg_32|Mux41~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux41~0_combout  & ((\reg_32|register[11][22]~q ))) # (!\reg_32|Mux41~0_combout  & (\reg_32|register[10][22]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux41~0_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[10][22]~q ),
	.datac(\reg_32|Mux41~0_combout ),
	.datad(\reg_32|register[11][22]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~1 .lut_mask = 16'hF858;
defparam \reg_32|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \reg_32|register[7][22]~feeder (
// Equation(s):
// \reg_32|register[7][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[22]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[7][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][22]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[7][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N27
dffeas \reg_32|register[7][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][22] .is_wysiwyg = "true";
defparam \reg_32|register[7][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
cycloneive_lcell_comb \reg_32|register[4][22]~151 (
// Equation(s):
// \reg_32|register[4][22]~151_combout  = !\sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[22]~103_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][22]~151_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][22]~151 .lut_mask = 16'h00FF;
defparam \reg_32|register[4][22]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N7
dffeas \reg_32|register[4][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][22]~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][22] .is_wysiwyg = "true";
defparam \reg_32|register[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N22
cycloneive_lcell_comb \reg_32|register[6][22]~feeder (
// Equation(s):
// \reg_32|register[6][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[22]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[6][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][22]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[6][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N23
dffeas \reg_32|register[6][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][22] .is_wysiwyg = "true";
defparam \reg_32|register[6][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \reg_32|Mux41~2 (
// Equation(s):
// \reg_32|Mux41~2_combout  = (\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout ) # ((\reg_32|register[6][22]~q )))) # (!\sel_5_2|result[1]~0_combout  & (!\sel_5_2|result[0]~1_combout  & (!\reg_32|register[4][22]~q )))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[4][22]~q ),
	.datad(\reg_32|register[6][22]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~2 .lut_mask = 16'hAB89;
defparam \reg_32|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \reg_32|Mux41~3 (
// Equation(s):
// \reg_32|Mux41~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux41~2_combout  & ((\reg_32|register[7][22]~q ))) # (!\reg_32|Mux41~2_combout  & (\reg_32|register[5][22]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux41~2_combout ))))

	.dataa(\reg_32|register[5][22]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[7][22]~q ),
	.datad(\reg_32|Mux41~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~3 .lut_mask = 16'hF388;
defparam \reg_32|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \reg_32|Mux41~6 (
// Equation(s):
// \reg_32|Mux41~6_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux41~3_combout ))) # (!\sel_5_2|result[2]~3_combout  & 
// (\reg_32|Mux41~5_combout ))))

	.dataa(\reg_32|Mux41~5_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux41~3_combout ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~6 .lut_mask = 16'hFC22;
defparam \reg_32|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N31
dffeas \reg_32|register[15][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[22]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][22] .is_wysiwyg = "true";
defparam \reg_32|register[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N9
dffeas \reg_32|register[13][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][22] .is_wysiwyg = "true";
defparam \reg_32|register[13][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneive_lcell_comb \reg_32|Mux41~8 (
// Equation(s):
// \reg_32|Mux41~8_combout  = (\reg_32|Mux41~7_combout  & ((\reg_32|register[15][22]~q ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux41~7_combout  & (((\sel_5_2|result[0]~1_combout  & \reg_32|register[13][22]~q ))))

	.dataa(\reg_32|Mux41~7_combout ),
	.datab(\reg_32|register[15][22]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[13][22]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~8 .lut_mask = 16'hDA8A;
defparam \reg_32|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \reg_32|Mux41~9 (
// Equation(s):
// \reg_32|Mux41~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux41~6_combout  & ((\reg_32|Mux41~8_combout ))) # (!\reg_32|Mux41~6_combout  & (\reg_32|Mux41~1_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux41~6_combout ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux41~1_combout ),
	.datac(\reg_32|Mux41~6_combout ),
	.datad(\reg_32|Mux41~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~9 .lut_mask = 16'hF858;
defparam \reg_32|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \reg_32|register[19][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][22] .is_wysiwyg = "true";
defparam \reg_32|register[19][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \reg_32|Mux41~17 (
// Equation(s):
// \reg_32|Mux41~17_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & (\reg_32|register[23][22]~q )) # (!\sel_5_2|result[2]~3_combout  & 
// ((\reg_32|register[19][22]~q )))))

	.dataa(\reg_32|register[23][22]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[19][22]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~17 .lut_mask = 16'hEE30;
defparam \reg_32|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N3
dffeas \reg_32|register[31][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][22] .is_wysiwyg = "true";
defparam \reg_32|register[31][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneive_lcell_comb \reg_32|register[27][22]~feeder (
// Equation(s):
// \reg_32|register[27][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[22]~103_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][22]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N21
dffeas \reg_32|register[27][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][22] .is_wysiwyg = "true";
defparam \reg_32|register[27][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneive_lcell_comb \reg_32|Mux41~18 (
// Equation(s):
// \reg_32|Mux41~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux41~17_combout  & (\reg_32|register[31][22]~q )) # (!\reg_32|Mux41~17_combout  & ((\reg_32|register[27][22]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux41~17_combout ))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux41~17_combout ),
	.datac(\reg_32|register[31][22]~q ),
	.datad(\reg_32|register[27][22]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~18 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N9
dffeas \reg_32|register[22][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][22] .is_wysiwyg = "true";
defparam \reg_32|register[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N1
dffeas \reg_32|register[30][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][22] .is_wysiwyg = "true";
defparam \reg_32|register[30][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneive_lcell_comb \reg_32|Mux41~11 (
// Equation(s):
// \reg_32|Mux41~11_combout  = (\reg_32|Mux41~10_combout  & (((\reg_32|register[30][22]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux41~10_combout  & (\sel_5_2|result[2]~3_combout  & (\reg_32|register[22][22]~q )))

	.dataa(\reg_32|Mux41~10_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[22][22]~q ),
	.datad(\reg_32|register[30][22]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~11 .lut_mask = 16'hEA62;
defparam \reg_32|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N25
dffeas \reg_32|register[28][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][22] .is_wysiwyg = "true";
defparam \reg_32|register[28][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \reg_32|register[20][22]~feeder (
// Equation(s):
// \reg_32|register[20][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[22]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][22]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N15
dffeas \reg_32|register[20][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][22] .is_wysiwyg = "true";
defparam \reg_32|register[20][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \reg_32|Mux41~15 (
// Equation(s):
// \reg_32|Mux41~15_combout  = (\reg_32|Mux41~14_combout  & (((\reg_32|register[28][22]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux41~14_combout  & (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][22]~q ))))

	.dataa(\reg_32|Mux41~14_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[28][22]~q ),
	.datad(\reg_32|register[20][22]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~15 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \reg_32|register[29][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][22] .is_wysiwyg = "true";
defparam \reg_32|register[29][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneive_lcell_comb \reg_32|register[21][22]~feeder (
// Equation(s):
// \reg_32|register[21][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[22]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][22]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N29
dffeas \reg_32|register[21][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][22] .is_wysiwyg = "true";
defparam \reg_32|register[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N23
dffeas \reg_32|register[17][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][22] .is_wysiwyg = "true";
defparam \reg_32|register[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cycloneive_lcell_comb \reg_32|Mux41~12 (
// Equation(s):
// \reg_32|Mux41~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[21][22]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[17][22]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][22]~q ),
	.datac(\reg_32|register[17][22]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \reg_32|Mux41~13 (
// Equation(s):
// \reg_32|Mux41~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux41~12_combout  & ((\reg_32|register[29][22]~q ))) # (!\reg_32|Mux41~12_combout  & (\reg_32|register[25][22]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux41~12_combout 
// ))))

	.dataa(\reg_32|register[25][22]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[29][22]~q ),
	.datad(\reg_32|Mux41~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~13 .lut_mask = 16'hF388;
defparam \reg_32|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \reg_32|Mux41~16 (
// Equation(s):
// \reg_32|Mux41~16_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux41~13_combout ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|Mux41~15_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux41~15_combout ),
	.datac(\reg_32|Mux41~13_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~16 .lut_mask = 16'hFA44;
defparam \reg_32|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \reg_32|Mux41~19 (
// Equation(s):
// \reg_32|Mux41~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux41~16_combout  & (\reg_32|Mux41~18_combout )) # (!\reg_32|Mux41~16_combout  & ((\reg_32|Mux41~11_combout ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux41~16_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux41~18_combout ),
	.datac(\reg_32|Mux41~11_combout ),
	.datad(\reg_32|Mux41~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~19 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneive_lcell_comb \reg_32|Mux41~20 (
// Equation(s):
// \reg_32|Mux41~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux41~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux41~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux41~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux41~9_combout ),
	.datad(\reg_32|Mux41~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux41~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux41~20 .lut_mask = 16'hF2D0;
defparam \reg_32|Mux41~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \sel_32_03_1|Mux9~0 (
// Equation(s):
// \sel_32_03_1|Mux9~0_combout  = (\Cpu_1|Equal16~2_combout  & (\GetIR_1|Mux25~0_combout )) # (!\Cpu_1|Equal16~2_combout  & (((\Ext_1|result [16] & \Cpu_1|ALUsrcB[0]~1_combout ))))

	.dataa(\GetIR_1|Mux25~0_combout ),
	.datab(\Ext_1|result [16]),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\Cpu_1|ALUsrcB[0]~1_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux9~0 .lut_mask = 16'hACA0;
defparam \sel_32_03_1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneive_lcell_comb \sel_32_03_1|Mux9~1 (
// Equation(s):
// \sel_32_03_1|Mux9~1_combout  = (\sel_32_03_1|Mux9~0_combout ) # ((!\Cpu_1|ALUsrcB[0]~1_combout  & (\reg_32|Mux41~20_combout  & !\Cpu_1|Equal16~2_combout )))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\reg_32|Mux41~20_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\sel_32_03_1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux9~1 .lut_mask = 16'hFF04;
defparam \sel_32_03_1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N18
cycloneive_lcell_comb \shift_reg_1|LessThan26~0 (
// Equation(s):
// \shift_reg_1|LessThan26~0_combout  = (\sel_5_3|result[3]~9_combout  & ((\sel_5_3|result[2]~8_combout ) # ((\sel_5_3|result[0]~7_combout  & \sel_5_3|result[1]~6_combout ))))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(\sel_5_3|result[1]~6_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|LessThan26~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|LessThan26~0 .lut_mask = 16'hEC00;
defparam \shift_reg_1|LessThan26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneive_lcell_comb \sel_32_2|result[21]~97 (
// Equation(s):
// \sel_32_2|result[21]~97_combout  = (!\Cpu_1|Shift_op [0] & (\reg_32|Mux32~20_combout  & ((\sel_5_3|result[4]~10_combout ) # (\shift_reg_1|LessThan26~0_combout ))))

	.dataa(\sel_5_3|result[4]~10_combout ),
	.datab(\Cpu_1|Shift_op [0]),
	.datac(\shift_reg_1|LessThan26~0_combout ),
	.datad(\reg_32|Mux32~20_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[21]~97_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[21]~97 .lut_mask = 16'h3200;
defparam \sel_32_2|result[21]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneive_lcell_comb \sel_32_2|result[21]~98 (
// Equation(s):
// \sel_32_2|result[21]~98_combout  = (\sel_32_2|result[21]~97_combout ) # ((\sel_32_2|result[21]~83_combout  & \shift_reg_1|ShiftRight0~118_combout ))

	.dataa(gnd),
	.datab(\sel_32_2|result[21]~83_combout ),
	.datac(\sel_32_2|result[21]~97_combout ),
	.datad(\shift_reg_1|ShiftRight0~118_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[21]~98_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[21]~98 .lut_mask = 16'hFCF0;
defparam \sel_32_2|result[21]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneive_lcell_comb \sel_32_2|result[21]~47 (
// Equation(s):
// \sel_32_2|result[21]~47_combout  = (\Cpu_1|Shift_op [0]) # (!\shift_reg_1|LessThan26~0_combout )

	.dataa(\shift_reg_1|LessThan26~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Cpu_1|Shift_op [0]),
	.cin(gnd),
	.combout(\sel_32_2|result[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[21]~47 .lut_mask = 16'hFF55;
defparam \sel_32_2|result[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \sel_32_2|result[21]~48 (
// Equation(s):
// \sel_32_2|result[21]~48_combout  = (\sel_32_2|result[21]~47_combout  & ((\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~114_combout ))) # (!\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~115_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~115_combout ),
	.datab(\sel_32_2|result[21]~47_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~114_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[21]~48_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[21]~48 .lut_mask = 16'hC808;
defparam \sel_32_2|result[21]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneive_lcell_comb \sel_32_2|result[21]~99 (
// Equation(s):
// \sel_32_2|result[21]~99_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[21]~98_combout ) # ((!\sel_5_3|result[4]~10_combout  & \sel_32_2|result[21]~48_combout ))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\sel_32_2|result[21]~98_combout ),
	.datad(\sel_32_2|result[21]~48_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[21]~99_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[21]~99 .lut_mask = 16'hA2A0;
defparam \sel_32_2|result[21]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
cycloneive_lcell_comb \reg_32|register[7][21]~feeder (
// Equation(s):
// \reg_32|register[7][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[7][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][21]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[7][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N11
dffeas \reg_32|register[7][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][21] .is_wysiwyg = "true";
defparam \reg_32|register[7][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N28
cycloneive_lcell_comb \reg_32|Mux42~1 (
// Equation(s):
// \reg_32|Mux42~1_combout  = (\reg_32|Mux42~0_combout  & (((\reg_32|register[7][21]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux42~0_combout  & (\reg_32|register[6][21]~q  & (\sel_5_2|result[1]~0_combout )))

	.dataa(\reg_32|Mux42~0_combout ),
	.datab(\reg_32|register[6][21]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[7][21]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~1 .lut_mask = 16'hEA4A;
defparam \reg_32|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N2
cycloneive_lcell_comb \reg_32|register[14][21]~feeder (
// Equation(s):
// \reg_32|register[14][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[14][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][21]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[14][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N3
dffeas \reg_32|register[14][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][21] .is_wysiwyg = "true";
defparam \reg_32|register[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N12
cycloneive_lcell_comb \reg_32|register[13][21]~feeder (
// Equation(s):
// \reg_32|register[13][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[21]~100_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[13][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][21]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[13][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N13
dffeas \reg_32|register[13][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][21] .is_wysiwyg = "true";
defparam \reg_32|register[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
cycloneive_lcell_comb \reg_32|Mux42~7 (
// Equation(s):
// \reg_32|Mux42~7_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[13][21]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[12][21]~q ))))

	.dataa(\reg_32|register[12][21]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[13][21]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~7 .lut_mask = 16'hF2C2;
defparam \reg_32|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N8
cycloneive_lcell_comb \reg_32|Mux42~8 (
// Equation(s):
// \reg_32|Mux42~8_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux42~7_combout  & (\reg_32|register[15][21]~q )) # (!\reg_32|Mux42~7_combout  & ((\reg_32|register[14][21]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux42~7_combout ))))

	.dataa(\reg_32|register[15][21]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[14][21]~q ),
	.datad(\reg_32|Mux42~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~8 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneive_lcell_comb \reg_32|register[3][21]~150 (
// Equation(s):
// \reg_32|register[3][21]~150_combout  = !\sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][21]~150_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][21]~150 .lut_mask = 16'h00FF;
defparam \reg_32|register[3][21]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N1
dffeas \reg_32|register[3][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][21]~150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][21] .is_wysiwyg = "true";
defparam \reg_32|register[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \reg_32|register~51 (
// Equation(s):
// \reg_32|register~51_combout  = (\reg_32|register[0][31]~28_combout  & ((\sel_32_2|result[21]~99_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux10~7_combout ))))

	.dataa(\reg_32|register[0][31]~28_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[21]~99_combout ),
	.datad(\ALU_1|Mux10~7_combout ),
	.cin(gnd),
	.combout(\reg_32|register~51_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~51 .lut_mask = 16'hA2A0;
defparam \reg_32|register~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N17
dffeas \reg_32|register[0][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][21] .is_wysiwyg = "true";
defparam \reg_32|register[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N12
cycloneive_lcell_comb \reg_32|register[2][21]~feeder (
// Equation(s):
// \reg_32|register[2][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][21]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N13
dffeas \reg_32|register[2][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][21] .is_wysiwyg = "true";
defparam \reg_32|register[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \reg_32|Mux42~4 (
// Equation(s):
// \reg_32|Mux42~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|register[2][21]~q ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[0][21]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[0][21]~q ),
	.datac(\reg_32|register[2][21]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~4 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N16
cycloneive_lcell_comb \reg_32|Mux42~5 (
// Equation(s):
// \reg_32|Mux42~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux42~4_combout  & ((!\reg_32|register[3][21]~q ))) # (!\reg_32|Mux42~4_combout  & (!\reg_32|register[1][21]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux42~4_combout ))))

	.dataa(\reg_32|register[1][21]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[3][21]~q ),
	.datad(\reg_32|Mux42~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~5 .lut_mask = 16'h3F44;
defparam \reg_32|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N8
cycloneive_lcell_comb \reg_32|register[9][21]~feeder (
// Equation(s):
// \reg_32|register[9][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[21]~100_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[9][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][21]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[9][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N9
dffeas \reg_32|register[9][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][21] .is_wysiwyg = "true";
defparam \reg_32|register[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N11
dffeas \reg_32|register[8][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[21]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][21] .is_wysiwyg = "true";
defparam \reg_32|register[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N18
cycloneive_lcell_comb \reg_32|Mux42~2 (
// Equation(s):
// \reg_32|Mux42~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[10][21]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[8][21]~q )))))

	.dataa(\reg_32|register[10][21]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[8][21]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~2 .lut_mask = 16'hE3E0;
defparam \reg_32|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneive_lcell_comb \reg_32|Mux42~3 (
// Equation(s):
// \reg_32|Mux42~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux42~2_combout  & (\reg_32|register[11][21]~q )) # (!\reg_32|Mux42~2_combout  & ((\reg_32|register[9][21]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux42~2_combout ))))

	.dataa(\reg_32|register[11][21]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[9][21]~q ),
	.datad(\reg_32|Mux42~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~3 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneive_lcell_comb \reg_32|Mux42~6 (
// Equation(s):
// \reg_32|Mux42~6_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux42~3_combout ))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux42~5_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux42~5_combout ),
	.datad(\reg_32|Mux42~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~6 .lut_mask = 16'hDC98;
defparam \reg_32|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N14
cycloneive_lcell_comb \reg_32|Mux42~9 (
// Equation(s):
// \reg_32|Mux42~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux42~6_combout  & ((\reg_32|Mux42~8_combout ))) # (!\reg_32|Mux42~6_combout  & (\reg_32|Mux42~1_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux42~6_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux42~1_combout ),
	.datac(\reg_32|Mux42~8_combout ),
	.datad(\reg_32|Mux42~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~9 .lut_mask = 16'hF588;
defparam \reg_32|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N31
dffeas \reg_32|register[19][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[21]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][21] .is_wysiwyg = "true";
defparam \reg_32|register[19][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \reg_32|Mux42~17 (
// Equation(s):
// \reg_32|Mux42~17_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[27][21]~q ) # ((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|register[19][21]~q  & !\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[27][21]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[19][21]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~17 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N5
dffeas \reg_32|register[31][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[21]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][21] .is_wysiwyg = "true";
defparam \reg_32|register[31][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \reg_32|register[23][21]~feeder (
// Equation(s):
// \reg_32|register[23][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[23][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][21]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[23][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N19
dffeas \reg_32|register[23][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][21] .is_wysiwyg = "true";
defparam \reg_32|register[23][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \reg_32|Mux42~18 (
// Equation(s):
// \reg_32|Mux42~18_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux42~17_combout  & (\reg_32|register[31][21]~q )) # (!\reg_32|Mux42~17_combout  & ((\reg_32|register[23][21]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux42~17_combout ))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux42~17_combout ),
	.datac(\reg_32|register[31][21]~q ),
	.datad(\reg_32|register[23][21]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~18 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N25
dffeas \reg_32|register[16][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[21]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][21] .is_wysiwyg = "true";
defparam \reg_32|register[16][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N24
cycloneive_lcell_comb \reg_32|Mux42~14 (
// Equation(s):
// \reg_32|Mux42~14_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][21]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[16][21]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[20][21]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[16][21]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~14 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N21
dffeas \reg_32|register[28][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[21]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][21] .is_wysiwyg = "true";
defparam \reg_32|register[28][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N6
cycloneive_lcell_comb \reg_32|register[24][21]~feeder (
// Equation(s):
// \reg_32|register[24][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][21]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N7
dffeas \reg_32|register[24][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][21] .is_wysiwyg = "true";
defparam \reg_32|register[24][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N20
cycloneive_lcell_comb \reg_32|Mux42~15 (
// Equation(s):
// \reg_32|Mux42~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux42~14_combout  & (\reg_32|register[28][21]~q )) # (!\reg_32|Mux42~14_combout  & ((\reg_32|register[24][21]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux42~14_combout ))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux42~14_combout ),
	.datac(\reg_32|register[28][21]~q ),
	.datad(\reg_32|register[24][21]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~15 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \reg_32|Mux42~16 (
// Equation(s):
// \reg_32|Mux42~16_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|Mux42~13_combout )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|Mux42~15_combout )))))

	.dataa(\reg_32|Mux42~13_combout ),
	.datab(\reg_32|Mux42~15_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~16 .lut_mask = 16'hFA0C;
defparam \reg_32|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneive_lcell_comb \reg_32|Mux42~19 (
// Equation(s):
// \reg_32|Mux42~19_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux42~16_combout  & ((\reg_32|Mux42~18_combout ))) # (!\reg_32|Mux42~16_combout  & (\reg_32|Mux42~11_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux42~16_combout ))))

	.dataa(\reg_32|Mux42~11_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux42~18_combout ),
	.datad(\reg_32|Mux42~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~19 .lut_mask = 16'hF388;
defparam \reg_32|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
cycloneive_lcell_comb \reg_32|Mux42~20 (
// Equation(s):
// \reg_32|Mux42~20_combout  = (\Cpu_1|Equal18~1_combout  & (\reg_32|Mux42~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux42~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux42~9_combout ))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\reg_32|Mux42~9_combout ),
	.datac(\GetIR_1|Mux11~0_combout ),
	.datad(\reg_32|Mux42~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux42~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux42~20 .lut_mask = 16'hDC8C;
defparam \reg_32|Mux42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneive_lcell_comb \sel_32_03_1|Mux10~0 (
// Equation(s):
// \sel_32_03_1|Mux10~0_combout  = (\Cpu_1|Equal16~2_combout  & (((!\GetIR_1|Mux26~0_combout )))) # (!\Cpu_1|Equal16~2_combout  & (\Ext_1|result [16] & ((\Cpu_1|ALUsrcB[0]~1_combout ))))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\Ext_1|result [16]),
	.datac(\GetIR_1|Mux26~0_combout ),
	.datad(\Cpu_1|ALUsrcB[0]~1_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux10~0 .lut_mask = 16'h4E0A;
defparam \sel_32_03_1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneive_lcell_comb \sel_32_03_1|Mux10~1 (
// Equation(s):
// \sel_32_03_1|Mux10~1_combout  = (\sel_32_03_1|Mux10~0_combout ) # ((!\Cpu_1|ALUsrcB[0]~1_combout  & (!\Cpu_1|Equal16~2_combout  & \reg_32|Mux42~20_combout )))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\Cpu_1|Equal16~2_combout ),
	.datac(\reg_32|Mux42~20_combout ),
	.datad(\sel_32_03_1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux10~1 .lut_mask = 16'hFF10;
defparam \sel_32_03_1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \ALU_1|Mux10~2 (
// Equation(s):
// \ALU_1|Mux10~2_combout  = (\ALU_1|Mux16~7_combout  & ((\reg_32|Mux10~9_combout ) # (\sel_32_03_1|Mux10~1_combout ))) # (!\ALU_1|Mux16~7_combout  & (\reg_32|Mux10~9_combout  & \sel_32_03_1|Mux10~1_combout ))

	.dataa(\ALU_1|Mux16~7_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux10~9_combout ),
	.datad(\sel_32_03_1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux10~2 .lut_mask = 16'hFAA0;
defparam \ALU_1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \ALU_1|Mux10~3 (
// Equation(s):
// \ALU_1|Mux10~3_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux10~9_combout  & ((\ALU_1|Mux16~4_combout ) # (!\sel_32_03_1|Mux10~1_combout ))) # (!\reg_32|Mux10~9_combout  & ((\sel_32_03_1|Mux10~1_combout ))))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux16~4_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\reg_32|Mux10~9_combout ),
	.datac(\ALU_1|Mux16~4_combout ),
	.datad(\sel_32_03_1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux10~3 .lut_mask = 16'hF2D8;
defparam \ALU_1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \ALU_1|Add31~40 (
// Equation(s):
// \ALU_1|Add31~40_combout  = (\ALU_1|j~437_combout  & (\ALU_1|Add31~39  $ (GND))) # (!\ALU_1|j~437_combout  & (!\ALU_1|Add31~39  & VCC))
// \ALU_1|Add31~41  = CARRY((\ALU_1|j~437_combout  & !\ALU_1|Add31~39 ))

	.dataa(\ALU_1|j~437_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~39 ),
	.combout(\ALU_1|Add31~40_combout ),
	.cout(\ALU_1|Add31~41 ));
// synopsys translate_off
defparam \ALU_1|Add31~40 .lut_mask = 16'hA50A;
defparam \ALU_1|Add31~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \ALU_1|Add31~42 (
// Equation(s):
// \ALU_1|Add31~42_combout  = (\ALU_1|j~444_combout  & (!\ALU_1|Add31~41 )) # (!\ALU_1|j~444_combout  & ((\ALU_1|Add31~41 ) # (GND)))
// \ALU_1|Add31~43  = CARRY((!\ALU_1|Add31~41 ) # (!\ALU_1|j~444_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~444_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~41 ),
	.combout(\ALU_1|Add31~42_combout ),
	.cout(\ALU_1|Add31~43 ));
// synopsys translate_off
defparam \ALU_1|Add31~42 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add31~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \ALU_1|j~445 (
// Equation(s):
// \ALU_1|j~445_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~444_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~42_combout ))

	.dataa(\ALU_1|always0~25_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add31~42_combout ),
	.datad(\ALU_1|j~444_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~445_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~445 .lut_mask = 16'hFA50;
defparam \ALU_1|j~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \ALU_1|Mux10~4 (
// Equation(s):
// \ALU_1|Mux10~4_combout  = (\ALU_1|Mux16~3_combout  & (\ALU_1|Mux10~3_combout )) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux10~3_combout  & ((\ALU_1|Add32~42_combout ))) # (!\ALU_1|Mux10~3_combout  & (\ALU_1|j~445_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux10~3_combout ),
	.datac(\ALU_1|j~445_combout ),
	.datad(\ALU_1|Add32~42_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux10~4 .lut_mask = 16'hDC98;
defparam \ALU_1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \ALU_1|Mux10~5 (
// Equation(s):
// \ALU_1|Mux10~5_combout  = (\ALU_1|Mux16~5_combout  & ((\ALU_1|Mux16~6_combout  & (!\ALU_1|Mux10~2_combout )) # (!\ALU_1|Mux16~6_combout  & ((!\ALU_1|Mux10~4_combout ))))) # (!\ALU_1|Mux16~5_combout  & (((\ALU_1|Mux16~6_combout ))))

	.dataa(\ALU_1|Mux16~5_combout ),
	.datab(\ALU_1|Mux10~2_combout ),
	.datac(\ALU_1|Mux16~6_combout ),
	.datad(\ALU_1|Mux10~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux10~5 .lut_mask = 16'h707A;
defparam \ALU_1|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \ALU_1|Mux10~6 (
// Equation(s):
// \ALU_1|Mux10~6_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux10~5_combout  & (!\ALU_1|Add0~44_combout )) # (!\ALU_1|Mux10~5_combout  & ((!\ALU_1|ALU_out~17_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux10~5_combout ))))

	.dataa(\ALU_1|Add0~44_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|ALU_out~17_combout ),
	.datad(\ALU_1|Mux10~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux10~6 .lut_mask = 16'h770C;
defparam \ALU_1|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \ALU_1|Mux10~7 (
// Equation(s):
// \ALU_1|Mux10~7_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux10~1_combout  & (!\reg_32|Mux10~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((!\ALU_1|Mux10~6_combout ))))

	.dataa(\sel_32_03_1|Mux10~1_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\reg_32|Mux10~9_combout ),
	.datad(\ALU_1|Mux10~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux10~7 .lut_mask = 16'h0437;
defparam \ALU_1|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \sel_32_2|result[21]~100 (
// Equation(s):
// \sel_32_2|result[21]~100_combout  = (\sel_32_2|result[21]~99_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux10~7_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[21]~99_combout ),
	.datad(\ALU_1|Mux10~7_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[21]~100_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[21]~100 .lut_mask = 16'hF3F0;
defparam \sel_32_2|result[21]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N31
dffeas \reg_32|register[6][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[21]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][21] .is_wysiwyg = "true";
defparam \reg_32|register[6][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N26
cycloneive_lcell_comb \reg_32|Mux10~0 (
// Equation(s):
// \reg_32|Mux10~0_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|register[10][21]~q ) # ((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|register[2][21]~q  & !\GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|register[10][21]~q ),
	.datab(\reg_32|register[2][21]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux10~0 .lut_mask = 16'hF0AC;
defparam \reg_32|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N12
cycloneive_lcell_comb \reg_32|Mux10~1 (
// Equation(s):
// \reg_32|Mux10~1_combout  = (\reg_32|Mux10~0_combout  & ((\reg_32|register[14][21]~q ) # ((!\GetIR_1|Mux8~1_combout )))) # (!\reg_32|Mux10~0_combout  & (((\reg_32|register[6][21]~q  & \GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|register[14][21]~q ),
	.datab(\reg_32|register[6][21]~q ),
	.datac(\reg_32|Mux10~0_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux10~1 .lut_mask = 16'hACF0;
defparam \reg_32|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N1
dffeas \reg_32|register[4][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[21]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][21] .is_wysiwyg = "true";
defparam \reg_32|register[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N29
dffeas \reg_32|register[12][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[21]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][21] .is_wysiwyg = "true";
defparam \reg_32|register[12][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N28
cycloneive_lcell_comb \reg_32|Mux10~5 (
// Equation(s):
// \reg_32|Mux10~5_combout  = (\reg_32|Mux10~4_combout  & (((\reg_32|register[12][21]~q ) # (!\GetIR_1|Mux8~1_combout )))) # (!\reg_32|Mux10~4_combout  & (\reg_32|register[4][21]~q  & ((\GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|Mux10~4_combout ),
	.datab(\reg_32|register[4][21]~q ),
	.datac(\reg_32|register[12][21]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux10~5 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \reg_32|register[5][21]~feeder (
// Equation(s):
// \reg_32|register[5][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[21]~100_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[5][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][21]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[5][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N25
dffeas \reg_32|register[5][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][21] .is_wysiwyg = "true";
defparam \reg_32|register[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N22
cycloneive_lcell_comb \reg_32|Mux10~2 (
// Equation(s):
// \reg_32|Mux10~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|register[5][21]~q ))) # (!\GetIR_1|Mux8~1_combout  & (!\reg_32|register[1][21]~q ))))

	.dataa(\reg_32|register[1][21]~q ),
	.datab(\reg_32|register[5][21]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux10~2 .lut_mask = 16'hFC05;
defparam \reg_32|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N10
cycloneive_lcell_comb \reg_32|Mux10~3 (
// Equation(s):
// \reg_32|Mux10~3_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux10~2_combout  & ((\reg_32|register[13][21]~q ))) # (!\reg_32|Mux10~2_combout  & (\reg_32|register[9][21]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux10~2_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[9][21]~q ),
	.datac(\reg_32|Mux10~2_combout ),
	.datad(\reg_32|register[13][21]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux10~3 .lut_mask = 16'hF858;
defparam \reg_32|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N4
cycloneive_lcell_comb \reg_32|Mux10~6 (
// Equation(s):
// \reg_32|Mux10~6_combout  = (\GetIR_1|Mux9~1_combout  & (\GetIR_1|Mux10~2_combout )) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux10~3_combout ))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|Mux10~5_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|Mux10~5_combout ),
	.datad(\reg_32|Mux10~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux10~6 .lut_mask = 16'hDC98;
defparam \reg_32|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N16
cycloneive_lcell_comb \reg_32|register[15][21]~feeder (
// Equation(s):
// \reg_32|register[15][21]~feeder_combout  = \sel_32_2|result[21]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[21]~100_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][21]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N17
dffeas \reg_32|register[15][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][21] .is_wysiwyg = "true";
defparam \reg_32|register[15][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N30
cycloneive_lcell_comb \reg_32|Mux10~7 (
// Equation(s):
// \reg_32|Mux10~7_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|register[7][21]~q ) # ((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & (((!\reg_32|register[3][21]~q  & !\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|register[7][21]~q ),
	.datab(\reg_32|register[3][21]~q ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux10~7 .lut_mask = 16'hF0A3;
defparam \reg_32|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N24
cycloneive_lcell_comb \reg_32|Mux10~8 (
// Equation(s):
// \reg_32|Mux10~8_combout  = (\reg_32|Mux10~7_combout  & (((\reg_32|register[15][21]~q ) # (!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux10~7_combout  & (\reg_32|register[11][21]~q  & ((\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|register[11][21]~q ),
	.datab(\reg_32|register[15][21]~q ),
	.datac(\reg_32|Mux10~7_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux10~8 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N14
cycloneive_lcell_comb \reg_32|Mux10~9 (
// Equation(s):
// \reg_32|Mux10~9_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux10~6_combout  & ((\reg_32|Mux10~8_combout ))) # (!\reg_32|Mux10~6_combout  & (\reg_32|Mux10~1_combout )))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux10~6_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|Mux10~1_combout ),
	.datac(\reg_32|Mux10~6_combout ),
	.datad(\reg_32|Mux10~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux10~9 .lut_mask = 16'hF858;
defparam \reg_32|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneive_lcell_comb \ALU_1|tempB[19]~12 (
// Equation(s):
// \ALU_1|tempB[19]~12_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux12~1_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[19]~12 .lut_mask = 16'h55AA;
defparam \ALU_1|tempB[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneive_lcell_comb \ALU_1|Add0~38 (
// Equation(s):
// \ALU_1|Add0~38_combout  = (\ALU_1|tempB[18]~13_combout  & ((\reg_32|Mux13~9_combout  & (\ALU_1|Add0~37  & VCC)) # (!\reg_32|Mux13~9_combout  & (!\ALU_1|Add0~37 )))) # (!\ALU_1|tempB[18]~13_combout  & ((\reg_32|Mux13~9_combout  & (!\ALU_1|Add0~37 )) # 
// (!\reg_32|Mux13~9_combout  & ((\ALU_1|Add0~37 ) # (GND)))))
// \ALU_1|Add0~39  = CARRY((\ALU_1|tempB[18]~13_combout  & (!\reg_32|Mux13~9_combout  & !\ALU_1|Add0~37 )) # (!\ALU_1|tempB[18]~13_combout  & ((!\ALU_1|Add0~37 ) # (!\reg_32|Mux13~9_combout ))))

	.dataa(\ALU_1|tempB[18]~13_combout ),
	.datab(\reg_32|Mux13~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~37 ),
	.combout(\ALU_1|Add0~38_combout ),
	.cout(\ALU_1|Add0~39 ));
// synopsys translate_off
defparam \ALU_1|Add0~38 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneive_lcell_comb \ALU_1|Add0~40 (
// Equation(s):
// \ALU_1|Add0~40_combout  = ((\reg_32|Mux12~9_combout  $ (\ALU_1|tempB[19]~12_combout  $ (!\ALU_1|Add0~39 )))) # (GND)
// \ALU_1|Add0~41  = CARRY((\reg_32|Mux12~9_combout  & ((\ALU_1|tempB[19]~12_combout ) # (!\ALU_1|Add0~39 ))) # (!\reg_32|Mux12~9_combout  & (\ALU_1|tempB[19]~12_combout  & !\ALU_1|Add0~39 )))

	.dataa(\reg_32|Mux12~9_combout ),
	.datab(\ALU_1|tempB[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~39 ),
	.combout(\ALU_1|Add0~40_combout ),
	.cout(\ALU_1|Add0~41 ));
// synopsys translate_off
defparam \ALU_1|Add0~40 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneive_lcell_comb \ALU_1|Add0~42 (
// Equation(s):
// \ALU_1|Add0~42_combout  = (\ALU_1|tempB[20]~11_combout  & ((\reg_32|Mux11~9_combout  & (\ALU_1|Add0~41  & VCC)) # (!\reg_32|Mux11~9_combout  & (!\ALU_1|Add0~41 )))) # (!\ALU_1|tempB[20]~11_combout  & ((\reg_32|Mux11~9_combout  & (!\ALU_1|Add0~41 )) # 
// (!\reg_32|Mux11~9_combout  & ((\ALU_1|Add0~41 ) # (GND)))))
// \ALU_1|Add0~43  = CARRY((\ALU_1|tempB[20]~11_combout  & (!\reg_32|Mux11~9_combout  & !\ALU_1|Add0~41 )) # (!\ALU_1|tempB[20]~11_combout  & ((!\ALU_1|Add0~41 ) # (!\reg_32|Mux11~9_combout ))))

	.dataa(\ALU_1|tempB[20]~11_combout ),
	.datab(\reg_32|Mux11~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~41 ),
	.combout(\ALU_1|Add0~42_combout ),
	.cout(\ALU_1|Add0~43 ));
// synopsys translate_off
defparam \ALU_1|Add0~42 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneive_lcell_comb \ALU_1|Add0~46 (
// Equation(s):
// \ALU_1|Add0~46_combout  = (\ALU_1|tempB[22]~9_combout  & ((\reg_32|Mux9~9_combout  & (\ALU_1|Add0~45  & VCC)) # (!\reg_32|Mux9~9_combout  & (!\ALU_1|Add0~45 )))) # (!\ALU_1|tempB[22]~9_combout  & ((\reg_32|Mux9~9_combout  & (!\ALU_1|Add0~45 )) # 
// (!\reg_32|Mux9~9_combout  & ((\ALU_1|Add0~45 ) # (GND)))))
// \ALU_1|Add0~47  = CARRY((\ALU_1|tempB[22]~9_combout  & (!\reg_32|Mux9~9_combout  & !\ALU_1|Add0~45 )) # (!\ALU_1|tempB[22]~9_combout  & ((!\ALU_1|Add0~45 ) # (!\reg_32|Mux9~9_combout ))))

	.dataa(\ALU_1|tempB[22]~9_combout ),
	.datab(\reg_32|Mux9~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~45 ),
	.combout(\ALU_1|Add0~46_combout ),
	.cout(\ALU_1|Add0~47 ));
// synopsys translate_off
defparam \ALU_1|Add0~46 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \ALU_1|ALU_out~21 (
// Equation(s):
// \ALU_1|ALU_out~21_combout  = (\sel_32_03_1|Mux9~1_combout  & \reg_32|Mux9~9_combout )

	.dataa(gnd),
	.datab(\sel_32_03_1|Mux9~1_combout ),
	.datac(\reg_32|Mux9~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~21 .lut_mask = 16'hC0C0;
defparam \ALU_1|ALU_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \ALU_1|Mux9~0 (
// Equation(s):
// \ALU_1|Mux9~0_combout  = (\ALU_1|Mux16~3_combout  & (((\ALU_1|Mux16~4_combout )))) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux16~4_combout  & ((\ALU_1|Add32~44_combout ))) # (!\ALU_1|Mux16~4_combout  & (\ALU_1|j~451_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|j~451_combout ),
	.datac(\ALU_1|Mux16~4_combout ),
	.datad(\ALU_1|Add32~44_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux9~0 .lut_mask = 16'hF4A4;
defparam \ALU_1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \ALU_1|Mux9~1 (
// Equation(s):
// \ALU_1|Mux9~1_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux9~1_combout  & ((\ALU_1|Mux9~0_combout ) # (!\reg_32|Mux9~9_combout ))) # (!\sel_32_03_1|Mux9~1_combout  & (\reg_32|Mux9~9_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux9~0_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\sel_32_03_1|Mux9~1_combout ),
	.datac(\reg_32|Mux9~9_combout ),
	.datad(\ALU_1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux9~1 .lut_mask = 16'hFD28;
defparam \ALU_1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \ALU_1|Mux9~2 (
// Equation(s):
// \ALU_1|Mux9~2_combout  = (\ALU_1|Mux16~6_combout  & (\ALU_1|Mux16~5_combout  & (\ALU_1|ALU_out~21_combout ))) # (!\ALU_1|Mux16~6_combout  & (((\ALU_1|Mux9~1_combout )) # (!\ALU_1|Mux16~5_combout )))

	.dataa(\ALU_1|Mux16~6_combout ),
	.datab(\ALU_1|Mux16~5_combout ),
	.datac(\ALU_1|ALU_out~21_combout ),
	.datad(\ALU_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux9~2 .lut_mask = 16'hD591;
defparam \ALU_1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \ALU_1|Mux9~3 (
// Equation(s):
// \ALU_1|Mux9~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux9~2_combout  & (\ALU_1|ALU_out~17_combout )) # (!\ALU_1|Mux9~2_combout  & ((\ALU_1|Add0~46_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux9~2_combout ))))

	.dataa(\ALU_1|Mux16~2_combout ),
	.datab(\ALU_1|ALU_out~17_combout ),
	.datac(\ALU_1|Add0~46_combout ),
	.datad(\ALU_1|Mux9~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux9~3 .lut_mask = 16'hDDA0;
defparam \ALU_1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \ALU_1|Mux9~4 (
// Equation(s):
// \ALU_1|Mux9~4_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux9~1_combout  & (!\reg_32|Mux9~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux9~3_combout ))))

	.dataa(\ALU_1|Mux16~7_combout ),
	.datab(\sel_32_03_1|Mux9~1_combout ),
	.datac(\reg_32|Mux9~9_combout ),
	.datad(\ALU_1|Mux9~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux9~4 .lut_mask = 16'h5702;
defparam \ALU_1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \sel_32_2|result[22]~103 (
// Equation(s):
// \sel_32_2|result[22]~103_combout  = (\sel_32_2|result[22]~102_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux9~4_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[22]~102_combout ),
	.datad(\ALU_1|Mux9~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[22]~103_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[22]~103 .lut_mask = 16'hF3F0;
defparam \sel_32_2|result[22]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \reg_32|register[3][22]~feeder (
// Equation(s):
// \reg_32|register[3][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[22]~103_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][22]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[3][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N31
dffeas \reg_32|register[3][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][22] .is_wysiwyg = "true";
defparam \reg_32|register[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \reg_32|register[2][22]~152 (
// Equation(s):
// \reg_32|register[2][22]~152_combout  = !\sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[22]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[2][22]~152_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][22]~152 .lut_mask = 16'h0F0F;
defparam \reg_32|register[2][22]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N1
dffeas \reg_32|register[2][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][22]~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][22] .is_wysiwyg = "true";
defparam \reg_32|register[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \reg_32|Mux9~4 (
// Equation(s):
// \reg_32|Mux9~4_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & ((!\reg_32|register[2][22]~q ))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|register[0][22]~q ))))

	.dataa(\reg_32|register[0][22]~q ),
	.datab(\reg_32|register[2][22]~q ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux9~4 .lut_mask = 16'hF30A;
defparam \reg_32|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \reg_32|Mux9~5 (
// Equation(s):
// \reg_32|Mux9~5_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux9~4_combout  & ((\reg_32|register[3][22]~q ))) # (!\reg_32|Mux9~4_combout  & (\reg_32|register[1][22]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux9~4_combout ))))

	.dataa(\reg_32|register[1][22]~q ),
	.datab(\reg_32|register[3][22]~q ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\reg_32|Mux9~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux9~5 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \reg_32|register[9][22]~feeder (
// Equation(s):
// \reg_32|register[9][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[22]~103_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][22]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[9][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N15
dffeas \reg_32|register[9][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][22] .is_wysiwyg = "true";
defparam \reg_32|register[9][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneive_lcell_comb \reg_32|Mux9~2 (
// Equation(s):
// \reg_32|Mux9~2_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|register[10][22]~q ) # ((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|register[8][22]~q  & !\GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|register[10][22]~q ),
	.datab(\reg_32|register[8][22]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux9~2 .lut_mask = 16'hF0AC;
defparam \reg_32|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneive_lcell_comb \reg_32|Mux9~3 (
// Equation(s):
// \reg_32|Mux9~3_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux9~2_combout  & ((\reg_32|register[11][22]~q ))) # (!\reg_32|Mux9~2_combout  & (\reg_32|register[9][22]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux9~2_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[9][22]~q ),
	.datac(\reg_32|register[11][22]~q ),
	.datad(\reg_32|Mux9~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux9~3 .lut_mask = 16'hF588;
defparam \reg_32|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N8
cycloneive_lcell_comb \reg_32|Mux9~6 (
// Equation(s):
// \reg_32|Mux9~6_combout  = (\GetIR_1|Mux8~1_combout  & (\GetIR_1|Mux7~0_combout )) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux9~3_combout ))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|Mux9~5_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|Mux9~5_combout ),
	.datad(\reg_32|Mux9~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux9~6 .lut_mask = 16'hDC98;
defparam \reg_32|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N15
dffeas \reg_32|register[14][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[22]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][22] .is_wysiwyg = "true";
defparam \reg_32|register[14][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
cycloneive_lcell_comb \reg_32|register[12][22]~feeder (
// Equation(s):
// \reg_32|register[12][22]~feeder_combout  = \sel_32_2|result[22]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[22]~103_combout ),
	.cin(gnd),
	.combout(\reg_32|register[12][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][22]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[12][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N25
dffeas \reg_32|register[12][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][22] .is_wysiwyg = "true";
defparam \reg_32|register[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneive_lcell_comb \reg_32|Mux9~7 (
// Equation(s):
// \reg_32|Mux9~7_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & (\reg_32|register[13][22]~q )) # (!\GetIR_1|Mux10~2_combout  & ((\reg_32|register[12][22]~q )))))

	.dataa(\reg_32|register[13][22]~q ),
	.datab(\reg_32|register[12][22]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux9~7 .lut_mask = 16'hFA0C;
defparam \reg_32|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N14
cycloneive_lcell_comb \reg_32|Mux9~8 (
// Equation(s):
// \reg_32|Mux9~8_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux9~7_combout  & (\reg_32|register[15][22]~q )) # (!\reg_32|Mux9~7_combout  & ((\reg_32|register[14][22]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux9~7_combout ))))

	.dataa(\reg_32|register[15][22]~q ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|register[14][22]~q ),
	.datad(\reg_32|Mux9~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux9~8 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \reg_32|Mux9~0 (
// Equation(s):
// \reg_32|Mux9~0_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[5][22]~q ) # ((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (((!\reg_32|register[4][22]~q  & !\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[5][22]~q ),
	.datab(\reg_32|register[4][22]~q ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux9~0 .lut_mask = 16'hF0A3;
defparam \reg_32|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \reg_32|Mux9~1 (
// Equation(s):
// \reg_32|Mux9~1_combout  = (\reg_32|Mux9~0_combout  & ((\reg_32|register[7][22]~q ) # ((!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux9~0_combout  & (((\reg_32|register[6][22]~q  & \GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[7][22]~q ),
	.datab(\reg_32|register[6][22]~q ),
	.datac(\reg_32|Mux9~0_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux9~1 .lut_mask = 16'hACF0;
defparam \reg_32|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneive_lcell_comb \reg_32|Mux9~9 (
// Equation(s):
// \reg_32|Mux9~9_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux9~6_combout  & (\reg_32|Mux9~8_combout )) # (!\reg_32|Mux9~6_combout  & ((\reg_32|Mux9~1_combout ))))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|Mux9~6_combout ))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|Mux9~6_combout ),
	.datac(\reg_32|Mux9~8_combout ),
	.datad(\reg_32|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux9~9 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneive_lcell_comb \ALU_1|Add0~48 (
// Equation(s):
// \ALU_1|Add0~48_combout  = ((\ALU_1|tempB[23]~8_combout  $ (\reg_32|Mux8~9_combout  $ (!\ALU_1|Add0~47 )))) # (GND)
// \ALU_1|Add0~49  = CARRY((\ALU_1|tempB[23]~8_combout  & ((\reg_32|Mux8~9_combout ) # (!\ALU_1|Add0~47 ))) # (!\ALU_1|tempB[23]~8_combout  & (\reg_32|Mux8~9_combout  & !\ALU_1|Add0~47 )))

	.dataa(\ALU_1|tempB[23]~8_combout ),
	.datab(\reg_32|Mux8~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~47 ),
	.combout(\ALU_1|Add0~48_combout ),
	.cout(\ALU_1|Add0~49 ));
// synopsys translate_off
defparam \ALU_1|Add0~48 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneive_lcell_comb \ALU_1|Add0~50 (
// Equation(s):
// \ALU_1|Add0~50_combout  = (\ALU_1|tempB[24]~7_combout  & ((\reg_32|Mux7~9_combout  & (\ALU_1|Add0~49  & VCC)) # (!\reg_32|Mux7~9_combout  & (!\ALU_1|Add0~49 )))) # (!\ALU_1|tempB[24]~7_combout  & ((\reg_32|Mux7~9_combout  & (!\ALU_1|Add0~49 )) # 
// (!\reg_32|Mux7~9_combout  & ((\ALU_1|Add0~49 ) # (GND)))))
// \ALU_1|Add0~51  = CARRY((\ALU_1|tempB[24]~7_combout  & (!\reg_32|Mux7~9_combout  & !\ALU_1|Add0~49 )) # (!\ALU_1|tempB[24]~7_combout  & ((!\ALU_1|Add0~49 ) # (!\reg_32|Mux7~9_combout ))))

	.dataa(\ALU_1|tempB[24]~7_combout ),
	.datab(\reg_32|Mux7~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~49 ),
	.combout(\ALU_1|Add0~50_combout ),
	.cout(\ALU_1|Add0~51 ));
// synopsys translate_off
defparam \ALU_1|Add0~50 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \ALU_1|ALU_out~22 (
// Equation(s):
// \ALU_1|ALU_out~22_combout  = (\sel_32_03_1|Mux7~1_combout  & \reg_32|Mux7~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_03_1|Mux7~1_combout ),
	.datad(\reg_32|Mux7~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~22 .lut_mask = 16'hF000;
defparam \ALU_1|ALU_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \ALU_1|j~460 (
// Equation(s):
// \ALU_1|j~460_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~459_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~48_combout )))

	.dataa(\ALU_1|always0~25_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~459_combout ),
	.datad(\ALU_1|Add31~48_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~460_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~460 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \ALU_1|Mux7~0 (
// Equation(s):
// \ALU_1|Mux7~0_combout  = (\ALU_1|Mux16~3_combout  & (((\ALU_1|Mux16~4_combout )))) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux16~4_combout  & ((\ALU_1|Add32~48_combout ))) # (!\ALU_1|Mux16~4_combout  & (\ALU_1|j~460_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|j~460_combout ),
	.datac(\ALU_1|Mux16~4_combout ),
	.datad(\ALU_1|Add32~48_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux7~0 .lut_mask = 16'hF4A4;
defparam \ALU_1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \ALU_1|Mux7~1 (
// Equation(s):
// \ALU_1|Mux7~1_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux7~9_combout  & ((\ALU_1|Mux7~0_combout ) # (!\sel_32_03_1|Mux7~1_combout ))) # (!\reg_32|Mux7~9_combout  & (\sel_32_03_1|Mux7~1_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux7~0_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\reg_32|Mux7~9_combout ),
	.datac(\sel_32_03_1|Mux7~1_combout ),
	.datad(\ALU_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux7~1 .lut_mask = 16'hFD28;
defparam \ALU_1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \ALU_1|Mux7~2 (
// Equation(s):
// \ALU_1|Mux7~2_combout  = (\ALU_1|Mux16~6_combout  & (\ALU_1|Mux16~5_combout  & (\ALU_1|ALU_out~22_combout ))) # (!\ALU_1|Mux16~6_combout  & (((\ALU_1|Mux7~1_combout )) # (!\ALU_1|Mux16~5_combout )))

	.dataa(\ALU_1|Mux16~6_combout ),
	.datab(\ALU_1|Mux16~5_combout ),
	.datac(\ALU_1|ALU_out~22_combout ),
	.datad(\ALU_1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux7~2 .lut_mask = 16'hD591;
defparam \ALU_1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \ALU_1|Mux7~3 (
// Equation(s):
// \ALU_1|Mux7~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux7~2_combout  & ((\ALU_1|ALU_out~17_combout ))) # (!\ALU_1|Mux7~2_combout  & (\ALU_1|Add0~50_combout )))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux7~2_combout ))))

	.dataa(\ALU_1|Mux16~2_combout ),
	.datab(\ALU_1|Add0~50_combout ),
	.datac(\ALU_1|ALU_out~17_combout ),
	.datad(\ALU_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux7~3 .lut_mask = 16'hF588;
defparam \ALU_1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \ALU_1|Mux7~4 (
// Equation(s):
// \ALU_1|Mux7~4_combout  = (\ALU_1|Mux16~7_combout  & (!\reg_32|Mux7~9_combout  & (!\sel_32_03_1|Mux7~1_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux7~3_combout ))))

	.dataa(\ALU_1|Mux16~7_combout ),
	.datab(\reg_32|Mux7~9_combout ),
	.datac(\sel_32_03_1|Mux7~1_combout ),
	.datad(\ALU_1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux7~4 .lut_mask = 16'h5702;
defparam \ALU_1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \sel_32_2|result[24]~109 (
// Equation(s):
// \sel_32_2|result[24]~109_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[24]~145_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux7~4_combout )))

	.dataa(\sel_32_2|result[24]~145_combout ),
	.datab(gnd),
	.datac(\Cpu_1|Shift_op[1]~0_combout ),
	.datad(\ALU_1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[24]~109_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[24]~109 .lut_mask = 16'hAFA0;
defparam \sel_32_2|result[24]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneive_lcell_comb \reg_32|register[15][24]~feeder (
// Equation(s):
// \reg_32|register[15][24]~feeder_combout  = \sel_32_2|result[24]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[24]~109_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[15][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][24]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[15][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N29
dffeas \reg_32|register[15][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][24] .is_wysiwyg = "true";
defparam \reg_32|register[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N19
dffeas \reg_32|register[12][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][24] .is_wysiwyg = "true";
defparam \reg_32|register[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \reg_32|Mux7~7 (
// Equation(s):
// \reg_32|Mux7~7_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[14][24]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[12][24]~q )))))

	.dataa(\reg_32|register[14][24]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[12][24]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux7~7 .lut_mask = 16'hEE30;
defparam \reg_32|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneive_lcell_comb \reg_32|Mux7~8 (
// Equation(s):
// \reg_32|Mux7~8_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux7~7_combout  & ((\reg_32|register[15][24]~q ))) # (!\reg_32|Mux7~7_combout  & (\reg_32|register[13][24]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux7~7_combout ))))

	.dataa(\reg_32|register[13][24]~q ),
	.datab(\reg_32|register[15][24]~q ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\reg_32|Mux7~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux7~8 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N31
dffeas \reg_32|register[11][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][24] .is_wysiwyg = "true";
defparam \reg_32|register[11][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \reg_32|Mux7~0 (
// Equation(s):
// \reg_32|Mux7~0_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[9][24]~q ) # ((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|register[8][24]~q  & !\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[9][24]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[8][24]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux7~0 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneive_lcell_comb \reg_32|Mux7~1 (
// Equation(s):
// \reg_32|Mux7~1_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux7~0_combout  & ((\reg_32|register[11][24]~q ))) # (!\reg_32|Mux7~0_combout  & (\reg_32|register[10][24]~q )))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux7~0_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[10][24]~q ),
	.datac(\reg_32|register[11][24]~q ),
	.datad(\reg_32|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux7~1 .lut_mask = 16'hF588;
defparam \reg_32|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \reg_32|Mux7~2 (
// Equation(s):
// \reg_32|Mux7~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & ((\reg_32|register[6][24]~q ))) # (!\GetIR_1|Mux9~1_combout  & (!\reg_32|register[4][24]~q ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[4][24]~q ),
	.datac(\reg_32|register[6][24]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux7~2 .lut_mask = 16'hFA11;
defparam \reg_32|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \reg_32|register[7][24]~feeder (
// Equation(s):
// \reg_32|register[7][24]~feeder_combout  = \sel_32_2|result[24]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[24]~109_combout ),
	.cin(gnd),
	.combout(\reg_32|register[7][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][24]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[7][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N27
dffeas \reg_32|register[7][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][24] .is_wysiwyg = "true";
defparam \reg_32|register[7][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \reg_32|Mux7~3 (
// Equation(s):
// \reg_32|Mux7~3_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux7~2_combout  & ((\reg_32|register[7][24]~q ))) # (!\reg_32|Mux7~2_combout  & (\reg_32|register[5][24]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux7~2_combout ))))

	.dataa(\reg_32|register[5][24]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|Mux7~2_combout ),
	.datad(\reg_32|register[7][24]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux7~3 .lut_mask = 16'hF838;
defparam \reg_32|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N23
dffeas \reg_32|register[1][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[24]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][24] .is_wysiwyg = "true";
defparam \reg_32|register[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \reg_32|Mux7~4 (
// Equation(s):
// \reg_32|Mux7~4_combout  = (\GetIR_1|Mux10~2_combout  & (((\reg_32|register[1][24]~q ) # (\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|register[0][24]~q  & ((!\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[0][24]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[1][24]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux7~4 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \reg_32|Mux7~5 (
// Equation(s):
// \reg_32|Mux7~5_combout  = (\reg_32|Mux7~4_combout  & (((\reg_32|register[3][24]~q ) # (!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux7~4_combout  & (!\reg_32|register[2][24]~q  & ((\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[2][24]~q ),
	.datab(\reg_32|Mux7~4_combout ),
	.datac(\reg_32|register[3][24]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux7~5 .lut_mask = 16'hD1CC;
defparam \reg_32|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \reg_32|Mux7~6 (
// Equation(s):
// \reg_32|Mux7~6_combout  = (\GetIR_1|Mux7~0_combout  & (\GetIR_1|Mux8~1_combout )) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & (\reg_32|Mux7~3_combout )) # (!\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux7~5_combout )))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|Mux7~3_combout ),
	.datad(\reg_32|Mux7~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux7~6 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \reg_32|Mux7~9 (
// Equation(s):
// \reg_32|Mux7~9_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux7~6_combout  & (\reg_32|Mux7~8_combout )) # (!\reg_32|Mux7~6_combout  & ((\reg_32|Mux7~1_combout ))))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux7~6_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|Mux7~8_combout ),
	.datac(\reg_32|Mux7~1_combout ),
	.datad(\reg_32|Mux7~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux7~9 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneive_lcell_comb \ALU_1|Mux6~3 (
// Equation(s):
// \ALU_1|Mux6~3_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux6~1_combout  & ((\ALU_1|Mux16~4_combout ) # (!\reg_32|Mux6~9_combout ))) # (!\sel_32_03_1|Mux6~1_combout  & (\reg_32|Mux6~9_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux16~4_combout ))))

	.dataa(\sel_32_03_1|Mux6~1_combout ),
	.datab(\reg_32|Mux6~9_combout ),
	.datac(\ALU_1|Mux16~4_combout ),
	.datad(\ALU_1|Mux16~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux6~3 .lut_mask = 16'hE6F0;
defparam \ALU_1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneive_lcell_comb \ALU_1|Mux6~4 (
// Equation(s):
// \ALU_1|Mux6~4_combout  = (\ALU_1|Mux16~3_combout  & (\ALU_1|Mux6~3_combout )) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux6~3_combout  & (\ALU_1|Add32~50_combout )) # (!\ALU_1|Mux6~3_combout  & ((\ALU_1|j~463_combout )))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux6~3_combout ),
	.datac(\ALU_1|Add32~50_combout ),
	.datad(\ALU_1|j~463_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux6~4 .lut_mask = 16'hD9C8;
defparam \ALU_1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \ALU_1|Mux6~5 (
// Equation(s):
// \ALU_1|Mux6~5_combout  = (\ALU_1|Mux16~6_combout  & (((!\ALU_1|Mux16~5_combout )) # (!\ALU_1|Mux6~2_combout ))) # (!\ALU_1|Mux16~6_combout  & (((\ALU_1|Mux16~5_combout  & !\ALU_1|Mux6~4_combout ))))

	.dataa(\ALU_1|Mux6~2_combout ),
	.datab(\ALU_1|Mux16~6_combout ),
	.datac(\ALU_1|Mux16~5_combout ),
	.datad(\ALU_1|Mux6~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux6~5 .lut_mask = 16'h4C7C;
defparam \ALU_1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneive_lcell_comb \ALU_1|Mux6~6 (
// Equation(s):
// \ALU_1|Mux6~6_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux6~5_combout  & (!\ALU_1|Add0~52_combout )) # (!\ALU_1|Mux6~5_combout  & ((!\ALU_1|ALU_out~17_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux6~5_combout ))))

	.dataa(\ALU_1|Mux16~2_combout ),
	.datab(\ALU_1|Add0~52_combout ),
	.datac(\ALU_1|ALU_out~17_combout ),
	.datad(\ALU_1|Mux6~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux6~6 .lut_mask = 16'h770A;
defparam \ALU_1|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \ALU_1|Mux6~7 (
// Equation(s):
// \ALU_1|Mux6~7_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux6~1_combout  & (!\reg_32|Mux6~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((!\ALU_1|Mux6~6_combout ))))

	.dataa(\sel_32_03_1|Mux6~1_combout ),
	.datab(\reg_32|Mux6~9_combout ),
	.datac(\ALU_1|Mux16~7_combout ),
	.datad(\ALU_1|Mux6~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux6~7 .lut_mask = 16'h101F;
defparam \ALU_1|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneive_lcell_comb \sel_32_2|result[25]~113 (
// Equation(s):
// \sel_32_2|result[25]~113_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[25]~112_combout ) # ((\sel_32_2|result[25]~110_combout )))) # (!\Cpu_1|Shift_op[1]~0_combout  & (((\ALU_1|Mux6~7_combout ))))

	.dataa(\sel_32_2|result[25]~112_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[25]~110_combout ),
	.datad(\ALU_1|Mux6~7_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[25]~113_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[25]~113 .lut_mask = 16'hFBC8;
defparam \sel_32_2|result[25]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N5
dffeas \reg_32|register[6][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][25] .is_wysiwyg = "true";
defparam \reg_32|register[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N29
dffeas \reg_32|register[10][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][25] .is_wysiwyg = "true";
defparam \reg_32|register[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N3
dffeas \reg_32|register[2][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][25] .is_wysiwyg = "true";
defparam \reg_32|register[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N2
cycloneive_lcell_comb \reg_32|Mux6~0 (
// Equation(s):
// \reg_32|Mux6~0_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|register[10][25]~q ) # ((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|register[2][25]~q  & !\GetIR_1|Mux8~1_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[10][25]~q ),
	.datac(\reg_32|register[2][25]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux6~0 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N4
cycloneive_lcell_comb \reg_32|Mux6~1 (
// Equation(s):
// \reg_32|Mux6~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux6~0_combout  & (\reg_32|register[14][25]~q )) # (!\reg_32|Mux6~0_combout  & ((\reg_32|register[6][25]~q ))))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux6~0_combout ))))

	.dataa(\reg_32|register[14][25]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[6][25]~q ),
	.datad(\reg_32|Mux6~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux6~1 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N0
cycloneive_lcell_comb \reg_32|register[9][25]~feeder (
// Equation(s):
// \reg_32|register[9][25]~feeder_combout  = \sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[25]~113_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][25]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[9][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N1
dffeas \reg_32|register[9][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][25] .is_wysiwyg = "true";
defparam \reg_32|register[9][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneive_lcell_comb \reg_32|register[1][25]~157 (
// Equation(s):
// \reg_32|register[1][25]~157_combout  = !\sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[25]~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[1][25]~157_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][25]~157 .lut_mask = 16'h0F0F;
defparam \reg_32|register[1][25]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N31
dffeas \reg_32|register[1][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][25]~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][25] .is_wysiwyg = "true";
defparam \reg_32|register[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N15
dffeas \reg_32|register[5][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][25] .is_wysiwyg = "true";
defparam \reg_32|register[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N14
cycloneive_lcell_comb \reg_32|Mux6~2 (
// Equation(s):
// \reg_32|Mux6~2_combout  = (\GetIR_1|Mux8~1_combout  & (((\reg_32|register[5][25]~q ) # (\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & (!\reg_32|register[1][25]~q  & ((!\GetIR_1|Mux7~0_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[1][25]~q ),
	.datac(\reg_32|register[5][25]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux6~2 .lut_mask = 16'hAAB1;
defparam \reg_32|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N20
cycloneive_lcell_comb \reg_32|Mux6~3 (
// Equation(s):
// \reg_32|Mux6~3_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux6~2_combout  & (\reg_32|register[13][25]~q )) # (!\reg_32|Mux6~2_combout  & ((\reg_32|register[9][25]~q ))))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux6~2_combout ))))

	.dataa(\reg_32|register[13][25]~q ),
	.datab(\reg_32|register[9][25]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|Mux6~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux6~3 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N7
dffeas \reg_32|register[4][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][25] .is_wysiwyg = "true";
defparam \reg_32|register[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N25
dffeas \reg_32|register[12][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][25] .is_wysiwyg = "true";
defparam \reg_32|register[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N7
dffeas \reg_32|register[8][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][25] .is_wysiwyg = "true";
defparam \reg_32|register[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N6
cycloneive_lcell_comb \reg_32|Mux6~4 (
// Equation(s):
// \reg_32|Mux6~4_combout  = (\GetIR_1|Mux7~0_combout  & (((\reg_32|register[8][25]~q ) # (\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|register[0][25]~q  & ((!\GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|register[0][25]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[8][25]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux6~4 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
cycloneive_lcell_comb \reg_32|Mux6~5 (
// Equation(s):
// \reg_32|Mux6~5_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux6~4_combout  & ((\reg_32|register[12][25]~q ))) # (!\reg_32|Mux6~4_combout  & (\reg_32|register[4][25]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux6~4_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[4][25]~q ),
	.datac(\reg_32|register[12][25]~q ),
	.datad(\reg_32|Mux6~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux6~5 .lut_mask = 16'hF588;
defparam \reg_32|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N26
cycloneive_lcell_comb \reg_32|Mux6~6 (
// Equation(s):
// \reg_32|Mux6~6_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux6~3_combout ) # ((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (((!\GetIR_1|Mux9~1_combout  & \reg_32|Mux6~5_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|Mux6~3_combout ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|Mux6~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux6~6 .lut_mask = 16'hADA8;
defparam \reg_32|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N20
cycloneive_lcell_comb \reg_32|Mux6~9 (
// Equation(s):
// \reg_32|Mux6~9_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux6~6_combout  & (\reg_32|Mux6~8_combout )) # (!\reg_32|Mux6~6_combout  & ((\reg_32|Mux6~1_combout ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux6~6_combout ))))

	.dataa(\reg_32|Mux6~8_combout ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|Mux6~1_combout ),
	.datad(\reg_32|Mux6~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux6~9 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneive_lcell_comb \ALU_1|always0~2 (
// Equation(s):
// \ALU_1|always0~2_combout  = (\ALU_1|always0~0_combout ) # ((\reg_32|Mux7~9_combout  & ((!\reg_32|Mux6~9_combout ) # (!\Cpu_1|ALU_op[0]~19_combout ))) # (!\reg_32|Mux7~9_combout  & ((\Cpu_1|ALU_op[0]~19_combout ) # (\reg_32|Mux6~9_combout ))))

	.dataa(\reg_32|Mux7~9_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux6~9_combout ),
	.datad(\ALU_1|always0~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~2 .lut_mask = 16'hFF7E;
defparam \ALU_1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneive_lcell_comb \ALU_1|always0~4 (
// Equation(s):
// \ALU_1|always0~4_combout  = (\ALU_1|always0~2_combout ) # ((\reg_32|Mux9~9_combout  & ((!\reg_32|Mux8~9_combout ) # (!\Cpu_1|ALU_op[0]~19_combout ))) # (!\reg_32|Mux9~9_combout  & ((\Cpu_1|ALU_op[0]~19_combout ) # (\reg_32|Mux8~9_combout ))))

	.dataa(\reg_32|Mux9~9_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux8~9_combout ),
	.datad(\ALU_1|always0~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~4 .lut_mask = 16'hFF7E;
defparam \ALU_1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
cycloneive_lcell_comb \ALU_1|always0~5 (
// Equation(s):
// \ALU_1|always0~5_combout  = (\ALU_1|always0~4_combout ) # (\reg_32|Mux10~9_combout  $ (\Cpu_1|ALU_op[0]~19_combout ))

	.dataa(\reg_32|Mux10~9_combout ),
	.datab(gnd),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\ALU_1|always0~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~5 .lut_mask = 16'hFF5A;
defparam \ALU_1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
cycloneive_lcell_comb \ALU_1|Add11~12 (
// Equation(s):
// \ALU_1|Add11~12_combout  = (\ALU_1|j~214_combout  & (\ALU_1|Add11~11  $ (GND))) # (!\ALU_1|j~214_combout  & (!\ALU_1|Add11~11  & VCC))
// \ALU_1|Add11~13  = CARRY((\ALU_1|j~214_combout  & !\ALU_1|Add11~11 ))

	.dataa(\ALU_1|j~214_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add11~11 ),
	.combout(\ALU_1|Add11~12_combout ),
	.cout(\ALU_1|Add11~13 ));
// synopsys translate_off
defparam \ALU_1|Add11~12 .lut_mask = 16'hA50A;
defparam \ALU_1|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
cycloneive_lcell_comb \ALU_1|j~215 (
// Equation(s):
// \ALU_1|j~215_combout  = (\ALU_1|always0~5_combout  & (\ALU_1|j~214_combout )) # (!\ALU_1|always0~5_combout  & ((\ALU_1|Add11~12_combout )))

	.dataa(\ALU_1|j~214_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~5_combout ),
	.datad(\ALU_1|Add11~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~215_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~215 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneive_lcell_comb \ALU_1|Add12~16 (
// Equation(s):
// \ALU_1|Add12~16_combout  = (\ALU_1|j~474_combout  & (\ALU_1|Add12~15  $ (GND))) # (!\ALU_1|j~474_combout  & (!\ALU_1|Add12~15  & VCC))
// \ALU_1|Add12~17  = CARRY((\ALU_1|j~474_combout  & !\ALU_1|Add12~15 ))

	.dataa(\ALU_1|j~474_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add12~15 ),
	.combout(\ALU_1|Add12~16_combout ),
	.cout(\ALU_1|Add12~17 ));
// synopsys translate_off
defparam \ALU_1|Add12~16 .lut_mask = 16'hA50A;
defparam \ALU_1|Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
cycloneive_lcell_comb \ALU_1|Add12~18 (
// Equation(s):
// \ALU_1|Add12~18_combout  = \ALU_1|Add12~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add12~17 ),
	.combout(\ALU_1|Add12~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add12~18 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
cycloneive_lcell_comb \ALU_1|Add13~16 (
// Equation(s):
// \ALU_1|Add13~16_combout  = (\ALU_1|j~257_combout  & (\ALU_1|Add13~15  $ (GND))) # (!\ALU_1|j~257_combout  & (!\ALU_1|Add13~15  & VCC))
// \ALU_1|Add13~17  = CARRY((\ALU_1|j~257_combout  & !\ALU_1|Add13~15 ))

	.dataa(\ALU_1|j~257_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add13~15 ),
	.combout(\ALU_1|Add13~16_combout ),
	.cout(\ALU_1|Add13~17 ));
// synopsys translate_off
defparam \ALU_1|Add13~16 .lut_mask = 16'hA50A;
defparam \ALU_1|Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
cycloneive_lcell_comb \ALU_1|Add13~18 (
// Equation(s):
// \ALU_1|Add13~18_combout  = (\ALU_1|j~277_combout  & (!\ALU_1|Add13~17 )) # (!\ALU_1|j~277_combout  & ((\ALU_1|Add13~17 ) # (GND)))
// \ALU_1|Add13~19  = CARRY((!\ALU_1|Add13~17 ) # (!\ALU_1|j~277_combout ))

	.dataa(\ALU_1|j~277_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add13~17 ),
	.combout(\ALU_1|Add13~18_combout ),
	.cout(\ALU_1|Add13~19 ));
// synopsys translate_off
defparam \ALU_1|Add13~18 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N30
cycloneive_lcell_comb \ALU_1|j~475 (
// Equation(s):
// \ALU_1|j~475_combout  = (\ALU_1|always0~7_combout  & (!\ALU_1|always0~6_combout  & (\ALU_1|Add12~18_combout ))) # (!\ALU_1|always0~7_combout  & (((\ALU_1|Add13~18_combout ))))

	.dataa(\ALU_1|always0~6_combout ),
	.datab(\ALU_1|Add12~18_combout ),
	.datac(\ALU_1|Add13~18_combout ),
	.datad(\ALU_1|always0~7_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~475_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~475 .lut_mask = 16'h44F0;
defparam \ALU_1|j~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
cycloneive_lcell_comb \ALU_1|Add14~16 (
// Equation(s):
// \ALU_1|Add14~16_combout  = (\ALU_1|j~258_combout  & (\ALU_1|Add14~15  $ (GND))) # (!\ALU_1|j~258_combout  & (!\ALU_1|Add14~15  & VCC))
// \ALU_1|Add14~17  = CARRY((\ALU_1|j~258_combout  & !\ALU_1|Add14~15 ))

	.dataa(\ALU_1|j~258_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add14~15 ),
	.combout(\ALU_1|Add14~16_combout ),
	.cout(\ALU_1|Add14~17 ));
// synopsys translate_off
defparam \ALU_1|Add14~16 .lut_mask = 16'hA50A;
defparam \ALU_1|Add14~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneive_lcell_comb \ALU_1|Add14~18 (
// Equation(s):
// \ALU_1|Add14~18_combout  = (\ALU_1|j~475_combout  & (!\ALU_1|Add14~17 )) # (!\ALU_1|j~475_combout  & ((\ALU_1|Add14~17 ) # (GND)))
// \ALU_1|Add14~19  = CARRY((!\ALU_1|Add14~17 ) # (!\ALU_1|j~475_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~475_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add14~17 ),
	.combout(\ALU_1|Add14~18_combout ),
	.cout(\ALU_1|Add14~19 ));
// synopsys translate_off
defparam \ALU_1|Add14~18 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add14~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N12
cycloneive_lcell_comb \ALU_1|j~278 (
// Equation(s):
// \ALU_1|j~278_combout  = (\ALU_1|always0~8_combout  & (\ALU_1|j~475_combout )) # (!\ALU_1|always0~8_combout  & ((\ALU_1|Add14~18_combout )))

	.dataa(\ALU_1|always0~8_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~475_combout ),
	.datad(\ALU_1|Add14~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~278_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~278 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N26
cycloneive_lcell_comb \ALU_1|j~279 (
// Equation(s):
// \ALU_1|j~279_combout  = (\ALU_1|always0~9_combout  & ((\ALU_1|j~278_combout ))) # (!\ALU_1|always0~9_combout  & (\ALU_1|Add15~18_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~9_combout ),
	.datac(\ALU_1|Add15~18_combout ),
	.datad(\ALU_1|j~278_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~279_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~279 .lut_mask = 16'hFC30;
defparam \ALU_1|j~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N24
cycloneive_lcell_comb \ALU_1|Add16~20 (
// Equation(s):
// \ALU_1|Add16~20_combout  = (\ALU_1|j~297_combout  & (\ALU_1|Add16~19  $ (GND))) # (!\ALU_1|j~297_combout  & (!\ALU_1|Add16~19  & VCC))
// \ALU_1|Add16~21  = CARRY((\ALU_1|j~297_combout  & !\ALU_1|Add16~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~297_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~19 ),
	.combout(\ALU_1|Add16~20_combout ),
	.cout(\ALU_1|Add16~21 ));
// synopsys translate_off
defparam \ALU_1|Add16~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add16~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N26
cycloneive_lcell_comb \ALU_1|Add16~22 (
// Equation(s):
// \ALU_1|Add16~22_combout  = (\ALU_1|j~477_combout  & (!\ALU_1|Add16~21 )) # (!\ALU_1|j~477_combout  & ((\ALU_1|Add16~21 ) # (GND)))
// \ALU_1|Add16~23  = CARRY((!\ALU_1|Add16~21 ) # (!\ALU_1|j~477_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~477_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~21 ),
	.combout(\ALU_1|Add16~22_combout ),
	.cout(\ALU_1|Add16~23 ));
// synopsys translate_off
defparam \ALU_1|Add16~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add16~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N28
cycloneive_lcell_comb \ALU_1|Add16~24 (
// Equation(s):
// \ALU_1|Add16~24_combout  = (\ALU_1|j~478_combout  & (\ALU_1|Add16~23  $ (GND))) # (!\ALU_1|j~478_combout  & (!\ALU_1|Add16~23  & VCC))
// \ALU_1|Add16~25  = CARRY((\ALU_1|j~478_combout  & !\ALU_1|Add16~23 ))

	.dataa(\ALU_1|j~478_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add16~23 ),
	.combout(\ALU_1|Add16~24_combout ),
	.cout(\ALU_1|Add16~25 ));
// synopsys translate_off
defparam \ALU_1|Add16~24 .lut_mask = 16'hA50A;
defparam \ALU_1|Add16~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N30
cycloneive_lcell_comb \ALU_1|Add16~26 (
// Equation(s):
// \ALU_1|Add16~26_combout  = \ALU_1|Add16~25 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add16~25 ),
	.combout(\ALU_1|Add16~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add16~26 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add16~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N26
cycloneive_lcell_comb \ALU_1|j~479 (
// Equation(s):
// \ALU_1|j~479_combout  = (\ALU_1|always0~11_combout  & (!\ALU_1|always0~10_combout  & (\ALU_1|Add16~26_combout ))) # (!\ALU_1|always0~11_combout  & (((\ALU_1|Add17~26_combout ))))

	.dataa(\ALU_1|always0~10_combout ),
	.datab(\ALU_1|always0~11_combout ),
	.datac(\ALU_1|Add16~26_combout ),
	.datad(\ALU_1|Add17~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~479_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~479 .lut_mask = 16'h7340;
defparam \ALU_1|j~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N30
cycloneive_lcell_comb \ALU_1|Add18~30 (
// Equation(s):
// \ALU_1|Add18~30_combout  = \ALU_1|Add18~29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add18~29 ),
	.combout(\ALU_1|Add18~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add18~30 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add18~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N14
cycloneive_lcell_comb \ALU_1|Add19~30 (
// Equation(s):
// \ALU_1|Add19~30_combout  = (\ALU_1|j~376_combout  & (!\ALU_1|Add19~29 )) # (!\ALU_1|j~376_combout  & ((\ALU_1|Add19~29 ) # (GND)))
// \ALU_1|Add19~31  = CARRY((!\ALU_1|Add19~29 ) # (!\ALU_1|j~376_combout ))

	.dataa(\ALU_1|j~376_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add19~29 ),
	.combout(\ALU_1|Add19~30_combout ),
	.cout(\ALU_1|Add19~31 ));
// synopsys translate_off
defparam \ALU_1|Add19~30 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add19~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N2
cycloneive_lcell_comb \ALU_1|j~481 (
// Equation(s):
// \ALU_1|j~481_combout  = (\ALU_1|always0~13_combout  & (!\ALU_1|always0~12_combout  & (\ALU_1|Add18~30_combout ))) # (!\ALU_1|always0~13_combout  & (((\ALU_1|Add19~30_combout ))))

	.dataa(\ALU_1|always0~13_combout ),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|Add18~30_combout ),
	.datad(\ALU_1|Add19~30_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~481_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~481 .lut_mask = 16'h7520;
defparam \ALU_1|j~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N18
cycloneive_lcell_comb \ALU_1|j~377 (
// Equation(s):
// \ALU_1|j~377_combout  = (\ALU_1|always0~14_combout  & (\ALU_1|j~481_combout )) # (!\ALU_1|always0~14_combout  & ((\ALU_1|Add20~30_combout )))

	.dataa(\ALU_1|always0~14_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~481_combout ),
	.datad(\ALU_1|Add20~30_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~377_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~377 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
cycloneive_lcell_comb \ALU_1|j~378 (
// Equation(s):
// \ALU_1|j~378_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~377_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~30_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~377_combout ),
	.datac(\ALU_1|always0~15_combout ),
	.datad(\ALU_1|Add21~30_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~378_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~378 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneive_lcell_comb \ALU_1|j~379 (
// Equation(s):
// \ALU_1|j~379_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~378_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~30_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~378_combout ),
	.datac(\ALU_1|always0~16_combout ),
	.datad(\ALU_1|Add22~30_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~379_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~379 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \ALU_1|j~380 (
// Equation(s):
// \ALU_1|j~380_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~379_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~30_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|j~379_combout ),
	.datad(\ALU_1|Add23~30_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~380_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~380 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \ALU_1|Add24~32 (
// Equation(s):
// \ALU_1|Add24~32_combout  = (\ALU_1|j~392_combout  & (\ALU_1|Add24~31  $ (GND))) # (!\ALU_1|j~392_combout  & (!\ALU_1|Add24~31  & VCC))
// \ALU_1|Add24~33  = CARRY((\ALU_1|j~392_combout  & !\ALU_1|Add24~31 ))

	.dataa(gnd),
	.datab(\ALU_1|j~392_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~31 ),
	.combout(\ALU_1|Add24~32_combout ),
	.cout(\ALU_1|Add24~33 ));
// synopsys translate_off
defparam \ALU_1|Add24~32 .lut_mask = 16'hC30C;
defparam \ALU_1|Add24~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneive_lcell_comb \ALU_1|j~393 (
// Equation(s):
// \ALU_1|j~393_combout  = (\ALU_1|always0~18_combout  & (\ALU_1|j~392_combout )) # (!\ALU_1|always0~18_combout  & ((\ALU_1|Add24~32_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~392_combout ),
	.datac(\ALU_1|always0~18_combout ),
	.datad(\ALU_1|Add24~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~393_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~393 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \ALU_1|j~394 (
// Equation(s):
// \ALU_1|j~394_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~393_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~32_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~19_combout ),
	.datac(\ALU_1|j~393_combout ),
	.datad(\ALU_1|Add25~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~394_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~394 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \ALU_1|j~395 (
// Equation(s):
// \ALU_1|j~395_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~394_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~32_combout )))

	.dataa(\ALU_1|always0~20_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~394_combout ),
	.datad(\ALU_1|Add26~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~395_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~395 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \ALU_1|j~396 (
// Equation(s):
// \ALU_1|j~396_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~395_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~32_combout )))

	.dataa(\ALU_1|always0~21_combout ),
	.datab(\ALU_1|j~395_combout ),
	.datac(\ALU_1|Add27~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|j~396_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~396 .lut_mask = 16'hD8D8;
defparam \ALU_1|j~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \ALU_1|j~397 (
// Equation(s):
// \ALU_1|j~397_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~396_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~32_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~22_combout ),
	.datac(\ALU_1|j~396_combout ),
	.datad(\ALU_1|Add28~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~397_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~397 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \ALU_1|Add29~36 (
// Equation(s):
// \ALU_1|Add29~36_combout  = (\ALU_1|j~418_combout  & (\ALU_1|Add29~35  $ (GND))) # (!\ALU_1|j~418_combout  & (!\ALU_1|Add29~35  & VCC))
// \ALU_1|Add29~37  = CARRY((\ALU_1|j~418_combout  & !\ALU_1|Add29~35 ))

	.dataa(gnd),
	.datab(\ALU_1|j~418_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add29~35 ),
	.combout(\ALU_1|Add29~36_combout ),
	.cout(\ALU_1|Add29~37 ));
// synopsys translate_off
defparam \ALU_1|Add29~36 .lut_mask = 16'hC30C;
defparam \ALU_1|Add29~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \ALU_1|j~419 (
// Equation(s):
// \ALU_1|j~419_combout  = (\ALU_1|always0~23_combout  & ((\ALU_1|j~418_combout ))) # (!\ALU_1|always0~23_combout  & (\ALU_1|Add29~36_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~23_combout ),
	.datac(\ALU_1|Add29~36_combout ),
	.datad(\ALU_1|j~418_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~419_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~419 .lut_mask = 16'hFC30;
defparam \ALU_1|j~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \ALU_1|j~420 (
// Equation(s):
// \ALU_1|j~420_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~419_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~36_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~24_combout ),
	.datac(\ALU_1|j~419_combout ),
	.datad(\ALU_1|Add30~36_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~420_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~420 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \ALU_1|Add31~38 (
// Equation(s):
// \ALU_1|Add31~38_combout  = (\ALU_1|j~429_combout  & (!\ALU_1|Add31~37 )) # (!\ALU_1|j~429_combout  & ((\ALU_1|Add31~37 ) # (GND)))
// \ALU_1|Add31~39  = CARRY((!\ALU_1|Add31~37 ) # (!\ALU_1|j~429_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~429_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~37 ),
	.combout(\ALU_1|Add31~38_combout ),
	.cout(\ALU_1|Add31~39 ));
// synopsys translate_off
defparam \ALU_1|Add31~38 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add31~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \ALU_1|j~438 (
// Equation(s):
// \ALU_1|j~438_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~437_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~40_combout )))

	.dataa(\ALU_1|j~437_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~25_combout ),
	.datad(\ALU_1|Add31~40_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~438_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~438 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \ALU_1|Mux11~0 (
// Equation(s):
// \ALU_1|Mux11~0_combout  = (\ALU_1|Mux16~3_combout  & (\ALU_1|Mux16~4_combout )) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux16~4_combout  & (\ALU_1|Add32~40_combout )) # (!\ALU_1|Mux16~4_combout  & ((\ALU_1|j~438_combout )))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux16~4_combout ),
	.datac(\ALU_1|Add32~40_combout ),
	.datad(\ALU_1|j~438_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux11~0 .lut_mask = 16'hD9C8;
defparam \ALU_1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \ALU_1|Mux11~1 (
// Equation(s):
// \ALU_1|Mux11~1_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux11~1_combout  & ((\ALU_1|Mux11~0_combout ) # (!\reg_32|Mux11~9_combout ))) # (!\sel_32_03_1|Mux11~1_combout  & (\reg_32|Mux11~9_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux11~0_combout ))))

	.dataa(\sel_32_03_1|Mux11~1_combout ),
	.datab(\reg_32|Mux11~9_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\ALU_1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux11~1 .lut_mask = 16'hEF60;
defparam \ALU_1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \ALU_1|Mux11~2 (
// Equation(s):
// \ALU_1|Mux11~2_combout  = (\ALU_1|Mux16~6_combout  & (\ALU_1|Mux16~5_combout  & (\ALU_1|ALU_out~20_combout ))) # (!\ALU_1|Mux16~6_combout  & (((\ALU_1|Mux11~1_combout )) # (!\ALU_1|Mux16~5_combout )))

	.dataa(\ALU_1|Mux16~6_combout ),
	.datab(\ALU_1|Mux16~5_combout ),
	.datac(\ALU_1|ALU_out~20_combout ),
	.datad(\ALU_1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux11~2 .lut_mask = 16'hD591;
defparam \ALU_1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \ALU_1|Mux11~3 (
// Equation(s):
// \ALU_1|Mux11~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux11~2_combout  & ((\ALU_1|ALU_out~17_combout ))) # (!\ALU_1|Mux11~2_combout  & (\ALU_1|Add0~42_combout )))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux11~2_combout ))))

	.dataa(\ALU_1|Add0~42_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|ALU_out~17_combout ),
	.datad(\ALU_1|Mux11~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux11~3 .lut_mask = 16'hF388;
defparam \ALU_1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \ALU_1|Mux11~4 (
// Equation(s):
// \ALU_1|Mux11~4_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux11~1_combout  & (!\reg_32|Mux11~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux11~3_combout ))))

	.dataa(\sel_32_03_1|Mux11~1_combout ),
	.datab(\reg_32|Mux11~9_combout ),
	.datac(\ALU_1|Mux16~7_combout ),
	.datad(\ALU_1|Mux11~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux11~4 .lut_mask = 16'h1F10;
defparam \ALU_1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \sel_32_2|result[20]~96 (
// Equation(s):
// \sel_32_2|result[20]~96_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[20]~144_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux11~4_combout )))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(gnd),
	.datac(\sel_32_2|result[20]~144_combout ),
	.datad(\ALU_1|Mux11~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[20]~96_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[20]~96 .lut_mask = 16'hF5A0;
defparam \sel_32_2|result[20]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N5
dffeas \reg_32|register[10][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][20] .is_wysiwyg = "true";
defparam \reg_32|register[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N13
dffeas \reg_32|register[8][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[20]~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][20] .is_wysiwyg = "true";
defparam \reg_32|register[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \reg_32|Mux11~0 (
// Equation(s):
// \reg_32|Mux11~0_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[9][20]~q ) # ((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|register[8][20]~q  & !\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[9][20]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[8][20]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux11~0 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N8
cycloneive_lcell_comb \reg_32|Mux11~1 (
// Equation(s):
// \reg_32|Mux11~1_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux11~0_combout  & (\reg_32|register[11][20]~q )) # (!\reg_32|Mux11~0_combout  & ((\reg_32|register[10][20]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux11~0_combout ))))

	.dataa(\reg_32|register[11][20]~q ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|register[10][20]~q ),
	.datad(\reg_32|Mux11~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux11~1 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \reg_32|register[15][20]~feeder (
// Equation(s):
// \reg_32|register[15][20]~feeder_combout  = \sel_32_2|result[20]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[20]~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[15][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][20]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[15][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N23
dffeas \reg_32|register[15][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][20] .is_wysiwyg = "true";
defparam \reg_32|register[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \reg_32|Mux11~7 (
// Equation(s):
// \reg_32|Mux11~7_combout  = (\GetIR_1|Mux9~1_combout  & (((\reg_32|register[14][20]~q ) # (\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|register[12][20]~q  & ((!\GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|register[12][20]~q ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|register[14][20]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux11~7 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \reg_32|Mux11~8 (
// Equation(s):
// \reg_32|Mux11~8_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux11~7_combout  & ((\reg_32|register[15][20]~q ))) # (!\reg_32|Mux11~7_combout  & (\reg_32|register[13][20]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux11~7_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[13][20]~q ),
	.datac(\reg_32|register[15][20]~q ),
	.datad(\reg_32|Mux11~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux11~8 .lut_mask = 16'hF588;
defparam \reg_32|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
cycloneive_lcell_comb \reg_32|Mux11~9 (
// Equation(s):
// \reg_32|Mux11~9_combout  = (\reg_32|Mux11~6_combout  & (((\reg_32|Mux11~8_combout ) # (!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux11~6_combout  & (\reg_32|Mux11~1_combout  & (\GetIR_1|Mux7~0_combout )))

	.dataa(\reg_32|Mux11~6_combout ),
	.datab(\reg_32|Mux11~1_combout ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|Mux11~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux11~9 .lut_mask = 16'hEA4A;
defparam \reg_32|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
cycloneive_lcell_comb \ALU_1|always0~6 (
// Equation(s):
// \ALU_1|always0~6_combout  = (\ALU_1|always0~4_combout ) # ((\reg_32|Mux10~9_combout  & ((!\Cpu_1|ALU_op[0]~19_combout ) # (!\reg_32|Mux11~9_combout ))) # (!\reg_32|Mux10~9_combout  & ((\reg_32|Mux11~9_combout ) # (\Cpu_1|ALU_op[0]~19_combout ))))

	.dataa(\reg_32|Mux10~9_combout ),
	.datab(\reg_32|Mux11~9_combout ),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\ALU_1|always0~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~6 .lut_mask = 16'hFF7E;
defparam \ALU_1|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
cycloneive_lcell_comb \ALU_1|Add10~14 (
// Equation(s):
// \ALU_1|Add10~14_combout  = \ALU_1|Add10~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add10~13 ),
	.combout(\ALU_1|Add10~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add10~14 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
cycloneive_lcell_comb \ALU_1|j~236 (
// Equation(s):
// \ALU_1|j~236_combout  = (\ALU_1|Add10~14_combout  & !\ALU_1|always0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_1|Add10~14_combout ),
	.datad(\ALU_1|always0~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~236_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~236 .lut_mask = 16'h00F0;
defparam \ALU_1|j~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
cycloneive_lcell_comb \ALU_1|Add11~16 (
// Equation(s):
// \ALU_1|Add11~16_combout  = !\ALU_1|Add11~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add11~15 ),
	.combout(\ALU_1|Add11~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add11~16 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
cycloneive_lcell_comb \ALU_1|j~474 (
// Equation(s):
// \ALU_1|j~474_combout  = (!\ALU_1|always0~4_combout  & (\ALU_1|Add11~16_combout  & (\reg_32|Mux10~9_combout  $ (!\Cpu_1|ALU_op[0]~19_combout ))))

	.dataa(\reg_32|Mux10~9_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\ALU_1|always0~4_combout ),
	.datad(\ALU_1|Add11~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~474_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~474 .lut_mask = 16'h0900;
defparam \ALU_1|j~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneive_lcell_comb \ALU_1|j~257 (
// Equation(s):
// \ALU_1|j~257_combout  = (\ALU_1|always0~6_combout  & (\ALU_1|j~474_combout )) # (!\ALU_1|always0~6_combout  & ((\ALU_1|Add12~16_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~6_combout ),
	.datac(\ALU_1|j~474_combout ),
	.datad(\ALU_1|Add12~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~257_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~257 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
cycloneive_lcell_comb \ALU_1|j~258 (
// Equation(s):
// \ALU_1|j~258_combout  = (\ALU_1|always0~7_combout  & (\ALU_1|j~257_combout )) # (!\ALU_1|always0~7_combout  & ((\ALU_1|Add13~16_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~257_combout ),
	.datac(\ALU_1|Add13~16_combout ),
	.datad(\ALU_1|always0~7_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~258_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~258 .lut_mask = 16'hCCF0;
defparam \ALU_1|j~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
cycloneive_lcell_comb \ALU_1|j~259 (
// Equation(s):
// \ALU_1|j~259_combout  = (\ALU_1|always0~8_combout  & (\ALU_1|j~258_combout )) # (!\ALU_1|always0~8_combout  & ((\ALU_1|Add14~16_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~8_combout ),
	.datac(\ALU_1|j~258_combout ),
	.datad(\ALU_1|Add14~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~259_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~259 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
cycloneive_lcell_comb \ALU_1|Add15~20 (
// Equation(s):
// \ALU_1|Add15~20_combout  = (\ALU_1|j~296_combout  & (\ALU_1|Add15~19  $ (GND))) # (!\ALU_1|j~296_combout  & (!\ALU_1|Add15~19  & VCC))
// \ALU_1|Add15~21  = CARRY((\ALU_1|j~296_combout  & !\ALU_1|Add15~19 ))

	.dataa(\ALU_1|j~296_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add15~19 ),
	.combout(\ALU_1|Add15~20_combout ),
	.cout(\ALU_1|Add15~21 ));
// synopsys translate_off
defparam \ALU_1|Add15~20 .lut_mask = 16'hA50A;
defparam \ALU_1|Add15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
cycloneive_lcell_comb \ALU_1|Add13~20 (
// Equation(s):
// \ALU_1|Add13~20_combout  = !\ALU_1|Add13~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add13~19 ),
	.combout(\ALU_1|Add13~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add13~20 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N20
cycloneive_lcell_comb \ALU_1|j~476 (
// Equation(s):
// \ALU_1|j~476_combout  = (!\ALU_1|always0~6_combout  & (\ALU_1|Add13~20_combout  & (\Cpu_1|ALU_op[0]~19_combout  $ (!\reg_32|Mux12~9_combout ))))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\ALU_1|always0~6_combout ),
	.datac(\reg_32|Mux12~9_combout ),
	.datad(\ALU_1|Add13~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~476_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~476 .lut_mask = 16'h2100;
defparam \ALU_1|j~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneive_lcell_comb \ALU_1|Add14~20 (
// Equation(s):
// \ALU_1|Add14~20_combout  = (\ALU_1|j~476_combout  & (\ALU_1|Add14~19  $ (GND))) # (!\ALU_1|j~476_combout  & (!\ALU_1|Add14~19  & VCC))
// \ALU_1|Add14~21  = CARRY((\ALU_1|j~476_combout  & !\ALU_1|Add14~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~476_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add14~19 ),
	.combout(\ALU_1|Add14~20_combout ),
	.cout(\ALU_1|Add14~21 ));
// synopsys translate_off
defparam \ALU_1|Add14~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add14~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N16
cycloneive_lcell_comb \ALU_1|j~296 (
// Equation(s):
// \ALU_1|j~296_combout  = (\ALU_1|always0~8_combout  & (\ALU_1|j~476_combout )) # (!\ALU_1|always0~8_combout  & ((\ALU_1|Add14~20_combout )))

	.dataa(\ALU_1|always0~8_combout ),
	.datab(\ALU_1|j~476_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add14~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~296_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~296 .lut_mask = 16'hDD88;
defparam \ALU_1|j~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N10
cycloneive_lcell_comb \ALU_1|j~297 (
// Equation(s):
// \ALU_1|j~297_combout  = (\ALU_1|always0~9_combout  & ((\ALU_1|j~296_combout ))) # (!\ALU_1|always0~9_combout  & (\ALU_1|Add15~20_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~9_combout ),
	.datac(\ALU_1|Add15~20_combout ),
	.datad(\ALU_1|j~296_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~297_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~297 .lut_mask = 16'hFC30;
defparam \ALU_1|j~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N8
cycloneive_lcell_comb \ALU_1|j~298 (
// Equation(s):
// \ALU_1|j~298_combout  = (\ALU_1|always0~10_combout  & (\ALU_1|j~297_combout )) # (!\ALU_1|always0~10_combout  & ((\ALU_1|Add16~20_combout )))

	.dataa(\ALU_1|j~297_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~10_combout ),
	.datad(\ALU_1|Add16~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~298_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~298 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N2
cycloneive_lcell_comb \ALU_1|j~299 (
// Equation(s):
// \ALU_1|j~299_combout  = (\ALU_1|always0~11_combout  & ((\ALU_1|j~298_combout ))) # (!\ALU_1|always0~11_combout  & (\ALU_1|Add17~20_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~11_combout ),
	.datac(\ALU_1|Add17~20_combout ),
	.datad(\ALU_1|j~298_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~299_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~299 .lut_mask = 16'hFC30;
defparam \ALU_1|j~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N22
cycloneive_lcell_comb \ALU_1|Add18~22 (
// Equation(s):
// \ALU_1|Add18~22_combout  = (\ALU_1|j~316_combout  & (!\ALU_1|Add18~21 )) # (!\ALU_1|j~316_combout  & ((\ALU_1|Add18~21 ) # (GND)))
// \ALU_1|Add18~23  = CARRY((!\ALU_1|Add18~21 ) # (!\ALU_1|j~316_combout ))

	.dataa(\ALU_1|j~316_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add18~21 ),
	.combout(\ALU_1|Add18~22_combout ),
	.cout(\ALU_1|Add18~23 ));
// synopsys translate_off
defparam \ALU_1|Add18~22 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add18~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneive_lcell_comb \ALU_1|Add14~22 (
// Equation(s):
// \ALU_1|Add14~22_combout  = \ALU_1|Add14~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add14~21 ),
	.combout(\ALU_1|Add14~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add14~22 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N4
cycloneive_lcell_comb \ALU_1|j~314 (
// Equation(s):
// \ALU_1|j~314_combout  = (!\ALU_1|always0~8_combout  & \ALU_1|Add14~22_combout )

	.dataa(\ALU_1|always0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALU_1|Add14~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~314_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~314 .lut_mask = 16'h5500;
defparam \ALU_1|j~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N24
cycloneive_lcell_comb \ALU_1|Add15~22 (
// Equation(s):
// \ALU_1|Add15~22_combout  = (\ALU_1|j~314_combout  & (!\ALU_1|Add15~21 )) # (!\ALU_1|j~314_combout  & ((\ALU_1|Add15~21 ) # (GND)))
// \ALU_1|Add15~23  = CARRY((!\ALU_1|Add15~21 ) # (!\ALU_1|j~314_combout ))

	.dataa(gnd),
	.datab(\ALU_1|j~314_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add15~21 ),
	.combout(\ALU_1|Add15~22_combout ),
	.cout(\ALU_1|Add15~23 ));
// synopsys translate_off
defparam \ALU_1|Add15~22 .lut_mask = 16'h3C3F;
defparam \ALU_1|Add15~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N26
cycloneive_lcell_comb \ALU_1|Add15~24 (
// Equation(s):
// \ALU_1|Add15~24_combout  = !\ALU_1|Add15~23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add15~23 ),
	.combout(\ALU_1|Add15~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add15~24 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add15~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N14
cycloneive_lcell_comb \ALU_1|j~478 (
// Equation(s):
// \ALU_1|j~478_combout  = (!\ALU_1|always0~8_combout  & (\ALU_1|Add15~24_combout  & (\Cpu_1|ALU_op[0]~19_combout  $ (!\reg_32|Mux14~9_combout ))))

	.dataa(\ALU_1|always0~8_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux14~9_combout ),
	.datad(\ALU_1|Add15~24_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~478_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~478 .lut_mask = 16'h4100;
defparam \ALU_1|j~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N18
cycloneive_lcell_comb \ALU_1|j~331 (
// Equation(s):
// \ALU_1|j~331_combout  = (\ALU_1|always0~10_combout  & (\ALU_1|j~478_combout )) # (!\ALU_1|always0~10_combout  & ((\ALU_1|Add16~24_combout )))

	.dataa(\ALU_1|always0~10_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~478_combout ),
	.datad(\ALU_1|Add16~24_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~331_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~331 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N24
cycloneive_lcell_comb \ALU_1|j~332 (
// Equation(s):
// \ALU_1|j~332_combout  = (\ALU_1|always0~11_combout  & (\ALU_1|j~331_combout )) # (!\ALU_1|always0~11_combout  & ((\ALU_1|Add17~24_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~331_combout ),
	.datac(\ALU_1|always0~11_combout ),
	.datad(\ALU_1|Add17~24_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~332_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~332 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneive_lcell_comb \ALU_1|j~333 (
// Equation(s):
// \ALU_1|j~333_combout  = (\ALU_1|always0~12_combout  & ((\ALU_1|j~332_combout ))) # (!\ALU_1|always0~12_combout  & (\ALU_1|Add18~24_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|Add18~24_combout ),
	.datad(\ALU_1|j~332_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~333_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~333 .lut_mask = 16'hFC30;
defparam \ALU_1|j~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N16
cycloneive_lcell_comb \ALU_1|Add19~32 (
// Equation(s):
// \ALU_1|Add19~32_combout  = !\ALU_1|Add19~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add19~31 ),
	.combout(\ALU_1|Add19~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add19~32 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add19~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneive_lcell_comb \ALU_1|j~482 (
// Equation(s):
// \ALU_1|j~482_combout  = (!\ALU_1|always0~12_combout  & (\ALU_1|Add19~32_combout  & (\Cpu_1|ALU_op[0]~19_combout  $ (!\reg_32|Mux18~9_combout ))))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|Add19~32_combout ),
	.datad(\reg_32|Mux18~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~482_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~482 .lut_mask = 16'h2010;
defparam \ALU_1|j~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
cycloneive_lcell_comb \ALU_1|j~389 (
// Equation(s):
// \ALU_1|j~389_combout  = (\ALU_1|always0~14_combout  & (\ALU_1|j~482_combout )) # (!\ALU_1|always0~14_combout  & ((\ALU_1|Add20~32_combout )))

	.dataa(\ALU_1|always0~14_combout ),
	.datab(\ALU_1|j~482_combout ),
	.datac(\ALU_1|Add20~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|j~389_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~389 .lut_mask = 16'hD8D8;
defparam \ALU_1|j~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneive_lcell_comb \ALU_1|j~390 (
// Equation(s):
// \ALU_1|j~390_combout  = (\ALU_1|always0~15_combout  & (\ALU_1|j~389_combout )) # (!\ALU_1|always0~15_combout  & ((\ALU_1|Add21~32_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~15_combout ),
	.datac(\ALU_1|j~389_combout ),
	.datad(\ALU_1|Add21~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~390_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~390 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneive_lcell_comb \ALU_1|j~391 (
// Equation(s):
// \ALU_1|j~391_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~390_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~32_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~390_combout ),
	.datac(\ALU_1|always0~16_combout ),
	.datad(\ALU_1|Add22~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~391_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~391 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \ALU_1|j~392 (
// Equation(s):
// \ALU_1|j~392_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~391_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~32_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~391_combout ),
	.datac(\ALU_1|always0~17_combout ),
	.datad(\ALU_1|Add23~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~392_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~392 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \ALU_1|Add24~34 (
// Equation(s):
// \ALU_1|Add24~34_combout  = (\ALU_1|j~403_combout  & (!\ALU_1|Add24~33 )) # (!\ALU_1|j~403_combout  & ((\ALU_1|Add24~33 ) # (GND)))
// \ALU_1|Add24~35  = CARRY((!\ALU_1|Add24~33 ) # (!\ALU_1|j~403_combout ))

	.dataa(\ALU_1|j~403_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add24~33 ),
	.combout(\ALU_1|Add24~34_combout ),
	.cout(\ALU_1|Add24~35 ));
// synopsys translate_off
defparam \ALU_1|Add24~34 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add24~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneive_lcell_comb \ALU_1|Add23~40 (
// Equation(s):
// \ALU_1|Add23~40_combout  = !\ALU_1|Add23~39 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add23~39 ),
	.combout(\ALU_1|Add23~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add23~40 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add23~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \ALU_1|j~486 (
// Equation(s):
// \ALU_1|j~486_combout  = (!\ALU_1|always0~16_combout  & (\ALU_1|Add23~40_combout  & (\reg_32|Mux22~9_combout  $ (!\Cpu_1|ALU_op[0]~19_combout ))))

	.dataa(\ALU_1|always0~16_combout ),
	.datab(\reg_32|Mux22~9_combout ),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\ALU_1|Add23~40_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~486_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~486 .lut_mask = 16'h4100;
defparam \ALU_1|j~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \ALU_1|j~431 (
// Equation(s):
// \ALU_1|j~431_combout  = (\ALU_1|always0~18_combout  & ((\ALU_1|j~486_combout ))) # (!\ALU_1|always0~18_combout  & (\ALU_1|Add24~40_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~18_combout ),
	.datac(\ALU_1|Add24~40_combout ),
	.datad(\ALU_1|j~486_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~431_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~431 .lut_mask = 16'hFC30;
defparam \ALU_1|j~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \ALU_1|j~487 (
// Equation(s):
// \ALU_1|j~487_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|Add24~42_combout  & (!\ALU_1|always0~18_combout ))) # (!\ALU_1|always0~19_combout  & (((\ALU_1|Add25~42_combout ))))

	.dataa(\ALU_1|Add24~42_combout ),
	.datab(\ALU_1|always0~19_combout ),
	.datac(\ALU_1|always0~18_combout ),
	.datad(\ALU_1|Add25~42_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~487_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~487 .lut_mask = 16'h3B08;
defparam \ALU_1|j~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneive_lcell_comb \ALU_1|j~440 (
// Equation(s):
// \ALU_1|j~440_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~487_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~42_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~20_combout ),
	.datac(\ALU_1|j~487_combout ),
	.datad(\ALU_1|Add26~42_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~440_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~440 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \ALU_1|j~441 (
// Equation(s):
// \ALU_1|j~441_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~440_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~42_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|j~440_combout ),
	.datad(\ALU_1|Add27~42_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~441_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~441 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \ALU_1|j~442 (
// Equation(s):
// \ALU_1|j~442_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~441_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~42_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~22_combout ),
	.datac(\ALU_1|j~441_combout ),
	.datad(\ALU_1|Add28~42_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~442_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~442 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \ALU_1|j~443 (
// Equation(s):
// \ALU_1|j~443_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~442_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~42_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~442_combout ),
	.datad(\ALU_1|Add29~42_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~443_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~443 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \ALU_1|j~444 (
// Equation(s):
// \ALU_1|j~444_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~443_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~42_combout )))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(\ALU_1|j~443_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add30~42_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~444_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~444 .lut_mask = 16'hDD88;
defparam \ALU_1|j~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneive_lcell_comb \ALU_1|j~456 (
// Equation(s):
// \ALU_1|j~456_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~455_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~46_combout )))

	.dataa(\ALU_1|j~455_combout ),
	.datab(\ALU_1|always0~25_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add31~46_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~456_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~456 .lut_mask = 16'hBB88;
defparam \ALU_1|j~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneive_lcell_comb \ALU_1|Mux8~4 (
// Equation(s):
// \ALU_1|Mux8~4_combout  = (\ALU_1|Mux16~3_combout  & (\ALU_1|Mux8~3_combout )) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux8~3_combout  & ((\ALU_1|Add32~46_combout ))) # (!\ALU_1|Mux8~3_combout  & (\ALU_1|j~456_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux8~3_combout ),
	.datac(\ALU_1|j~456_combout ),
	.datad(\ALU_1|Add32~46_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux8~4 .lut_mask = 16'hDC98;
defparam \ALU_1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneive_lcell_comb \ALU_1|Mux8~5 (
// Equation(s):
// \ALU_1|Mux8~5_combout  = (\ALU_1|Mux16~5_combout  & ((\ALU_1|Mux16~6_combout  & (!\ALU_1|Mux8~2_combout )) # (!\ALU_1|Mux16~6_combout  & ((!\ALU_1|Mux8~4_combout ))))) # (!\ALU_1|Mux16~5_combout  & (\ALU_1|Mux16~6_combout ))

	.dataa(\ALU_1|Mux16~5_combout ),
	.datab(\ALU_1|Mux16~6_combout ),
	.datac(\ALU_1|Mux8~2_combout ),
	.datad(\ALU_1|Mux8~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux8~5 .lut_mask = 16'h4C6E;
defparam \ALU_1|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \ALU_1|Mux8~6 (
// Equation(s):
// \ALU_1|Mux8~6_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux8~5_combout  & (!\ALU_1|Add0~48_combout )) # (!\ALU_1|Mux8~5_combout  & ((!\ALU_1|ALU_out~17_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux8~5_combout ))))

	.dataa(\ALU_1|Add0~48_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|ALU_out~17_combout ),
	.datad(\ALU_1|Mux8~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux8~6 .lut_mask = 16'h770C;
defparam \ALU_1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneive_lcell_comb \ALU_1|Mux8~7 (
// Equation(s):
// \ALU_1|Mux8~7_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux8~1_combout  & (!\reg_32|Mux8~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((!\ALU_1|Mux8~6_combout ))))

	.dataa(\sel_32_03_1|Mux8~1_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\reg_32|Mux8~9_combout ),
	.datad(\ALU_1|Mux8~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux8~7 .lut_mask = 16'h0437;
defparam \ALU_1|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneive_lcell_comb \sel_32_2|result[23]~107 (
// Equation(s):
// \sel_32_2|result[23]~107_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[23]~104_combout ) # ((\sel_32_2|result[23]~106_combout )))) # (!\Cpu_1|Shift_op[1]~0_combout  & (((\ALU_1|Mux8~7_combout ))))

	.dataa(\sel_32_2|result[23]~104_combout ),
	.datab(\sel_32_2|result[23]~106_combout ),
	.datac(\Cpu_1|Shift_op[1]~0_combout ),
	.datad(\ALU_1|Mux8~7_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[23]~107_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[23]~107 .lut_mask = 16'hEFE0;
defparam \sel_32_2|result[23]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N25
dffeas \reg_32|register[8][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[23]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][23] .is_wysiwyg = "true";
defparam \reg_32|register[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N24
cycloneive_lcell_comb \reg_32|Mux40~2 (
// Equation(s):
// \reg_32|Mux40~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[10][23]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[8][23]~q )))))

	.dataa(\reg_32|register[10][23]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[8][23]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~2 .lut_mask = 16'hEE30;
defparam \reg_32|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \reg_32|register[11][23]~feeder (
// Equation(s):
// \reg_32|register[11][23]~feeder_combout  = \sel_32_2|result[23]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[23]~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[11][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][23]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[11][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N19
dffeas \reg_32|register[11][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][23] .is_wysiwyg = "true";
defparam \reg_32|register[11][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N30
cycloneive_lcell_comb \reg_32|Mux40~3 (
// Equation(s):
// \reg_32|Mux40~3_combout  = (\reg_32|Mux40~2_combout  & (((\reg_32|register[11][23]~q ) # (!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux40~2_combout  & (\reg_32|register[9][23]~q  & ((\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[9][23]~q ),
	.datab(\reg_32|Mux40~2_combout ),
	.datac(\reg_32|register[11][23]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~3 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
cycloneive_lcell_comb \reg_32|Mux40~6 (
// Equation(s):
// \reg_32|Mux40~6_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout ) # (\reg_32|Mux40~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux40~5_combout  & (!\sel_5_2|result[2]~3_combout )))

	.dataa(\reg_32|Mux40~5_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux40~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~6 .lut_mask = 16'hCEC2;
defparam \reg_32|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneive_lcell_comb \reg_32|Mux40~7 (
// Equation(s):
// \reg_32|Mux40~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[13][23]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[12][23]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[12][23]~q ),
	.datab(\reg_32|register[13][23]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~7 .lut_mask = 16'hF0CA;
defparam \reg_32|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneive_lcell_comb \reg_32|Mux40~8 (
// Equation(s):
// \reg_32|Mux40~8_combout  = (\reg_32|Mux40~7_combout  & ((\reg_32|register[15][23]~q ) # ((!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux40~7_combout  & (((\reg_32|register[14][23]~q  & \sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[15][23]~q ),
	.datab(\reg_32|Mux40~7_combout ),
	.datac(\reg_32|register[14][23]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~8 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneive_lcell_comb \reg_32|Mux40~9 (
// Equation(s):
// \reg_32|Mux40~9_combout  = (\reg_32|Mux40~6_combout  & (((\reg_32|Mux40~8_combout ) # (!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux40~6_combout  & (\reg_32|Mux40~1_combout  & ((\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|Mux40~1_combout ),
	.datab(\reg_32|Mux40~6_combout ),
	.datac(\reg_32|Mux40~8_combout ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~9 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneive_lcell_comb \reg_32|Mux40~20 (
// Equation(s):
// \reg_32|Mux40~20_combout  = (\Cpu_1|Equal18~1_combout  & (((\reg_32|Mux40~9_combout )))) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & (\reg_32|Mux40~19_combout )) # (!\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux40~9_combout )))))

	.dataa(\reg_32|Mux40~19_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux40~9_combout ),
	.datad(\GetIR_1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux40~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux40~20 .lut_mask = 16'hE2F0;
defparam \reg_32|Mux40~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~39 (
// Equation(s):
// \shift_reg_1|ShiftRight0~39_combout  = (\sel_5_3|result[1]~6_combout  & (\reg_32|Mux40~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux42~20_combout )))

	.dataa(gnd),
	.datab(\reg_32|Mux40~20_combout ),
	.datac(\reg_32|Mux42~20_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~39 .lut_mask = 16'hCCF0;
defparam \shift_reg_1|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~67 (
// Equation(s):
// \shift_reg_1|ShiftRight0~67_combout  = (\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & (\reg_32|Mux39~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux41~20_combout )))))

	.dataa(\reg_32|Mux39~20_combout ),
	.datab(\sel_5_3|result[0]~7_combout ),
	.datac(\sel_5_3|result[1]~6_combout ),
	.datad(\reg_32|Mux41~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~67 .lut_mask = 16'h8C80;
defparam \shift_reg_1|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~68 (
// Equation(s):
// \shift_reg_1|ShiftRight0~68_combout  = (\shift_reg_1|ShiftRight0~67_combout ) # ((\shift_reg_1|ShiftRight0~39_combout  & !\sel_5_3|result[0]~7_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~39_combout ),
	.datac(\shift_reg_1|ShiftRight0~67_combout ),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~68 .lut_mask = 16'hF0FC;
defparam \shift_reg_1|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~69 (
// Equation(s):
// \shift_reg_1|ShiftRight0~69_combout  = (\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & (\reg_32|Mux43~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux45~20_combout )))))

	.dataa(\reg_32|Mux43~20_combout ),
	.datab(\reg_32|Mux45~20_combout ),
	.datac(\sel_5_3|result[1]~6_combout ),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~69 .lut_mask = 16'hAC00;
defparam \shift_reg_1|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N4
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~70 (
// Equation(s):
// \shift_reg_1|ShiftRight0~70_combout  = (\shift_reg_1|ShiftRight0~69_combout ) # ((\shift_reg_1|ShiftRight0~42_combout  & !\sel_5_3|result[0]~7_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~42_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~70 .lut_mask = 16'hFF0C;
defparam \shift_reg_1|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~71 (
// Equation(s):
// \shift_reg_1|ShiftRight0~71_combout  = (\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~68_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~70_combout )))

	.dataa(gnd),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(\shift_reg_1|ShiftRight0~68_combout ),
	.datad(\shift_reg_1|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~71 .lut_mask = 16'hF3C0;
defparam \shift_reg_1|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~126 (
// Equation(s):
// \shift_reg_1|ShiftRight0~126_combout  = (\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~71_combout ))) # (!\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~77_combout ))

	.dataa(\shift_reg_1|ShiftRight0~77_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~126_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~126 .lut_mask = 16'hFA0A;
defparam \shift_reg_1|ShiftRight0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneive_lcell_comb \sel_32_2|result[9]~62 (
// Equation(s):
// \sel_32_2|result[9]~62_combout  = (\sel_5_3|result[4]~10_combout  & (\sel_32_2|result[9]~138_combout )) # (!\sel_5_3|result[4]~10_combout  & ((\shift_reg_1|ShiftRight0~126_combout )))

	.dataa(\sel_32_2|result[9]~138_combout ),
	.datab(gnd),
	.datac(\shift_reg_1|ShiftRight0~126_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[9]~62_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[9]~62 .lut_mask = 16'hAAF0;
defparam \sel_32_2|result[9]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneive_lcell_comb \sel_32_2|result[9]~63 (
// Equation(s):
// \sel_32_2|result[9]~63_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[9]~62_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux22~5_combout )))

	.dataa(gnd),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[9]~62_combout ),
	.datad(\ALU_1|Mux22~5_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[9]~63_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[9]~63 .lut_mask = 16'hF3C0;
defparam \sel_32_2|result[9]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N20
cycloneive_lcell_comb \reg_32|register[14][9]~feeder (
// Equation(s):
// \reg_32|register[14][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[9]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N21
dffeas \reg_32|register[14][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][9] .is_wysiwyg = "true";
defparam \reg_32|register[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneive_lcell_comb \reg_32|register[10][9]~feeder (
// Equation(s):
// \reg_32|register[10][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[9]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N29
dffeas \reg_32|register[10][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][9] .is_wysiwyg = "true";
defparam \reg_32|register[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N6
cycloneive_lcell_comb \reg_32|register[2][9]~132 (
// Equation(s):
// \reg_32|register[2][9]~132_combout  = !\sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[9]~63_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][9]~132_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][9]~132 .lut_mask = 16'h00FF;
defparam \reg_32|register[2][9]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N7
dffeas \reg_32|register[2][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][9]~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][9] .is_wysiwyg = "true";
defparam \reg_32|register[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N10
cycloneive_lcell_comb \reg_32|Mux22~0 (
// Equation(s):
// \reg_32|Mux22~0_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & (\reg_32|register[10][9]~q )) # (!\GetIR_1|Mux7~0_combout  & ((!\reg_32|register[2][9]~q )))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[10][9]~q ),
	.datac(\reg_32|register[2][9]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux22~0 .lut_mask = 16'hEE05;
defparam \reg_32|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N2
cycloneive_lcell_comb \reg_32|Mux22~1 (
// Equation(s):
// \reg_32|Mux22~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux22~0_combout  & ((\reg_32|register[14][9]~q ))) # (!\reg_32|Mux22~0_combout  & (\reg_32|register[6][9]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux22~0_combout ))))

	.dataa(\reg_32|register[6][9]~q ),
	.datab(\reg_32|register[14][9]~q ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\reg_32|Mux22~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux22~1 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N6
cycloneive_lcell_comb \reg_32|register[4][9]~134 (
// Equation(s):
// \reg_32|register[4][9]~134_combout  = !\sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[9]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[4][9]~134_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][9]~134 .lut_mask = 16'h0F0F;
defparam \reg_32|register[4][9]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N7
dffeas \reg_32|register[4][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][9]~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][9] .is_wysiwyg = "true";
defparam \reg_32|register[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneive_lcell_comb \reg_32|Mux22~5 (
// Equation(s):
// \reg_32|Mux22~5_combout  = (\reg_32|Mux22~4_combout  & (((\reg_32|register[12][9]~q ) # (!\GetIR_1|Mux8~1_combout )))) # (!\reg_32|Mux22~4_combout  & (!\reg_32|register[4][9]~q  & ((\GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|Mux22~4_combout ),
	.datab(\reg_32|register[4][9]~q ),
	.datac(\reg_32|register[12][9]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux22~5 .lut_mask = 16'hB1AA;
defparam \reg_32|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N4
cycloneive_lcell_comb \reg_32|register[13][9]~feeder (
// Equation(s):
// \reg_32|register[13][9]~feeder_combout  = \sel_32_2|result[9]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[9]~63_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][9]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[13][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N5
dffeas \reg_32|register[13][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][9] .is_wysiwyg = "true";
defparam \reg_32|register[13][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N18
cycloneive_lcell_comb \reg_32|Mux22~3 (
// Equation(s):
// \reg_32|Mux22~3_combout  = (\reg_32|Mux22~2_combout  & ((\reg_32|register[13][9]~q ) # ((!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux22~2_combout  & (((\GetIR_1|Mux7~0_combout  & \reg_32|register[9][9]~q ))))

	.dataa(\reg_32|Mux22~2_combout ),
	.datab(\reg_32|register[13][9]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|register[9][9]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux22~3 .lut_mask = 16'hDA8A;
defparam \reg_32|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
cycloneive_lcell_comb \reg_32|Mux22~6 (
// Equation(s):
// \reg_32|Mux22~6_combout  = (\GetIR_1|Mux9~1_combout  & (\GetIR_1|Mux10~2_combout )) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux22~3_combout ))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|Mux22~5_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|Mux22~5_combout ),
	.datad(\reg_32|Mux22~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux22~6 .lut_mask = 16'hDC98;
defparam \reg_32|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N4
cycloneive_lcell_comb \reg_32|Mux22~9 (
// Equation(s):
// \reg_32|Mux22~9_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux22~6_combout  & (\reg_32|Mux22~8_combout )) # (!\reg_32|Mux22~6_combout  & ((\reg_32|Mux22~1_combout ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux22~6_combout ))))

	.dataa(\reg_32|Mux22~8_combout ),
	.datab(\reg_32|Mux22~1_combout ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|Mux22~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux22~9 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneive_lcell_comb \ALU_1|always0~17 (
// Equation(s):
// \ALU_1|always0~17_combout  = (\ALU_1|always0~16_combout ) # (\Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux22~9_combout ))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux22~9_combout ),
	.datad(\ALU_1|always0~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~17 .lut_mask = 16'hFF5A;
defparam \ALU_1|always0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \ALU_1|j~403 (
// Equation(s):
// \ALU_1|j~403_combout  = (\ALU_1|always0~17_combout  & ((\ALU_1|j~402_combout ))) # (!\ALU_1|always0~17_combout  & (\ALU_1|Add23~34_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~17_combout ),
	.datac(\ALU_1|Add23~34_combout ),
	.datad(\ALU_1|j~402_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~403_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~403 .lut_mask = 16'hFC30;
defparam \ALU_1|j~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \ALU_1|j~404 (
// Equation(s):
// \ALU_1|j~404_combout  = (\ALU_1|always0~18_combout  & (\ALU_1|j~403_combout )) # (!\ALU_1|always0~18_combout  & ((\ALU_1|Add24~34_combout )))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~403_combout ),
	.datad(\ALU_1|Add24~34_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~404_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~404 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneive_lcell_comb \ALU_1|j~415 (
// Equation(s):
// \ALU_1|j~415_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~414_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~36_combout )))

	.dataa(\ALU_1|j~414_combout ),
	.datab(\ALU_1|always0~19_combout ),
	.datac(\ALU_1|Add25~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|j~415_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~415 .lut_mask = 16'hB8B8;
defparam \ALU_1|j~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneive_lcell_comb \ALU_1|j~416 (
// Equation(s):
// \ALU_1|j~416_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~415_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~36_combout )))

	.dataa(\ALU_1|always0~20_combout ),
	.datab(\ALU_1|j~415_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add26~36_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~416_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~416 .lut_mask = 16'hDD88;
defparam \ALU_1|j~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \ALU_1|j~417 (
// Equation(s):
// \ALU_1|j~417_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~416_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~36_combout )))

	.dataa(\ALU_1|always0~21_combout ),
	.datab(\ALU_1|j~416_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add27~36_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~417_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~417 .lut_mask = 16'hDD88;
defparam \ALU_1|j~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \ALU_1|j~418 (
// Equation(s):
// \ALU_1|j~418_combout  = (\ALU_1|always0~22_combout  & ((\ALU_1|j~417_combout ))) # (!\ALU_1|always0~22_combout  & (\ALU_1|Add28~36_combout ))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add28~36_combout ),
	.datad(\ALU_1|j~417_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~418_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~418 .lut_mask = 16'hFA50;
defparam \ALU_1|j~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \ALU_1|j~426 (
// Equation(s):
// \ALU_1|j~426_combout  = (\ALU_1|always0~21_combout  & ((\ALU_1|j~425_combout ))) # (!\ALU_1|always0~21_combout  & (\ALU_1|Add27~38_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|Add27~38_combout ),
	.datad(\ALU_1|j~425_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~426_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~426 .lut_mask = 16'hFC30;
defparam \ALU_1|j~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \ALU_1|j~427 (
// Equation(s):
// \ALU_1|j~427_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~426_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~38_combout )))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~426_combout ),
	.datad(\ALU_1|Add28~38_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~427_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~427 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \ALU_1|j~428 (
// Equation(s):
// \ALU_1|j~428_combout  = (\ALU_1|always0~23_combout  & ((\ALU_1|j~427_combout ))) # (!\ALU_1|always0~23_combout  & (\ALU_1|Add29~38_combout ))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add29~38_combout ),
	.datad(\ALU_1|j~427_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~428_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~428 .lut_mask = 16'hFA50;
defparam \ALU_1|j~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \ALU_1|j~429 (
// Equation(s):
// \ALU_1|j~429_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~428_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~38_combout ))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add30~38_combout ),
	.datad(\ALU_1|j~428_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~429_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~429 .lut_mask = 16'hFA50;
defparam \ALU_1|j~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneive_lcell_comb \ALU_1|j~430 (
// Equation(s):
// \ALU_1|j~430_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~429_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~38_combout ))

	.dataa(\ALU_1|always0~25_combout ),
	.datab(\ALU_1|Add31~38_combout ),
	.datac(gnd),
	.datad(\ALU_1|j~429_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~430_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~430 .lut_mask = 16'hEE44;
defparam \ALU_1|j~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneive_lcell_comb \ALU_1|Mux12~4 (
// Equation(s):
// \ALU_1|Mux12~4_combout  = (\ALU_1|Mux12~3_combout  & ((\ALU_1|Mux16~3_combout ) # ((\ALU_1|Add32~38_combout )))) # (!\ALU_1|Mux12~3_combout  & (!\ALU_1|Mux16~3_combout  & (\ALU_1|j~430_combout )))

	.dataa(\ALU_1|Mux12~3_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\ALU_1|j~430_combout ),
	.datad(\ALU_1|Add32~38_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux12~4 .lut_mask = 16'hBA98;
defparam \ALU_1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneive_lcell_comb \ALU_1|Mux12~5 (
// Equation(s):
// \ALU_1|Mux12~5_combout  = (\ALU_1|Mux16~6_combout  & (((!\ALU_1|Mux12~2_combout )) # (!\ALU_1|Mux16~5_combout ))) # (!\ALU_1|Mux16~6_combout  & (\ALU_1|Mux16~5_combout  & ((!\ALU_1|Mux12~4_combout ))))

	.dataa(\ALU_1|Mux16~6_combout ),
	.datab(\ALU_1|Mux16~5_combout ),
	.datac(\ALU_1|Mux12~2_combout ),
	.datad(\ALU_1|Mux12~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux12~5 .lut_mask = 16'h2A6E;
defparam \ALU_1|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneive_lcell_comb \ALU_1|Mux12~6 (
// Equation(s):
// \ALU_1|Mux12~6_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux12~5_combout  & (!\ALU_1|Add0~40_combout )) # (!\ALU_1|Mux12~5_combout  & ((!\ALU_1|ALU_out~17_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux12~5_combout ))))

	.dataa(\ALU_1|Add0~40_combout ),
	.datab(\ALU_1|ALU_out~17_combout ),
	.datac(\ALU_1|Mux16~2_combout ),
	.datad(\ALU_1|Mux12~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux12~6 .lut_mask = 16'h5F30;
defparam \ALU_1|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneive_lcell_comb \ALU_1|Mux12~7 (
// Equation(s):
// \ALU_1|Mux12~7_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux12~1_combout  & (!\reg_32|Mux12~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((!\ALU_1|Mux12~6_combout ))))

	.dataa(\sel_32_03_1|Mux12~1_combout ),
	.datab(\reg_32|Mux12~9_combout ),
	.datac(\ALU_1|Mux16~7_combout ),
	.datad(\ALU_1|Mux12~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux12~7 .lut_mask = 16'h101F;
defparam \ALU_1|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneive_lcell_comb \sel_32_2|result[19]~93 (
// Equation(s):
// \sel_32_2|result[19]~93_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[19]~92_combout ) # ((\sel_32_2|result[19]~90_combout )))) # (!\Cpu_1|Shift_op[1]~0_combout  & (((\ALU_1|Mux12~7_combout ))))

	.dataa(\sel_32_2|result[19]~92_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[19]~90_combout ),
	.datad(\ALU_1|Mux12~7_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[19]~93_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[19]~93 .lut_mask = 16'hFBC8;
defparam \sel_32_2|result[19]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N21
dffeas \reg_32|register[8][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][19] .is_wysiwyg = "true";
defparam \reg_32|register[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N3
dffeas \reg_32|register[12][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][19] .is_wysiwyg = "true";
defparam \reg_32|register[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
cycloneive_lcell_comb \reg_32|register[4][19]~feeder (
// Equation(s):
// \reg_32|register[4][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[19]~93_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][19]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[4][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N9
dffeas \reg_32|register[4][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][19] .is_wysiwyg = "true";
defparam \reg_32|register[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N26
cycloneive_lcell_comb \reg_32|Mux12~4 (
// Equation(s):
// \reg_32|Mux12~4_combout  = (\GetIR_1|Mux8~1_combout  & (((\reg_32|register[4][19]~q ) # (\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|register[0][19]~q  & ((!\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|register[0][19]~q ),
	.datab(\reg_32|register[4][19]~q ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux12~4 .lut_mask = 16'hF0CA;
defparam \reg_32|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N2
cycloneive_lcell_comb \reg_32|Mux12~5 (
// Equation(s):
// \reg_32|Mux12~5_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux12~4_combout  & ((\reg_32|register[12][19]~q ))) # (!\reg_32|Mux12~4_combout  & (\reg_32|register[8][19]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux12~4_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[8][19]~q ),
	.datac(\reg_32|register[12][19]~q ),
	.datad(\reg_32|Mux12~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux12~5 .lut_mask = 16'hF588;
defparam \reg_32|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N22
cycloneive_lcell_comb \reg_32|register[14][19]~feeder (
// Equation(s):
// \reg_32|register[14][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[19]~93_combout ),
	.cin(gnd),
	.combout(\reg_32|register[14][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][19]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[14][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N23
dffeas \reg_32|register[14][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][19] .is_wysiwyg = "true";
defparam \reg_32|register[14][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \reg_32|register[6][19]~feeder (
// Equation(s):
// \reg_32|register[6][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[19]~93_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][19]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[6][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N13
dffeas \reg_32|register[6][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][19] .is_wysiwyg = "true";
defparam \reg_32|register[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N20
cycloneive_lcell_comb \reg_32|Mux12~2 (
// Equation(s):
// \reg_32|Mux12~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|register[6][19]~q ))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|register[2][19]~q ))))

	.dataa(\reg_32|register[2][19]~q ),
	.datab(\reg_32|register[6][19]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux12~2 .lut_mask = 16'hFC0A;
defparam \reg_32|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N16
cycloneive_lcell_comb \reg_32|Mux12~3 (
// Equation(s):
// \reg_32|Mux12~3_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux12~2_combout  & ((\reg_32|register[14][19]~q ))) # (!\reg_32|Mux12~2_combout  & (\reg_32|register[10][19]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux12~2_combout ))))

	.dataa(\reg_32|register[10][19]~q ),
	.datab(\reg_32|register[14][19]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|Mux12~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux12~3 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N14
cycloneive_lcell_comb \reg_32|Mux12~6 (
// Equation(s):
// \reg_32|Mux12~6_combout  = (\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux12~3_combout ) # (\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|Mux12~5_combout  & ((!\GetIR_1|Mux10~2_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|Mux12~5_combout ),
	.datac(\reg_32|Mux12~3_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux12~6 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N9
dffeas \reg_32|register[5][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[19]~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][19] .is_wysiwyg = "true";
defparam \reg_32|register[5][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N0
cycloneive_lcell_comb \reg_32|register[9][19]~feeder (
// Equation(s):
// \reg_32|register[9][19]~feeder_combout  = \sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[19]~93_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][19]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[9][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N1
dffeas \reg_32|register[9][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][19] .is_wysiwyg = "true";
defparam \reg_32|register[9][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneive_lcell_comb \reg_32|register[1][19]~146 (
// Equation(s):
// \reg_32|register[1][19]~146_combout  = !\sel_32_2|result[19]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[19]~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[1][19]~146_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][19]~146 .lut_mask = 16'h0F0F;
defparam \reg_32|register[1][19]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N5
dffeas \reg_32|register[1][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][19]~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][19] .is_wysiwyg = "true";
defparam \reg_32|register[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
cycloneive_lcell_comb \reg_32|Mux12~0 (
// Equation(s):
// \reg_32|Mux12~0_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|register[9][19]~q ) # ((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (((!\reg_32|register[1][19]~q  & !\GetIR_1|Mux8~1_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[9][19]~q ),
	.datac(\reg_32|register[1][19]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux12~0 .lut_mask = 16'hAA8D;
defparam \reg_32|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N20
cycloneive_lcell_comb \reg_32|Mux12~1 (
// Equation(s):
// \reg_32|Mux12~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux12~0_combout  & (\reg_32|register[13][19]~q )) # (!\reg_32|Mux12~0_combout  & ((\reg_32|register[5][19]~q ))))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux12~0_combout ))))

	.dataa(\reg_32|register[13][19]~q ),
	.datab(\reg_32|register[5][19]~q ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\reg_32|Mux12~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux12~1 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N6
cycloneive_lcell_comb \reg_32|Mux12~9 (
// Equation(s):
// \reg_32|Mux12~9_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux12~6_combout  & (\reg_32|Mux12~8_combout )) # (!\reg_32|Mux12~6_combout  & ((\reg_32|Mux12~1_combout ))))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux12~6_combout ))))

	.dataa(\reg_32|Mux12~8_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|Mux12~6_combout ),
	.datad(\reg_32|Mux12~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux12~9 .lut_mask = 16'hBCB0;
defparam \reg_32|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N6
cycloneive_lcell_comb \ALU_1|always0~8 (
// Equation(s):
// \ALU_1|always0~8_combout  = (\ALU_1|always0~6_combout ) # ((\Cpu_1|ALU_op[0]~19_combout  & ((!\reg_32|Mux12~9_combout ) # (!\reg_32|Mux13~9_combout ))) # (!\Cpu_1|ALU_op[0]~19_combout  & ((\reg_32|Mux13~9_combout ) # (\reg_32|Mux12~9_combout ))))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\reg_32|Mux13~9_combout ),
	.datac(\reg_32|Mux12~9_combout ),
	.datad(\ALU_1|always0~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~8 .lut_mask = 16'hFF7E;
defparam \ALU_1|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N28
cycloneive_lcell_comb \ALU_1|always0~9 (
// Equation(s):
// \ALU_1|always0~9_combout  = (\ALU_1|always0~8_combout ) # (\Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux14~9_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux14~9_combout ),
	.datad(\ALU_1|always0~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~9 .lut_mask = 16'hFF3C;
defparam \ALU_1|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N28
cycloneive_lcell_comb \ALU_1|j~477 (
// Equation(s):
// \ALU_1|j~477_combout  = (\ALU_1|always0~9_combout  & (\ALU_1|Add14~22_combout  & ((!\ALU_1|always0~8_combout )))) # (!\ALU_1|always0~9_combout  & (((\ALU_1|Add15~22_combout ))))

	.dataa(\ALU_1|Add14~22_combout ),
	.datab(\ALU_1|always0~9_combout ),
	.datac(\ALU_1|Add15~22_combout ),
	.datad(\ALU_1|always0~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~477_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~477 .lut_mask = 16'h30B8;
defparam \ALU_1|j~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N14
cycloneive_lcell_comb \ALU_1|j~315 (
// Equation(s):
// \ALU_1|j~315_combout  = (\ALU_1|always0~10_combout  & (\ALU_1|j~477_combout )) # (!\ALU_1|always0~10_combout  & ((\ALU_1|Add16~22_combout )))

	.dataa(\ALU_1|always0~10_combout ),
	.datab(\ALU_1|j~477_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add16~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~315_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~315 .lut_mask = 16'hDD88;
defparam \ALU_1|j~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N4
cycloneive_lcell_comb \ALU_1|j~316 (
// Equation(s):
// \ALU_1|j~316_combout  = (\ALU_1|always0~11_combout  & (\ALU_1|j~315_combout )) # (!\ALU_1|always0~11_combout  & ((\ALU_1|Add17~22_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~11_combout ),
	.datac(\ALU_1|j~315_combout ),
	.datad(\ALU_1|Add17~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~316_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~316 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneive_lcell_comb \ALU_1|j~317 (
// Equation(s):
// \ALU_1|j~317_combout  = (\ALU_1|always0~12_combout  & (\ALU_1|j~316_combout )) # (!\ALU_1|always0~12_combout  & ((\ALU_1|Add18~22_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~12_combout ),
	.datac(\ALU_1|j~316_combout ),
	.datad(\ALU_1|Add18~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~317_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~317 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneive_lcell_comb \ALU_1|j~318 (
// Equation(s):
// \ALU_1|j~318_combout  = (\ALU_1|always0~13_combout  & (\ALU_1|j~317_combout )) # (!\ALU_1|always0~13_combout  & ((\ALU_1|Add19~22_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~317_combout ),
	.datac(\ALU_1|always0~13_combout ),
	.datad(\ALU_1|Add19~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~318_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~318 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneive_lcell_comb \ALU_1|j~319 (
// Equation(s):
// \ALU_1|j~319_combout  = (\ALU_1|always0~14_combout  & ((\ALU_1|j~318_combout ))) # (!\ALU_1|always0~14_combout  & (\ALU_1|Add20~22_combout ))

	.dataa(\ALU_1|always0~14_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add20~22_combout ),
	.datad(\ALU_1|j~318_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~319_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~319 .lut_mask = 16'hFA50;
defparam \ALU_1|j~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \ALU_1|j~320 (
// Equation(s):
// \ALU_1|j~320_combout  = (\ALU_1|always0~15_combout  & ((\ALU_1|j~319_combout ))) # (!\ALU_1|always0~15_combout  & (\ALU_1|Add21~22_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~15_combout ),
	.datac(\ALU_1|Add21~22_combout ),
	.datad(\ALU_1|j~319_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~320_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~320 .lut_mask = 16'hFC30;
defparam \ALU_1|j~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneive_lcell_comb \ALU_1|j~321 (
// Equation(s):
// \ALU_1|j~321_combout  = (\ALU_1|always0~16_combout  & (\ALU_1|j~320_combout )) # (!\ALU_1|always0~16_combout  & ((\ALU_1|Add22~22_combout )))

	.dataa(\ALU_1|always0~16_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~320_combout ),
	.datad(\ALU_1|Add22~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~321_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~321 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneive_lcell_comb \ALU_1|j~322 (
// Equation(s):
// \ALU_1|j~322_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~321_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~22_combout )))

	.dataa(\ALU_1|always0~17_combout ),
	.datab(\ALU_1|j~321_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add23~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~322_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~322 .lut_mask = 16'hDD88;
defparam \ALU_1|j~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneive_lcell_comb \ALU_1|j~338 (
// Equation(s):
// \ALU_1|j~338_combout  = (\ALU_1|always0~17_combout  & (\ALU_1|j~337_combout )) # (!\ALU_1|always0~17_combout  & ((\ALU_1|Add23~24_combout )))

	.dataa(\ALU_1|always0~17_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~337_combout ),
	.datad(\ALU_1|Add23~24_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~338_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~338 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \ALU_1|j~339 (
// Equation(s):
// \ALU_1|j~339_combout  = (\ALU_1|always0~18_combout  & ((\ALU_1|j~338_combout ))) # (!\ALU_1|always0~18_combout  & (\ALU_1|Add24~24_combout ))

	.dataa(\ALU_1|always0~18_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add24~24_combout ),
	.datad(\ALU_1|j~338_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~339_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~339 .lut_mask = 16'hFA50;
defparam \ALU_1|j~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneive_lcell_comb \ALU_1|j~340 (
// Equation(s):
// \ALU_1|j~340_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~339_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~24_combout )))

	.dataa(\ALU_1|always0~19_combout ),
	.datab(\ALU_1|j~339_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add25~24_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~340_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~340 .lut_mask = 16'hDD88;
defparam \ALU_1|j~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
cycloneive_lcell_comb \ALU_1|j~341 (
// Equation(s):
// \ALU_1|j~341_combout  = (\ALU_1|always0~20_combout  & ((\ALU_1|j~340_combout ))) # (!\ALU_1|always0~20_combout  & (\ALU_1|Add26~24_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~20_combout ),
	.datac(\ALU_1|Add26~24_combout ),
	.datad(\ALU_1|j~340_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~341_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~341 .lut_mask = 16'hFC30;
defparam \ALU_1|j~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \ALU_1|j~342 (
// Equation(s):
// \ALU_1|j~342_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~341_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~24_combout )))

	.dataa(\ALU_1|always0~21_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~341_combout ),
	.datad(\ALU_1|Add27~24_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~342_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~342 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \ALU_1|j~343 (
// Equation(s):
// \ALU_1|j~343_combout  = (\ALU_1|always0~22_combout  & ((\ALU_1|j~342_combout ))) # (!\ALU_1|always0~22_combout  & (\ALU_1|Add28~24_combout ))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add28~24_combout ),
	.datad(\ALU_1|j~342_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~343_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~343 .lut_mask = 16'hFA50;
defparam \ALU_1|j~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \ALU_1|j~344 (
// Equation(s):
// \ALU_1|j~344_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~343_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~24_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(\ALU_1|j~343_combout ),
	.datac(\ALU_1|Add29~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|j~344_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~344 .lut_mask = 16'hD8D8;
defparam \ALU_1|j~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \ALU_1|j~345 (
// Equation(s):
// \ALU_1|j~345_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~344_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~24_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~24_combout ),
	.datac(\ALU_1|j~344_combout ),
	.datad(\ALU_1|Add30~24_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~345_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~345 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \ALU_1|j~329 (
// Equation(s):
// \ALU_1|j~329_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~328_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~22_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~24_combout ),
	.datac(\ALU_1|Add30~22_combout ),
	.datad(\ALU_1|j~328_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~329_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~329 .lut_mask = 16'hFC30;
defparam \ALU_1|j~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \ALU_1|Add31~20 (
// Equation(s):
// \ALU_1|Add31~20_combout  = (\ALU_1|j~312_combout  & (\ALU_1|Add31~19  $ (GND))) # (!\ALU_1|j~312_combout  & (!\ALU_1|Add31~19  & VCC))
// \ALU_1|Add31~21  = CARRY((\ALU_1|j~312_combout  & !\ALU_1|Add31~19 ))

	.dataa(gnd),
	.datab(\ALU_1|j~312_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~19 ),
	.combout(\ALU_1|Add31~20_combout ),
	.cout(\ALU_1|Add31~21 ));
// synopsys translate_off
defparam \ALU_1|Add31~20 .lut_mask = 16'hC30C;
defparam \ALU_1|Add31~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \ALU_1|Add31~24 (
// Equation(s):
// \ALU_1|Add31~24_combout  = (\ALU_1|j~345_combout  & (\ALU_1|Add31~23  $ (GND))) # (!\ALU_1|j~345_combout  & (!\ALU_1|Add31~23  & VCC))
// \ALU_1|Add31~25  = CARRY((\ALU_1|j~345_combout  & !\ALU_1|Add31~23 ))

	.dataa(gnd),
	.datab(\ALU_1|j~345_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~23 ),
	.combout(\ALU_1|Add31~24_combout ),
	.cout(\ALU_1|Add31~25 ));
// synopsys translate_off
defparam \ALU_1|Add31~24 .lut_mask = 16'hC30C;
defparam \ALU_1|Add31~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \ALU_1|Add31~26 (
// Equation(s):
// \ALU_1|Add31~26_combout  = (\ALU_1|j~360_combout  & (!\ALU_1|Add31~25 )) # (!\ALU_1|j~360_combout  & ((\ALU_1|Add31~25 ) # (GND)))
// \ALU_1|Add31~27  = CARRY((!\ALU_1|Add31~25 ) # (!\ALU_1|j~360_combout ))

	.dataa(\ALU_1|j~360_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add31~25 ),
	.combout(\ALU_1|Add31~26_combout ),
	.cout(\ALU_1|Add31~27 ));
// synopsys translate_off
defparam \ALU_1|Add31~26 .lut_mask = 16'h5A5F;
defparam \ALU_1|Add31~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \ALU_1|j~372 (
// Equation(s):
// \ALU_1|j~372_combout  = (\ALU_1|always0~22_combout  & (\ALU_1|j~371_combout )) # (!\ALU_1|always0~22_combout  & ((\ALU_1|Add28~28_combout )))

	.dataa(\ALU_1|j~371_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~22_combout ),
	.datad(\ALU_1|Add28~28_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~372_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~372 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \ALU_1|j~373 (
// Equation(s):
// \ALU_1|j~373_combout  = (\ALU_1|always0~23_combout  & ((\ALU_1|j~372_combout ))) # (!\ALU_1|always0~23_combout  & (\ALU_1|Add29~28_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~23_combout ),
	.datac(\ALU_1|Add29~28_combout ),
	.datad(\ALU_1|j~372_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~373_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~373 .lut_mask = 16'hFC30;
defparam \ALU_1|j~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \ALU_1|j~374 (
// Equation(s):
// \ALU_1|j~374_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~373_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~28_combout )))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~373_combout ),
	.datad(\ALU_1|Add30~28_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~374_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~374 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \ALU_1|j~375 (
// Equation(s):
// \ALU_1|j~375_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~374_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~28_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~25_combout ),
	.datac(\ALU_1|Add31~28_combout ),
	.datad(\ALU_1|j~374_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~375_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~375 .lut_mask = 16'hFC30;
defparam \ALU_1|j~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \ALU_1|Mux17~5 (
// Equation(s):
// \ALU_1|Mux17~5_combout  = (\ALU_1|Mux16~3_combout  & (\ALU_1|Mux16~4_combout )) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux16~4_combout  & ((\ALU_1|Add32~28_combout ))) # (!\ALU_1|Mux16~4_combout  & (\ALU_1|j~375_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux16~4_combout ),
	.datac(\ALU_1|j~375_combout ),
	.datad(\ALU_1|Add32~28_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux17~5 .lut_mask = 16'hDC98;
defparam \ALU_1|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \ALU_1|Mux17~6 (
// Equation(s):
// \ALU_1|Mux17~6_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux17~0_combout  & ((\ALU_1|Mux17~5_combout ) # (!\reg_32|Mux17~9_combout ))) # (!\sel_32_03_1|Mux17~0_combout  & (\reg_32|Mux17~9_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux17~5_combout ))))

	.dataa(\sel_32_03_1|Mux17~0_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\reg_32|Mux17~9_combout ),
	.datad(\ALU_1|Mux17~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux17~6 .lut_mask = 16'hFB48;
defparam \ALU_1|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \ALU_1|Mux17~7 (
// Equation(s):
// \ALU_1|Mux17~7_combout  = (\ALU_1|Mux16~8_combout  & (!\sel_32_03_1|Mux17~0_combout  & (!\reg_32|Mux17~9_combout ))) # (!\ALU_1|Mux16~8_combout  & (((\ALU_1|Mux17~6_combout ))))

	.dataa(\ALU_1|Mux16~8_combout ),
	.datab(\sel_32_03_1|Mux17~0_combout ),
	.datac(\reg_32|Mux17~9_combout ),
	.datad(\ALU_1|Mux17~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux17~7 .lut_mask = 16'h5702;
defparam \ALU_1|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \ALU_1|Mux17~8 (
// Equation(s):
// \ALU_1|Mux17~8_combout  = (\ALU_1|ALU_ctr[2]~26_combout  & (\ALU_1|Mux17~4_combout )) # (!\ALU_1|ALU_ctr[2]~26_combout  & ((\ALU_1|Mux17~7_combout )))

	.dataa(\ALU_1|ALU_ctr[2]~26_combout ),
	.datab(gnd),
	.datac(\ALU_1|Mux17~4_combout ),
	.datad(\ALU_1|Mux17~7_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux17~8 .lut_mask = 16'hF5A0;
defparam \ALU_1|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \sel_32_2|result[14]~75 (
// Equation(s):
// \sel_32_2|result[14]~75_combout  = (\sel_32_2|result[14]~74_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux17~8_combout ))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(gnd),
	.datac(\sel_32_2|result[14]~74_combout ),
	.datad(\ALU_1|Mux17~8_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[14]~75 .lut_mask = 16'hF5F0;
defparam \sel_32_2|result[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N3
dffeas \reg_32|register[7][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][14] .is_wysiwyg = "true";
defparam \reg_32|register[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N13
dffeas \reg_32|register[5][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][14] .is_wysiwyg = "true";
defparam \reg_32|register[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \reg_32|Mux49~2 (
// Equation(s):
// \reg_32|Mux49~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[6][14]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[4][14]~q ))))

	.dataa(\reg_32|register[4][14]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[6][14]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~2 .lut_mask = 16'hFC22;
defparam \reg_32|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \reg_32|Mux49~3 (
// Equation(s):
// \reg_32|Mux49~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux49~2_combout  & (\reg_32|register[7][14]~q )) # (!\reg_32|Mux49~2_combout  & ((\reg_32|register[5][14]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux49~2_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[7][14]~q ),
	.datac(\reg_32|register[5][14]~q ),
	.datad(\reg_32|Mux49~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~3 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N11
dffeas \reg_32|register[1][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][14] .is_wysiwyg = "true";
defparam \reg_32|register[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N10
cycloneive_lcell_comb \reg_32|Mux49~4 (
// Equation(s):
// \reg_32|Mux49~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[1][14]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[0][14]~q ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[0][14]~q ),
	.datac(\reg_32|register[1][14]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~4 .lut_mask = 16'hFA44;
defparam \reg_32|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N2
cycloneive_lcell_comb \reg_32|Mux49~5 (
// Equation(s):
// \reg_32|Mux49~5_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux49~4_combout  & (\reg_32|register[3][14]~q )) # (!\reg_32|Mux49~4_combout  & ((\reg_32|register[2][14]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux49~4_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[3][14]~q ),
	.datac(\reg_32|register[2][14]~q ),
	.datad(\reg_32|Mux49~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~5 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N20
cycloneive_lcell_comb \reg_32|Mux49~6 (
// Equation(s):
// \reg_32|Mux49~6_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & (\reg_32|Mux49~3_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux49~5_combout 
// )))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|Mux49~3_combout ),
	.datad(\reg_32|Mux49~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~6 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N13
dffeas \reg_32|register[10][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][14] .is_wysiwyg = "true";
defparam \reg_32|register[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N13
dffeas \reg_32|register[9][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][14] .is_wysiwyg = "true";
defparam \reg_32|register[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \reg_32|Mux49~0 (
// Equation(s):
// \reg_32|Mux49~0_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[9][14]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[8][14]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[8][14]~q ),
	.datac(\reg_32|register[9][14]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~0 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \reg_32|Mux49~1 (
// Equation(s):
// \reg_32|Mux49~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux49~0_combout  & (\reg_32|register[11][14]~q )) # (!\reg_32|Mux49~0_combout  & ((\reg_32|register[10][14]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux49~0_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[11][14]~q ),
	.datac(\reg_32|register[10][14]~q ),
	.datad(\reg_32|Mux49~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~1 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N8
cycloneive_lcell_comb \reg_32|Mux49~9 (
// Equation(s):
// \reg_32|Mux49~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux49~6_combout  & (\reg_32|Mux49~8_combout )) # (!\reg_32|Mux49~6_combout  & ((\reg_32|Mux49~1_combout ))))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux49~6_combout ))))

	.dataa(\reg_32|Mux49~8_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux49~6_combout ),
	.datad(\reg_32|Mux49~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~9 .lut_mask = 16'hBCB0;
defparam \reg_32|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N13
dffeas \reg_32|register[31][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][14] .is_wysiwyg = "true";
defparam \reg_32|register[31][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \reg_32|register[27][14]~feeder (
// Equation(s):
// \reg_32|register[27][14]~feeder_combout  = \sel_32_2|result[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[27][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[27][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N19
dffeas \reg_32|register[27][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][14] .is_wysiwyg = "true";
defparam \reg_32|register[27][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \reg_32|Mux49~18 (
// Equation(s):
// \reg_32|Mux49~18_combout  = (\reg_32|Mux49~17_combout  & (((\reg_32|register[31][14]~q )) # (!\sel_5_2|result[3]~2_combout ))) # (!\reg_32|Mux49~17_combout  & (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[27][14]~q ))))

	.dataa(\reg_32|Mux49~17_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[31][14]~q ),
	.datad(\reg_32|register[27][14]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~18 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneive_lcell_comb \reg_32|register[25][14]~feeder (
// Equation(s):
// \reg_32|register[25][14]~feeder_combout  = \sel_32_2|result[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N29
dffeas \reg_32|register[25][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][14] .is_wysiwyg = "true";
defparam \reg_32|register[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N23
dffeas \reg_32|register[29][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][14] .is_wysiwyg = "true";
defparam \reg_32|register[29][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \reg_32|register[21][14]~feeder (
// Equation(s):
// \reg_32|register[21][14]~feeder_combout  = \sel_32_2|result[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[14]~75_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][14]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[21][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N1
dffeas \reg_32|register[21][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][14] .is_wysiwyg = "true";
defparam \reg_32|register[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N7
dffeas \reg_32|register[17][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][14] .is_wysiwyg = "true";
defparam \reg_32|register[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \reg_32|Mux49~12 (
// Equation(s):
// \reg_32|Mux49~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[21][14]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[17][14]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][14]~q ),
	.datac(\reg_32|register[17][14]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneive_lcell_comb \reg_32|Mux49~13 (
// Equation(s):
// \reg_32|Mux49~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux49~12_combout  & ((\reg_32|register[29][14]~q ))) # (!\reg_32|Mux49~12_combout  & (\reg_32|register[25][14]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux49~12_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[25][14]~q ),
	.datac(\reg_32|register[29][14]~q ),
	.datad(\reg_32|Mux49~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~13 .lut_mask = 16'hF588;
defparam \reg_32|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \reg_32|register[20][14]~feeder (
// Equation(s):
// \reg_32|register[20][14]~feeder_combout  = \sel_32_2|result[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[14]~75_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][14]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[20][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N9
dffeas \reg_32|register[20][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][14] .is_wysiwyg = "true";
defparam \reg_32|register[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N15
dffeas \reg_32|register[28][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][14] .is_wysiwyg = "true";
defparam \reg_32|register[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N31
dffeas \reg_32|register[16][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][14] .is_wysiwyg = "true";
defparam \reg_32|register[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \reg_32|register[24][14]~feeder (
// Equation(s):
// \reg_32|register[24][14]~feeder_combout  = \sel_32_2|result[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[14]~75_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][14]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N29
dffeas \reg_32|register[24][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][14] .is_wysiwyg = "true";
defparam \reg_32|register[24][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneive_lcell_comb \reg_32|Mux49~14 (
// Equation(s):
// \reg_32|Mux49~14_combout  = (\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout ) # ((\reg_32|register[24][14]~q )))) # (!\sel_5_2|result[3]~2_combout  & (!\sel_5_2|result[2]~3_combout  & (\reg_32|register[16][14]~q )))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[16][14]~q ),
	.datad(\reg_32|register[24][14]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~14 .lut_mask = 16'hBA98;
defparam \reg_32|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \reg_32|Mux49~15 (
// Equation(s):
// \reg_32|Mux49~15_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux49~14_combout  & ((\reg_32|register[28][14]~q ))) # (!\reg_32|Mux49~14_combout  & (\reg_32|register[20][14]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux49~14_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[20][14]~q ),
	.datac(\reg_32|register[28][14]~q ),
	.datad(\reg_32|Mux49~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~15 .lut_mask = 16'hF588;
defparam \reg_32|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneive_lcell_comb \reg_32|Mux49~16 (
// Equation(s):
// \reg_32|Mux49~16_combout  = (\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout ) # ((\reg_32|Mux49~13_combout )))) # (!\sel_5_2|result[0]~1_combout  & (!\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux49~15_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux49~13_combout ),
	.datad(\reg_32|Mux49~15_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~16 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N6
cycloneive_lcell_comb \reg_32|Mux49~19 (
// Equation(s):
// \reg_32|Mux49~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux49~16_combout  & ((\reg_32|Mux49~18_combout ))) # (!\reg_32|Mux49~16_combout  & (\reg_32|Mux49~11_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux49~16_combout ))))

	.dataa(\reg_32|Mux49~11_combout ),
	.datab(\reg_32|Mux49~18_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux49~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~19 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N4
cycloneive_lcell_comb \reg_32|Mux49~20 (
// Equation(s):
// \reg_32|Mux49~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux49~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux49~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux49~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux49~9_combout ),
	.datad(\reg_32|Mux49~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux49~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux49~20 .lut_mask = 16'hF2D0;
defparam \reg_32|Mux49~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N0
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~73 (
// Equation(s):
// \shift_reg_1|ShiftRight0~73_combout  = (\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & (\reg_32|Mux47~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux49~20_combout )))))

	.dataa(\reg_32|Mux47~20_combout ),
	.datab(\sel_5_3|result[1]~6_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\reg_32|Mux49~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~73 .lut_mask = 16'hB080;
defparam \shift_reg_1|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N2
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~74 (
// Equation(s):
// \shift_reg_1|ShiftRight0~74_combout  = (\shift_reg_1|ShiftRight0~73_combout ) # ((\shift_reg_1|ShiftRight0~47_combout  & !\sel_5_3|result[0]~7_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~47_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~74 .lut_mask = 16'hFF0C;
defparam \shift_reg_1|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~116 (
// Equation(s):
// \shift_reg_1|ShiftRight0~116_combout  = (\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~70_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~74_combout )))

	.dataa(\shift_reg_1|ShiftRight0~70_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~116_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~116 .lut_mask = 16'hAFA0;
defparam \shift_reg_1|ShiftRight0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~130 (
// Equation(s):
// \shift_reg_1|ShiftRight0~130_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~115_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~116_combout )))

	.dataa(\shift_reg_1|ShiftRight0~115_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~116_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~130_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~130 .lut_mask = 16'hAFA0;
defparam \shift_reg_1|ShiftRight0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
cycloneive_lcell_comb \sel_32_2|result[29]~126 (
// Equation(s):
// \sel_32_2|result[29]~126_combout  = (\sel_32_2|result[21]~83_combout  & ((\shift_reg_1|ShiftRight0~130_combout ) # ((\sel_32_2|result[29]~125_combout  & \sel_32_2|result[16]~38_combout )))) # (!\sel_32_2|result[21]~83_combout  & 
// (\sel_32_2|result[29]~125_combout  & (\sel_32_2|result[16]~38_combout )))

	.dataa(\sel_32_2|result[21]~83_combout ),
	.datab(\sel_32_2|result[29]~125_combout ),
	.datac(\sel_32_2|result[16]~38_combout ),
	.datad(\shift_reg_1|ShiftRight0~130_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[29]~126_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[29]~126 .lut_mask = 16'hEAC0;
defparam \sel_32_2|result[29]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneive_lcell_comb \ALU_1|Mux2~3 (
// Equation(s):
// \ALU_1|Mux2~3_combout  = (\ALU_1|Mux16~6_combout  & (\reg_32|Mux2~9_combout  & ((\sel_32_03_1|Mux2~1_combout )))) # (!\ALU_1|Mux16~6_combout  & ((\ALU_1|Mux16~4_combout ) # (\reg_32|Mux2~9_combout  $ (\sel_32_03_1|Mux2~1_combout ))))

	.dataa(\reg_32|Mux2~9_combout ),
	.datab(\ALU_1|Mux16~6_combout ),
	.datac(\ALU_1|Mux16~4_combout ),
	.datad(\sel_32_03_1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux2~3 .lut_mask = 16'hB932;
defparam \ALU_1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneive_lcell_comb \ALU_1|ALU_out~26 (
// Equation(s):
// \ALU_1|ALU_out~26_combout  = (\reg_32|Mux2~9_combout ) # (\sel_32_03_1|Mux2~1_combout )

	.dataa(\reg_32|Mux2~9_combout ),
	.datab(gnd),
	.datac(\sel_32_03_1|Mux2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~26 .lut_mask = 16'hFAFA;
defparam \ALU_1|ALU_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \ALU_1|Add32~58 (
// Equation(s):
// \ALU_1|Add32~58_combout  = \ALU_1|Add32~57 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add32~57 ),
	.combout(\ALU_1|Add32~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add32~58 .lut_mask = 16'hF0F0;
defparam \ALU_1|Add32~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneive_lcell_comb \ALU_1|Mux2~2 (
// Equation(s):
// \ALU_1|Mux2~2_combout  = (\ALU_1|Mux16~4_combout  & ((\ALU_1|Mux16~3_combout  & (\ALU_1|ALU_out~26_combout )) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Add32~58_combout ))))) # (!\ALU_1|Mux16~4_combout  & (\ALU_1|Mux16~3_combout ))

	.dataa(\ALU_1|Mux16~4_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\ALU_1|ALU_out~26_combout ),
	.datad(\ALU_1|Add32~58_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux2~2 .lut_mask = 16'hE6C4;
defparam \ALU_1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneive_lcell_comb \ALU_1|Mux2~4 (
// Equation(s):
// \ALU_1|Mux2~4_combout  = (\ALU_1|Mux16~5_combout  & (\ALU_1|Mux2~3_combout  & ((\ALU_1|Mux16~6_combout ) # (\ALU_1|Mux2~2_combout )))) # (!\ALU_1|Mux16~5_combout  & (!\ALU_1|Mux16~6_combout ))

	.dataa(\ALU_1|Mux16~5_combout ),
	.datab(\ALU_1|Mux16~6_combout ),
	.datac(\ALU_1|Mux2~3_combout ),
	.datad(\ALU_1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux2~4 .lut_mask = 16'hB191;
defparam \ALU_1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneive_lcell_comb \ALU_1|Mux2~5 (
// Equation(s):
// \ALU_1|Mux2~5_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux2~4_combout  & ((\ALU_1|ALU_out~17_combout ))) # (!\ALU_1|Mux2~4_combout  & (\ALU_1|Add0~60_combout )))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux2~4_combout ))))

	.dataa(\ALU_1|Add0~60_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|ALU_out~17_combout ),
	.datad(\ALU_1|Mux2~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux2~5 .lut_mask = 16'hF388;
defparam \ALU_1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneive_lcell_comb \sel_32_2|result[29]~148 (
// Equation(s):
// \sel_32_2|result[29]~148_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux2~1_combout  & (!\reg_32|Mux2~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux2~5_combout ))))

	.dataa(\sel_32_03_1|Mux2~1_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\reg_32|Mux2~9_combout ),
	.datad(\ALU_1|Mux2~5_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[29]~148_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[29]~148 .lut_mask = 16'h3704;
defparam \sel_32_2|result[29]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneive_lcell_comb \sel_32_2|result[29]~128 (
// Equation(s):
// \sel_32_2|result[29]~128_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[29]~127_combout ) # ((\sel_32_2|result[29]~126_combout )))) # (!\Cpu_1|Shift_op[1]~0_combout  & (((\sel_32_2|result[29]~148_combout ))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\sel_32_2|result[29]~127_combout ),
	.datac(\sel_32_2|result[29]~126_combout ),
	.datad(\sel_32_2|result[29]~148_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[29]~128_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[29]~128 .lut_mask = 16'hFDA8;
defparam \sel_32_2|result[29]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N14
cycloneive_lcell_comb \reg_32|register[24][29]~feeder (
// Equation(s):
// \reg_32|register[24][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[29]~128_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][29]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N15
dffeas \reg_32|register[24][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][29] .is_wysiwyg = "true";
defparam \reg_32|register[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N1
dffeas \reg_32|register[28][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[29]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][29] .is_wysiwyg = "true";
defparam \reg_32|register[28][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N0
cycloneive_lcell_comb \reg_32|Mux34~15 (
// Equation(s):
// \reg_32|Mux34~15_combout  = (\reg_32|Mux34~14_combout  & (((\reg_32|register[28][29]~q ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux34~14_combout  & (\reg_32|register[24][29]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|Mux34~14_combout ),
	.datab(\reg_32|register[24][29]~q ),
	.datac(\reg_32|register[28][29]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~15 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \reg_32|register[26][29]~feeder (
// Equation(s):
// \reg_32|register[26][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[29]~128_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][29]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[26][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N27
dffeas \reg_32|register[26][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][29] .is_wysiwyg = "true";
defparam \reg_32|register[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N17
dffeas \reg_32|register[30][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[29]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][29] .is_wysiwyg = "true";
defparam \reg_32|register[30][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N8
cycloneive_lcell_comb \reg_32|register[22][29]~feeder (
// Equation(s):
// \reg_32|register[22][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[29]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[22][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[22][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N9
dffeas \reg_32|register[22][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][29] .is_wysiwyg = "true";
defparam \reg_32|register[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N15
dffeas \reg_32|register[18][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[29]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][29] .is_wysiwyg = "true";
defparam \reg_32|register[18][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N14
cycloneive_lcell_comb \reg_32|Mux34~12 (
// Equation(s):
// \reg_32|Mux34~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[22][29]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[18][29]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[22][29]~q ),
	.datac(\reg_32|register[18][29]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \reg_32|Mux34~13 (
// Equation(s):
// \reg_32|Mux34~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux34~12_combout  & ((\reg_32|register[30][29]~q ))) # (!\reg_32|Mux34~12_combout  & (\reg_32|register[26][29]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux34~12_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[26][29]~q ),
	.datac(\reg_32|register[30][29]~q ),
	.datad(\reg_32|Mux34~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~13 .lut_mask = 16'hF588;
defparam \reg_32|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N12
cycloneive_lcell_comb \reg_32|Mux34~16 (
// Equation(s):
// \reg_32|Mux34~16_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout ) # (\reg_32|Mux34~13_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|Mux34~15_combout  & (!\sel_5_2|result[0]~1_combout )))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux34~15_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux34~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~16 .lut_mask = 16'hAEA4;
defparam \reg_32|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \reg_32|register[23][29]~feeder (
// Equation(s):
// \reg_32|register[23][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[29]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N15
dffeas \reg_32|register[23][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][29] .is_wysiwyg = "true";
defparam \reg_32|register[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N9
dffeas \reg_32|register[31][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[29]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][29] .is_wysiwyg = "true";
defparam \reg_32|register[31][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \reg_32|Mux34~18 (
// Equation(s):
// \reg_32|Mux34~18_combout  = (\reg_32|Mux34~17_combout  & (((\reg_32|register[31][29]~q ) # (!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux34~17_combout  & (\reg_32|register[23][29]~q  & ((\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|Mux34~17_combout ),
	.datab(\reg_32|register[23][29]~q ),
	.datac(\reg_32|register[31][29]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~18 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N1
dffeas \reg_32|register[29][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[29]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][29] .is_wysiwyg = "true";
defparam \reg_32|register[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N29
dffeas \reg_32|register[17][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[29]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][29] .is_wysiwyg = "true";
defparam \reg_32|register[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \reg_32|register[25][29]~feeder (
// Equation(s):
// \reg_32|register[25][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[29]~128_combout ),
	.cin(gnd),
	.combout(\reg_32|register[25][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][29]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[25][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N11
dffeas \reg_32|register[25][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][29] .is_wysiwyg = "true";
defparam \reg_32|register[25][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \reg_32|Mux34~10 (
// Equation(s):
// \reg_32|Mux34~10_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|register[25][29]~q ))) # (!\sel_5_2|result[3]~2_combout  & 
// (\reg_32|register[17][29]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[17][29]~q ),
	.datad(\reg_32|register[25][29]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~10 .lut_mask = 16'hDC98;
defparam \reg_32|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \reg_32|Mux34~11 (
// Equation(s):
// \reg_32|Mux34~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux34~10_combout  & ((\reg_32|register[29][29]~q ))) # (!\reg_32|Mux34~10_combout  & (\reg_32|register[21][29]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux34~10_combout 
// ))))

	.dataa(\reg_32|register[21][29]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[29][29]~q ),
	.datad(\reg_32|Mux34~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~11 .lut_mask = 16'hF388;
defparam \reg_32|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \reg_32|Mux34~19 (
// Equation(s):
// \reg_32|Mux34~19_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux34~16_combout  & (\reg_32|Mux34~18_combout )) # (!\reg_32|Mux34~16_combout  & ((\reg_32|Mux34~11_combout ))))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|Mux34~16_combout ))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux34~16_combout ),
	.datac(\reg_32|Mux34~18_combout ),
	.datad(\reg_32|Mux34~11_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~19 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N8
cycloneive_lcell_comb \reg_32|Mux34~2 (
// Equation(s):
// \reg_32|Mux34~2_combout  = (\sel_5_2|result[0]~1_combout  & (\sel_5_2|result[1]~0_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[10][29]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[8][29]~q )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[10][29]~q ),
	.datad(\reg_32|register[8][29]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~2 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N4
cycloneive_lcell_comb \reg_32|Mux34~3 (
// Equation(s):
// \reg_32|Mux34~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux34~2_combout  & (\reg_32|register[11][29]~q )) # (!\reg_32|Mux34~2_combout  & ((\reg_32|register[9][29]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|Mux34~2_combout ))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux34~2_combout ),
	.datac(\reg_32|register[11][29]~q ),
	.datad(\reg_32|register[9][29]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~3 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneive_lcell_comb \reg_32|register~56 (
// Equation(s):
// \reg_32|register~56_combout  = (!\sel_32_2|result[0]~32_combout  & (\Cpu_1|Equal1~0_combout  & ((\sel_32_2|result[29]~127_combout ) # (\sel_32_2|result[29]~126_combout ))))

	.dataa(\sel_32_2|result[0]~32_combout ),
	.datab(\sel_32_2|result[29]~127_combout ),
	.datac(\sel_32_2|result[29]~126_combout ),
	.datad(\Cpu_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\reg_32|register~56_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~56 .lut_mask = 16'h5400;
defparam \reg_32|register~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N0
cycloneive_lcell_comb \reg_32|register~57 (
// Equation(s):
// \reg_32|register~57_combout  = (\reg_32|register[0][31]~28_combout  & ((\reg_32|register~56_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \sel_32_2|result[29]~148_combout ))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\reg_32|register~56_combout ),
	.datac(\reg_32|register[0][31]~28_combout ),
	.datad(\sel_32_2|result[29]~148_combout ),
	.cin(gnd),
	.combout(\reg_32|register~57_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~57 .lut_mask = 16'hD0C0;
defparam \reg_32|register~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N1
dffeas \reg_32|register[0][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][29] .is_wysiwyg = "true";
defparam \reg_32|register[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneive_lcell_comb \reg_32|Mux34~4 (
// Equation(s):
// \reg_32|Mux34~4_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|register[2][29]~q ) # ((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|register[0][29]~q  & !\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[2][29]~q ),
	.datab(\reg_32|register[0][29]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~4 .lut_mask = 16'hF0AC;
defparam \reg_32|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N6
cycloneive_lcell_comb \reg_32|Mux34~5 (
// Equation(s):
// \reg_32|Mux34~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux34~4_combout  & (!\reg_32|register[3][29]~q )) # (!\reg_32|Mux34~4_combout  & ((!\reg_32|register[1][29]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux34~4_combout ))))

	.dataa(\reg_32|register[3][29]~q ),
	.datab(\reg_32|register[1][29]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux34~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~5 .lut_mask = 16'h5F30;
defparam \reg_32|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N20
cycloneive_lcell_comb \reg_32|Mux34~6 (
// Equation(s):
// \reg_32|Mux34~6_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|Mux34~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux34~5_combout 
// )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux34~3_combout ),
	.datad(\reg_32|Mux34~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~6 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N7
dffeas \reg_32|register[13][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[29]~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][29] .is_wysiwyg = "true";
defparam \reg_32|register[13][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneive_lcell_comb \reg_32|Mux34~7 (
// Equation(s):
// \reg_32|Mux34~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[13][29]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[12][29]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[12][29]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[13][29]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~7 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneive_lcell_comb \reg_32|register[14][29]~feeder (
// Equation(s):
// \reg_32|register[14][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[29]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[14][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][29]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[14][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N9
dffeas \reg_32|register[14][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][29] .is_wysiwyg = "true";
defparam \reg_32|register[14][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N14
cycloneive_lcell_comb \reg_32|Mux34~8 (
// Equation(s):
// \reg_32|Mux34~8_combout  = (\reg_32|Mux34~7_combout  & ((\reg_32|register[15][29]~q ) # ((!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux34~7_combout  & (((\reg_32|register[14][29]~q  & \sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[15][29]~q ),
	.datab(\reg_32|Mux34~7_combout ),
	.datac(\reg_32|register[14][29]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~8 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
cycloneive_lcell_comb \reg_32|register[4][29]~feeder (
// Equation(s):
// \reg_32|register[4][29]~feeder_combout  = \sel_32_2|result[29]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[29]~128_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][29]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[4][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N19
dffeas \reg_32|register[4][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][29] .is_wysiwyg = "true";
defparam \reg_32|register[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneive_lcell_comb \reg_32|Mux34~0 (
// Equation(s):
// \reg_32|Mux34~0_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|register[5][29]~q ) # ((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|register[4][29]~q  & !\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[5][29]~q ),
	.datab(\reg_32|register[4][29]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~0 .lut_mask = 16'hF0AC;
defparam \reg_32|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N2
cycloneive_lcell_comb \reg_32|Mux34~1 (
// Equation(s):
// \reg_32|Mux34~1_combout  = (\reg_32|Mux34~0_combout  & (((\reg_32|register[7][29]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux34~0_combout  & (\reg_32|register[6][29]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[6][29]~q ),
	.datab(\reg_32|Mux34~0_combout ),
	.datac(\reg_32|register[7][29]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~1 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N12
cycloneive_lcell_comb \reg_32|Mux34~9 (
// Equation(s):
// \reg_32|Mux34~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux34~6_combout  & (\reg_32|Mux34~8_combout )) # (!\reg_32|Mux34~6_combout  & ((\reg_32|Mux34~1_combout ))))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux34~6_combout ))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux34~6_combout ),
	.datac(\reg_32|Mux34~8_combout ),
	.datad(\reg_32|Mux34~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~9 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N18
cycloneive_lcell_comb \reg_32|Mux34~20 (
// Equation(s):
// \reg_32|Mux34~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux34~9_combout ))) # (!\Cpu_1|Equal18~1_combout  & (\reg_32|Mux34~19_combout )))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux34~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux34~19_combout ),
	.datad(\reg_32|Mux34~9_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux34~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux34~20 .lut_mask = 16'hFD20;
defparam \reg_32|Mux34~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N24
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~32 (
// Equation(s):
// \shift_reg_1|ShiftRight0~32_combout  = (\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux32~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux34~20_combout ))

	.dataa(gnd),
	.datab(\reg_32|Mux34~20_combout ),
	.datac(\sel_5_3|result[1]~6_combout ),
	.datad(\reg_32|Mux32~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~32 .lut_mask = 16'hFC0C;
defparam \shift_reg_1|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N0
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~34 (
// Equation(s):
// \shift_reg_1|ShiftRight0~34_combout  = (\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~32_combout ))) # (!\sel_5_3|result[0]~7_combout  & (\shift_reg_1|ShiftRight0~33_combout ))

	.dataa(\shift_reg_1|ShiftRight0~33_combout ),
	.datab(\shift_reg_1|ShiftRight0~32_combout ),
	.datac(gnd),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~34 .lut_mask = 16'hCCAA;
defparam \shift_reg_1|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N4
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~38 (
// Equation(s):
// \shift_reg_1|ShiftRight0~38_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~34_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~37_combout ))

	.dataa(\shift_reg_1|ShiftRight0~37_combout ),
	.datab(\shift_reg_1|ShiftRight0~34_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~38 .lut_mask = 16'hCACA;
defparam \shift_reg_1|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \sel_32_2|result[16]~78 (
// Equation(s):
// \sel_32_2|result[16]~78_combout  = (!\sel_5_3|result[4]~10_combout  & ((\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~38_combout ))) # (!\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~45_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~45_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\shift_reg_1|ShiftRight0~38_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[16]~78_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[16]~78 .lut_mask = 16'h3022;
defparam \sel_32_2|result[16]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \sel_32_2|result[16]~143 (
// Equation(s):
// \sel_32_2|result[16]~143_combout  = (\sel_5_3|result[4]~10_combout  & ((\Cpu_1|Shift_op [0] & (\shift_reg_1|ShiftRight0~61_combout )) # (!\Cpu_1|Shift_op [0] & ((\reg_32|Mux32~20_combout )))))

	.dataa(\shift_reg_1|ShiftRight0~61_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\reg_32|Mux32~20_combout ),
	.datad(\Cpu_1|Shift_op [0]),
	.cin(gnd),
	.combout(\sel_32_2|result[16]~143_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[16]~143 .lut_mask = 16'h88C0;
defparam \sel_32_2|result[16]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N0
cycloneive_lcell_comb \sel_32_03_1|Mux15~0 (
// Equation(s):
// \sel_32_03_1|Mux15~0_combout  = (\Cpu_1|Equal16~2_combout  & (((\GetIR_1|Mux31~2_combout )))) # (!\Cpu_1|Equal16~2_combout  & (\Ext_1|result [16] & ((\Cpu_1|ALUsrcB[0]~1_combout ))))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\Ext_1|result [16]),
	.datac(\GetIR_1|Mux31~2_combout ),
	.datad(\Cpu_1|ALUsrcB[0]~1_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux15~0 .lut_mask = 16'hE4A0;
defparam \sel_32_03_1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N26
cycloneive_lcell_comb \sel_32_03_1|Mux15~1 (
// Equation(s):
// \sel_32_03_1|Mux15~1_combout  = (\sel_32_03_1|Mux15~0_combout ) # ((!\Cpu_1|Equal16~2_combout  & (\reg_32|Mux47~20_combout  & !\Cpu_1|ALUsrcB[0]~1_combout )))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\sel_32_03_1|Mux15~0_combout ),
	.datac(\reg_32|Mux47~20_combout ),
	.datad(\Cpu_1|ALUsrcB[0]~1_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux15~1 .lut_mask = 16'hCCDC;
defparam \sel_32_03_1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \ALU_1|j~400 (
// Equation(s):
// \ALU_1|j~400_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~399_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~32_combout ))

	.dataa(\ALU_1|always0~25_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add31~32_combout ),
	.datad(\ALU_1|j~399_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~400_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~400 .lut_mask = 16'hFA50;
defparam \ALU_1|j~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \ALU_1|Mux15~0 (
// Equation(s):
// \ALU_1|Mux15~0_combout  = (\ALU_1|Mux16~4_combout  & ((\ALU_1|Mux16~3_combout ) # ((\ALU_1|Add32~32_combout )))) # (!\ALU_1|Mux16~4_combout  & (!\ALU_1|Mux16~3_combout  & (\ALU_1|j~400_combout )))

	.dataa(\ALU_1|Mux16~4_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\ALU_1|j~400_combout ),
	.datad(\ALU_1|Add32~32_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux15~0 .lut_mask = 16'hBA98;
defparam \ALU_1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \ALU_1|Mux15~1 (
// Equation(s):
// \ALU_1|Mux15~1_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux15~9_combout  & ((\ALU_1|Mux15~0_combout ) # (!\sel_32_03_1|Mux15~1_combout ))) # (!\reg_32|Mux15~9_combout  & (\sel_32_03_1|Mux15~1_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux15~0_combout ))))

	.dataa(\reg_32|Mux15~9_combout ),
	.datab(\sel_32_03_1|Mux15~1_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\ALU_1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux15~1 .lut_mask = 16'hEF60;
defparam \ALU_1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \ALU_1|Mux15~2 (
// Equation(s):
// \ALU_1|Mux15~2_combout  = (\ALU_1|Mux16~5_combout  & ((\ALU_1|Mux16~6_combout  & (\ALU_1|ALU_out~18_combout )) # (!\ALU_1|Mux16~6_combout  & ((\ALU_1|Mux15~1_combout ))))) # (!\ALU_1|Mux16~5_combout  & (((!\ALU_1|Mux16~6_combout ))))

	.dataa(\ALU_1|ALU_out~18_combout ),
	.datab(\ALU_1|Mux16~5_combout ),
	.datac(\ALU_1|Mux16~6_combout ),
	.datad(\ALU_1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux15~2 .lut_mask = 16'h8F83;
defparam \ALU_1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \ALU_1|Mux15~3 (
// Equation(s):
// \ALU_1|Mux15~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux15~2_combout  & ((\ALU_1|ALU_out~17_combout ))) # (!\ALU_1|Mux15~2_combout  & (\ALU_1|Add0~34_combout )))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux15~2_combout ))))

	.dataa(\ALU_1|Add0~34_combout ),
	.datab(\ALU_1|ALU_out~17_combout ),
	.datac(\ALU_1|Mux16~2_combout ),
	.datad(\ALU_1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux15~3 .lut_mask = 16'hCFA0;
defparam \ALU_1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \ALU_1|Mux15~4 (
// Equation(s):
// \ALU_1|Mux15~4_combout  = (\ALU_1|Mux16~7_combout  & (!\reg_32|Mux15~9_combout  & (!\sel_32_03_1|Mux15~1_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux15~3_combout ))))

	.dataa(\reg_32|Mux15~9_combout ),
	.datab(\sel_32_03_1|Mux15~1_combout ),
	.datac(\ALU_1|Mux16~7_combout ),
	.datad(\ALU_1|Mux15~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux15~4 .lut_mask = 16'h1F10;
defparam \ALU_1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \sel_32_2|result[16]~79 (
// Equation(s):
// \sel_32_2|result[16]~79_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[16]~78_combout ) # ((\sel_32_2|result[16]~143_combout )))) # (!\Cpu_1|Shift_op[1]~0_combout  & (((\ALU_1|Mux15~4_combout ))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\sel_32_2|result[16]~78_combout ),
	.datac(\sel_32_2|result[16]~143_combout ),
	.datad(\ALU_1|Mux15~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[16]~79_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[16]~79 .lut_mask = 16'hFDA8;
defparam \sel_32_2|result[16]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N17
dffeas \reg_32|register[5][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][16] .is_wysiwyg = "true";
defparam \reg_32|register[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N31
dffeas \reg_32|register[7][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[16]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][16] .is_wysiwyg = "true";
defparam \reg_32|register[7][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneive_lcell_comb \reg_32|Mux15~2 (
// Equation(s):
// \reg_32|Mux15~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & ((\reg_32|register[6][16]~q ))) # (!\GetIR_1|Mux9~1_combout  & (!\reg_32|register[4][16]~q ))))

	.dataa(\reg_32|register[4][16]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[6][16]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux15~2 .lut_mask = 16'hFC11;
defparam \reg_32|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \reg_32|Mux15~3 (
// Equation(s):
// \reg_32|Mux15~3_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux15~2_combout  & ((\reg_32|register[7][16]~q ))) # (!\reg_32|Mux15~2_combout  & (\reg_32|register[5][16]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux15~2_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[5][16]~q ),
	.datac(\reg_32|register[7][16]~q ),
	.datad(\reg_32|Mux15~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux15~3 .lut_mask = 16'hF588;
defparam \reg_32|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneive_lcell_comb \reg_32|Mux15~4 (
// Equation(s):
// \reg_32|Mux15~4_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[1][16]~q ) # ((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|register[0][16]~q  & !\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[1][16]~q ),
	.datab(\reg_32|register[0][16]~q ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux15~4 .lut_mask = 16'hF0AC;
defparam \reg_32|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \reg_32|Mux15~5 (
// Equation(s):
// \reg_32|Mux15~5_combout  = (\reg_32|Mux15~4_combout  & (((\reg_32|register[3][16]~q ) # (!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux15~4_combout  & (!\reg_32|register[2][16]~q  & ((\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[2][16]~q ),
	.datab(\reg_32|Mux15~4_combout ),
	.datac(\reg_32|register[3][16]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux15~5 .lut_mask = 16'hD1CC;
defparam \reg_32|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N8
cycloneive_lcell_comb \reg_32|Mux15~6 (
// Equation(s):
// \reg_32|Mux15~6_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & (\reg_32|Mux15~3_combout )) # (!\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux15~5_combout )))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|Mux15~3_combout ),
	.datac(\reg_32|Mux15~5_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux15~6 .lut_mask = 16'hEE50;
defparam \reg_32|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \reg_32|Mux15~7 (
// Equation(s):
// \reg_32|Mux15~7_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[14][16]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[12][16]~q )))))

	.dataa(\reg_32|register[14][16]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[12][16]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux15~7 .lut_mask = 16'hEE30;
defparam \reg_32|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneive_lcell_comb \reg_32|Mux15~8 (
// Equation(s):
// \reg_32|Mux15~8_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux15~7_combout  & ((\reg_32|register[15][16]~q ))) # (!\reg_32|Mux15~7_combout  & (\reg_32|register[13][16]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux15~7_combout ))))

	.dataa(\reg_32|register[13][16]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[15][16]~q ),
	.datad(\reg_32|Mux15~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux15~8 .lut_mask = 16'hF388;
defparam \reg_32|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N22
cycloneive_lcell_comb \reg_32|Mux15~9 (
// Equation(s):
// \reg_32|Mux15~9_combout  = (\reg_32|Mux15~6_combout  & (((\reg_32|Mux15~8_combout ) # (!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux15~6_combout  & (\reg_32|Mux15~1_combout  & (\GetIR_1|Mux7~0_combout )))

	.dataa(\reg_32|Mux15~1_combout ),
	.datab(\reg_32|Mux15~6_combout ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|Mux15~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux15~9 .lut_mask = 16'hEC2C;
defparam \reg_32|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N22
cycloneive_lcell_comb \ALU_1|always0~10 (
// Equation(s):
// \ALU_1|always0~10_combout  = (\ALU_1|always0~8_combout ) # ((\reg_32|Mux14~9_combout  & ((!\reg_32|Mux15~9_combout ) # (!\Cpu_1|ALU_op[0]~19_combout ))) # (!\reg_32|Mux14~9_combout  & ((\Cpu_1|ALU_op[0]~19_combout ) # (\reg_32|Mux15~9_combout ))))

	.dataa(\reg_32|Mux14~9_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux15~9_combout ),
	.datad(\ALU_1|always0~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~10 .lut_mask = 16'hFF7E;
defparam \ALU_1|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N12
cycloneive_lcell_comb \ALU_1|always0~12 (
// Equation(s):
// \ALU_1|always0~12_combout  = (\ALU_1|always0~10_combout ) # ((\Cpu_1|ALU_op[0]~19_combout  & ((!\reg_32|Mux17~9_combout ) # (!\reg_32|Mux16~9_combout ))) # (!\Cpu_1|ALU_op[0]~19_combout  & ((\reg_32|Mux16~9_combout ) # (\reg_32|Mux17~9_combout ))))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\reg_32|Mux16~9_combout ),
	.datac(\ALU_1|always0~10_combout ),
	.datad(\reg_32|Mux17~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~12 .lut_mask = 16'hF7FE;
defparam \ALU_1|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneive_lcell_comb \ALU_1|always0~14 (
// Equation(s):
// \ALU_1|always0~14_combout  = (\ALU_1|always0~12_combout ) # ((\reg_32|Mux18~9_combout  & ((!\Cpu_1|ALU_op[0]~19_combout ) # (!\reg_32|Mux19~9_combout ))) # (!\reg_32|Mux18~9_combout  & ((\reg_32|Mux19~9_combout ) # (\Cpu_1|ALU_op[0]~19_combout ))))

	.dataa(\reg_32|Mux18~9_combout ),
	.datab(\reg_32|Mux19~9_combout ),
	.datac(\ALU_1|always0~12_combout ),
	.datad(\Cpu_1|ALU_op[0]~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~14 .lut_mask = 16'hF7FE;
defparam \ALU_1|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
cycloneive_lcell_comb \ALU_1|always0~16 (
// Equation(s):
// \ALU_1|always0~16_combout  = (\ALU_1|always0~14_combout ) # ((\Cpu_1|ALU_op[0]~19_combout  & ((!\reg_32|Mux20~9_combout ) # (!\reg_32|Mux21~9_combout ))) # (!\Cpu_1|ALU_op[0]~19_combout  & ((\reg_32|Mux21~9_combout ) # (\reg_32|Mux20~9_combout ))))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\reg_32|Mux21~9_combout ),
	.datac(\reg_32|Mux20~9_combout ),
	.datad(\ALU_1|always0~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~16 .lut_mask = 16'hFF7E;
defparam \ALU_1|always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \ALU_1|always0~18 (
// Equation(s):
// \ALU_1|always0~18_combout  = (\ALU_1|always0~16_combout ) # ((\reg_32|Mux23~9_combout  & ((!\reg_32|Mux22~9_combout ) # (!\Cpu_1|ALU_op[0]~19_combout ))) # (!\reg_32|Mux23~9_combout  & ((\Cpu_1|ALU_op[0]~19_combout ) # (\reg_32|Mux22~9_combout ))))

	.dataa(\reg_32|Mux23~9_combout ),
	.datab(\ALU_1|always0~16_combout ),
	.datac(\Cpu_1|ALU_op[0]~19_combout ),
	.datad(\reg_32|Mux22~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~18 .lut_mask = 16'hDFFE;
defparam \ALU_1|always0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \ALU_1|always0~19 (
// Equation(s):
// \ALU_1|always0~19_combout  = (\ALU_1|always0~18_combout ) # (\Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux24~9_combout ))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux24~9_combout ),
	.datad(\ALU_1|always0~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~19 .lut_mask = 16'hFF5A;
defparam \ALU_1|always0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \ALU_1|j~79 (
// Equation(s):
// \ALU_1|j~79_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~78_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~0_combout )))

	.dataa(\ALU_1|j~78_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~19_combout ),
	.datad(\ALU_1|Add25~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~79 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \ALU_1|j~80 (
// Equation(s):
// \ALU_1|j~80_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~79_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~0_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~20_combout ),
	.datac(\ALU_1|j~79_combout ),
	.datad(\ALU_1|Add26~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~80 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \ALU_1|j~81 (
// Equation(s):
// \ALU_1|j~81_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~80_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~0_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~21_combout ),
	.datac(\ALU_1|j~80_combout ),
	.datad(\ALU_1|Add27~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~81 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \ALU_1|j~160 (
// Equation(s):
// \ALU_1|j~160_combout  = (\ALU_1|always0~19_combout  & (\ALU_1|j~159_combout )) # (!\ALU_1|always0~19_combout  & ((\ALU_1|Add25~6_combout )))

	.dataa(\ALU_1|j~159_combout ),
	.datab(\ALU_1|always0~19_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add25~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~160_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~160 .lut_mask = 16'hBB88;
defparam \ALU_1|j~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \ALU_1|j~161 (
// Equation(s):
// \ALU_1|j~161_combout  = (\ALU_1|always0~20_combout  & (\ALU_1|j~160_combout )) # (!\ALU_1|always0~20_combout  & ((\ALU_1|Add26~6_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~160_combout ),
	.datac(\ALU_1|always0~20_combout ),
	.datad(\ALU_1|Add26~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~161_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~161 .lut_mask = 16'hCFC0;
defparam \ALU_1|j~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \ALU_1|j~162 (
// Equation(s):
// \ALU_1|j~162_combout  = (\ALU_1|always0~21_combout  & (\ALU_1|j~161_combout )) # (!\ALU_1|always0~21_combout  & ((\ALU_1|Add27~6_combout )))

	.dataa(\ALU_1|always0~21_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~161_combout ),
	.datad(\ALU_1|Add27~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~162_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~162 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \ALU_1|j~163 (
// Equation(s):
// \ALU_1|j~163_combout  = (\ALU_1|always0~22_combout  & ((\ALU_1|j~162_combout ))) # (!\ALU_1|always0~22_combout  & (\ALU_1|Add28~6_combout ))

	.dataa(\ALU_1|always0~22_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add28~6_combout ),
	.datad(\ALU_1|j~162_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~163_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~163 .lut_mask = 16'hFA50;
defparam \ALU_1|j~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \ALU_1|j~164 (
// Equation(s):
// \ALU_1|j~164_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~163_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~6_combout )))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(gnd),
	.datac(\ALU_1|j~163_combout ),
	.datad(\ALU_1|Add29~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~164_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~164 .lut_mask = 16'hF5A0;
defparam \ALU_1|j~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \ALU_1|j~165 (
// Equation(s):
// \ALU_1|j~165_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~164_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~6_combout ))

	.dataa(\ALU_1|Add30~6_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~24_combout ),
	.datad(\ALU_1|j~164_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~165_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~165 .lut_mask = 16'hFA0A;
defparam \ALU_1|j~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \ALU_1|j~166 (
// Equation(s):
// \ALU_1|j~166_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~165_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~6_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~25_combout ),
	.datac(\ALU_1|Add31~6_combout ),
	.datad(\ALU_1|j~165_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~166_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~166 .lut_mask = 16'hFC30;
defparam \ALU_1|j~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \ALU_1|Mux28~1 (
// Equation(s):
// \ALU_1|Mux28~1_combout  = (\ALU_1|Mux28~0_combout  & ((\ALU_1|j~166_combout ) # ((\ALU_1|Mux16~3_combout )))) # (!\ALU_1|Mux28~0_combout  & (((!\ALU_1|Mux16~3_combout  & \ALU_1|Add32~6_combout ))))

	.dataa(\ALU_1|Mux28~0_combout ),
	.datab(\ALU_1|j~166_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\ALU_1|Add32~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux28~1 .lut_mask = 16'hADA8;
defparam \ALU_1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \ALU_1|Mux28~2 (
// Equation(s):
// \ALU_1|Mux28~2_combout  = (\ALU_1|Mux16~5_combout  & ((\ALU_1|Mux16~6_combout  & (\ALU_1|ALU_out~2_combout )) # (!\ALU_1|Mux16~6_combout  & ((\ALU_1|Mux28~1_combout ))))) # (!\ALU_1|Mux16~5_combout  & (!\ALU_1|Mux16~6_combout ))

	.dataa(\ALU_1|Mux16~5_combout ),
	.datab(\ALU_1|Mux16~6_combout ),
	.datac(\ALU_1|ALU_out~2_combout ),
	.datad(\ALU_1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux28~2 .lut_mask = 16'hB391;
defparam \ALU_1|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \ALU_1|Mux28~3 (
// Equation(s):
// \ALU_1|Mux28~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux28~2_combout  & (\sel_32_03_1|Mux28~0_combout )) # (!\ALU_1|Mux28~2_combout  & ((\ALU_1|Add0~8_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux28~2_combout ))))

	.dataa(\sel_32_03_1|Mux28~0_combout ),
	.datab(\ALU_1|Add0~8_combout ),
	.datac(\ALU_1|Mux16~2_combout ),
	.datad(\ALU_1|Mux28~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux28~3 .lut_mask = 16'hAFC0;
defparam \ALU_1|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \ALU_1|Mux28~4 (
// Equation(s):
// \ALU_1|Mux28~4_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux28~0_combout  & (!\reg_32|Mux28~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux28~3_combout ))))

	.dataa(\sel_32_03_1|Mux28~0_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\reg_32|Mux28~9_combout ),
	.datad(\ALU_1|Mux28~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux28~4 .lut_mask = 16'h3704;
defparam \ALU_1|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N10
cycloneive_lcell_comb \sel_32_2|result[3]~44 (
// Equation(s):
// \sel_32_2|result[3]~44_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[3]~135_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux28~4_combout )))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(gnd),
	.datac(\sel_32_2|result[3]~135_combout ),
	.datad(\ALU_1|Mux28~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[3]~44 .lut_mask = 16'hF5A0;
defparam \sel_32_2|result[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneive_lcell_comb \reg_32|register[6][3]~feeder (
// Equation(s):
// \reg_32|register[6][3]~feeder_combout  = \sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][3]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N15
dffeas \reg_32|register[6][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][3] .is_wysiwyg = "true";
defparam \reg_32|register[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneive_lcell_comb \reg_32|Mux28~2 (
// Equation(s):
// \reg_32|Mux28~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|register[6][3]~q ))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|register[2][3]~q ))))

	.dataa(\reg_32|register[2][3]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[6][3]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux28~2 .lut_mask = 16'hFC22;
defparam \reg_32|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneive_lcell_comb \reg_32|register[10][3]~114 (
// Equation(s):
// \reg_32|register[10][3]~114_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[3]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[10][3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][3]~114 .lut_mask = 16'h0F0F;
defparam \reg_32|register[10][3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N19
dffeas \reg_32|register[10][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][3]~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][3] .is_wysiwyg = "true";
defparam \reg_32|register[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneive_lcell_comb \reg_32|Mux28~3 (
// Equation(s):
// \reg_32|Mux28~3_combout  = (\reg_32|Mux28~2_combout  & (((!\GetIR_1|Mux7~0_combout )) # (!\reg_32|register[14][3]~q ))) # (!\reg_32|Mux28~2_combout  & (((\GetIR_1|Mux7~0_combout  & !\reg_32|register[10][3]~q ))))

	.dataa(\reg_32|register[14][3]~q ),
	.datab(\reg_32|Mux28~2_combout ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|register[10][3]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux28~3 .lut_mask = 16'h4C7C;
defparam \reg_32|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneive_lcell_comb \reg_32|register[8][3]~116 (
// Equation(s):
// \reg_32|register[8][3]~116_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[8][3]~116_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][3]~116 .lut_mask = 16'h00FF;
defparam \reg_32|register[8][3]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N25
dffeas \reg_32|register[8][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][3]~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][3] .is_wysiwyg = "true";
defparam \reg_32|register[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneive_lcell_comb \reg_32|register[12][3]~117 (
// Equation(s):
// \reg_32|register[12][3]~117_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[12][3]~117_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][3]~117 .lut_mask = 16'h00FF;
defparam \reg_32|register[12][3]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N19
dffeas \reg_32|register[12][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][3]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][3] .is_wysiwyg = "true";
defparam \reg_32|register[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N28
cycloneive_lcell_comb \reg_32|Mux28~5 (
// Equation(s):
// \reg_32|Mux28~5_combout  = (\reg_32|Mux28~4_combout  & (((!\reg_32|register[12][3]~q ) # (!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux28~4_combout  & (!\reg_32|register[8][3]~q  & (\GetIR_1|Mux7~0_combout )))

	.dataa(\reg_32|Mux28~4_combout ),
	.datab(\reg_32|register[8][3]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|register[12][3]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux28~5 .lut_mask = 16'h1ABA;
defparam \reg_32|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
cycloneive_lcell_comb \reg_32|Mux28~6 (
// Equation(s):
// \reg_32|Mux28~6_combout  = (\GetIR_1|Mux10~2_combout  & (\GetIR_1|Mux9~1_combout )) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|Mux28~3_combout )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux28~5_combout )))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|Mux28~3_combout ),
	.datad(\reg_32|Mux28~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux28~6 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N10
cycloneive_lcell_comb \reg_32|register[9][3]~112 (
// Equation(s):
// \reg_32|register[9][3]~112_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][3]~112_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][3]~112 .lut_mask = 16'h00FF;
defparam \reg_32|register[9][3]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N11
dffeas \reg_32|register[9][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][3]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][3] .is_wysiwyg = "true";
defparam \reg_32|register[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N10
cycloneive_lcell_comb \reg_32|register[1][3]~feeder (
// Equation(s):
// \reg_32|register[1][3]~feeder_combout  = \sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[3]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N11
dffeas \reg_32|register[1][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][3] .is_wysiwyg = "true";
defparam \reg_32|register[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N20
cycloneive_lcell_comb \reg_32|Mux28~0 (
// Equation(s):
// \reg_32|Mux28~0_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & (!\reg_32|register[9][3]~q )) # (!\GetIR_1|Mux7~0_combout  & ((\reg_32|register[1][3]~q )))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[9][3]~q ),
	.datac(\reg_32|register[1][3]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux28~0 .lut_mask = 16'hBB50;
defparam \reg_32|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N9
dffeas \reg_32|register[5][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[3]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][3] .is_wysiwyg = "true";
defparam \reg_32|register[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N24
cycloneive_lcell_comb \reg_32|register[13][3]~113 (
// Equation(s):
// \reg_32|register[13][3]~113_combout  = !\sel_32_2|result[3]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[3]~44_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][3]~113_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][3]~113 .lut_mask = 16'h00FF;
defparam \reg_32|register[13][3]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y24_N25
dffeas \reg_32|register[13][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][3]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][3] .is_wysiwyg = "true";
defparam \reg_32|register[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneive_lcell_comb \reg_32|Mux28~1 (
// Equation(s):
// \reg_32|Mux28~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux28~0_combout  & ((!\reg_32|register[13][3]~q ))) # (!\reg_32|Mux28~0_combout  & (\reg_32|register[5][3]~q )))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|Mux28~0_combout ))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|Mux28~0_combout ),
	.datac(\reg_32|register[5][3]~q ),
	.datad(\reg_32|register[13][3]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux28~1 .lut_mask = 16'h64EC;
defparam \reg_32|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneive_lcell_comb \reg_32|Mux28~9 (
// Equation(s):
// \reg_32|Mux28~9_combout  = (\reg_32|Mux28~6_combout  & ((\reg_32|Mux28~8_combout ) # ((!\GetIR_1|Mux10~2_combout )))) # (!\reg_32|Mux28~6_combout  & (((\reg_32|Mux28~1_combout  & \GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|Mux28~8_combout ),
	.datab(\reg_32|Mux28~6_combout ),
	.datac(\reg_32|Mux28~1_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux28~9 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneive_lcell_comb \ALU_1|always0~23 (
// Equation(s):
// \ALU_1|always0~23_combout  = (\ALU_1|always0~22_combout ) # (\Cpu_1|ALU_op[0]~19_combout  $ (\reg_32|Mux28~9_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux28~9_combout ),
	.datad(\ALU_1|always0~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~23 .lut_mask = 16'hFF3C;
defparam \ALU_1|always0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \ALU_1|always0~25 (
// Equation(s):
// \ALU_1|always0~25_combout  = (\ALU_1|always0~23_combout ) # ((\reg_32|Mux30~9_combout  & ((!\reg_32|Mux29~9_combout ) # (!\Cpu_1|ALU_op[0]~19_combout ))) # (!\reg_32|Mux30~9_combout  & ((\Cpu_1|ALU_op[0]~19_combout ) # (\reg_32|Mux29~9_combout ))))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\ALU_1|always0~23_combout ),
	.datad(\reg_32|Mux29~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~25 .lut_mask = 16'hF7FE;
defparam \ALU_1|always0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneive_lcell_comb \ALU_1|j~254 (
// Equation(s):
// \ALU_1|j~254_combout  = (\ALU_1|always0~23_combout  & (\ALU_1|j~253_combout )) # (!\ALU_1|always0~23_combout  & ((\ALU_1|Add29~14_combout )))

	.dataa(gnd),
	.datab(\ALU_1|always0~23_combout ),
	.datac(\ALU_1|j~253_combout ),
	.datad(\ALU_1|Add29~14_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~254_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~254 .lut_mask = 16'hF3C0;
defparam \ALU_1|j~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \ALU_1|j~255 (
// Equation(s):
// \ALU_1|j~255_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~254_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~14_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~24_combout ),
	.datac(\ALU_1|Add30~14_combout ),
	.datad(\ALU_1|j~254_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~255_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~255 .lut_mask = 16'hFC30;
defparam \ALU_1|j~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \ALU_1|j~256 (
// Equation(s):
// \ALU_1|j~256_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~255_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~14_combout ))

	.dataa(\ALU_1|Add31~14_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~25_combout ),
	.datad(\ALU_1|j~255_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~256_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~256 .lut_mask = 16'hFA0A;
defparam \ALU_1|j~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \ALU_1|Mux24~0 (
// Equation(s):
// \ALU_1|Mux24~0_combout  = (\ALU_1|Mux16~3_combout  & (\ALU_1|Mux16~4_combout )) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux16~4_combout  & (\ALU_1|Add32~14_combout )) # (!\ALU_1|Mux16~4_combout  & ((\ALU_1|j~256_combout )))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux16~4_combout ),
	.datac(\ALU_1|Add32~14_combout ),
	.datad(\ALU_1|j~256_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux24~0 .lut_mask = 16'hD9C8;
defparam \ALU_1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \ALU_1|Mux24~1 (
// Equation(s):
// \ALU_1|Mux24~1_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux24~0_combout  & ((\ALU_1|Mux24~0_combout ) # (!\reg_32|Mux24~9_combout ))) # (!\sel_32_03_1|Mux24~0_combout  & (\reg_32|Mux24~9_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux24~0_combout ))))

	.dataa(\sel_32_03_1|Mux24~0_combout ),
	.datab(\reg_32|Mux24~9_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\ALU_1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux24~1 .lut_mask = 16'hEF60;
defparam \ALU_1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \ALU_1|Mux24~2 (
// Equation(s):
// \ALU_1|Mux24~2_combout  = (\ALU_1|Mux16~6_combout  & (\ALU_1|ALU_out~6_combout  & (\ALU_1|Mux16~5_combout ))) # (!\ALU_1|Mux16~6_combout  & (((\ALU_1|Mux24~1_combout ) # (!\ALU_1|Mux16~5_combout ))))

	.dataa(\ALU_1|Mux16~6_combout ),
	.datab(\ALU_1|ALU_out~6_combout ),
	.datac(\ALU_1|Mux16~5_combout ),
	.datad(\ALU_1|Mux24~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux24~2 .lut_mask = 16'hD585;
defparam \ALU_1|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \ALU_1|Mux24~3 (
// Equation(s):
// \ALU_1|Mux24~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux24~2_combout  & (\sel_32_03_1|Mux24~0_combout )) # (!\ALU_1|Mux24~2_combout  & ((\ALU_1|Add0~16_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux24~2_combout ))))

	.dataa(\sel_32_03_1|Mux24~0_combout ),
	.datab(\ALU_1|Add0~16_combout ),
	.datac(\ALU_1|Mux16~2_combout ),
	.datad(\ALU_1|Mux24~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux24~3 .lut_mask = 16'hAFC0;
defparam \ALU_1|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \ALU_1|Mux24~4 (
// Equation(s):
// \ALU_1|Mux24~4_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux24~0_combout  & (!\reg_32|Mux24~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux24~3_combout ))))

	.dataa(\sel_32_03_1|Mux24~0_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\reg_32|Mux24~9_combout ),
	.datad(\ALU_1|Mux24~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux24~4 .lut_mask = 16'h3704;
defparam \ALU_1|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \sel_32_2|result[7]~55 (
// Equation(s):
// \sel_32_2|result[7]~55_combout  = (\sel_32_2|result[16]~38_combout  & (\sel_5_3|result[3]~9_combout  & ((\sel_5_3|result[0]~7_combout ) # (!\shift_reg_1|Add25~4_combout ))))

	.dataa(\shift_reg_1|Add25~4_combout ),
	.datab(\sel_32_2|result[16]~38_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[7]~55 .lut_mask = 16'hC400;
defparam \sel_32_2|result[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneive_lcell_comb \sel_32_2|result[7]~58 (
// Equation(s):
// \sel_32_2|result[7]~58_combout  = (\sel_5_3|result[4]~10_combout  & ((\sel_32_2|result[23]~57_combout ) # ((\sel_32_2|result[7]~55_combout )))) # (!\sel_5_3|result[4]~10_combout  & (((\shift_reg_1|ShiftRight0~121_combout ))))

	.dataa(\sel_32_2|result[23]~57_combout ),
	.datab(\shift_reg_1|ShiftRight0~121_combout ),
	.datac(\sel_32_2|result[7]~55_combout ),
	.datad(\sel_5_3|result[4]~10_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[7]~58 .lut_mask = 16'hFACC;
defparam \sel_32_2|result[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \sel_32_2|result[7]~59 (
// Equation(s):
// \sel_32_2|result[7]~59_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[7]~58_combout ))) # (!\Cpu_1|Shift_op[1]~0_combout  & (\ALU_1|Mux24~4_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\ALU_1|Mux24~4_combout ),
	.datad(\sel_32_2|result[7]~58_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[7]~59 .lut_mask = 16'hFC30;
defparam \sel_32_2|result[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N4
cycloneive_lcell_comb \reg_32|register[15][7]~feeder (
// Equation(s):
// \reg_32|register[15][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[15][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[15][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N5
dffeas \reg_32|register[15][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][7] .is_wysiwyg = "true";
defparam \reg_32|register[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N22
cycloneive_lcell_comb \reg_32|Mux24~7 (
// Equation(s):
// \reg_32|Mux24~7_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & (\reg_32|register[11][7]~q )) # (!\GetIR_1|Mux7~0_combout  & ((\reg_32|register[3][7]~q )))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[11][7]~q ),
	.datac(\reg_32|register[3][7]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux24~7 .lut_mask = 16'hEE50;
defparam \reg_32|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N18
cycloneive_lcell_comb \reg_32|Mux24~8 (
// Equation(s):
// \reg_32|Mux24~8_combout  = (\reg_32|Mux24~7_combout  & (((\reg_32|register[15][7]~q ) # (!\GetIR_1|Mux8~1_combout )))) # (!\reg_32|Mux24~7_combout  & (\reg_32|register[7][7]~q  & ((\GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|register[7][7]~q ),
	.datab(\reg_32|register[15][7]~q ),
	.datac(\reg_32|Mux24~7_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux24~8 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \reg_32|Mux24~4 (
// Equation(s):
// \reg_32|Mux24~4_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|register[4][7]~q ))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|register[0][7]~q ))))

	.dataa(\reg_32|register[0][7]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[4][7]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux24~4 .lut_mask = 16'hFC22;
defparam \reg_32|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N9
dffeas \reg_32|register[12][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[7]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][7] .is_wysiwyg = "true";
defparam \reg_32|register[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N26
cycloneive_lcell_comb \reg_32|register[8][7]~feeder (
// Equation(s):
// \reg_32|register[8][7]~feeder_combout  = \sel_32_2|result[7]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[8][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[8][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N27
dffeas \reg_32|register[8][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][7] .is_wysiwyg = "true";
defparam \reg_32|register[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \reg_32|Mux24~5 (
// Equation(s):
// \reg_32|Mux24~5_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux24~4_combout  & (\reg_32|register[12][7]~q )) # (!\reg_32|Mux24~4_combout  & ((\reg_32|register[8][7]~q ))))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|Mux24~4_combout ))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|Mux24~4_combout ),
	.datac(\reg_32|register[12][7]~q ),
	.datad(\reg_32|register[8][7]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux24~5 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \reg_32|Mux24~2 (
// Equation(s):
// \reg_32|Mux24~2_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & (\reg_32|register[6][7]~q )) # (!\GetIR_1|Mux8~1_combout  & ((!\reg_32|register[2][7]~q )))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[6][7]~q ),
	.datac(\reg_32|register[2][7]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux24~2 .lut_mask = 16'hEE05;
defparam \reg_32|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \reg_32|Mux24~3 (
// Equation(s):
// \reg_32|Mux24~3_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux24~2_combout  & (\reg_32|register[14][7]~q )) # (!\reg_32|Mux24~2_combout  & ((\reg_32|register[10][7]~q ))))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux24~2_combout ))))

	.dataa(\reg_32|register[14][7]~q ),
	.datab(\reg_32|register[10][7]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|Mux24~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux24~3 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneive_lcell_comb \reg_32|Mux24~6 (
// Equation(s):
// \reg_32|Mux24~6_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux24~3_combout ))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|Mux24~5_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|Mux24~5_combout ),
	.datac(\reg_32|Mux24~3_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux24~6 .lut_mask = 16'hFA44;
defparam \reg_32|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N16
cycloneive_lcell_comb \reg_32|Mux24~9 (
// Equation(s):
// \reg_32|Mux24~9_combout  = (\reg_32|Mux24~6_combout  & (((\reg_32|Mux24~8_combout ) # (!\GetIR_1|Mux10~2_combout )))) # (!\reg_32|Mux24~6_combout  & (\reg_32|Mux24~1_combout  & ((\GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|Mux24~1_combout ),
	.datab(\reg_32|Mux24~8_combout ),
	.datac(\reg_32|Mux24~6_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux24~9 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneive_lcell_comb \ALU_1|Mux23~0 (
// Equation(s):
// \ALU_1|Mux23~0_combout  = (\ALU_1|Mux17~2_combout  & ((\ALU_1|Mux17~1_combout ) # ((\ALU_1|Add0~18_combout )))) # (!\ALU_1|Mux17~2_combout  & (!\ALU_1|Mux17~1_combout  & (\ALU_1|ALU_out~7_combout )))

	.dataa(\ALU_1|Mux17~2_combout ),
	.datab(\ALU_1|Mux17~1_combout ),
	.datac(\ALU_1|ALU_out~7_combout ),
	.datad(\ALU_1|Add0~18_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux23~0 .lut_mask = 16'hBA98;
defparam \ALU_1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneive_lcell_comb \ALU_1|Mux23~1 (
// Equation(s):
// \ALU_1|Mux23~1_combout  = (\ALU_1|Mux17~0_combout  & (((\ALU_1|Mux23~0_combout )))) # (!\ALU_1|Mux17~0_combout  & ((\ALU_1|Mux23~0_combout  & ((\sel_32_03_1|Mux23~0_combout ))) # (!\ALU_1|Mux23~0_combout  & (\sel_32_03_1|Mux24~0_combout ))))

	.dataa(\sel_32_03_1|Mux24~0_combout ),
	.datab(\ALU_1|Mux17~0_combout ),
	.datac(\ALU_1|Mux23~0_combout ),
	.datad(\sel_32_03_1|Mux23~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux23~1 .lut_mask = 16'hF2C2;
defparam \ALU_1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \reg_32|register[2][8]~129 (
// Equation(s):
// \reg_32|register[2][8]~129_combout  = !\sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[8]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[2][8]~129_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][8]~129 .lut_mask = 16'h0F0F;
defparam \reg_32|register[2][8]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N7
dffeas \reg_32|register[2][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][8]~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][8] .is_wysiwyg = "true";
defparam \reg_32|register[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneive_lcell_comb \reg_32|register[1][8]~130 (
// Equation(s):
// \reg_32|register[1][8]~130_combout  = !\sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[8]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[1][8]~130_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][8]~130 .lut_mask = 16'h0F0F;
defparam \reg_32|register[1][8]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N15
dffeas \reg_32|register[1][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][8]~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][8] .is_wysiwyg = "true";
defparam \reg_32|register[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
cycloneive_lcell_comb \reg_32|register~41 (
// Equation(s):
// \reg_32|register~41_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[8]~137_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux23~5_combout )))))

	.dataa(\sel_32_2|result[8]~137_combout ),
	.datab(\reg_32|register[0][31]~28_combout ),
	.datac(\Cpu_1|Shift_op[1]~0_combout ),
	.datad(\ALU_1|Mux23~5_combout ),
	.cin(gnd),
	.combout(\reg_32|register~41_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~41 .lut_mask = 16'h8C80;
defparam \reg_32|register~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N3
dffeas \reg_32|register[0][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][8] .is_wysiwyg = "true";
defparam \reg_32|register[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \reg_32|Mux23~4 (
// Equation(s):
// \reg_32|Mux23~4_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )) # (!\reg_32|register[1][8]~q ))) # (!\GetIR_1|Mux10~2_combout  & (((!\GetIR_1|Mux9~1_combout  & \reg_32|register[0][8]~q ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[1][8]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|register[0][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux23~4 .lut_mask = 16'hA7A2;
defparam \reg_32|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneive_lcell_comb \reg_32|register[3][8]~131 (
// Equation(s):
// \reg_32|register[3][8]~131_combout  = !\sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[8]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[3][8]~131_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][8]~131 .lut_mask = 16'h0F0F;
defparam \reg_32|register[3][8]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N27
dffeas \reg_32|register[3][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][8]~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][8] .is_wysiwyg = "true";
defparam \reg_32|register[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \reg_32|Mux23~5 (
// Equation(s):
// \reg_32|Mux23~5_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux23~4_combout  & ((!\reg_32|register[3][8]~q ))) # (!\reg_32|Mux23~4_combout  & (!\reg_32|register[2][8]~q )))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux23~4_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[2][8]~q ),
	.datac(\reg_32|Mux23~4_combout ),
	.datad(\reg_32|register[3][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux23~5 .lut_mask = 16'h52F2;
defparam \reg_32|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
cycloneive_lcell_comb \reg_32|register[7][8]~feeder (
// Equation(s):
// \reg_32|register[7][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[8]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N29
dffeas \reg_32|register[7][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][8] .is_wysiwyg = "true";
defparam \reg_32|register[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \reg_32|register[5][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][8] .is_wysiwyg = "true";
defparam \reg_32|register[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \reg_32|Mux23~3 (
// Equation(s):
// \reg_32|Mux23~3_combout  = (\reg_32|Mux23~2_combout  & ((\reg_32|register[7][8]~q ) # ((!\GetIR_1|Mux10~2_combout )))) # (!\reg_32|Mux23~2_combout  & (((\reg_32|register[5][8]~q  & \GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|Mux23~2_combout ),
	.datab(\reg_32|register[7][8]~q ),
	.datac(\reg_32|register[5][8]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux23~3 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \reg_32|Mux23~6 (
// Equation(s):
// \reg_32|Mux23~6_combout  = (\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout ) # ((\reg_32|Mux23~3_combout )))) # (!\GetIR_1|Mux8~1_combout  & (!\GetIR_1|Mux7~0_combout  & (\reg_32|Mux23~5_combout )))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|Mux23~5_combout ),
	.datad(\reg_32|Mux23~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux23~6 .lut_mask = 16'hBA98;
defparam \reg_32|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N11
dffeas \reg_32|register[15][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][8] .is_wysiwyg = "true";
defparam \reg_32|register[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N1
dffeas \reg_32|register[13][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][8] .is_wysiwyg = "true";
defparam \reg_32|register[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneive_lcell_comb \reg_32|Mux23~8 (
// Equation(s):
// \reg_32|Mux23~8_combout  = (\reg_32|Mux23~7_combout  & (((\reg_32|register[15][8]~q )) # (!\GetIR_1|Mux10~2_combout ))) # (!\reg_32|Mux23~7_combout  & (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[13][8]~q ))))

	.dataa(\reg_32|Mux23~7_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[15][8]~q ),
	.datad(\reg_32|register[13][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux23~8 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \reg_32|Mux23~9 (
// Equation(s):
// \reg_32|Mux23~9_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux23~6_combout  & ((\reg_32|Mux23~8_combout ))) # (!\reg_32|Mux23~6_combout  & (\reg_32|Mux23~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux23~6_combout ))))

	.dataa(\reg_32|Mux23~1_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|Mux23~6_combout ),
	.datad(\reg_32|Mux23~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux23~9 .lut_mask = 16'hF838;
defparam \reg_32|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
cycloneive_lcell_comb \ALU_1|Mux23~2 (
// Equation(s):
// \ALU_1|Mux23~2_combout  = (\ALU_1|Mux16~4_combout  & ((\ALU_1|Mux16~3_combout ) # ((\ALU_1|Add32~16_combout )))) # (!\ALU_1|Mux16~4_combout  & (!\ALU_1|Mux16~3_combout  & (\ALU_1|j~276_combout )))

	.dataa(\ALU_1|Mux16~4_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\ALU_1|j~276_combout ),
	.datad(\ALU_1|Add32~16_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux23~2 .lut_mask = 16'hBA98;
defparam \ALU_1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
cycloneive_lcell_comb \ALU_1|Mux23~3 (
// Equation(s):
// \ALU_1|Mux23~3_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux23~0_combout  & ((\ALU_1|Mux23~2_combout ) # (!\reg_32|Mux23~9_combout ))) # (!\sel_32_03_1|Mux23~0_combout  & (\reg_32|Mux23~9_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux23~2_combout ))))

	.dataa(\sel_32_03_1|Mux23~0_combout ),
	.datab(\reg_32|Mux23~9_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\ALU_1|Mux23~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux23~3 .lut_mask = 16'hEF60;
defparam \ALU_1|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
cycloneive_lcell_comb \ALU_1|Mux23~4 (
// Equation(s):
// \ALU_1|Mux23~4_combout  = (\ALU_1|Mux16~8_combout  & (!\reg_32|Mux23~9_combout  & (!\sel_32_03_1|Mux23~0_combout ))) # (!\ALU_1|Mux16~8_combout  & (((\ALU_1|Mux23~3_combout ))))

	.dataa(\reg_32|Mux23~9_combout ),
	.datab(\ALU_1|Mux16~8_combout ),
	.datac(\sel_32_03_1|Mux23~0_combout ),
	.datad(\ALU_1|Mux23~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux23~4 .lut_mask = 16'h3704;
defparam \ALU_1|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
cycloneive_lcell_comb \ALU_1|Mux23~5 (
// Equation(s):
// \ALU_1|Mux23~5_combout  = (\ALU_1|ALU_ctr[2]~26_combout  & (\ALU_1|Mux23~1_combout )) # (!\ALU_1|ALU_ctr[2]~26_combout  & ((\ALU_1|Mux23~4_combout )))

	.dataa(gnd),
	.datab(\ALU_1|ALU_ctr[2]~26_combout ),
	.datac(\ALU_1|Mux23~1_combout ),
	.datad(\ALU_1|Mux23~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux23~5 .lut_mask = 16'hF3C0;
defparam \ALU_1|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
cycloneive_lcell_comb \sel_32_2|result[8]~61 (
// Equation(s):
// \sel_32_2|result[8]~61_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[8]~137_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux23~5_combout )))

	.dataa(\sel_32_2|result[8]~137_combout ),
	.datab(gnd),
	.datac(\Cpu_1|Shift_op[1]~0_combout ),
	.datad(\ALU_1|Mux23~5_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[8]~61 .lut_mask = 16'hAFA0;
defparam \sel_32_2|result[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N21
dffeas \reg_32|register[22][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][8] .is_wysiwyg = "true";
defparam \reg_32|register[22][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \reg_32|register[26][8]~feeder (
// Equation(s):
// \reg_32|register[26][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[8]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[26][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \reg_32|register[26][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][8] .is_wysiwyg = "true";
defparam \reg_32|register[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N15
dffeas \reg_32|register[18][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][8] .is_wysiwyg = "true";
defparam \reg_32|register[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \reg_32|Mux55~10 (
// Equation(s):
// \reg_32|Mux55~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[26][8]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[18][8]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[26][8]~q ),
	.datac(\reg_32|register[18][8]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N20
cycloneive_lcell_comb \reg_32|Mux55~11 (
// Equation(s):
// \reg_32|Mux55~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux55~10_combout  & (\reg_32|register[30][8]~q )) # (!\reg_32|Mux55~10_combout  & ((\reg_32|register[22][8]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux55~10_combout ))))

	.dataa(\reg_32|register[30][8]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[22][8]~q ),
	.datad(\reg_32|Mux55~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~11 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y23_N27
dffeas \reg_32|register[19][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][8] .is_wysiwyg = "true";
defparam \reg_32|register[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N26
cycloneive_lcell_comb \reg_32|Mux55~17 (
// Equation(s):
// \reg_32|Mux55~17_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][8]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[19][8]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[23][8]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[19][8]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~17 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N19
dffeas \reg_32|register[31][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[8]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][8] .is_wysiwyg = "true";
defparam \reg_32|register[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N8
cycloneive_lcell_comb \reg_32|register[27][8]~feeder (
// Equation(s):
// \reg_32|register[27][8]~feeder_combout  = \sel_32_2|result[8]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[8]~61_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][8]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y23_N9
dffeas \reg_32|register[27][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][8] .is_wysiwyg = "true";
defparam \reg_32|register[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
cycloneive_lcell_comb \reg_32|Mux55~18 (
// Equation(s):
// \reg_32|Mux55~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux55~17_combout  & (\reg_32|register[31][8]~q )) # (!\reg_32|Mux55~17_combout  & ((\reg_32|register[27][8]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux55~17_combout ))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux55~17_combout ),
	.datac(\reg_32|register[31][8]~q ),
	.datad(\reg_32|register[27][8]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~18 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
cycloneive_lcell_comb \reg_32|Mux55~19 (
// Equation(s):
// \reg_32|Mux55~19_combout  = (\reg_32|Mux55~16_combout  & (((\reg_32|Mux55~18_combout ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux55~16_combout  & (\reg_32|Mux55~11_combout  & (\sel_5_2|result[1]~0_combout )))

	.dataa(\reg_32|Mux55~16_combout ),
	.datab(\reg_32|Mux55~11_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux55~18_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~19 .lut_mask = 16'hEA4A;
defparam \reg_32|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N10
cycloneive_lcell_comb \reg_32|Mux55~20 (
// Equation(s):
// \reg_32|Mux55~20_combout  = (\Cpu_1|Equal18~1_combout  & (\reg_32|Mux55~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux55~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux55~9_combout ))))

	.dataa(\reg_32|Mux55~9_combout ),
	.datab(\reg_32|Mux55~19_combout ),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\GetIR_1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux55~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux55~20 .lut_mask = 16'hACAA;
defparam \reg_32|Mux55~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~78 (
// Equation(s):
// \shift_reg_1|ShiftRight0~78_combout  = (\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & (\reg_32|Mux55~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux57~20_combout )))))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\reg_32|Mux55~20_combout ),
	.datac(\reg_32|Mux57~20_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~78 .lut_mask = 16'h88A0;
defparam \shift_reg_1|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~54 (
// Equation(s):
// \shift_reg_1|ShiftRight0~54_combout  = (\sel_5_3|result[1]~6_combout  & (\reg_32|Mux56~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux58~20_combout )))

	.dataa(\reg_32|Mux56~20_combout ),
	.datab(\reg_32|Mux58~20_combout ),
	.datac(gnd),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~54 .lut_mask = 16'hAACC;
defparam \shift_reg_1|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~79 (
// Equation(s):
// \shift_reg_1|ShiftRight0~79_combout  = (\shift_reg_1|ShiftRight0~78_combout ) # ((!\sel_5_3|result[0]~7_combout  & \shift_reg_1|ShiftRight0~54_combout ))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\shift_reg_1|ShiftRight0~78_combout ),
	.datac(\shift_reg_1|ShiftRight0~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~79 .lut_mask = 16'hDCDC;
defparam \shift_reg_1|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~117 (
// Equation(s):
// \shift_reg_1|ShiftRight0~117_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~76_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~79_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~79_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~117_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~117 .lut_mask = 16'hFC0C;
defparam \shift_reg_1|ShiftRight0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~118 (
// Equation(s):
// \shift_reg_1|ShiftRight0~118_combout  = (\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~116_combout ))) # (!\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~117_combout ))

	.dataa(gnd),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\shift_reg_1|ShiftRight0~117_combout ),
	.datad(\shift_reg_1|ShiftRight0~116_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~118_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~118 .lut_mask = 16'hFC30;
defparam \shift_reg_1|ShiftRight0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneive_lcell_comb \sel_32_2|result[5]~50 (
// Equation(s):
// \sel_32_2|result[5]~50_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[5]~49_combout ) # ((!\sel_5_3|result[4]~10_combout  & \shift_reg_1|ShiftRight0~118_combout ))))

	.dataa(\sel_32_2|result[5]~49_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\Cpu_1|Shift_op[1]~0_combout ),
	.datad(\shift_reg_1|ShiftRight0~118_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[5]~50 .lut_mask = 16'hB0A0;
defparam \sel_32_2|result[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \reg_32|register~38 (
// Equation(s):
// \reg_32|register~38_combout  = (\reg_32|register[0][31]~28_combout  & ((\sel_32_2|result[5]~50_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux26~4_combout ))))

	.dataa(\reg_32|register[0][31]~28_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[5]~50_combout ),
	.datad(\ALU_1|Mux26~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~38 .lut_mask = 16'hA2A0;
defparam \reg_32|register~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \reg_32|register[0][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][5] .is_wysiwyg = "true";
defparam \reg_32|register[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneive_lcell_comb \reg_32|Mux26~4 (
// Equation(s):
// \reg_32|Mux26~4_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & (\reg_32|register[8][5]~q )) # (!\GetIR_1|Mux7~0_combout  & ((\reg_32|register[0][5]~q )))))

	.dataa(\reg_32|register[8][5]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|register[0][5]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux26~4 .lut_mask = 16'hEE30;
defparam \reg_32|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneive_lcell_comb \reg_32|register[4][5]~feeder (
// Equation(s):
// \reg_32|register[4][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[5]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N11
dffeas \reg_32|register[4][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][5] .is_wysiwyg = "true";
defparam \reg_32|register[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneive_lcell_comb \reg_32|Mux26~5 (
// Equation(s):
// \reg_32|Mux26~5_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux26~4_combout  & (\reg_32|register[12][5]~q )) # (!\reg_32|Mux26~4_combout  & ((\reg_32|register[4][5]~q ))))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux26~4_combout ))))

	.dataa(\reg_32|register[12][5]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|Mux26~4_combout ),
	.datad(\reg_32|register[4][5]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux26~5 .lut_mask = 16'hBCB0;
defparam \reg_32|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N17
dffeas \reg_32|register[5][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][5] .is_wysiwyg = "true";
defparam \reg_32|register[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \reg_32|register[1][5]~123 (
// Equation(s):
// \reg_32|register[1][5]~123_combout  = !\sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[5]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[1][5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][5]~123 .lut_mask = 16'h0F0F;
defparam \reg_32|register[1][5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N11
dffeas \reg_32|register[1][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][5]~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][5] .is_wysiwyg = "true";
defparam \reg_32|register[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneive_lcell_comb \reg_32|Mux26~2 (
// Equation(s):
// \reg_32|Mux26~2_combout  = (\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout ) # ((\reg_32|register[5][5]~q )))) # (!\GetIR_1|Mux8~1_combout  & (!\GetIR_1|Mux7~0_combout  & ((!\reg_32|register[1][5]~q ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[5][5]~q ),
	.datad(\reg_32|register[1][5]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux26~2 .lut_mask = 16'hA8B9;
defparam \reg_32|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
cycloneive_lcell_comb \reg_32|register[9][5]~feeder (
// Equation(s):
// \reg_32|register[9][5]~feeder_combout  = \sel_32_2|result[5]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[5]~51_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][5]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N21
dffeas \reg_32|register[9][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][5] .is_wysiwyg = "true";
defparam \reg_32|register[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
cycloneive_lcell_comb \reg_32|Mux26~3 (
// Equation(s):
// \reg_32|Mux26~3_combout  = (\reg_32|Mux26~2_combout  & ((\reg_32|register[13][5]~q ) # ((!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux26~2_combout  & (((\GetIR_1|Mux7~0_combout  & \reg_32|register[9][5]~q ))))

	.dataa(\reg_32|register[13][5]~q ),
	.datab(\reg_32|Mux26~2_combout ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|register[9][5]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux26~3 .lut_mask = 16'hBC8C;
defparam \reg_32|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \reg_32|Mux26~6 (
// Equation(s):
// \reg_32|Mux26~6_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout ) # (\reg_32|Mux26~3_combout )))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|Mux26~5_combout  & (!\GetIR_1|Mux9~1_combout )))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|Mux26~5_combout ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|Mux26~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux26~6 .lut_mask = 16'hAEA4;
defparam \reg_32|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneive_lcell_comb \reg_32|Mux26~7 (
// Equation(s):
// \reg_32|Mux26~7_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|register[7][5]~q ))) # (!\GetIR_1|Mux8~1_combout  & (!\reg_32|register[3][5]~q ))))

	.dataa(\reg_32|register[3][5]~q ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|register[7][5]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux26~7 .lut_mask = 16'hFC11;
defparam \reg_32|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneive_lcell_comb \reg_32|Mux26~8 (
// Equation(s):
// \reg_32|Mux26~8_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux26~7_combout  & ((\reg_32|register[15][5]~q ))) # (!\reg_32|Mux26~7_combout  & (\reg_32|register[11][5]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux26~7_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[11][5]~q ),
	.datac(\reg_32|Mux26~7_combout ),
	.datad(\reg_32|register[15][5]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux26~8 .lut_mask = 16'hF858;
defparam \reg_32|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \reg_32|Mux26~9 (
// Equation(s):
// \reg_32|Mux26~9_combout  = (\reg_32|Mux26~6_combout  & (((\reg_32|Mux26~8_combout ) # (!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux26~6_combout  & (\reg_32|Mux26~1_combout  & ((\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|Mux26~1_combout ),
	.datab(\reg_32|Mux26~6_combout ),
	.datac(\reg_32|Mux26~8_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux26~9 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \ALU_1|ALU_out~5 (
// Equation(s):
// \ALU_1|ALU_out~5_combout  = (\reg_32|Mux25~9_combout  & \sel_32_03_1|Mux25~0_combout )

	.dataa(gnd),
	.datab(\reg_32|Mux25~9_combout ),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux25~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~5 .lut_mask = 16'hCC00;
defparam \ALU_1|ALU_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \ALU_1|j~233 (
// Equation(s):
// \ALU_1|j~233_combout  = (\ALU_1|always0~23_combout  & ((\ALU_1|j~232_combout ))) # (!\ALU_1|always0~23_combout  & (\ALU_1|Add29~12_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~23_combout ),
	.datac(\ALU_1|Add29~12_combout ),
	.datad(\ALU_1|j~232_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~233_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~233 .lut_mask = 16'hFC30;
defparam \ALU_1|j~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \ALU_1|j~234 (
// Equation(s):
// \ALU_1|j~234_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~233_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~12_combout )))

	.dataa(gnd),
	.datab(\ALU_1|j~233_combout ),
	.datac(\ALU_1|Add30~12_combout ),
	.datad(\ALU_1|always0~24_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~234_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~234 .lut_mask = 16'hCCF0;
defparam \ALU_1|j~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \ALU_1|j~235 (
// Equation(s):
// \ALU_1|j~235_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~234_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~12_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~25_combout ),
	.datac(\ALU_1|Add31~12_combout ),
	.datad(\ALU_1|j~234_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~235_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~235 .lut_mask = 16'hFC30;
defparam \ALU_1|j~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \ALU_1|Mux25~3 (
// Equation(s):
// \ALU_1|Mux25~3_combout  = (\ALU_1|Mux25~2_combout  & ((\ALU_1|Mux16~3_combout ) # ((\ALU_1|Add32~12_combout )))) # (!\ALU_1|Mux25~2_combout  & (!\ALU_1|Mux16~3_combout  & ((\ALU_1|j~235_combout ))))

	.dataa(\ALU_1|Mux25~2_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\ALU_1|Add32~12_combout ),
	.datad(\ALU_1|j~235_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux25~3 .lut_mask = 16'hB9A8;
defparam \ALU_1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \ALU_1|Mux25~4 (
// Equation(s):
// \ALU_1|Mux25~4_combout  = (\ALU_1|Mux16~5_combout  & ((\ALU_1|Mux16~6_combout  & (\ALU_1|ALU_out~5_combout )) # (!\ALU_1|Mux16~6_combout  & ((\ALU_1|Mux25~3_combout ))))) # (!\ALU_1|Mux16~5_combout  & (!\ALU_1|Mux16~6_combout ))

	.dataa(\ALU_1|Mux16~5_combout ),
	.datab(\ALU_1|Mux16~6_combout ),
	.datac(\ALU_1|ALU_out~5_combout ),
	.datad(\ALU_1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux25~4 .lut_mask = 16'hB391;
defparam \ALU_1|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \ALU_1|Mux25~5 (
// Equation(s):
// \ALU_1|Mux25~5_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux25~4_combout  & (\sel_32_03_1|Mux25~0_combout )) # (!\ALU_1|Mux25~4_combout  & ((\ALU_1|Add0~14_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux25~4_combout ))))

	.dataa(\sel_32_03_1|Mux25~0_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|Add0~14_combout ),
	.datad(\ALU_1|Mux25~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux25~5 .lut_mask = 16'hBBC0;
defparam \ALU_1|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \ALU_1|Mux25~6 (
// Equation(s):
// \ALU_1|Mux25~6_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux25~0_combout  & (!\reg_32|Mux25~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux25~5_combout ))))

	.dataa(\sel_32_03_1|Mux25~0_combout ),
	.datab(\reg_32|Mux25~9_combout ),
	.datac(\ALU_1|Mux16~7_combout ),
	.datad(\ALU_1|Mux25~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux25~6 .lut_mask = 16'h1F10;
defparam \ALU_1|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \sel_32_2|result[6]~54 (
// Equation(s):
// \sel_32_2|result[6]~54_combout  = (\sel_32_2|result[6]~53_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux25~6_combout ))

	.dataa(\sel_32_2|result[6]~53_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(gnd),
	.datad(\ALU_1|Mux25~6_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[6]~54 .lut_mask = 16'hBBAA;
defparam \sel_32_2|result[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \reg_32|register[15][6]~feeder (
// Equation(s):
// \reg_32|register[15][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[6]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N3
dffeas \reg_32|register[15][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][6] .is_wysiwyg = "true";
defparam \reg_32|register[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N1
dffeas \reg_32|register[14][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][6] .is_wysiwyg = "true";
defparam \reg_32|register[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \reg_32|register[13][6]~feeder (
// Equation(s):
// \reg_32|register[13][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[6]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N1
dffeas \reg_32|register[13][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][6] .is_wysiwyg = "true";
defparam \reg_32|register[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \reg_32|register[12][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][6] .is_wysiwyg = "true";
defparam \reg_32|register[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \reg_32|Mux25~7 (
// Equation(s):
// \reg_32|Mux25~7_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[13][6]~q ) # ((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|register[12][6]~q  & !\GetIR_1|Mux9~1_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[13][6]~q ),
	.datac(\reg_32|register[12][6]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux25~7 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \reg_32|Mux25~8 (
// Equation(s):
// \reg_32|Mux25~8_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux25~7_combout  & (\reg_32|register[15][6]~q )) # (!\reg_32|Mux25~7_combout  & ((\reg_32|register[14][6]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux25~7_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[15][6]~q ),
	.datac(\reg_32|register[14][6]~q ),
	.datad(\reg_32|Mux25~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux25~8 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \shift_reg_1|Mux57~0 (
// Equation(s):
// \shift_reg_1|Mux57~0_combout  = (\shift_reg_1|Mux61~0_combout  & (\sel_5_3|result[3]~9_combout  & ((\sel_5_3|result[2]~8_combout ) # (\sel_5_3|result[1]~6_combout ))))

	.dataa(\shift_reg_1|Mux61~0_combout ),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux57~0 .lut_mask = 16'hA080;
defparam \shift_reg_1|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \sel_32_2|result[6]~52 (
// Equation(s):
// \sel_32_2|result[6]~52_combout  = (!\shift_reg_1|Mux57~0_combout  & ((\shift_reg_1|Add25~3_combout  & (\shift_reg_1|Mux25~1_combout )) # (!\shift_reg_1|Add25~3_combout  & ((\shift_reg_1|Mux25~3_combout )))))

	.dataa(\shift_reg_1|Mux25~1_combout ),
	.datab(\shift_reg_1|Add25~3_combout ),
	.datac(\shift_reg_1|Mux57~0_combout ),
	.datad(\shift_reg_1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[6]~52 .lut_mask = 16'h0B08;
defparam \sel_32_2|result[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \sel_32_2|result[6]~53 (
// Equation(s):
// \sel_32_2|result[6]~53_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[6]~52_combout ) # ((\reg_32|Mux32~20_combout  & \shift_reg_1|Mux57~0_combout ))))

	.dataa(\reg_32|Mux32~20_combout ),
	.datab(\shift_reg_1|Mux57~0_combout ),
	.datac(\sel_32_2|result[6]~52_combout ),
	.datad(\Cpu_1|Shift_op[1]~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[6]~53 .lut_mask = 16'hF800;
defparam \sel_32_2|result[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \reg_32|register~39 (
// Equation(s):
// \reg_32|register~39_combout  = (\reg_32|register[0][31]~28_combout  & ((\sel_32_2|result[6]~53_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux25~6_combout ))))

	.dataa(\reg_32|register[0][31]~28_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\ALU_1|Mux25~6_combout ),
	.datad(\sel_32_2|result[6]~53_combout ),
	.cin(gnd),
	.combout(\reg_32|register~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~39 .lut_mask = 16'hAA20;
defparam \reg_32|register~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \reg_32|register[0][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][6] .is_wysiwyg = "true";
defparam \reg_32|register[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \reg_32|Mux25~4 (
// Equation(s):
// \reg_32|Mux25~4_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (!\reg_32|register[2][6]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[0][6]~q )))))

	.dataa(\reg_32|register[2][6]~q ),
	.datab(\reg_32|register[0][6]~q ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux25~4 .lut_mask = 16'hF50C;
defparam \reg_32|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N9
dffeas \reg_32|register[1][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][6] .is_wysiwyg = "true";
defparam \reg_32|register[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N17
dffeas \reg_32|register[3][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][6] .is_wysiwyg = "true";
defparam \reg_32|register[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \reg_32|Mux25~5 (
// Equation(s):
// \reg_32|Mux25~5_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux25~4_combout  & ((\reg_32|register[3][6]~q ))) # (!\reg_32|Mux25~4_combout  & (\reg_32|register[1][6]~q )))) # (!\GetIR_1|Mux10~2_combout  & (\reg_32|Mux25~4_combout ))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|Mux25~4_combout ),
	.datac(\reg_32|register[1][6]~q ),
	.datad(\reg_32|register[3][6]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux25~5 .lut_mask = 16'hEC64;
defparam \reg_32|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N3
dffeas \reg_32|register[9][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[6]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][6] .is_wysiwyg = "true";
defparam \reg_32|register[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \reg_32|register[11][6]~feeder (
// Equation(s):
// \reg_32|register[11][6]~feeder_combout  = \sel_32_2|result[6]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[6]~54_combout ),
	.cin(gnd),
	.combout(\reg_32|register[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][6]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N5
dffeas \reg_32|register[11][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][6] .is_wysiwyg = "true";
defparam \reg_32|register[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \reg_32|Mux25~3 (
// Equation(s):
// \reg_32|Mux25~3_combout  = (\reg_32|Mux25~2_combout  & (((\reg_32|register[11][6]~q )) # (!\GetIR_1|Mux10~2_combout ))) # (!\reg_32|Mux25~2_combout  & (\GetIR_1|Mux10~2_combout  & (\reg_32|register[9][6]~q )))

	.dataa(\reg_32|Mux25~2_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[9][6]~q ),
	.datad(\reg_32|register[11][6]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux25~3 .lut_mask = 16'hEA62;
defparam \reg_32|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \reg_32|Mux25~6 (
// Equation(s):
// \reg_32|Mux25~6_combout  = (\GetIR_1|Mux8~1_combout  & (\GetIR_1|Mux7~0_combout )) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux25~3_combout ))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|Mux25~5_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|Mux25~5_combout ),
	.datad(\reg_32|Mux25~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux25~6 .lut_mask = 16'hDC98;
defparam \reg_32|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \reg_32|Mux25~9 (
// Equation(s):
// \reg_32|Mux25~9_combout  = (\reg_32|Mux25~6_combout  & (((\reg_32|Mux25~8_combout ) # (!\GetIR_1|Mux8~1_combout )))) # (!\reg_32|Mux25~6_combout  & (\reg_32|Mux25~1_combout  & ((\GetIR_1|Mux8~1_combout ))))

	.dataa(\reg_32|Mux25~1_combout ),
	.datab(\reg_32|Mux25~8_combout ),
	.datac(\reg_32|Mux25~6_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux25~9 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \ALU_1|always0~20 (
// Equation(s):
// \ALU_1|always0~20_combout  = (\ALU_1|always0~18_combout ) # ((\Cpu_1|ALU_op[0]~19_combout  & ((!\reg_32|Mux24~9_combout ) # (!\reg_32|Mux25~9_combout ))) # (!\Cpu_1|ALU_op[0]~19_combout  & ((\reg_32|Mux25~9_combout ) # (\reg_32|Mux24~9_combout ))))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\reg_32|Mux25~9_combout ),
	.datac(\ALU_1|always0~18_combout ),
	.datad(\reg_32|Mux24~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~20 .lut_mask = 16'hF7FE;
defparam \ALU_1|always0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \ALU_1|always0~22 (
// Equation(s):
// \ALU_1|always0~22_combout  = (\ALU_1|always0~20_combout ) # ((\reg_32|Mux26~9_combout  & ((!\reg_32|Mux27~9_combout ) # (!\Cpu_1|ALU_op[0]~19_combout ))) # (!\reg_32|Mux26~9_combout  & ((\Cpu_1|ALU_op[0]~19_combout ) # (\reg_32|Mux27~9_combout ))))

	.dataa(\reg_32|Mux26~9_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux27~9_combout ),
	.datad(\ALU_1|always0~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~22 .lut_mask = 16'hFF7E;
defparam \ALU_1|always0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \ALU_1|always0~24 (
// Equation(s):
// \ALU_1|always0~24_combout  = (\ALU_1|always0~22_combout ) # ((\reg_32|Mux29~9_combout  & ((!\Cpu_1|ALU_op[0]~19_combout ) # (!\reg_32|Mux28~9_combout ))) # (!\reg_32|Mux29~9_combout  & ((\reg_32|Mux28~9_combout ) # (\Cpu_1|ALU_op[0]~19_combout ))))

	.dataa(\reg_32|Mux29~9_combout ),
	.datab(\ALU_1|always0~22_combout ),
	.datac(\reg_32|Mux28~9_combout ),
	.datad(\Cpu_1|ALU_op[0]~19_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~24 .lut_mask = 16'hDFFE;
defparam \ALU_1|always0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \ALU_1|j~312 (
// Equation(s):
// \ALU_1|j~312_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~311_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~20_combout )))

	.dataa(\ALU_1|j~311_combout ),
	.datab(\ALU_1|always0~24_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add30~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~312_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~312 .lut_mask = 16'hBB88;
defparam \ALU_1|j~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \ALU_1|j~313 (
// Equation(s):
// \ALU_1|j~313_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~312_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~20_combout )))

	.dataa(\ALU_1|always0~25_combout ),
	.datab(\ALU_1|j~312_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add31~20_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~313_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~313 .lut_mask = 16'hDD88;
defparam \ALU_1|j~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \ALU_1|Mux21~2 (
// Equation(s):
// \ALU_1|Mux21~2_combout  = (\ALU_1|Mux16~3_combout  & (((\ALU_1|Mux16~4_combout )))) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux16~4_combout  & ((\ALU_1|Add32~20_combout ))) # (!\ALU_1|Mux16~4_combout  & (\ALU_1|j~313_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|j~313_combout ),
	.datac(\ALU_1|Add32~20_combout ),
	.datad(\ALU_1|Mux16~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux21~2 .lut_mask = 16'hFA44;
defparam \ALU_1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \ALU_1|Mux21~3 (
// Equation(s):
// \ALU_1|Mux21~3_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux21~9_combout  & ((\ALU_1|Mux21~2_combout ) # (!\sel_32_03_1|Mux21~0_combout ))) # (!\reg_32|Mux21~9_combout  & (\sel_32_03_1|Mux21~0_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux21~2_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\reg_32|Mux21~9_combout ),
	.datac(\sel_32_03_1|Mux21~0_combout ),
	.datad(\ALU_1|Mux21~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux21~3 .lut_mask = 16'hFD28;
defparam \ALU_1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \ALU_1|Mux21~4 (
// Equation(s):
// \ALU_1|Mux21~4_combout  = (\ALU_1|Mux16~8_combout  & (!\reg_32|Mux21~9_combout  & (!\sel_32_03_1|Mux21~0_combout ))) # (!\ALU_1|Mux16~8_combout  & (((\ALU_1|Mux21~3_combout ))))

	.dataa(\ALU_1|Mux16~8_combout ),
	.datab(\reg_32|Mux21~9_combout ),
	.datac(\sel_32_03_1|Mux21~0_combout ),
	.datad(\ALU_1|Mux21~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux21~4 .lut_mask = 16'h5702;
defparam \ALU_1|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \ALU_1|Mux21~5 (
// Equation(s):
// \ALU_1|Mux21~5_combout  = (\ALU_1|ALU_ctr[2]~26_combout  & (\ALU_1|Mux21~1_combout )) # (!\ALU_1|ALU_ctr[2]~26_combout  & ((\ALU_1|Mux21~4_combout )))

	.dataa(\ALU_1|Mux21~1_combout ),
	.datab(\ALU_1|ALU_ctr[2]~26_combout ),
	.datac(gnd),
	.datad(\ALU_1|Mux21~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux21~5 .lut_mask = 16'hBB88;
defparam \ALU_1|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
cycloneive_lcell_comb \sel_32_2|result[10]~66 (
// Equation(s):
// \sel_32_2|result[10]~66_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[10]~65_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux21~5_combout )))

	.dataa(\sel_32_2|result[10]~65_combout ),
	.datab(gnd),
	.datac(\ALU_1|Mux21~5_combout ),
	.datad(\Cpu_1|Shift_op[1]~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[10]~66_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[10]~66 .lut_mask = 16'hAAF0;
defparam \sel_32_2|result[10]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N29
dffeas \reg_32|register[5][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][10] .is_wysiwyg = "true";
defparam \reg_32|register[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \reg_32|Mux53~2 (
// Equation(s):
// \reg_32|Mux53~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[6][10]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[4][10]~q ))))

	.dataa(\reg_32|register[4][10]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[6][10]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~2 .lut_mask = 16'hFC22;
defparam \reg_32|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N28
cycloneive_lcell_comb \reg_32|Mux53~3 (
// Equation(s):
// \reg_32|Mux53~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux53~2_combout  & (\reg_32|register[7][10]~q )) # (!\reg_32|Mux53~2_combout  & ((\reg_32|register[5][10]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux53~2_combout ))))

	.dataa(\reg_32|register[7][10]~q ),
	.datab(\reg_32|register[5][10]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux53~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~3 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneive_lcell_comb \shift_reg_1|Add29~2 (
// Equation(s):
// \shift_reg_1|Add29~2_combout  = \sel_5_3|result[3]~9_combout  $ (((\sel_5_3|result[2]~8_combout  & \sel_5_3|result[1]~6_combout )))

	.dataa(\sel_5_3|result[2]~8_combout ),
	.datab(\sel_5_3|result[1]~6_combout ),
	.datac(gnd),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Add29~2_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Add29~2 .lut_mask = 16'h7788;
defparam \shift_reg_1|Add29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneive_lcell_comb \shift_reg_1|Mux21~1 (
// Equation(s):
// \shift_reg_1|Mux21~1_combout  = (\shift_reg_1|Mux21~0_combout  & (((\shift_reg_1|ShiftRight0~95_combout )) # (!\shift_reg_1|Add29~2_combout ))) # (!\shift_reg_1|Mux21~0_combout  & (\shift_reg_1|Add29~2_combout  & (\shift_reg_1|ShiftRight0~97_combout )))

	.dataa(\shift_reg_1|Mux21~0_combout ),
	.datab(\shift_reg_1|Add29~2_combout ),
	.datac(\shift_reg_1|ShiftRight0~97_combout ),
	.datad(\shift_reg_1|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux21~1 .lut_mask = 16'hEA62;
defparam \shift_reg_1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N24
cycloneive_lcell_comb \shift_reg_1|Add29~4 (
// Equation(s):
// \shift_reg_1|Add29~4_combout  = \sel_5_3|result[2]~8_combout  $ (((\Cpu_1|Shift_amountSrc~combout  & (\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((\GetIR_1|Mux24~0_combout )))))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\Cpu_1|Shift_amountSrc~combout ),
	.datac(\GetIR_1|Mux24~0_combout ),
	.datad(\sel_5_3|result[2]~8_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Add29~4_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Add29~4 .lut_mask = 16'h47B8;
defparam \shift_reg_1|Add29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N8
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~90 (
// Equation(s):
// \shift_reg_1|ShiftRight0~90_combout  = (!\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux35~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux33~20_combout ))))

	.dataa(\reg_32|Mux33~20_combout ),
	.datab(\reg_32|Mux35~20_combout ),
	.datac(\sel_5_3|result[1]~6_combout ),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~90 .lut_mask = 16'h00CA;
defparam \shift_reg_1|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N2
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~91 (
// Equation(s):
// \shift_reg_1|ShiftRight0~91_combout  = (\shift_reg_1|ShiftRight0~90_combout ) # ((\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~141_combout ) # (\shift_reg_1|ShiftRight0~140_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~141_combout ),
	.datab(\shift_reg_1|ShiftRight0~140_combout ),
	.datac(\shift_reg_1|ShiftRight0~90_combout ),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~91 .lut_mask = 16'hFEF0;
defparam \shift_reg_1|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \shift_reg_1|Mux21~2 (
// Equation(s):
// \shift_reg_1|Mux21~2_combout  = (\shift_reg_1|Add29~4_combout  & (((\shift_reg_1|Add29~2_combout ) # (\shift_reg_1|ShiftRight0~91_combout )))) # (!\shift_reg_1|Add29~4_combout  & (\shift_reg_1|ShiftRight0~85_combout  & (!\shift_reg_1|Add29~2_combout )))

	.dataa(\shift_reg_1|ShiftRight0~85_combout ),
	.datab(\shift_reg_1|Add29~4_combout ),
	.datac(\shift_reg_1|Add29~2_combout ),
	.datad(\shift_reg_1|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux21~2 .lut_mask = 16'hCEC2;
defparam \shift_reg_1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \shift_reg_1|Mux21~3 (
// Equation(s):
// \shift_reg_1|Mux21~3_combout  = (\shift_reg_1|Add29~2_combout  & ((\shift_reg_1|Mux21~2_combout  & (\shift_reg_1|ShiftRight0~87_combout )) # (!\shift_reg_1|Mux21~2_combout  & ((\shift_reg_1|ShiftRight0~89_combout ))))) # (!\shift_reg_1|Add29~2_combout  & 
// (((\shift_reg_1|Mux21~2_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~87_combout ),
	.datab(\shift_reg_1|ShiftRight0~89_combout ),
	.datac(\shift_reg_1|Add29~2_combout ),
	.datad(\shift_reg_1|Mux21~2_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux21~3 .lut_mask = 16'hAFC0;
defparam \shift_reg_1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \shift_reg_1|Add21~0 (
// Equation(s):
// \shift_reg_1|Add21~0_combout  = (\sel_5_3|result[3]~9_combout ) # ((\sel_5_3|result[2]~8_combout  & \sel_5_3|result[1]~6_combout ))

	.dataa(gnd),
	.datab(\sel_5_3|result[3]~9_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Add21~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Add21~0 .lut_mask = 16'hFCCC;
defparam \shift_reg_1|Add21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \sel_32_2|result[10]~64 (
// Equation(s):
// \sel_32_2|result[10]~64_combout  = (\sel_5_3|result[4]~10_combout  & ((\shift_reg_1|Add21~0_combout  & (\shift_reg_1|Mux21~1_combout )) # (!\shift_reg_1|Add21~0_combout  & ((\shift_reg_1|Mux21~3_combout ))))) # (!\sel_5_3|result[4]~10_combout  & 
// ((\shift_reg_1|Add21~0_combout  & ((\shift_reg_1|Mux21~3_combout ))) # (!\shift_reg_1|Add21~0_combout  & (\shift_reg_1|Mux21~1_combout ))))

	.dataa(\sel_5_3|result[4]~10_combout ),
	.datab(\shift_reg_1|Mux21~1_combout ),
	.datac(\shift_reg_1|Mux21~3_combout ),
	.datad(\shift_reg_1|Add21~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[10]~64 .lut_mask = 16'hD8E4;
defparam \sel_32_2|result[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \sel_32_2|result[10]~65 (
// Equation(s):
// \sel_32_2|result[10]~65_combout  = (\shift_reg_1|Mux61~0_combout  & ((\shift_reg_1|Add21~0_combout  & (\reg_32|Mux32~20_combout )) # (!\shift_reg_1|Add21~0_combout  & ((\sel_32_2|result[10]~64_combout ))))) # (!\shift_reg_1|Mux61~0_combout  & 
// (((\sel_32_2|result[10]~64_combout ))))

	.dataa(\shift_reg_1|Mux61~0_combout ),
	.datab(\reg_32|Mux32~20_combout ),
	.datac(\sel_32_2|result[10]~64_combout ),
	.datad(\shift_reg_1|Add21~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[10]~65 .lut_mask = 16'hD8F0;
defparam \sel_32_2|result[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \reg_32|register~43 (
// Equation(s):
// \reg_32|register~43_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[10]~65_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux21~5_combout )))))

	.dataa(\reg_32|register[0][31]~28_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[10]~65_combout ),
	.datad(\ALU_1|Mux21~5_combout ),
	.cin(gnd),
	.combout(\reg_32|register~43_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~43 .lut_mask = 16'hA280;
defparam \reg_32|register~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N23
dffeas \reg_32|register[0][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][10] .is_wysiwyg = "true";
defparam \reg_32|register[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N26
cycloneive_lcell_comb \reg_32|Mux53~4 (
// Equation(s):
// \reg_32|Mux53~4_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|register[1][10]~q ) # ((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((!\sel_5_2|result[1]~0_combout  & \reg_32|register[0][10]~q ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[1][10]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[0][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~4 .lut_mask = 16'hADA8;
defparam \reg_32|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N24
cycloneive_lcell_comb \reg_32|Mux53~5 (
// Equation(s):
// \reg_32|Mux53~5_combout  = (\reg_32|Mux53~4_combout  & (((\reg_32|register[3][10]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux53~4_combout  & (\reg_32|register[2][10]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[2][10]~q ),
	.datab(\reg_32|register[3][10]~q ),
	.datac(\reg_32|Mux53~4_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~5 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N24
cycloneive_lcell_comb \reg_32|Mux53~6 (
// Equation(s):
// \reg_32|Mux53~6_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux53~3_combout ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((!\sel_5_2|result[3]~2_combout  & \reg_32|Mux53~5_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux53~3_combout ),
	.datac(\sel_5_2|result[3]~2_combout ),
	.datad(\reg_32|Mux53~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~6 .lut_mask = 16'hADA8;
defparam \reg_32|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneive_lcell_comb \reg_32|Mux53~7 (
// Equation(s):
// \reg_32|Mux53~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[14][10]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[12][10]~q ))))

	.dataa(\reg_32|register[12][10]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[14][10]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~7 .lut_mask = 16'hFC22;
defparam \reg_32|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N24
cycloneive_lcell_comb \reg_32|register[15][10]~feeder (
// Equation(s):
// \reg_32|register[15][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[10]~66_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][10]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[15][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y21_N25
dffeas \reg_32|register[15][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][10] .is_wysiwyg = "true";
defparam \reg_32|register[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N2
cycloneive_lcell_comb \reg_32|Mux53~8 (
// Equation(s):
// \reg_32|Mux53~8_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux53~7_combout  & ((\reg_32|register[15][10]~q ))) # (!\reg_32|Mux53~7_combout  & (\reg_32|register[13][10]~q )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|Mux53~7_combout ))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux53~7_combout ),
	.datac(\reg_32|register[13][10]~q ),
	.datad(\reg_32|register[15][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~8 .lut_mask = 16'hEC64;
defparam \reg_32|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N12
cycloneive_lcell_comb \reg_32|Mux53~9 (
// Equation(s):
// \reg_32|Mux53~9_combout  = (\reg_32|Mux53~6_combout  & (((\reg_32|Mux53~8_combout ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux53~6_combout  & (\reg_32|Mux53~1_combout  & (\sel_5_2|result[3]~2_combout )))

	.dataa(\reg_32|Mux53~1_combout ),
	.datab(\reg_32|Mux53~6_combout ),
	.datac(\sel_5_2|result[3]~2_combout ),
	.datad(\reg_32|Mux53~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~9 .lut_mask = 16'hEC2C;
defparam \reg_32|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N9
dffeas \reg_32|register[22][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][10] .is_wysiwyg = "true";
defparam \reg_32|register[22][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N6
cycloneive_lcell_comb \reg_32|register[30][10]~feeder (
// Equation(s):
// \reg_32|register[30][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[10]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[30][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[30][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N7
dffeas \reg_32|register[30][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][10] .is_wysiwyg = "true";
defparam \reg_32|register[30][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N8
cycloneive_lcell_comb \reg_32|Mux53~11 (
// Equation(s):
// \reg_32|Mux53~11_combout  = (\reg_32|Mux53~10_combout  & (((\reg_32|register[30][10]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux53~10_combout  & (\sel_5_2|result[2]~3_combout  & (\reg_32|register[22][10]~q )))

	.dataa(\reg_32|Mux53~10_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[22][10]~q ),
	.datad(\reg_32|register[30][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~11 .lut_mask = 16'hEA62;
defparam \reg_32|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N27
dffeas \reg_32|register[17][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][10] .is_wysiwyg = "true";
defparam \reg_32|register[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneive_lcell_comb \reg_32|register[21][10]~feeder (
// Equation(s):
// \reg_32|register[21][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[10]~66_combout ),
	.cin(gnd),
	.combout(\reg_32|register[21][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][10]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[21][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N1
dffeas \reg_32|register[21][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][10] .is_wysiwyg = "true";
defparam \reg_32|register[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \reg_32|Mux53~12 (
// Equation(s):
// \reg_32|Mux53~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|register[21][10]~q )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & (\reg_32|register[17][10]~q )))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[17][10]~q ),
	.datad(\reg_32|register[21][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~12 .lut_mask = 16'hBA98;
defparam \reg_32|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N31
dffeas \reg_32|register[29][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][10] .is_wysiwyg = "true";
defparam \reg_32|register[29][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \reg_32|register[25][10]~feeder (
// Equation(s):
// \reg_32|register[25][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[10]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N1
dffeas \reg_32|register[25][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][10] .is_wysiwyg = "true";
defparam \reg_32|register[25][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N30
cycloneive_lcell_comb \reg_32|Mux53~13 (
// Equation(s):
// \reg_32|Mux53~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux53~12_combout  & (\reg_32|register[29][10]~q )) # (!\reg_32|Mux53~12_combout  & ((\reg_32|register[25][10]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux53~12_combout ))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux53~12_combout ),
	.datac(\reg_32|register[29][10]~q ),
	.datad(\reg_32|register[25][10]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~13 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N23
dffeas \reg_32|register[28][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][10] .is_wysiwyg = "true";
defparam \reg_32|register[28][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneive_lcell_comb \reg_32|register[24][10]~feeder (
// Equation(s):
// \reg_32|register[24][10]~feeder_combout  = \sel_32_2|result[10]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[10]~66_combout ),
	.cin(gnd),
	.combout(\reg_32|register[24][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][10]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[24][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N21
dffeas \reg_32|register[24][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][10] .is_wysiwyg = "true";
defparam \reg_32|register[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N11
dffeas \reg_32|register[16][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][10] .is_wysiwyg = "true";
defparam \reg_32|register[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N10
cycloneive_lcell_comb \reg_32|Mux53~14 (
// Equation(s):
// \reg_32|Mux53~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[24][10]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[16][10]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[24][10]~q ),
	.datac(\reg_32|register[16][10]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~14 .lut_mask = 16'hEE50;
defparam \reg_32|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \reg_32|Mux53~15 (
// Equation(s):
// \reg_32|Mux53~15_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux53~14_combout  & ((\reg_32|register[28][10]~q ))) # (!\reg_32|Mux53~14_combout  & (\reg_32|register[20][10]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux53~14_combout 
// ))))

	.dataa(\reg_32|register[20][10]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[28][10]~q ),
	.datad(\reg_32|Mux53~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~15 .lut_mask = 16'hF388;
defparam \reg_32|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneive_lcell_comb \reg_32|Mux53~16 (
// Equation(s):
// \reg_32|Mux53~16_combout  = (\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout ) # ((\reg_32|Mux53~13_combout )))) # (!\sel_5_2|result[0]~1_combout  & (!\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux53~15_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux53~13_combout ),
	.datad(\reg_32|Mux53~15_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~16 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N0
cycloneive_lcell_comb \reg_32|Mux53~19 (
// Equation(s):
// \reg_32|Mux53~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux53~16_combout  & (\reg_32|Mux53~18_combout )) # (!\reg_32|Mux53~16_combout  & ((\reg_32|Mux53~11_combout ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux53~16_combout ))))

	.dataa(\reg_32|Mux53~18_combout ),
	.datab(\reg_32|Mux53~11_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux53~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~19 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N30
cycloneive_lcell_comb \reg_32|Mux53~20 (
// Equation(s):
// \reg_32|Mux53~20_combout  = (\Cpu_1|Equal18~1_combout  & (\reg_32|Mux53~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux53~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux53~9_combout ))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\reg_32|Mux53~9_combout ),
	.datac(\GetIR_1|Mux11~0_combout ),
	.datad(\reg_32|Mux53~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux53~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux53~20 .lut_mask = 16'hDC8C;
defparam \reg_32|Mux53~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~75 (
// Equation(s):
// \shift_reg_1|ShiftRight0~75_combout  = (\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux51~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux53~20_combout ))))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\sel_5_3|result[1]~6_combout ),
	.datac(\reg_32|Mux53~20_combout ),
	.datad(\reg_32|Mux51~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~75 .lut_mask = 16'hA820;
defparam \shift_reg_1|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~76 (
// Equation(s):
// \shift_reg_1|ShiftRight0~76_combout  = (\shift_reg_1|ShiftRight0~75_combout ) # ((!\sel_5_3|result[0]~7_combout  & \shift_reg_1|ShiftRight0~50_combout ))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(gnd),
	.datac(\shift_reg_1|ShiftRight0~75_combout ),
	.datad(\shift_reg_1|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~76 .lut_mask = 16'hF5F0;
defparam \shift_reg_1|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~77 (
// Equation(s):
// \shift_reg_1|ShiftRight0~77_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~74_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~76_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~76_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~77 .lut_mask = 16'hFC0C;
defparam \shift_reg_1|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~83 (
// Equation(s):
// \shift_reg_1|ShiftRight0~83_combout  = (\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~77_combout ))) # (!\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~82_combout ))

	.dataa(\shift_reg_1|ShiftRight0~82_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(\shift_reg_1|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~83 .lut_mask = 16'hFA0A;
defparam \shift_reg_1|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N4
cycloneive_lcell_comb \sel_32_2|result[17]~84 (
// Equation(s):
// \sel_32_2|result[17]~84_combout  = (\sel_32_2|result[17]~82_combout ) # ((\sel_32_2|result[21]~83_combout  & \shift_reg_1|ShiftRight0~83_combout ))

	.dataa(\sel_32_2|result[17]~82_combout ),
	.datab(gnd),
	.datac(\sel_32_2|result[21]~83_combout ),
	.datad(\shift_reg_1|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[17]~84_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[17]~84 .lut_mask = 16'hFAAA;
defparam \sel_32_2|result[17]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \ALU_1|Mux14~2 (
// Equation(s):
// \ALU_1|Mux14~2_combout  = (\ALU_1|Mux16~7_combout  & ((\reg_32|Mux14~9_combout ) # (\sel_32_03_1|Mux14~1_combout ))) # (!\ALU_1|Mux16~7_combout  & (\reg_32|Mux14~9_combout  & \sel_32_03_1|Mux14~1_combout ))

	.dataa(\ALU_1|Mux16~7_combout ),
	.datab(gnd),
	.datac(\reg_32|Mux14~9_combout ),
	.datad(\sel_32_03_1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux14~2 .lut_mask = 16'hFAA0;
defparam \ALU_1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \ALU_1|Mux14~3 (
// Equation(s):
// \ALU_1|Mux14~3_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux14~9_combout  & ((\ALU_1|Mux16~4_combout ) # (!\sel_32_03_1|Mux14~1_combout ))) # (!\reg_32|Mux14~9_combout  & ((\sel_32_03_1|Mux14~1_combout ))))) # (!\ALU_1|Mux16~3_combout  & 
// (\ALU_1|Mux16~4_combout ))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux16~4_combout ),
	.datac(\reg_32|Mux14~9_combout ),
	.datad(\sel_32_03_1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux14~3 .lut_mask = 16'hCEE4;
defparam \ALU_1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \ALU_1|Mux14~4 (
// Equation(s):
// \ALU_1|Mux14~4_combout  = (\ALU_1|Mux16~3_combout  & (\ALU_1|Mux14~3_combout )) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux14~3_combout  & ((\ALU_1|Add32~34_combout ))) # (!\ALU_1|Mux14~3_combout  & (\ALU_1|j~411_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux14~3_combout ),
	.datac(\ALU_1|j~411_combout ),
	.datad(\ALU_1|Add32~34_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux14~4 .lut_mask = 16'hDC98;
defparam \ALU_1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \ALU_1|Mux14~5 (
// Equation(s):
// \ALU_1|Mux14~5_combout  = (\ALU_1|Mux16~6_combout  & (((!\ALU_1|Mux14~2_combout )) # (!\ALU_1|Mux16~5_combout ))) # (!\ALU_1|Mux16~6_combout  & (\ALU_1|Mux16~5_combout  & ((!\ALU_1|Mux14~4_combout ))))

	.dataa(\ALU_1|Mux16~6_combout ),
	.datab(\ALU_1|Mux16~5_combout ),
	.datac(\ALU_1|Mux14~2_combout ),
	.datad(\ALU_1|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux14~5 .lut_mask = 16'h2A6E;
defparam \ALU_1|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \ALU_1|Mux14~6 (
// Equation(s):
// \ALU_1|Mux14~6_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux14~5_combout  & (!\ALU_1|Add0~36_combout )) # (!\ALU_1|Mux14~5_combout  & ((!\ALU_1|ALU_out~17_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux14~5_combout ))))

	.dataa(\ALU_1|Add0~36_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|ALU_out~17_combout ),
	.datad(\ALU_1|Mux14~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux14~6 .lut_mask = 16'h770C;
defparam \ALU_1|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \ALU_1|Mux14~7 (
// Equation(s):
// \ALU_1|Mux14~7_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux14~1_combout  & (!\reg_32|Mux14~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((!\ALU_1|Mux14~6_combout ))))

	.dataa(\sel_32_03_1|Mux14~1_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\reg_32|Mux14~9_combout ),
	.datad(\ALU_1|Mux14~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux14~7 .lut_mask = 16'h0437;
defparam \ALU_1|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N16
cycloneive_lcell_comb \sel_32_2|result[17]~85 (
// Equation(s):
// \sel_32_2|result[17]~85_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[17]~81_combout ) # ((\sel_32_2|result[17]~84_combout )))) # (!\Cpu_1|Shift_op[1]~0_combout  & (((\ALU_1|Mux14~7_combout ))))

	.dataa(\sel_32_2|result[17]~81_combout ),
	.datab(\sel_32_2|result[17]~84_combout ),
	.datac(\Cpu_1|Shift_op[1]~0_combout ),
	.datad(\ALU_1|Mux14~7_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[17]~85_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[17]~85 .lut_mask = 16'hEFE0;
defparam \sel_32_2|result[17]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N13
dffeas \reg_32|register[1][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][17] .is_wysiwyg = "true";
defparam \reg_32|register[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneive_lcell_comb \reg_32|register[3][17]~feeder (
// Equation(s):
// \reg_32|register[3][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[17]~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N23
dffeas \reg_32|register[3][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][17] .is_wysiwyg = "true";
defparam \reg_32|register[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneive_lcell_comb \reg_32|register~78 (
// Equation(s):
// \reg_32|register~78_combout  = (\reg_32|register[0][31]~17_combout  & (\reg_32|Decoder0~10_combout  & (!\sel_5_1|result[4]~5_combout  & \sel_32_2|result[17]~85_combout )))

	.dataa(\reg_32|register[0][31]~17_combout ),
	.datab(\reg_32|Decoder0~10_combout ),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\sel_32_2|result[17]~85_combout ),
	.cin(gnd),
	.combout(\reg_32|register~78_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~78 .lut_mask = 16'h0800;
defparam \reg_32|register~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N15
dffeas \reg_32|register[0][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][17] .is_wysiwyg = "true";
defparam \reg_32|register[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N14
cycloneive_lcell_comb \reg_32|Mux46~4 (
// Equation(s):
// \reg_32|Mux46~4_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[2][17]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[0][17]~q )))))

	.dataa(\reg_32|register[2][17]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[0][17]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~4 .lut_mask = 16'hEE30;
defparam \reg_32|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N8
cycloneive_lcell_comb \reg_32|Mux46~5 (
// Equation(s):
// \reg_32|Mux46~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux46~4_combout  & ((\reg_32|register[3][17]~q ))) # (!\reg_32|Mux46~4_combout  & (\reg_32|register[1][17]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux46~4_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[1][17]~q ),
	.datac(\reg_32|register[3][17]~q ),
	.datad(\reg_32|Mux46~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~5 .lut_mask = 16'hF588;
defparam \reg_32|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N25
dffeas \reg_32|register[11][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][17] .is_wysiwyg = "true";
defparam \reg_32|register[11][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
cycloneive_lcell_comb \reg_32|Mux46~2 (
// Equation(s):
// \reg_32|Mux46~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[10][17]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[8][17]~q ))))

	.dataa(\reg_32|register[8][17]~q ),
	.datab(\reg_32|register[10][17]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~2 .lut_mask = 16'hFC0A;
defparam \reg_32|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneive_lcell_comb \reg_32|Mux46~3 (
// Equation(s):
// \reg_32|Mux46~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux46~2_combout  & ((\reg_32|register[11][17]~q ))) # (!\reg_32|Mux46~2_combout  & (\reg_32|register[9][17]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux46~2_combout ))))

	.dataa(\reg_32|register[9][17]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[11][17]~q ),
	.datad(\reg_32|Mux46~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~3 .lut_mask = 16'hF388;
defparam \reg_32|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N2
cycloneive_lcell_comb \reg_32|Mux46~6 (
// Equation(s):
// \reg_32|Mux46~6_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout ) # (\reg_32|Mux46~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux46~5_combout  & (!\sel_5_2|result[2]~3_combout )))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux46~5_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux46~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~6 .lut_mask = 16'hAEA4;
defparam \reg_32|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N26
cycloneive_lcell_comb \reg_32|register[4][17]~feeder (
// Equation(s):
// \reg_32|register[4][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[17]~85_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][17]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[4][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N27
dffeas \reg_32|register[4][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][17] .is_wysiwyg = "true";
defparam \reg_32|register[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \reg_32|Mux46~0 (
// Equation(s):
// \reg_32|Mux46~0_combout  = (\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout ) # ((\reg_32|register[5][17]~q )))) # (!\sel_5_2|result[0]~1_combout  & (!\sel_5_2|result[1]~0_combout  & ((\reg_32|register[4][17]~q ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[5][17]~q ),
	.datad(\reg_32|register[4][17]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~0 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N11
dffeas \reg_32|register[7][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][17] .is_wysiwyg = "true";
defparam \reg_32|register[7][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \reg_32|Mux46~1 (
// Equation(s):
// \reg_32|Mux46~1_combout  = (\reg_32|Mux46~0_combout  & (((\reg_32|register[7][17]~q ) # (!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux46~0_combout  & (\reg_32|register[6][17]~q  & ((\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[6][17]~q ),
	.datab(\reg_32|Mux46~0_combout ),
	.datac(\reg_32|register[7][17]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~1 .lut_mask = 16'hE2CC;
defparam \reg_32|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N4
cycloneive_lcell_comb \reg_32|Mux46~9 (
// Equation(s):
// \reg_32|Mux46~9_combout  = (\reg_32|Mux46~6_combout  & ((\reg_32|Mux46~8_combout ) # ((!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux46~6_combout  & (((\sel_5_2|result[2]~3_combout  & \reg_32|Mux46~1_combout ))))

	.dataa(\reg_32|Mux46~8_combout ),
	.datab(\reg_32|Mux46~6_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux46~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~9 .lut_mask = 16'hBC8C;
defparam \reg_32|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N17
dffeas \reg_32|register[28][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[17]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][17] .is_wysiwyg = "true";
defparam \reg_32|register[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N27
dffeas \reg_32|register[24][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][17] .is_wysiwyg = "true";
defparam \reg_32|register[24][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N20
cycloneive_lcell_comb \reg_32|register[20][17]~feeder (
// Equation(s):
// \reg_32|register[20][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[17]~85_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][17]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[20][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N21
dffeas \reg_32|register[20][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][17] .is_wysiwyg = "true";
defparam \reg_32|register[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N23
dffeas \reg_32|register[16][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][17] .is_wysiwyg = "true";
defparam \reg_32|register[16][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N22
cycloneive_lcell_comb \reg_32|Mux46~14 (
// Equation(s):
// \reg_32|Mux46~14_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][17]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[16][17]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[20][17]~q ),
	.datac(\reg_32|register[16][17]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~14 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N26
cycloneive_lcell_comb \reg_32|Mux46~15 (
// Equation(s):
// \reg_32|Mux46~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux46~14_combout  & (\reg_32|register[28][17]~q )) # (!\reg_32|Mux46~14_combout  & ((\reg_32|register[24][17]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux46~14_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[28][17]~q ),
	.datac(\reg_32|register[24][17]~q ),
	.datad(\reg_32|Mux46~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~15 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N25
dffeas \reg_32|register[30][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][17] .is_wysiwyg = "true";
defparam \reg_32|register[30][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \reg_32|register[22][17]~feeder (
// Equation(s):
// \reg_32|register[22][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[17]~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[22][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[22][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N3
dffeas \reg_32|register[22][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][17] .is_wysiwyg = "true";
defparam \reg_32|register[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N25
dffeas \reg_32|register[18][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][17] .is_wysiwyg = "true";
defparam \reg_32|register[18][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \reg_32|Mux46~12 (
// Equation(s):
// \reg_32|Mux46~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[22][17]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[18][17]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[22][17]~q ),
	.datac(\reg_32|register[18][17]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneive_lcell_comb \reg_32|Mux46~13 (
// Equation(s):
// \reg_32|Mux46~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux46~12_combout  & ((\reg_32|register[30][17]~q ))) # (!\reg_32|Mux46~12_combout  & (\reg_32|register[26][17]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux46~12_combout 
// ))))

	.dataa(\reg_32|register[26][17]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[30][17]~q ),
	.datad(\reg_32|Mux46~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~13 .lut_mask = 16'hF388;
defparam \reg_32|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N4
cycloneive_lcell_comb \reg_32|Mux46~16 (
// Equation(s):
// \reg_32|Mux46~16_combout  = (\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout ) # ((\reg_32|Mux46~13_combout )))) # (!\sel_5_2|result[1]~0_combout  & (!\sel_5_2|result[0]~1_combout  & (\reg_32|Mux46~15_combout )))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux46~15_combout ),
	.datad(\reg_32|Mux46~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~16 .lut_mask = 16'hBA98;
defparam \reg_32|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N19
dffeas \reg_32|register[31][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[17]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][17] .is_wysiwyg = "true";
defparam \reg_32|register[31][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneive_lcell_comb \reg_32|register[23][17]~feeder (
// Equation(s):
// \reg_32|register[23][17]~feeder_combout  = \sel_32_2|result[17]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[17]~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][17]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N1
dffeas \reg_32|register[23][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][17] .is_wysiwyg = "true";
defparam \reg_32|register[23][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
cycloneive_lcell_comb \reg_32|Mux46~18 (
// Equation(s):
// \reg_32|Mux46~18_combout  = (\reg_32|Mux46~17_combout  & (((\reg_32|register[31][17]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux46~17_combout  & (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][17]~q ))))

	.dataa(\reg_32|Mux46~17_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[31][17]~q ),
	.datad(\reg_32|register[23][17]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~18 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N14
cycloneive_lcell_comb \reg_32|Mux46~19 (
// Equation(s):
// \reg_32|Mux46~19_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux46~16_combout  & ((\reg_32|Mux46~18_combout ))) # (!\reg_32|Mux46~16_combout  & (\reg_32|Mux46~11_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux46~16_combout ))))

	.dataa(\reg_32|Mux46~11_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux46~16_combout ),
	.datad(\reg_32|Mux46~18_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~19 .lut_mask = 16'hF838;
defparam \reg_32|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N22
cycloneive_lcell_comb \reg_32|Mux46~20 (
// Equation(s):
// \reg_32|Mux46~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux46~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux46~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux46~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux46~9_combout ),
	.datad(\reg_32|Mux46~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux46~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux46~20 .lut_mask = 16'hF2D0;
defparam \reg_32|Mux46~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \sel_32_03_1|Mux14~1 (
// Equation(s):
// \sel_32_03_1|Mux14~1_combout  = (\sel_32_03_1|Mux14~0_combout ) # ((!\Cpu_1|ALUsrcB[0]~1_combout  & (!\Cpu_1|Equal16~2_combout  & \reg_32|Mux46~20_combout )))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\sel_32_03_1|Mux14~0_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\reg_32|Mux46~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux14~1 .lut_mask = 16'hCDCC;
defparam \sel_32_03_1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \ALU_1|tempB[17]~14 (
// Equation(s):
// \ALU_1|tempB[17]~14_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux14~1_combout )

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[17]~14 .lut_mask = 16'h33CC;
defparam \ALU_1|tempB[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \ALU_1|tempB[16]~15 (
// Equation(s):
// \ALU_1|tempB[16]~15_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux15~1_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[16]~15 .lut_mask = 16'h55AA;
defparam \ALU_1|tempB[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
cycloneive_lcell_comb \ALU_1|tempB[15]~16 (
// Equation(s):
// \ALU_1|tempB[15]~16_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux16~0_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[15]~16 .lut_mask = 16'h55AA;
defparam \ALU_1|tempB[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneive_lcell_comb \ALU_1|Add0~32 (
// Equation(s):
// \ALU_1|Add0~32_combout  = ((\reg_32|Mux16~9_combout  $ (\ALU_1|tempB[15]~16_combout  $ (!\ALU_1|Add0~31 )))) # (GND)
// \ALU_1|Add0~33  = CARRY((\reg_32|Mux16~9_combout  & ((\ALU_1|tempB[15]~16_combout ) # (!\ALU_1|Add0~31 ))) # (!\reg_32|Mux16~9_combout  & (\ALU_1|tempB[15]~16_combout  & !\ALU_1|Add0~31 )))

	.dataa(\reg_32|Mux16~9_combout ),
	.datab(\ALU_1|tempB[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~31 ),
	.combout(\ALU_1|Add0~32_combout ),
	.cout(\ALU_1|Add0~33 ));
// synopsys translate_off
defparam \ALU_1|Add0~32 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \ALU_1|Add0~34 (
// Equation(s):
// \ALU_1|Add0~34_combout  = (\reg_32|Mux15~9_combout  & ((\ALU_1|tempB[16]~15_combout  & (\ALU_1|Add0~33  & VCC)) # (!\ALU_1|tempB[16]~15_combout  & (!\ALU_1|Add0~33 )))) # (!\reg_32|Mux15~9_combout  & ((\ALU_1|tempB[16]~15_combout  & (!\ALU_1|Add0~33 )) # 
// (!\ALU_1|tempB[16]~15_combout  & ((\ALU_1|Add0~33 ) # (GND)))))
// \ALU_1|Add0~35  = CARRY((\reg_32|Mux15~9_combout  & (!\ALU_1|tempB[16]~15_combout  & !\ALU_1|Add0~33 )) # (!\reg_32|Mux15~9_combout  & ((!\ALU_1|Add0~33 ) # (!\ALU_1|tempB[16]~15_combout ))))

	.dataa(\reg_32|Mux15~9_combout ),
	.datab(\ALU_1|tempB[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~33 ),
	.combout(\ALU_1|Add0~34_combout ),
	.cout(\ALU_1|Add0~35 ));
// synopsys translate_off
defparam \ALU_1|Add0~34 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \ALU_1|ALU_out~19 (
// Equation(s):
// \ALU_1|ALU_out~19_combout  = (\sel_32_03_1|Mux13~1_combout  & \reg_32|Mux13~9_combout )

	.dataa(gnd),
	.datab(\sel_32_03_1|Mux13~1_combout ),
	.datac(gnd),
	.datad(\reg_32|Mux13~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~19 .lut_mask = 16'hCC00;
defparam \ALU_1|ALU_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \ALU_1|Mux13~0 (
// Equation(s):
// \ALU_1|Mux13~0_combout  = (\ALU_1|Mux16~3_combout  & (((\ALU_1|Mux16~4_combout )))) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux16~4_combout  & ((\ALU_1|Add32~36_combout ))) # (!\ALU_1|Mux16~4_combout  & (\ALU_1|j~421_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|j~421_combout ),
	.datac(\ALU_1|Add32~36_combout ),
	.datad(\ALU_1|Mux16~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux13~0 .lut_mask = 16'hFA44;
defparam \ALU_1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \ALU_1|Mux13~1 (
// Equation(s):
// \ALU_1|Mux13~1_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux13~9_combout  & ((\ALU_1|Mux13~0_combout ) # (!\sel_32_03_1|Mux13~1_combout ))) # (!\reg_32|Mux13~9_combout  & (\sel_32_03_1|Mux13~1_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux13~0_combout ))))

	.dataa(\reg_32|Mux13~9_combout ),
	.datab(\sel_32_03_1|Mux13~1_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\ALU_1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux13~1 .lut_mask = 16'hEF60;
defparam \ALU_1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \ALU_1|Mux13~2 (
// Equation(s):
// \ALU_1|Mux13~2_combout  = (\ALU_1|Mux16~6_combout  & (\ALU_1|ALU_out~19_combout  & ((\ALU_1|Mux16~5_combout )))) # (!\ALU_1|Mux16~6_combout  & (((\ALU_1|Mux13~1_combout ) # (!\ALU_1|Mux16~5_combout ))))

	.dataa(\ALU_1|Mux16~6_combout ),
	.datab(\ALU_1|ALU_out~19_combout ),
	.datac(\ALU_1|Mux13~1_combout ),
	.datad(\ALU_1|Mux16~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux13~2 .lut_mask = 16'hD855;
defparam \ALU_1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \ALU_1|Mux13~3 (
// Equation(s):
// \ALU_1|Mux13~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux13~2_combout  & (\ALU_1|ALU_out~17_combout )) # (!\ALU_1|Mux13~2_combout  & ((\ALU_1|Add0~38_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux13~2_combout ))))

	.dataa(\ALU_1|ALU_out~17_combout ),
	.datab(\ALU_1|Add0~38_combout ),
	.datac(\ALU_1|Mux16~2_combout ),
	.datad(\ALU_1|Mux13~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux13~3 .lut_mask = 16'hAFC0;
defparam \ALU_1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \ALU_1|Mux13~4 (
// Equation(s):
// \ALU_1|Mux13~4_combout  = (\ALU_1|Mux16~7_combout  & (!\reg_32|Mux13~9_combout  & (!\sel_32_03_1|Mux13~1_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux13~3_combout ))))

	.dataa(\reg_32|Mux13~9_combout ),
	.datab(\sel_32_03_1|Mux13~1_combout ),
	.datac(\ALU_1|Mux16~7_combout ),
	.datad(\ALU_1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux13~4 .lut_mask = 16'h1F10;
defparam \ALU_1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \sel_32_2|result[18]~88 (
// Equation(s):
// \sel_32_2|result[18]~88_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[18]~87_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux13~4_combout )))

	.dataa(gnd),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[18]~87_combout ),
	.datad(\ALU_1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[18]~88_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[18]~88 .lut_mask = 16'hF3C0;
defparam \sel_32_2|result[18]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
cycloneive_lcell_comb \reg_32|register[3][18]~145 (
// Equation(s):
// \reg_32|register[3][18]~145_combout  = !\sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][18]~145_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][18]~145 .lut_mask = 16'h00FF;
defparam \reg_32|register[3][18]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N21
dffeas \reg_32|register[3][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][18]~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][18] .is_wysiwyg = "true";
defparam \reg_32|register[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N6
cycloneive_lcell_comb \reg_32|Mux45~4 (
// Equation(s):
// \reg_32|Mux45~4_combout  = (\sel_5_2|result[1]~0_combout  & (\sel_5_2|result[0]~1_combout )) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (!\reg_32|register[1][18]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[0][18]~q )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[1][18]~q ),
	.datad(\reg_32|register[0][18]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~4 .lut_mask = 16'h9D8C;
defparam \reg_32|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N20
cycloneive_lcell_comb \reg_32|Mux45~5 (
// Equation(s):
// \reg_32|Mux45~5_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux45~4_combout  & (!\reg_32|register[3][18]~q )) # (!\reg_32|Mux45~4_combout  & ((!\reg_32|register[2][18]~q ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux45~4_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[3][18]~q ),
	.datac(\reg_32|register[2][18]~q ),
	.datad(\reg_32|Mux45~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~5 .lut_mask = 16'h770A;
defparam \reg_32|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N1
dffeas \reg_32|register[5][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][18] .is_wysiwyg = "true";
defparam \reg_32|register[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N7
dffeas \reg_32|register[7][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][18] .is_wysiwyg = "true";
defparam \reg_32|register[7][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneive_lcell_comb \reg_32|Mux45~3 (
// Equation(s):
// \reg_32|Mux45~3_combout  = (\reg_32|Mux45~2_combout  & (((\reg_32|register[7][18]~q )) # (!\sel_5_2|result[0]~1_combout ))) # (!\reg_32|Mux45~2_combout  & (\sel_5_2|result[0]~1_combout  & (\reg_32|register[5][18]~q )))

	.dataa(\reg_32|Mux45~2_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[5][18]~q ),
	.datad(\reg_32|register[7][18]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~3 .lut_mask = 16'hEA62;
defparam \reg_32|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
cycloneive_lcell_comb \reg_32|Mux45~6 (
// Equation(s):
// \reg_32|Mux45~6_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux45~3_combout ))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux45~5_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|Mux45~5_combout ),
	.datad(\reg_32|Mux45~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~6 .lut_mask = 16'hDC98;
defparam \reg_32|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
cycloneive_lcell_comb \reg_32|Mux45~7 (
// Equation(s):
// \reg_32|Mux45~7_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[14][18]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[12][18]~q ))))

	.dataa(\reg_32|register[12][18]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[14][18]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~7 .lut_mask = 16'hF2C2;
defparam \reg_32|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
cycloneive_lcell_comb \reg_32|Mux45~8 (
// Equation(s):
// \reg_32|Mux45~8_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux45~7_combout  & (\reg_32|register[15][18]~q )) # (!\reg_32|Mux45~7_combout  & ((\reg_32|register[13][18]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux45~7_combout ))))

	.dataa(\reg_32|register[15][18]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux45~7_combout ),
	.datad(\reg_32|register[13][18]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~8 .lut_mask = 16'hBCB0;
defparam \reg_32|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
cycloneive_lcell_comb \reg_32|Mux45~9 (
// Equation(s):
// \reg_32|Mux45~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux45~6_combout  & ((\reg_32|Mux45~8_combout ))) # (!\reg_32|Mux45~6_combout  & (\reg_32|Mux45~1_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux45~6_combout ))))

	.dataa(\reg_32|Mux45~1_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux45~6_combout ),
	.datad(\reg_32|Mux45~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~9 .lut_mask = 16'hF838;
defparam \reg_32|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \reg_32|register[30][18]~feeder (
// Equation(s):
// \reg_32|register[30][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[30][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][18]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[30][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N17
dffeas \reg_32|register[30][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][18] .is_wysiwyg = "true";
defparam \reg_32|register[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y25_N5
dffeas \reg_32|register[22][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][18] .is_wysiwyg = "true";
defparam \reg_32|register[22][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \reg_32|register[26][18]~feeder (
// Equation(s):
// \reg_32|register[26][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[26][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][18]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[26][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N23
dffeas \reg_32|register[26][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][18] .is_wysiwyg = "true";
defparam \reg_32|register[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y25_N19
dffeas \reg_32|register[18][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][18] .is_wysiwyg = "true";
defparam \reg_32|register[18][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N18
cycloneive_lcell_comb \reg_32|Mux45~10 (
// Equation(s):
// \reg_32|Mux45~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[26][18]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[18][18]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[26][18]~q ),
	.datac(\reg_32|register[18][18]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N4
cycloneive_lcell_comb \reg_32|Mux45~11 (
// Equation(s):
// \reg_32|Mux45~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux45~10_combout  & (\reg_32|register[30][18]~q )) # (!\reg_32|Mux45~10_combout  & ((\reg_32|register[22][18]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux45~10_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[30][18]~q ),
	.datac(\reg_32|register[22][18]~q ),
	.datad(\reg_32|Mux45~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~11 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneive_lcell_comb \reg_32|register[25][18]~feeder (
// Equation(s):
// \reg_32|register[25][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[18]~88_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][18]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N15
dffeas \reg_32|register[25][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][18] .is_wysiwyg = "true";
defparam \reg_32|register[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N5
dffeas \reg_32|register[29][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][18] .is_wysiwyg = "true";
defparam \reg_32|register[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N29
dffeas \reg_32|register[17][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][18] .is_wysiwyg = "true";
defparam \reg_32|register[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \reg_32|Mux45~12 (
// Equation(s):
// \reg_32|Mux45~12_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & (\reg_32|register[21][18]~q )) # (!\sel_5_2|result[2]~3_combout  & 
// ((\reg_32|register[17][18]~q )))))

	.dataa(\reg_32|register[21][18]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[17][18]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~12 .lut_mask = 16'hEE30;
defparam \reg_32|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneive_lcell_comb \reg_32|Mux45~13 (
// Equation(s):
// \reg_32|Mux45~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux45~12_combout  & ((\reg_32|register[29][18]~q ))) # (!\reg_32|Mux45~12_combout  & (\reg_32|register[25][18]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux45~12_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[25][18]~q ),
	.datac(\reg_32|register[29][18]~q ),
	.datad(\reg_32|Mux45~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~13 .lut_mask = 16'hF588;
defparam \reg_32|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \reg_32|register[20][18]~feeder (
// Equation(s):
// \reg_32|register[20][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[20][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][18]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[20][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N1
dffeas \reg_32|register[20][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][18] .is_wysiwyg = "true";
defparam \reg_32|register[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N31
dffeas \reg_32|register[28][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][18] .is_wysiwyg = "true";
defparam \reg_32|register[28][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \reg_32|Mux45~15 (
// Equation(s):
// \reg_32|Mux45~15_combout  = (\reg_32|Mux45~14_combout  & (((\reg_32|register[28][18]~q ) # (!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux45~14_combout  & (\reg_32|register[20][18]~q  & ((\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|Mux45~14_combout ),
	.datab(\reg_32|register[20][18]~q ),
	.datac(\reg_32|register[28][18]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~15 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneive_lcell_comb \reg_32|Mux45~16 (
// Equation(s):
// \reg_32|Mux45~16_combout  = (\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout ) # ((\reg_32|Mux45~13_combout )))) # (!\sel_5_2|result[0]~1_combout  & (!\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux45~15_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux45~13_combout ),
	.datad(\reg_32|Mux45~15_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~16 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneive_lcell_comb \reg_32|register[27][18]~feeder (
// Equation(s):
// \reg_32|register[27][18]~feeder_combout  = \sel_32_2|result[18]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[18]~88_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][18]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[27][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N13
dffeas \reg_32|register[27][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][18] .is_wysiwyg = "true";
defparam \reg_32|register[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N3
dffeas \reg_32|register[31][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][18] .is_wysiwyg = "true";
defparam \reg_32|register[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N13
dffeas \reg_32|register[23][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[18]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][18] .is_wysiwyg = "true";
defparam \reg_32|register[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N27
dffeas \reg_32|register[19][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[18]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[19][0]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[19][18] .is_wysiwyg = "true";
defparam \reg_32|register[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneive_lcell_comb \reg_32|Mux45~17 (
// Equation(s):
// \reg_32|Mux45~17_combout  = (\sel_5_2|result[3]~2_combout  & (\sel_5_2|result[2]~3_combout )) # (!\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout  & (\reg_32|register[23][18]~q )) # (!\sel_5_2|result[2]~3_combout  & 
// ((\reg_32|register[19][18]~q )))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[23][18]~q ),
	.datad(\reg_32|register[19][18]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~17 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
cycloneive_lcell_comb \reg_32|Mux45~18 (
// Equation(s):
// \reg_32|Mux45~18_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux45~17_combout  & ((\reg_32|register[31][18]~q ))) # (!\reg_32|Mux45~17_combout  & (\reg_32|register[27][18]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux45~17_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[27][18]~q ),
	.datac(\reg_32|register[31][18]~q ),
	.datad(\reg_32|Mux45~17_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~18 .lut_mask = 16'hF588;
defparam \reg_32|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
cycloneive_lcell_comb \reg_32|Mux45~19 (
// Equation(s):
// \reg_32|Mux45~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux45~16_combout  & ((\reg_32|Mux45~18_combout ))) # (!\reg_32|Mux45~16_combout  & (\reg_32|Mux45~11_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux45~16_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux45~11_combout ),
	.datac(\reg_32|Mux45~16_combout ),
	.datad(\reg_32|Mux45~18_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~19 .lut_mask = 16'hF858;
defparam \reg_32|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
cycloneive_lcell_comb \reg_32|Mux45~20 (
// Equation(s):
// \reg_32|Mux45~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux45~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux45~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux45~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux45~9_combout ),
	.datad(\reg_32|Mux45~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux45~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux45~20 .lut_mask = 16'hF2D0;
defparam \reg_32|Mux45~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N22
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~88 (
// Equation(s):
// \shift_reg_1|ShiftRight0~88_combout  = (!\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux47~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux45~20_combout ))))

	.dataa(\sel_5_3|result[1]~6_combout ),
	.datab(\reg_32|Mux45~20_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\reg_32|Mux47~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~88 .lut_mask = 16'h0E04;
defparam \shift_reg_1|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~89 (
// Equation(s):
// \shift_reg_1|ShiftRight0~89_combout  = (\shift_reg_1|ShiftRight0~88_combout ) # ((\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~139_combout ) # (\shift_reg_1|ShiftRight0~138_combout ))))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(\shift_reg_1|ShiftRight0~139_combout ),
	.datac(\shift_reg_1|ShiftRight0~138_combout ),
	.datad(\shift_reg_1|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~89 .lut_mask = 16'hFFA8;
defparam \shift_reg_1|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~86 (
// Equation(s):
// \shift_reg_1|ShiftRight0~86_combout  = (!\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux43~20_combout ))) # (!\sel_5_3|result[1]~6_combout  & (\reg_32|Mux41~20_combout ))))

	.dataa(\sel_5_3|result[1]~6_combout ),
	.datab(\reg_32|Mux41~20_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\reg_32|Mux43~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~86 .lut_mask = 16'h0E04;
defparam \shift_reg_1|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~87 (
// Equation(s):
// \shift_reg_1|ShiftRight0~87_combout  = (\shift_reg_1|ShiftRight0~86_combout ) # ((\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~136_combout ) # (\shift_reg_1|ShiftRight0~137_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~136_combout ),
	.datab(\shift_reg_1|ShiftRight0~137_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~87 .lut_mask = 16'hFFE0;
defparam \shift_reg_1|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \shift_reg_1|Mux17~0 (
// Equation(s):
// \shift_reg_1|Mux17~0_combout  = (\shift_reg_1|Add25~2_combout  & (((\shift_reg_1|Add29~4_combout )))) # (!\shift_reg_1|Add25~2_combout  & ((\shift_reg_1|Add29~4_combout  & (\shift_reg_1|ShiftRight0~85_combout )) # (!\shift_reg_1|Add29~4_combout  & 
// ((\shift_reg_1|ShiftRight0~91_combout )))))

	.dataa(\shift_reg_1|ShiftRight0~85_combout ),
	.datab(\shift_reg_1|Add25~2_combout ),
	.datac(\shift_reg_1|Add29~4_combout ),
	.datad(\shift_reg_1|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux17~0 .lut_mask = 16'hE3E0;
defparam \shift_reg_1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \shift_reg_1|Mux17~1 (
// Equation(s):
// \shift_reg_1|Mux17~1_combout  = (\shift_reg_1|Add25~2_combout  & ((\shift_reg_1|Mux17~0_combout  & (\shift_reg_1|ShiftRight0~89_combout )) # (!\shift_reg_1|Mux17~0_combout  & ((\shift_reg_1|ShiftRight0~87_combout ))))) # (!\shift_reg_1|Add25~2_combout  & 
// (((\shift_reg_1|Mux17~0_combout ))))

	.dataa(\shift_reg_1|Add25~2_combout ),
	.datab(\shift_reg_1|ShiftRight0~89_combout ),
	.datac(\shift_reg_1|ShiftRight0~87_combout ),
	.datad(\shift_reg_1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux17~1 .lut_mask = 16'hDDA0;
defparam \shift_reg_1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \sel_32_2|result[30]~129 (
// Equation(s):
// \sel_32_2|result[30]~129_combout  = (\shift_reg_1|Add17~0_combout  & (\shift_reg_1|Mux17~3_combout )) # (!\shift_reg_1|Add17~0_combout  & ((\shift_reg_1|Mux17~1_combout )))

	.dataa(\shift_reg_1|Mux17~3_combout ),
	.datab(gnd),
	.datac(\shift_reg_1|Add17~0_combout ),
	.datad(\shift_reg_1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[30]~129_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[30]~129 .lut_mask = 16'hAFA0;
defparam \sel_32_2|result[30]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \sel_32_2|result[30]~130 (
// Equation(s):
// \sel_32_2|result[30]~130_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\shift_reg_1|Mux33~0_combout  & ((\reg_32|Mux32~20_combout ))) # (!\shift_reg_1|Mux33~0_combout  & (\sel_32_2|result[30]~129_combout ))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\shift_reg_1|Mux33~0_combout ),
	.datac(\sel_32_2|result[30]~129_combout ),
	.datad(\reg_32|Mux32~20_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[30]~130_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[30]~130 .lut_mask = 16'hA820;
defparam \sel_32_2|result[30]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneive_lcell_comb \sel_32_2|result[30]~131 (
// Equation(s):
// \sel_32_2|result[30]~131_combout  = (\sel_32_2|result[30]~130_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux1~4_combout ))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(gnd),
	.datac(\sel_32_2|result[30]~130_combout ),
	.datad(\ALU_1|Mux1~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[30]~131_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[30]~131 .lut_mask = 16'hF5F0;
defparam \sel_32_2|result[30]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N19
dffeas \reg_32|register[11][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][30] .is_wysiwyg = "true";
defparam \reg_32|register[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N17
dffeas \reg_32|register[8][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][30] .is_wysiwyg = "true";
defparam \reg_32|register[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N16
cycloneive_lcell_comb \reg_32|Mux1~2 (
// Equation(s):
// \reg_32|Mux1~2_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[10][30]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[8][30]~q )))))

	.dataa(\reg_32|register[10][30]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[8][30]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux1~2 .lut_mask = 16'hEE30;
defparam \reg_32|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N18
cycloneive_lcell_comb \reg_32|Mux1~3 (
// Equation(s):
// \reg_32|Mux1~3_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux1~2_combout  & ((\reg_32|register[11][30]~q ))) # (!\reg_32|Mux1~2_combout  & (\reg_32|register[9][30]~q )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux1~2_combout ))))

	.dataa(\reg_32|register[9][30]~q ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[11][30]~q ),
	.datad(\reg_32|Mux1~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux1~3 .lut_mask = 16'hF388;
defparam \reg_32|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
cycloneive_lcell_comb \reg_32|Mux1~4 (
// Equation(s):
// \reg_32|Mux1~4_combout  = (\GetIR_1|Mux10~2_combout  & (((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout  & (\reg_32|register[2][30]~q )) # (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[0][30]~q )))))

	.dataa(\reg_32|register[2][30]~q ),
	.datab(\reg_32|register[0][30]~q ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux1~4 .lut_mask = 16'hFA0C;
defparam \reg_32|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
cycloneive_lcell_comb \reg_32|Mux1~5 (
// Equation(s):
// \reg_32|Mux1~5_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux1~4_combout  & (!\reg_32|register[3][30]~q )) # (!\reg_32|Mux1~4_combout  & ((!\reg_32|register[1][30]~q ))))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux1~4_combout ))))

	.dataa(\reg_32|register[3][30]~q ),
	.datab(\reg_32|register[1][30]~q ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\reg_32|Mux1~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux1~5 .lut_mask = 16'h5F30;
defparam \reg_32|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
cycloneive_lcell_comb \reg_32|Mux1~6 (
// Equation(s):
// \reg_32|Mux1~6_combout  = (\GetIR_1|Mux8~1_combout  & (\GetIR_1|Mux7~0_combout )) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & (\reg_32|Mux1~3_combout )) # (!\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux1~5_combout )))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\reg_32|Mux1~3_combout ),
	.datad(\reg_32|Mux1~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux1~6 .lut_mask = 16'hD9C8;
defparam \reg_32|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N11
dffeas \reg_32|register[14][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][30] .is_wysiwyg = "true";
defparam \reg_32|register[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N13
dffeas \reg_32|register[12][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[30]~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][30] .is_wysiwyg = "true";
defparam \reg_32|register[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneive_lcell_comb \reg_32|Mux1~7 (
// Equation(s):
// \reg_32|Mux1~7_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|register[13][30]~q ) # ((\GetIR_1|Mux9~1_combout )))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|register[12][30]~q  & !\GetIR_1|Mux9~1_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[13][30]~q ),
	.datac(\reg_32|register[12][30]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux1~7 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneive_lcell_comb \reg_32|Mux1~8 (
// Equation(s):
// \reg_32|Mux1~8_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux1~7_combout  & (\reg_32|register[15][30]~q )) # (!\reg_32|Mux1~7_combout  & ((\reg_32|register[14][30]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (((\reg_32|Mux1~7_combout ))))

	.dataa(\reg_32|register[15][30]~q ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|register[14][30]~q ),
	.datad(\reg_32|Mux1~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux1~8 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
cycloneive_lcell_comb \reg_32|Mux1~9 (
// Equation(s):
// \reg_32|Mux1~9_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux1~6_combout  & ((\reg_32|Mux1~8_combout ))) # (!\reg_32|Mux1~6_combout  & (\reg_32|Mux1~1_combout )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux1~6_combout ))))

	.dataa(\reg_32|Mux1~1_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|Mux1~6_combout ),
	.datad(\reg_32|Mux1~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux1~9 .lut_mask = 16'hF838;
defparam \reg_32|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneive_lcell_comb \ALU_1|Add0~64 (
// Equation(s):
// \ALU_1|Add0~64_combout  = ((\reg_32|Mux0~9_combout  $ (\ALU_1|tempB[31]~0_combout  $ (!\ALU_1|Add0~63 )))) # (GND)
// \ALU_1|Add0~65  = CARRY((\reg_32|Mux0~9_combout  & ((\ALU_1|tempB[31]~0_combout ) # (!\ALU_1|Add0~63 ))) # (!\reg_32|Mux0~9_combout  & (\ALU_1|tempB[31]~0_combout  & !\ALU_1|Add0~63 )))

	.dataa(\reg_32|Mux0~9_combout ),
	.datab(\ALU_1|tempB[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~63 ),
	.combout(\ALU_1|Add0~64_combout ),
	.cout(\ALU_1|Add0~65 ));
// synopsys translate_off
defparam \ALU_1|Add0~64 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneive_lcell_comb \ALU_1|Mux0~5 (
// Equation(s):
// \ALU_1|Mux0~5_combout  = (\ALU_1|ALU_ctr[0]~27_combout  & (\ALU_1|ALU_ctr[1]~25_combout  & ((\ALU_1|Add0~64_combout )))) # (!\ALU_1|ALU_ctr[0]~27_combout  & (((\ALU_1|Mux0~2_combout ))))

	.dataa(\ALU_1|ALU_ctr[0]~27_combout ),
	.datab(\ALU_1|ALU_ctr[1]~25_combout ),
	.datac(\ALU_1|Mux0~2_combout ),
	.datad(\ALU_1|Add0~64_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux0~5 .lut_mask = 16'hD850;
defparam \ALU_1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneive_lcell_comb \ALU_1|Mux0~4 (
// Equation(s):
// \ALU_1|Mux0~4_combout  = (\ALU_1|ALU_ctr[2]~26_combout  & ((\ALU_1|Mux0~5_combout ))) # (!\ALU_1|ALU_ctr[2]~26_combout  & (\ALU_1|Mux0~3_combout ))

	.dataa(\ALU_1|Mux0~3_combout ),
	.datab(gnd),
	.datac(\ALU_1|Mux0~5_combout ),
	.datad(\ALU_1|ALU_ctr[2]~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux0~4 .lut_mask = 16'hF0AA;
defparam \ALU_1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \reg_32|register~59 (
// Equation(s):
// \reg_32|register~59_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[31]~149_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux0~4_combout )))))

	.dataa(\reg_32|register[0][31]~28_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[31]~149_combout ),
	.datad(\ALU_1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register~59_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~59 .lut_mask = 16'hA280;
defparam \reg_32|register~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \reg_32|register[0][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][31] .is_wysiwyg = "true";
defparam \reg_32|register[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
cycloneive_lcell_comb \reg_32|Mux0~4 (
// Equation(s):
// \reg_32|Mux0~4_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & (\reg_32|register[4][31]~q )) # (!\GetIR_1|Mux8~1_combout  & ((\reg_32|register[0][31]~q )))))

	.dataa(\reg_32|register[4][31]~q ),
	.datab(\reg_32|register[0][31]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux0~4 .lut_mask = 16'hFA0C;
defparam \reg_32|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
cycloneive_lcell_comb \reg_32|Mux0~5 (
// Equation(s):
// \reg_32|Mux0~5_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux0~4_combout  & ((\reg_32|register[12][31]~q ))) # (!\reg_32|Mux0~4_combout  & (\reg_32|register[8][31]~q )))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux0~4_combout ))))

	.dataa(\reg_32|register[8][31]~q ),
	.datab(\reg_32|register[12][31]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|Mux0~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux0~5 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
cycloneive_lcell_comb \reg_32|Mux0~6 (
// Equation(s):
// \reg_32|Mux0~6_combout  = (\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout ) # ((\reg_32|Mux0~3_combout )))) # (!\GetIR_1|Mux9~1_combout  & (!\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux0~5_combout ))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|Mux0~3_combout ),
	.datad(\reg_32|Mux0~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux0~6 .lut_mask = 16'hB9A8;
defparam \reg_32|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneive_lcell_comb \reg_32|Mux0~9 (
// Equation(s):
// \reg_32|Mux0~9_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux0~6_combout  & (\reg_32|Mux0~8_combout )) # (!\reg_32|Mux0~6_combout  & ((\reg_32|Mux0~1_combout ))))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux0~6_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|Mux0~8_combout ),
	.datac(\reg_32|Mux0~1_combout ),
	.datad(\reg_32|Mux0~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux0~9 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneive_lcell_comb \ALU_1|Overflow~6 (
// Equation(s):
// \ALU_1|Overflow~6_combout  = (\reg_32|Mux0~9_combout  & ((\ALU_1|Add0~64_combout ) # (\sel_32_03_1|Mux0~1_combout  $ (!\Cpu_1|ALU_op[0]~19_combout )))) # (!\reg_32|Mux0~9_combout  & ((\sel_32_03_1|Mux0~1_combout  $ (\Cpu_1|ALU_op[0]~19_combout )) # 
// (!\ALU_1|Add0~64_combout )))

	.dataa(\sel_32_03_1|Mux0~1_combout ),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(\reg_32|Mux0~9_combout ),
	.datad(\ALU_1|Add0~64_combout ),
	.cin(gnd),
	.combout(\ALU_1|Overflow~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Overflow~6 .lut_mask = 16'hF69F;
defparam \ALU_1|Overflow~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \ALU_1|Overflow~4 (
// Equation(s):
// \ALU_1|Overflow~4_combout  = (\PC_counter_1|PC_out [2] & (((\PC_counter_1|PC_out [3])))) # (!\PC_counter_1|PC_out [2] & ((\PC_counter_1|PC_out [6]) # ((\PC_counter_1|PC_out [3] & \PC_counter_1|PC_out [4]))))

	.dataa(\PC_counter_1|PC_out [2]),
	.datab(\PC_counter_1|PC_out [6]),
	.datac(\PC_counter_1|PC_out [3]),
	.datad(\PC_counter_1|PC_out [4]),
	.cin(gnd),
	.combout(\ALU_1|Overflow~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Overflow~4 .lut_mask = 16'hF4E4;
defparam \ALU_1|Overflow~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \ALU_1|Overflow~7 (
// Equation(s):
// \ALU_1|Overflow~7_combout  = (\PC_counter_1|PC_out [5]) # (\ALU_1|Overflow~4_combout )

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\ALU_1|Overflow~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|Overflow~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Overflow~7 .lut_mask = 16'hFCFC;
defparam \ALU_1|Overflow~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \ALU_1|Overflow~5 (
// Equation(s):
// \ALU_1|Overflow~5_combout  = (\ALU_1|Overflow~6_combout ) # ((\ALU_1|ALU_ctr[2]~26_combout  & (\ALU_1|Mux16~8_combout  & \ALU_1|Overflow~7_combout )))

	.dataa(\ALU_1|ALU_ctr[2]~26_combout ),
	.datab(\ALU_1|Mux16~8_combout ),
	.datac(\ALU_1|Overflow~6_combout ),
	.datad(\ALU_1|Overflow~7_combout ),
	.cin(gnd),
	.combout(\ALU_1|Overflow~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Overflow~5 .lut_mask = 16'hF8F0;
defparam \ALU_1|Overflow~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \Cpu_1|Rd_write_byte_en~1 (
// Equation(s):
// \Cpu_1|Rd_write_byte_en~1_combout  = (\ALU_1|Overflow~5_combout ) # ((\Cpu_1|Rd_write_byte_en~0_combout  & !\Cpu_1|ALU_op~13_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|Rd_write_byte_en~0_combout ),
	.datac(\Cpu_1|ALU_op~13_combout ),
	.datad(\ALU_1|Overflow~5_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Rd_write_byte_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Rd_write_byte_en~1 .lut_mask = 16'hFF0C;
defparam \Cpu_1|Rd_write_byte_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \reg_32|register[0][31]~16 (
// Equation(s):
// \reg_32|register[0][31]~16_combout  = (\sel_5_1|result[2]~4_combout ) # ((\sel_5_1|result[4]~5_combout ) # (\sel_5_1|result[3]~6_combout ))

	.dataa(gnd),
	.datab(\sel_5_1|result[2]~4_combout ),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\sel_5_1|result[3]~6_combout ),
	.cin(gnd),
	.combout(\reg_32|register[0][31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[0][31]~16 .lut_mask = 16'hFFFC;
defparam \reg_32|register[0][31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneive_lcell_comb \reg_32|register[0][31]~17 (
// Equation(s):
// \reg_32|register[0][31]~17_combout  = (\Cpu_1|Rd_write_byte_en~1_combout  & ((\sel_5_1|result[1]~3_combout ) # ((\sel_5_1|result[0]~2_combout ) # (\reg_32|register[0][31]~16_combout ))))

	.dataa(\sel_5_1|result[1]~3_combout ),
	.datab(\sel_5_1|result[0]~2_combout ),
	.datac(\Cpu_1|Rd_write_byte_en~1_combout ),
	.datad(\reg_32|register[0][31]~16_combout ),
	.cin(gnd),
	.combout(\reg_32|register[0][31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[0][31]~17 .lut_mask = 16'hF0E0;
defparam \reg_32|register[0][31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N16
cycloneive_lcell_comb \reg_32|register[5][0]~22 (
// Equation(s):
// \reg_32|register[5][0]~22_combout  = (!\sel_5_1|result[4]~5_combout  & (\reg_32|register[0][31]~17_combout  & \reg_32|Decoder0~4_combout ))

	.dataa(\sel_5_1|result[4]~5_combout ),
	.datab(gnd),
	.datac(\reg_32|register[0][31]~17_combout ),
	.datad(\reg_32|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register[5][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][0]~22 .lut_mask = 16'h5000;
defparam \reg_32|register[5][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N29
dffeas \reg_32|register[5][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[1]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][1] .is_wysiwyg = "true";
defparam \reg_32|register[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneive_lcell_comb \reg_32|Mux62~0 (
// Equation(s):
// \reg_32|Mux62~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[5][1]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (!\reg_32|register[4][1]~q ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[4][1]~q ),
	.datac(\reg_32|register[5][1]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~0 .lut_mask = 16'hFA11;
defparam \reg_32|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N28
cycloneive_lcell_comb \reg_32|register[6][1]~93 (
// Equation(s):
// \reg_32|register[6][1]~93_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[6][1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[6][1]~93 .lut_mask = 16'h00FF;
defparam \reg_32|register[6][1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N29
dffeas \reg_32|register[6][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[6][1]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][1] .is_wysiwyg = "true";
defparam \reg_32|register[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N8
cycloneive_lcell_comb \reg_32|Mux62~1 (
// Equation(s):
// \reg_32|Mux62~1_combout  = (\reg_32|Mux62~0_combout  & (((!\sel_5_2|result[1]~0_combout )) # (!\reg_32|register[7][1]~q ))) # (!\reg_32|Mux62~0_combout  & (((\sel_5_2|result[1]~0_combout  & !\reg_32|register[6][1]~q ))))

	.dataa(\reg_32|register[7][1]~q ),
	.datab(\reg_32|Mux62~0_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[6][1]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~1 .lut_mask = 16'h4C7C;
defparam \reg_32|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N4
cycloneive_lcell_comb \reg_32|register[9][1]~feeder (
// Equation(s):
// \reg_32|register[9][1]~feeder_combout  = \sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[1]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N5
dffeas \reg_32|register[9][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][1] .is_wysiwyg = "true";
defparam \reg_32|register[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N20
cycloneive_lcell_comb \reg_32|register[8][1]~feeder (
// Equation(s):
// \reg_32|register[8][1]~feeder_combout  = \sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[1]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[8][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N21
dffeas \reg_32|register[8][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][1] .is_wysiwyg = "true";
defparam \reg_32|register[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N16
cycloneive_lcell_comb \reg_32|register[10][1]~94 (
// Equation(s):
// \reg_32|register[10][1]~94_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][1]~94 .lut_mask = 16'h00FF;
defparam \reg_32|register[10][1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y22_N17
dffeas \reg_32|register[10][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][1]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][1] .is_wysiwyg = "true";
defparam \reg_32|register[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N2
cycloneive_lcell_comb \reg_32|Mux62~2 (
// Equation(s):
// \reg_32|Mux62~2_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout ) # (!\reg_32|register[10][1]~q )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[8][1]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[8][1]~q ),
	.datac(\reg_32|register[10][1]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~2 .lut_mask = 16'hAA4E;
defparam \reg_32|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N16
cycloneive_lcell_comb \reg_32|Mux62~3 (
// Equation(s):
// \reg_32|Mux62~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux62~2_combout  & (!\reg_32|register[11][1]~q )) # (!\reg_32|Mux62~2_combout  & ((\reg_32|register[9][1]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux62~2_combout ))))

	.dataa(\reg_32|register[11][1]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[9][1]~q ),
	.datad(\reg_32|Mux62~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~3 .lut_mask = 16'h77C0;
defparam \reg_32|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N7
dffeas \reg_32|register[1][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[1]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][1] .is_wysiwyg = "true";
defparam \reg_32|register[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
cycloneive_lcell_comb \reg_32|register~34 (
// Equation(s):
// \reg_32|register~34_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[1]~134_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux30~4_combout )))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\sel_32_2|result[1]~134_combout ),
	.datac(\reg_32|register[0][31]~28_combout ),
	.datad(\ALU_1|Mux30~4_combout ),
	.cin(gnd),
	.combout(\reg_32|register~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~34 .lut_mask = 16'hD080;
defparam \reg_32|register~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N9
dffeas \reg_32|register[0][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][1] .is_wysiwyg = "true";
defparam \reg_32|register[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N18
cycloneive_lcell_comb \reg_32|Mux62~4 (
// Equation(s):
// \reg_32|Mux62~4_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (!\reg_32|register[2][1]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[0][1]~q )))))

	.dataa(\reg_32|register[2][1]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[0][1]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~4 .lut_mask = 16'hD3D0;
defparam \reg_32|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N18
cycloneive_lcell_comb \reg_32|Mux62~5 (
// Equation(s):
// \reg_32|Mux62~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux62~4_combout  & (\reg_32|register[3][1]~q )) # (!\reg_32|Mux62~4_combout  & ((\reg_32|register[1][1]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux62~4_combout ))))

	.dataa(\reg_32|register[3][1]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[1][1]~q ),
	.datad(\reg_32|Mux62~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~5 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N12
cycloneive_lcell_comb \reg_32|Mux62~6 (
// Equation(s):
// \reg_32|Mux62~6_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux62~3_combout ) # ((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((!\sel_5_2|result[2]~3_combout  & \reg_32|Mux62~5_combout ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|Mux62~3_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux62~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~6 .lut_mask = 16'hADA8;
defparam \reg_32|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N18
cycloneive_lcell_comb \reg_32|Mux62~9 (
// Equation(s):
// \reg_32|Mux62~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux62~6_combout  & (\reg_32|Mux62~8_combout )) # (!\reg_32|Mux62~6_combout  & ((\reg_32|Mux62~1_combout ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux62~6_combout ))))

	.dataa(\reg_32|Mux62~8_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|Mux62~1_combout ),
	.datad(\reg_32|Mux62~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~9 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneive_lcell_comb \reg_32|register[31][1]~184 (
// Equation(s):
// \reg_32|register[31][1]~184_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[1]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[31][1]~184_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[31][1]~184 .lut_mask = 16'h0F0F;
defparam \reg_32|register[31][1]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N27
dffeas \reg_32|register[31][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[31][1]~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][1] .is_wysiwyg = "true";
defparam \reg_32|register[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneive_lcell_comb \reg_32|register[27][1]~182 (
// Equation(s):
// \reg_32|register[27][1]~182_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[27][1]~182_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[27][1]~182 .lut_mask = 16'h00FF;
defparam \reg_32|register[27][1]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N9
dffeas \reg_32|register[27][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[27][1]~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[27][0]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[27][1] .is_wysiwyg = "true";
defparam \reg_32|register[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneive_lcell_comb \reg_32|Mux62~17 (
// Equation(s):
// \reg_32|Mux62~17_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout ) # (!\reg_32|register[27][1]~q )))) # (!\sel_5_2|result[3]~2_combout  & (!\reg_32|register[19][1]~q  & ((!\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[19][1]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[27][1]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~17 .lut_mask = 16'hCC1D;
defparam \reg_32|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \reg_32|Mux62~18 (
// Equation(s):
// \reg_32|Mux62~18_combout  = (\reg_32|Mux62~17_combout  & (((!\sel_5_2|result[2]~3_combout ) # (!\reg_32|register[31][1]~q )))) # (!\reg_32|Mux62~17_combout  & (!\reg_32|register[23][1]~q  & ((\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[23][1]~q ),
	.datab(\reg_32|register[31][1]~q ),
	.datac(\reg_32|Mux62~17_combout ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~18 .lut_mask = 16'h35F0;
defparam \reg_32|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \reg_32|register[28][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[1]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][1] .is_wysiwyg = "true";
defparam \reg_32|register[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \reg_32|register[20][1]~feeder (
// Equation(s):
// \reg_32|register[20][1]~feeder_combout  = \sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[1]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \reg_32|register[20][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][1] .is_wysiwyg = "true";
defparam \reg_32|register[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N29
dffeas \reg_32|register[16][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[1]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][1] .is_wysiwyg = "true";
defparam \reg_32|register[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \reg_32|Mux62~14 (
// Equation(s):
// \reg_32|Mux62~14_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][1]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[16][1]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[20][1]~q ),
	.datac(\reg_32|register[16][1]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~14 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \reg_32|Mux62~15 (
// Equation(s):
// \reg_32|Mux62~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux62~14_combout  & ((\reg_32|register[28][1]~q ))) # (!\reg_32|Mux62~14_combout  & (\reg_32|register[24][1]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux62~14_combout ))))

	.dataa(\reg_32|register[24][1]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[28][1]~q ),
	.datad(\reg_32|Mux62~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~15 .lut_mask = 16'hF388;
defparam \reg_32|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \reg_32|register[30][1]~180 (
// Equation(s):
// \reg_32|register[30][1]~180_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[1]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[30][1]~180_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[30][1]~180 .lut_mask = 16'h0F0F;
defparam \reg_32|register[30][1]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N9
dffeas \reg_32|register[30][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[30][1]~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][1] .is_wysiwyg = "true";
defparam \reg_32|register[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \reg_32|register[26][1]~177 (
// Equation(s):
// \reg_32|register[26][1]~177_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[1]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[26][1]~177_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[26][1]~177 .lut_mask = 16'h0F0F;
defparam \reg_32|register[26][1]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N5
dffeas \reg_32|register[26][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[26][1]~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[26][0]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[26][1] .is_wysiwyg = "true";
defparam \reg_32|register[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \reg_32|register[18][1]~179 (
// Equation(s):
// \reg_32|register[18][1]~179_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[18][1]~179_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[18][1]~179 .lut_mask = 16'h00FF;
defparam \reg_32|register[18][1]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N21
dffeas \reg_32|register[18][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[18][1]~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][1] .is_wysiwyg = "true";
defparam \reg_32|register[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \reg_32|Mux62~12 (
// Equation(s):
// \reg_32|Mux62~12_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )) # (!\reg_32|register[22][1]~q ))) # (!\sel_5_2|result[2]~3_combout  & (((!\reg_32|register[18][1]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|register[22][1]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[18][1]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~12 .lut_mask = 16'hCC47;
defparam \reg_32|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \reg_32|Mux62~13 (
// Equation(s):
// \reg_32|Mux62~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux62~12_combout  & (!\reg_32|register[30][1]~q )) # (!\reg_32|Mux62~12_combout  & ((!\reg_32|register[26][1]~q ))))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux62~12_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[30][1]~q ),
	.datac(\reg_32|register[26][1]~q ),
	.datad(\reg_32|Mux62~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~13 .lut_mask = 16'h770A;
defparam \reg_32|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \reg_32|Mux62~16 (
// Equation(s):
// \reg_32|Mux62~16_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout ) # (\reg_32|Mux62~13_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|Mux62~15_combout  & (!\sel_5_2|result[0]~1_combout )))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|Mux62~15_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux62~13_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~16 .lut_mask = 16'hAEA4;
defparam \reg_32|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \reg_32|Mux62~19 (
// Equation(s):
// \reg_32|Mux62~19_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux62~16_combout  & ((\reg_32|Mux62~18_combout ))) # (!\reg_32|Mux62~16_combout  & (\reg_32|Mux62~11_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux62~16_combout ))))

	.dataa(\reg_32|Mux62~11_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux62~18_combout ),
	.datad(\reg_32|Mux62~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~19 .lut_mask = 16'hF388;
defparam \reg_32|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
cycloneive_lcell_comb \reg_32|Mux62~20 (
// Equation(s):
// \reg_32|Mux62~20_combout  = (\Cpu_1|Equal18~1_combout  & (((\reg_32|Mux62~9_combout )))) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux62~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux62~9_combout ))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\GetIR_1|Mux11~0_combout ),
	.datac(\reg_32|Mux62~9_combout ),
	.datad(\reg_32|Mux62~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux62~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux62~20 .lut_mask = 16'hF4B0;
defparam \reg_32|Mux62~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \sel_32_03_1|Mux30~0 (
// Equation(s):
// \sel_32_03_1|Mux30~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux30~1_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux62~20_combout )))))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\GetIR_1|Mux30~1_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\reg_32|Mux62~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux30~0 .lut_mask = 16'h0D08;
defparam \sel_32_03_1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \ALU_1|ALU_out~0 (
// Equation(s):
// \ALU_1|ALU_out~0_combout  = (\reg_32|Mux30~9_combout  & \sel_32_03_1|Mux30~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_32|Mux30~9_combout ),
	.datad(\sel_32_03_1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~0 .lut_mask = 16'hF000;
defparam \ALU_1|ALU_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \ALU_1|j~112 (
// Equation(s):
// \ALU_1|j~112_combout  = (\ALU_1|always0~24_combout  & (\ALU_1|j~111_combout )) # (!\ALU_1|always0~24_combout  & ((\ALU_1|Add30~2_combout )))

	.dataa(\ALU_1|always0~24_combout ),
	.datab(\ALU_1|j~111_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add30~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~112_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~112 .lut_mask = 16'hDD88;
defparam \ALU_1|j~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \ALU_1|j~113 (
// Equation(s):
// \ALU_1|j~113_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~112_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~2_combout ))

	.dataa(gnd),
	.datab(\ALU_1|Add31~2_combout ),
	.datac(\ALU_1|j~112_combout ),
	.datad(\ALU_1|always0~25_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~113_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~113 .lut_mask = 16'hF0CC;
defparam \ALU_1|j~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \ALU_1|Mux30~0 (
// Equation(s):
// \ALU_1|Mux30~0_combout  = (\ALU_1|Mux16~4_combout  & ((\ALU_1|Mux16~3_combout ) # ((\ALU_1|Add32~2_combout )))) # (!\ALU_1|Mux16~4_combout  & (!\ALU_1|Mux16~3_combout  & ((\ALU_1|j~113_combout ))))

	.dataa(\ALU_1|Mux16~4_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\ALU_1|Add32~2_combout ),
	.datad(\ALU_1|j~113_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux30~0 .lut_mask = 16'hB9A8;
defparam \ALU_1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \ALU_1|Mux30~1 (
// Equation(s):
// \ALU_1|Mux30~1_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux30~9_combout  & ((\ALU_1|Mux30~0_combout ) # (!\sel_32_03_1|Mux30~0_combout ))) # (!\reg_32|Mux30~9_combout  & (\sel_32_03_1|Mux30~0_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux30~0_combout ))))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\sel_32_03_1|Mux30~0_combout ),
	.datac(\ALU_1|Mux30~0_combout ),
	.datad(\ALU_1|Mux16~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux30~1 .lut_mask = 16'hE6F0;
defparam \ALU_1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \ALU_1|Mux30~2 (
// Equation(s):
// \ALU_1|Mux30~2_combout  = (\ALU_1|Mux16~5_combout  & ((\ALU_1|Mux16~6_combout  & (\ALU_1|ALU_out~0_combout )) # (!\ALU_1|Mux16~6_combout  & ((\ALU_1|Mux30~1_combout ))))) # (!\ALU_1|Mux16~5_combout  & (!\ALU_1|Mux16~6_combout ))

	.dataa(\ALU_1|Mux16~5_combout ),
	.datab(\ALU_1|Mux16~6_combout ),
	.datac(\ALU_1|ALU_out~0_combout ),
	.datad(\ALU_1|Mux30~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux30~2 .lut_mask = 16'hB391;
defparam \ALU_1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \ALU_1|Mux30~3 (
// Equation(s):
// \ALU_1|Mux30~3_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux30~2_combout  & (\sel_32_03_1|Mux30~0_combout )) # (!\ALU_1|Mux30~2_combout  & ((\ALU_1|Add0~4_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux30~2_combout ))))

	.dataa(\ALU_1|Mux16~2_combout ),
	.datab(\sel_32_03_1|Mux30~0_combout ),
	.datac(\ALU_1|Add0~4_combout ),
	.datad(\ALU_1|Mux30~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux30~3 .lut_mask = 16'hDDA0;
defparam \ALU_1|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \ALU_1|Mux30~4 (
// Equation(s):
// \ALU_1|Mux30~4_combout  = (\ALU_1|Mux16~7_combout  & (!\reg_32|Mux30~9_combout  & ((!\sel_32_03_1|Mux30~0_combout )))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux30~3_combout ))))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\ALU_1|Mux30~3_combout ),
	.datad(\sel_32_03_1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux30~4 .lut_mask = 16'h3074;
defparam \ALU_1|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneive_lcell_comb \sel_32_2|result[1]~39 (
// Equation(s):
// \sel_32_2|result[1]~39_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[1]~134_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux30~4_combout )))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\sel_32_2|result[1]~134_combout ),
	.datac(gnd),
	.datad(\ALU_1|Mux30~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[1]~39 .lut_mask = 16'hDD88;
defparam \sel_32_2|result[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneive_lcell_comb \reg_32|register[4][1]~97 (
// Equation(s):
// \reg_32|register[4][1]~97_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][1]~97_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][1]~97 .lut_mask = 16'h00FF;
defparam \reg_32|register[4][1]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N25
dffeas \reg_32|register[4][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][1]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][1] .is_wysiwyg = "true";
defparam \reg_32|register[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N2
cycloneive_lcell_comb \reg_32|register[12][1]~feeder (
// Equation(s):
// \reg_32|register[12][1]~feeder_combout  = \sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][1]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N3
dffeas \reg_32|register[12][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][1] .is_wysiwyg = "true";
defparam \reg_32|register[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N24
cycloneive_lcell_comb \reg_32|Mux30~5 (
// Equation(s):
// \reg_32|Mux30~5_combout  = (\reg_32|Mux30~4_combout  & (((\reg_32|register[12][1]~q ) # (!\GetIR_1|Mux8~1_combout )))) # (!\reg_32|Mux30~4_combout  & (!\reg_32|register[4][1]~q  & (\GetIR_1|Mux8~1_combout )))

	.dataa(\reg_32|Mux30~4_combout ),
	.datab(\reg_32|register[4][1]~q ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\reg_32|register[12][1]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux30~5 .lut_mask = 16'hBA1A;
defparam \reg_32|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N30
cycloneive_lcell_comb \reg_32|Mux30~6 (
// Equation(s):
// \reg_32|Mux30~6_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & (\reg_32|Mux30~3_combout )) # (!\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux30~5_combout )))))

	.dataa(\reg_32|Mux30~3_combout ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|Mux30~5_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux30~6 .lut_mask = 16'hEE30;
defparam \reg_32|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
cycloneive_lcell_comb \reg_32|register[15][1]~100 (
// Equation(s):
// \reg_32|register[15][1]~100_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][1]~100_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][1]~100 .lut_mask = 16'h00FF;
defparam \reg_32|register[15][1]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N9
dffeas \reg_32|register[15][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][1]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][1] .is_wysiwyg = "true";
defparam \reg_32|register[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneive_lcell_comb \reg_32|register[11][1]~98 (
// Equation(s):
// \reg_32|register[11][1]~98_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[1]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[11][1]~98_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][1]~98 .lut_mask = 16'h0F0F;
defparam \reg_32|register[11][1]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N13
dffeas \reg_32|register[11][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][1]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][1] .is_wysiwyg = "true";
defparam \reg_32|register[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N22
cycloneive_lcell_comb \reg_32|register[3][1]~feeder (
// Equation(s):
// \reg_32|register[3][1]~feeder_combout  = \sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][1]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N23
dffeas \reg_32|register[3][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][1] .is_wysiwyg = "true";
defparam \reg_32|register[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N2
cycloneive_lcell_comb \reg_32|Mux30~7 (
// Equation(s):
// \reg_32|Mux30~7_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )) # (!\reg_32|register[7][1]~q ))) # (!\GetIR_1|Mux8~1_combout  & (((!\GetIR_1|Mux7~0_combout  & \reg_32|register[3][1]~q ))))

	.dataa(\reg_32|register[7][1]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|register[3][1]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux30~7 .lut_mask = 16'hC7C4;
defparam \reg_32|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N24
cycloneive_lcell_comb \reg_32|Mux30~8 (
// Equation(s):
// \reg_32|Mux30~8_combout  = (\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux30~7_combout  & (!\reg_32|register[15][1]~q )) # (!\reg_32|Mux30~7_combout  & ((!\reg_32|register[11][1]~q ))))) # (!\GetIR_1|Mux7~0_combout  & (((\reg_32|Mux30~7_combout ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[15][1]~q ),
	.datac(\reg_32|register[11][1]~q ),
	.datad(\reg_32|Mux30~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux30~8 .lut_mask = 16'h770A;
defparam \reg_32|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
cycloneive_lcell_comb \reg_32|register[2][1]~95 (
// Equation(s):
// \reg_32|register[2][1]~95_combout  = !\sel_32_2|result[1]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[1]~39_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][1]~95 .lut_mask = 16'h00FF;
defparam \reg_32|register[2][1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N17
dffeas \reg_32|register[2][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][1]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][1] .is_wysiwyg = "true";
defparam \reg_32|register[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N10
cycloneive_lcell_comb \reg_32|Mux30~0 (
// Equation(s):
// \reg_32|Mux30~0_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & (!\reg_32|register[10][1]~q )) # (!\GetIR_1|Mux7~0_combout  & ((!\reg_32|register[2][1]~q )))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[10][1]~q ),
	.datac(\reg_32|register[2][1]~q ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux30~0 .lut_mask = 16'hBB05;
defparam \reg_32|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N16
cycloneive_lcell_comb \reg_32|Mux30~1 (
// Equation(s):
// \reg_32|Mux30~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux30~0_combout  & (!\reg_32|register[14][1]~q )) # (!\reg_32|Mux30~0_combout  & ((!\reg_32|register[6][1]~q ))))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux30~0_combout ))))

	.dataa(\reg_32|register[14][1]~q ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|Mux30~0_combout ),
	.datad(\reg_32|register[6][1]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux30~1 .lut_mask = 16'h707C;
defparam \reg_32|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneive_lcell_comb \reg_32|Mux30~9 (
// Equation(s):
// \reg_32|Mux30~9_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux30~6_combout  & (\reg_32|Mux30~8_combout )) # (!\reg_32|Mux30~6_combout  & ((\reg_32|Mux30~1_combout ))))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|Mux30~6_combout ))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|Mux30~6_combout ),
	.datac(\reg_32|Mux30~8_combout ),
	.datad(\reg_32|Mux30~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux30~9 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N28
cycloneive_lcell_comb \shift_reg_1|Add25~4 (
// Equation(s):
// \shift_reg_1|Add25~4_combout  = (!\sel_5_3|result[2]~8_combout  & ((\Cpu_1|Shift_amountSrc~combout  & ((!\reg_32|Mux30~9_combout ))) # (!\Cpu_1|Shift_amountSrc~combout  & (!\GetIR_1|Mux24~0_combout ))))

	.dataa(\GetIR_1|Mux24~0_combout ),
	.datab(\reg_32|Mux30~9_combout ),
	.datac(\Cpu_1|Shift_amountSrc~combout ),
	.datad(\sel_5_3|result[2]~8_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Add25~4_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Add25~4 .lut_mask = 16'h0035;
defparam \shift_reg_1|Add25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \shift_reg_1|ShiftLeft0~0 (
// Equation(s):
// \shift_reg_1|ShiftLeft0~0_combout  = (\sel_5_3|result[0]~7_combout ) # ((!\sel_32_2|result[24]~34_combout ) # (!\shift_reg_1|Add25~4_combout ))

	.dataa(\sel_5_3|result[0]~7_combout ),
	.datab(gnd),
	.datac(\shift_reg_1|Add25~4_combout ),
	.datad(\sel_32_2|result[24]~34_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftLeft0~0 .lut_mask = 16'hAFFF;
defparam \shift_reg_1|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneive_lcell_comb \sel_32_2|result[0]~32 (
// Equation(s):
// \sel_32_2|result[0]~32_combout  = (\GetIR_1|Mux29~1_combout  $ (\GetIR_1|Mux31~2_combout )) # (!\Cpu_1|Equal2~0_combout )

	.dataa(\GetIR_1|Mux29~1_combout ),
	.datab(gnd),
	.datac(\GetIR_1|Mux31~2_combout ),
	.datad(\Cpu_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[0]~32 .lut_mask = 16'h5AFF;
defparam \sel_32_2|result[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \sel_32_2|result[0]~35 (
// Equation(s):
// \sel_32_2|result[0]~35_combout  = (!\shift_reg_1|ShiftLeft0~0_combout  & (\sel_32_2|result[0]~32_combout  & \reg_32|Mux63~20_combout ))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftLeft0~0_combout ),
	.datac(\sel_32_2|result[0]~32_combout ),
	.datad(\reg_32|Mux63~20_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[0]~35 .lut_mask = 16'h3000;
defparam \sel_32_2|result[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N2
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~45 (
// Equation(s):
// \shift_reg_1|ShiftRight0~45_combout  = (\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~41_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~44_combout )))

	.dataa(\shift_reg_1|ShiftRight0~41_combout ),
	.datab(gnd),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\shift_reg_1|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~45 .lut_mask = 16'hAFA0;
defparam \shift_reg_1|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~46 (
// Equation(s):
// \shift_reg_1|ShiftRight0~46_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~38_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~45_combout )))

	.dataa(gnd),
	.datab(\shift_reg_1|ShiftRight0~38_combout ),
	.datac(\shift_reg_1|ShiftRight0~45_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~46 .lut_mask = 16'hCCF0;
defparam \shift_reg_1|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \sel_32_2|result[0]~33 (
// Equation(s):
// \sel_32_2|result[0]~33_combout  = (!\sel_32_2|result[0]~32_combout  & ((\sel_5_3|result[4]~10_combout  & ((\shift_reg_1|ShiftRight0~46_combout ))) # (!\sel_5_3|result[4]~10_combout  & (\shift_reg_1|ShiftRight0~61_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~61_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\sel_32_2|result[0]~32_combout ),
	.datad(\shift_reg_1|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[0]~33 .lut_mask = 16'h0E02;
defparam \sel_32_2|result[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneive_lcell_comb \ALU_1|Mux31~2 (
// Equation(s):
// \ALU_1|Mux31~2_combout  = (\ALU_1|ALU_ctr[0]~27_combout  & (!\ALU_1|ALU_ctr[2]~26_combout  & ((\ALU_1|ALU_ctr[1]~25_combout ) # (\reg_32|Mux31~9_combout )))) # (!\ALU_1|ALU_ctr[0]~27_combout  & ((\ALU_1|ALU_ctr[1]~25_combout  & (\reg_32|Mux31~9_combout  & 
// !\ALU_1|ALU_ctr[2]~26_combout )) # (!\ALU_1|ALU_ctr[1]~25_combout  & (!\reg_32|Mux31~9_combout  & \ALU_1|ALU_ctr[2]~26_combout ))))

	.dataa(\ALU_1|ALU_ctr[0]~27_combout ),
	.datab(\ALU_1|ALU_ctr[1]~25_combout ),
	.datac(\reg_32|Mux31~9_combout ),
	.datad(\ALU_1|ALU_ctr[2]~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux31~2 .lut_mask = 16'h01E8;
defparam \ALU_1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneive_lcell_comb \ALU_1|Mux31~3 (
// Equation(s):
// \ALU_1|Mux31~3_combout  = (\reg_32|Mux31~9_combout  & (((\ALU_1|ALU_ctr[1]~25_combout ) # (\ALU_1|ALU_ctr[2]~26_combout )))) # (!\reg_32|Mux31~9_combout  & ((\ALU_1|ALU_ctr[0]~27_combout  & ((\ALU_1|ALU_ctr[2]~26_combout ))) # 
// (!\ALU_1|ALU_ctr[0]~27_combout  & (\ALU_1|ALU_ctr[1]~25_combout ))))

	.dataa(\ALU_1|ALU_ctr[0]~27_combout ),
	.datab(\ALU_1|ALU_ctr[1]~25_combout ),
	.datac(\reg_32|Mux31~9_combout ),
	.datad(\ALU_1|ALU_ctr[2]~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux31~3 .lut_mask = 16'hFEC4;
defparam \ALU_1|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneive_lcell_comb \ALU_1|Mux31~4 (
// Equation(s):
// \ALU_1|Mux31~4_combout  = (\ALU_1|Mux31~3_combout  & ((\ALU_1|ALU_ctr[0]~27_combout ) # ((!\ALU_1|Mux31~2_combout  & !\sel_32_03_1|Mux31~0_combout )))) # (!\ALU_1|Mux31~3_combout  & (\ALU_1|Mux31~2_combout  $ (((\ALU_1|ALU_ctr[0]~27_combout  & 
// !\sel_32_03_1|Mux31~0_combout )))))

	.dataa(\ALU_1|ALU_ctr[0]~27_combout ),
	.datab(\ALU_1|Mux31~2_combout ),
	.datac(\ALU_1|Mux31~3_combout ),
	.datad(\sel_32_03_1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux31~4 .lut_mask = 16'hACB6;
defparam \ALU_1|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneive_lcell_comb \ALU_1|Mux31~1 (
// Equation(s):
// \ALU_1|Mux31~1_combout  = (\ALU_1|ALU_ctr[1]~25_combout  & ((\ALU_1|Add0~2_combout ))) # (!\ALU_1|ALU_ctr[1]~25_combout  & (\ALU_1|Less~11_combout ))

	.dataa(\ALU_1|ALU_ctr[1]~25_combout ),
	.datab(gnd),
	.datac(\ALU_1|Less~11_combout ),
	.datad(\ALU_1|Add0~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux31~1 .lut_mask = 16'hFA50;
defparam \ALU_1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \ALU_1|always0~26 (
// Equation(s):
// \ALU_1|always0~26_combout  = (!\ALU_1|always0~24_combout  & ((\Cpu_1|ALU_op[0]~19_combout  & (\reg_32|Mux31~9_combout  & \reg_32|Mux30~9_combout )) # (!\Cpu_1|ALU_op[0]~19_combout  & (!\reg_32|Mux31~9_combout  & !\reg_32|Mux30~9_combout ))))

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(\ALU_1|always0~24_combout ),
	.datac(\reg_32|Mux31~9_combout ),
	.datad(\reg_32|Mux30~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|always0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|always0~26 .lut_mask = 16'h2001;
defparam \ALU_1|always0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \ALU_1|Mux31~0 (
// Equation(s):
// \ALU_1|Mux31~0_combout  = (\ALU_1|always0~26_combout  & (\ALU_1|Add32~0_combout )) # (!\ALU_1|always0~26_combout  & ((\ALU_1|j~85_combout )))

	.dataa(\ALU_1|Add32~0_combout ),
	.datab(\ALU_1|always0~26_combout ),
	.datac(\ALU_1|j~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux31~0 .lut_mask = 16'hB8B8;
defparam \ALU_1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \ALU_1|Mux31~6 (
// Equation(s):
// \ALU_1|Mux31~6_combout  = (\ALU_1|Mux31~5_combout  & (((\ALU_1|Mux31~1_combout )) # (!\ALU_1|Mux31~4_combout ))) # (!\ALU_1|Mux31~5_combout  & (!\ALU_1|Mux31~4_combout  & ((\ALU_1|Mux31~0_combout ))))

	.dataa(\ALU_1|Mux31~5_combout ),
	.datab(\ALU_1|Mux31~4_combout ),
	.datac(\ALU_1|Mux31~1_combout ),
	.datad(\ALU_1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux31~6 .lut_mask = 16'hB3A2;
defparam \ALU_1|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \sel_32_2|result[0]~36 (
// Equation(s):
// \sel_32_2|result[0]~36_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[0]~35_combout ) # ((\sel_32_2|result[0]~33_combout )))) # (!\Cpu_1|Shift_op[1]~0_combout  & (((\ALU_1|Mux31~6_combout ))))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(\sel_32_2|result[0]~35_combout ),
	.datac(\sel_32_2|result[0]~33_combout ),
	.datad(\ALU_1|Mux31~6_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[0]~36 .lut_mask = 16'hFDA8;
defparam \sel_32_2|result[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N0
cycloneive_lcell_comb \reg_32|register[1][0]~89 (
// Equation(s):
// \reg_32|register[1][0]~89_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[0]~36_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][0]~89 .lut_mask = 16'h00FF;
defparam \reg_32|register[1][0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N1
dffeas \reg_32|register[1][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][0]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][0] .is_wysiwyg = "true";
defparam \reg_32|register[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N4
cycloneive_lcell_comb \reg_32|Mux31~4 (
// Equation(s):
// \reg_32|Mux31~4_combout  = (\GetIR_1|Mux10~2_combout  & ((\GetIR_1|Mux9~1_combout ) # ((!\reg_32|register[1][0]~q )))) # (!\GetIR_1|Mux10~2_combout  & (!\GetIR_1|Mux9~1_combout  & ((\reg_32|register[0][0]~q ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\reg_32|register[1][0]~q ),
	.datad(\reg_32|register[0][0]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux31~4 .lut_mask = 16'h9B8A;
defparam \reg_32|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N10
cycloneive_lcell_comb \reg_32|Mux31~5 (
// Equation(s):
// \reg_32|Mux31~5_combout  = (\reg_32|Mux31~4_combout  & (((!\GetIR_1|Mux9~1_combout )) # (!\reg_32|register[3][0]~q ))) # (!\reg_32|Mux31~4_combout  & (((!\reg_32|register[2][0]~q  & \GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|register[3][0]~q ),
	.datab(\reg_32|Mux31~4_combout ),
	.datac(\reg_32|register[2][0]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux31~5 .lut_mask = 16'h47CC;
defparam \reg_32|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N28
cycloneive_lcell_comb \reg_32|Mux31~6 (
// Equation(s):
// \reg_32|Mux31~6_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & (\reg_32|Mux31~3_combout )) # (!\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux31~5_combout )))))

	.dataa(\reg_32|Mux31~3_combout ),
	.datab(\GetIR_1|Mux7~0_combout ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\reg_32|Mux31~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux31~6 .lut_mask = 16'hE3E0;
defparam \reg_32|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N28
cycloneive_lcell_comb \reg_32|register[11][0]~84 (
// Equation(s):
// \reg_32|register[11][0]~84_combout  = !\sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[11][0]~84_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][0]~84 .lut_mask = 16'h0F0F;
defparam \reg_32|register[11][0]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N29
dffeas \reg_32|register[11][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][0]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][0] .is_wysiwyg = "true";
defparam \reg_32|register[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneive_lcell_comb \reg_32|register[10][0]~feeder (
// Equation(s):
// \reg_32|register[10][0]~feeder_combout  = \sel_32_2|result[0]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[0]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N5
dffeas \reg_32|register[10][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][0] .is_wysiwyg = "true";
defparam \reg_32|register[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N2
cycloneive_lcell_comb \reg_32|Mux31~1 (
// Equation(s):
// \reg_32|Mux31~1_combout  = (\reg_32|Mux31~0_combout  & (((!\GetIR_1|Mux9~1_combout )) # (!\reg_32|register[11][0]~q ))) # (!\reg_32|Mux31~0_combout  & (((\GetIR_1|Mux9~1_combout  & \reg_32|register[10][0]~q ))))

	.dataa(\reg_32|Mux31~0_combout ),
	.datab(\reg_32|register[11][0]~q ),
	.datac(\GetIR_1|Mux9~1_combout ),
	.datad(\reg_32|register[10][0]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux31~1 .lut_mask = 16'h7A2A;
defparam \reg_32|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N24
cycloneive_lcell_comb \reg_32|Mux31~9 (
// Equation(s):
// \reg_32|Mux31~9_combout  = (\reg_32|Mux31~6_combout  & ((\reg_32|Mux31~8_combout ) # ((!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux31~6_combout  & (((\GetIR_1|Mux7~0_combout  & \reg_32|Mux31~1_combout ))))

	.dataa(\reg_32|Mux31~8_combout ),
	.datab(\reg_32|Mux31~6_combout ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|Mux31~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux31~9 .lut_mask = 16'hBC8C;
defparam \reg_32|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \sel_5_3|result[0]~7 (
// Equation(s):
// \sel_5_3|result[0]~7_combout  = (\Cpu_1|Shift_amountSrc~combout  & ((\reg_32|Mux31~9_combout ))) # (!\Cpu_1|Shift_amountSrc~combout  & (\GetIR_1|Mux25~0_combout ))

	.dataa(\Cpu_1|Shift_amountSrc~combout ),
	.datab(\GetIR_1|Mux25~0_combout ),
	.datac(gnd),
	.datad(\reg_32|Mux31~9_combout ),
	.cin(gnd),
	.combout(\sel_5_3|result[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_3|result[0]~7 .lut_mask = 16'hEE44;
defparam \sel_5_3|result[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N14
cycloneive_lcell_comb \shift_reg_1|LessThan28~4 (
// Equation(s):
// \shift_reg_1|LessThan28~4_combout  = (\sel_5_3|result[2]~8_combout  & ((\sel_5_3|result[1]~6_combout ) # (\sel_5_3|result[0]~7_combout )))

	.dataa(\sel_5_3|result[1]~6_combout ),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(gnd),
	.datad(\sel_5_3|result[0]~7_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|LessThan28~4_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|LessThan28~4 .lut_mask = 16'hCC88;
defparam \shift_reg_1|LessThan28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \shift_reg_1|LessThan20~0 (
// Equation(s):
// \shift_reg_1|LessThan20~0_combout  = (\sel_5_3|result[4]~10_combout  & ((\sel_5_3|result[3]~9_combout ) # (\shift_reg_1|LessThan28~4_combout )))

	.dataa(\sel_5_3|result[3]~9_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(gnd),
	.datad(\shift_reg_1|LessThan28~4_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|LessThan20~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|LessThan20~0 .lut_mask = 16'hCC88;
defparam \shift_reg_1|LessThan20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \sel_32_2|result[11]~139 (
// Equation(s):
// \sel_32_2|result[11]~139_combout  = (\shift_reg_1|LessThan20~0_combout  & ((\Cpu_1|Shift_op [0] & (\sel_32_2|result[11]~67_combout )) # (!\Cpu_1|Shift_op [0] & ((\reg_32|Mux32~20_combout ))))) # (!\shift_reg_1|LessThan20~0_combout  & 
// (\sel_32_2|result[11]~67_combout ))

	.dataa(\sel_32_2|result[11]~67_combout ),
	.datab(\shift_reg_1|LessThan20~0_combout ),
	.datac(\reg_32|Mux32~20_combout ),
	.datad(\Cpu_1|Shift_op [0]),
	.cin(gnd),
	.combout(\sel_32_2|result[11]~139_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[11]~139 .lut_mask = 16'hAAE2;
defparam \sel_32_2|result[11]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \ALU_1|ALU_out~11 (
// Equation(s):
// \ALU_1|ALU_out~11_combout  = (\sel_32_03_1|Mux20~0_combout ) # (\reg_32|Mux20~9_combout )

	.dataa(\sel_32_03_1|Mux20~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_32|Mux20~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~11 .lut_mask = 16'hFFAA;
defparam \ALU_1|ALU_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \ALU_1|Mux20~0 (
// Equation(s):
// \ALU_1|Mux20~0_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux20~0_combout  & ((\ALU_1|Mux16~4_combout ) # (!\reg_32|Mux20~9_combout ))) # (!\sel_32_03_1|Mux20~0_combout  & ((\reg_32|Mux20~9_combout ))))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux16~4_combout ))))

	.dataa(\sel_32_03_1|Mux20~0_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\ALU_1|Mux16~4_combout ),
	.datad(\reg_32|Mux20~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux20~0 .lut_mask = 16'hF4B8;
defparam \ALU_1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \ALU_1|Mux20~1 (
// Equation(s):
// \ALU_1|Mux20~1_combout  = (\ALU_1|Mux20~0_combout  & (((\ALU_1|Mux16~3_combout ) # (\ALU_1|Add32~22_combout )))) # (!\ALU_1|Mux20~0_combout  & (\ALU_1|j~330_combout  & (!\ALU_1|Mux16~3_combout )))

	.dataa(\ALU_1|j~330_combout ),
	.datab(\ALU_1|Mux20~0_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\ALU_1|Add32~22_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux20~1 .lut_mask = 16'hCEC2;
defparam \ALU_1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \ALU_1|Mux20~2 (
// Equation(s):
// \ALU_1|Mux20~2_combout  = (!\ALU_1|ALU_ctr[2]~26_combout  & ((\ALU_1|Mux16~8_combout  & (!\ALU_1|ALU_out~11_combout )) # (!\ALU_1|Mux16~8_combout  & ((\ALU_1|Mux20~1_combout )))))

	.dataa(\ALU_1|ALU_ctr[2]~26_combout ),
	.datab(\ALU_1|ALU_out~11_combout ),
	.datac(\ALU_1|Mux20~1_combout ),
	.datad(\ALU_1|Mux16~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux20~2 .lut_mask = 16'h1150;
defparam \ALU_1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \ALU_1|Mux20~5 (
// Equation(s):
// \ALU_1|Mux20~5_combout  = (\ALU_1|Mux20~2_combout ) # ((\ALU_1|Mux20~4_combout  & \ALU_1|ALU_ctr[2]~26_combout ))

	.dataa(\ALU_1|Mux20~4_combout ),
	.datab(gnd),
	.datac(\ALU_1|ALU_ctr[2]~26_combout ),
	.datad(\ALU_1|Mux20~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux20~5 .lut_mask = 16'hFFA0;
defparam \ALU_1|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \sel_32_2|result[11]~68 (
// Equation(s):
// \sel_32_2|result[11]~68_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[11]~139_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux20~5_combout )))

	.dataa(gnd),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[11]~139_combout ),
	.datad(\ALU_1|Mux20~5_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[11]~68 .lut_mask = 16'hF3C0;
defparam \sel_32_2|result[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneive_lcell_comb \reg_32|register[12][11]~feeder (
// Equation(s):
// \reg_32|register[12][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[11]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[12][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[12][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N29
dffeas \reg_32|register[12][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][11] .is_wysiwyg = "true";
defparam \reg_32|register[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \reg_32|register~44 (
// Equation(s):
// \reg_32|register~44_combout  = (\reg_32|register[0][31]~28_combout  & ((\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[11]~139_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux20~5_combout )))))

	.dataa(\sel_32_2|result[11]~139_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\reg_32|register[0][31]~28_combout ),
	.datad(\ALU_1|Mux20~5_combout ),
	.cin(gnd),
	.combout(\reg_32|register~44_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~44 .lut_mask = 16'hB080;
defparam \reg_32|register~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N5
dffeas \reg_32|register[0][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][11] .is_wysiwyg = "true";
defparam \reg_32|register[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N7
dffeas \reg_32|register[4][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][11] .is_wysiwyg = "true";
defparam \reg_32|register[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
cycloneive_lcell_comb \reg_32|Mux20~4 (
// Equation(s):
// \reg_32|Mux20~4_combout  = (\GetIR_1|Mux7~0_combout  & (((\GetIR_1|Mux8~1_combout )))) # (!\GetIR_1|Mux7~0_combout  & ((\GetIR_1|Mux8~1_combout  & ((\reg_32|register[4][11]~q ))) # (!\GetIR_1|Mux8~1_combout  & (\reg_32|register[0][11]~q ))))

	.dataa(\GetIR_1|Mux7~0_combout ),
	.datab(\reg_32|register[0][11]~q ),
	.datac(\reg_32|register[4][11]~q ),
	.datad(\GetIR_1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux20~4 .lut_mask = 16'hFA44;
defparam \reg_32|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N28
cycloneive_lcell_comb \reg_32|Mux20~5 (
// Equation(s):
// \reg_32|Mux20~5_combout  = (\reg_32|Mux20~4_combout  & (((\reg_32|register[12][11]~q ) # (!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux20~4_combout  & (\reg_32|register[8][11]~q  & ((\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|register[8][11]~q ),
	.datab(\reg_32|register[12][11]~q ),
	.datac(\reg_32|Mux20~4_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux20~5 .lut_mask = 16'hCAF0;
defparam \reg_32|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N12
cycloneive_lcell_comb \reg_32|Mux20~6 (
// Equation(s):
// \reg_32|Mux20~6_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux20~3_combout ) # ((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & (((!\GetIR_1|Mux10~2_combout  & \reg_32|Mux20~5_combout ))))

	.dataa(\reg_32|Mux20~3_combout ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(\GetIR_1|Mux10~2_combout ),
	.datad(\reg_32|Mux20~5_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux20~6 .lut_mask = 16'hCBC8;
defparam \reg_32|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N8
cycloneive_lcell_comb \reg_32|register[13][11]~feeder (
// Equation(s):
// \reg_32|register[13][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N9
dffeas \reg_32|register[13][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][11] .is_wysiwyg = "true";
defparam \reg_32|register[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \reg_32|register[9][11]~feeder (
// Equation(s):
// \reg_32|register[9][11]~feeder_combout  = \sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][11]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N3
dffeas \reg_32|register[9][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][11] .is_wysiwyg = "true";
defparam \reg_32|register[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneive_lcell_comb \reg_32|register[1][11]~136 (
// Equation(s):
// \reg_32|register[1][11]~136_combout  = !\sel_32_2|result[11]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[11]~68_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][11]~136_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][11]~136 .lut_mask = 16'h00FF;
defparam \reg_32|register[1][11]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N19
dffeas \reg_32|register[1][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][11]~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][11] .is_wysiwyg = "true";
defparam \reg_32|register[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \reg_32|Mux20~0 (
// Equation(s):
// \reg_32|Mux20~0_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & (\reg_32|register[9][11]~q )) # (!\GetIR_1|Mux7~0_combout  & ((!\reg_32|register[1][11]~q )))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[9][11]~q ),
	.datac(\GetIR_1|Mux7~0_combout ),
	.datad(\reg_32|register[1][11]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux20~0 .lut_mask = 16'hE0E5;
defparam \reg_32|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \reg_32|Mux20~1 (
// Equation(s):
// \reg_32|Mux20~1_combout  = (\GetIR_1|Mux8~1_combout  & ((\reg_32|Mux20~0_combout  & ((\reg_32|register[13][11]~q ))) # (!\reg_32|Mux20~0_combout  & (\reg_32|register[5][11]~q )))) # (!\GetIR_1|Mux8~1_combout  & (((\reg_32|Mux20~0_combout ))))

	.dataa(\GetIR_1|Mux8~1_combout ),
	.datab(\reg_32|register[5][11]~q ),
	.datac(\reg_32|register[13][11]~q ),
	.datad(\reg_32|Mux20~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux20~1 .lut_mask = 16'hF588;
defparam \reg_32|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N22
cycloneive_lcell_comb \reg_32|Mux20~9 (
// Equation(s):
// \reg_32|Mux20~9_combout  = (\reg_32|Mux20~6_combout  & ((\reg_32|Mux20~8_combout ) # ((!\GetIR_1|Mux10~2_combout )))) # (!\reg_32|Mux20~6_combout  & (((\reg_32|Mux20~1_combout  & \GetIR_1|Mux10~2_combout ))))

	.dataa(\reg_32|Mux20~8_combout ),
	.datab(\reg_32|Mux20~6_combout ),
	.datac(\reg_32|Mux20~1_combout ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux20~9 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneive_lcell_comb \ALU_1|tempB[10]~21 (
// Equation(s):
// \ALU_1|tempB[10]~21_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux21~0_combout )

	.dataa(\Cpu_1|ALU_op[0]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[10]~21 .lut_mask = 16'h55AA;
defparam \ALU_1|tempB[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneive_lcell_comb \ALU_1|Add0~24 (
// Equation(s):
// \ALU_1|Add0~24_combout  = ((\ALU_1|tempB[11]~20_combout  $ (\reg_32|Mux20~9_combout  $ (!\ALU_1|Add0~23 )))) # (GND)
// \ALU_1|Add0~25  = CARRY((\ALU_1|tempB[11]~20_combout  & ((\reg_32|Mux20~9_combout ) # (!\ALU_1|Add0~23 ))) # (!\ALU_1|tempB[11]~20_combout  & (\reg_32|Mux20~9_combout  & !\ALU_1|Add0~23 )))

	.dataa(\ALU_1|tempB[11]~20_combout ),
	.datab(\reg_32|Mux20~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~23 ),
	.combout(\ALU_1|Add0~24_combout ),
	.cout(\ALU_1|Add0~25 ));
// synopsys translate_off
defparam \ALU_1|Add0~24 .lut_mask = 16'h698E;
defparam \ALU_1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneive_lcell_comb \ALU_1|Add0~26 (
// Equation(s):
// \ALU_1|Add0~26_combout  = (\reg_32|Mux19~9_combout  & ((\ALU_1|tempB[12]~19_combout  & (\ALU_1|Add0~25  & VCC)) # (!\ALU_1|tempB[12]~19_combout  & (!\ALU_1|Add0~25 )))) # (!\reg_32|Mux19~9_combout  & ((\ALU_1|tempB[12]~19_combout  & (!\ALU_1|Add0~25 )) # 
// (!\ALU_1|tempB[12]~19_combout  & ((\ALU_1|Add0~25 ) # (GND)))))
// \ALU_1|Add0~27  = CARRY((\reg_32|Mux19~9_combout  & (!\ALU_1|tempB[12]~19_combout  & !\ALU_1|Add0~25 )) # (!\reg_32|Mux19~9_combout  & ((!\ALU_1|Add0~25 ) # (!\ALU_1|tempB[12]~19_combout ))))

	.dataa(\reg_32|Mux19~9_combout ),
	.datab(\ALU_1|tempB[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|Add0~25 ),
	.combout(\ALU_1|Add0~26_combout ),
	.cout(\ALU_1|Add0~27 ));
// synopsys translate_off
defparam \ALU_1|Add0~26 .lut_mask = 16'h9617;
defparam \ALU_1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \ALU_1|Mux19~0 (
// Equation(s):
// \ALU_1|Mux19~0_combout  = (\ALU_1|Mux17~2_combout  & (((\ALU_1|Add0~26_combout ) # (\ALU_1|Mux17~1_combout )))) # (!\ALU_1|Mux17~2_combout  & (\ALU_1|ALU_out~13_combout  & ((!\ALU_1|Mux17~1_combout ))))

	.dataa(\ALU_1|ALU_out~13_combout ),
	.datab(\ALU_1|Add0~26_combout ),
	.datac(\ALU_1|Mux17~2_combout ),
	.datad(\ALU_1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux19~0 .lut_mask = 16'hF0CA;
defparam \ALU_1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \ALU_1|Mux19~1 (
// Equation(s):
// \ALU_1|Mux19~1_combout  = (\ALU_1|Mux17~0_combout  & (((\ALU_1|Mux19~0_combout )))) # (!\ALU_1|Mux17~0_combout  & ((\ALU_1|Mux19~0_combout  & (\sel_32_03_1|Mux19~0_combout )) # (!\ALU_1|Mux19~0_combout  & ((\sel_32_03_1|Mux24~0_combout )))))

	.dataa(\ALU_1|Mux17~0_combout ),
	.datab(\sel_32_03_1|Mux19~0_combout ),
	.datac(\ALU_1|Mux19~0_combout ),
	.datad(\sel_32_03_1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux19~1 .lut_mask = 16'hE5E0;
defparam \ALU_1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \ALU_1|j~346 (
// Equation(s):
// \ALU_1|j~346_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~345_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~24_combout )))

	.dataa(\ALU_1|j~345_combout ),
	.datab(gnd),
	.datac(\ALU_1|always0~25_combout ),
	.datad(\ALU_1|Add31~24_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~346_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~346 .lut_mask = 16'hAFA0;
defparam \ALU_1|j~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \ALU_1|Mux19~2 (
// Equation(s):
// \ALU_1|Mux19~2_combout  = (\ALU_1|Mux16~4_combout  & ((\ALU_1|Mux16~3_combout ) # ((\ALU_1|Add32~24_combout )))) # (!\ALU_1|Mux16~4_combout  & (!\ALU_1|Mux16~3_combout  & ((\ALU_1|j~346_combout ))))

	.dataa(\ALU_1|Mux16~4_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\ALU_1|Add32~24_combout ),
	.datad(\ALU_1|j~346_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux19~2 .lut_mask = 16'hB9A8;
defparam \ALU_1|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \ALU_1|Mux19~3 (
// Equation(s):
// \ALU_1|Mux19~3_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux19~9_combout  & ((\ALU_1|Mux19~2_combout ) # (!\sel_32_03_1|Mux19~0_combout ))) # (!\reg_32|Mux19~9_combout  & (\sel_32_03_1|Mux19~0_combout )))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux19~2_combout ))))

	.dataa(\reg_32|Mux19~9_combout ),
	.datab(\sel_32_03_1|Mux19~0_combout ),
	.datac(\ALU_1|Mux16~3_combout ),
	.datad(\ALU_1|Mux19~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux19~3 .lut_mask = 16'hEF60;
defparam \ALU_1|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \ALU_1|Mux19~4 (
// Equation(s):
// \ALU_1|Mux19~4_combout  = (\ALU_1|Mux16~8_combout  & (!\reg_32|Mux19~9_combout  & (!\sel_32_03_1|Mux19~0_combout ))) # (!\ALU_1|Mux16~8_combout  & (((\ALU_1|Mux19~3_combout ))))

	.dataa(\reg_32|Mux19~9_combout ),
	.datab(\sel_32_03_1|Mux19~0_combout ),
	.datac(\ALU_1|Mux16~8_combout ),
	.datad(\ALU_1|Mux19~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux19~4 .lut_mask = 16'h1F10;
defparam \ALU_1|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \ALU_1|Mux19~5 (
// Equation(s):
// \ALU_1|Mux19~5_combout  = (\ALU_1|ALU_ctr[2]~26_combout  & (\ALU_1|Mux19~1_combout )) # (!\ALU_1|ALU_ctr[2]~26_combout  & ((\ALU_1|Mux19~4_combout )))

	.dataa(gnd),
	.datab(\ALU_1|Mux19~1_combout ),
	.datac(\ALU_1|ALU_ctr[2]~26_combout ),
	.datad(\ALU_1|Mux19~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux19~5 .lut_mask = 16'hCFC0;
defparam \ALU_1|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneive_lcell_comb \sel_32_2|result[12]~70 (
// Equation(s):
// \sel_32_2|result[12]~70_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[12]~140_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux19~5_combout )))

	.dataa(gnd),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[12]~140_combout ),
	.datad(\ALU_1|Mux19~5_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[12]~70 .lut_mask = 16'hF3C0;
defparam \sel_32_2|result[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \reg_32|register[1][12]~feeder (
// Equation(s):
// \reg_32|register[1][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[12]~70_combout ),
	.cin(gnd),
	.combout(\reg_32|register[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[1][12]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N11
dffeas \reg_32|register[1][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[1][12] .is_wysiwyg = "true";
defparam \reg_32|register[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \reg_32|Mux51~4 (
// Equation(s):
// \reg_32|Mux51~4_combout  = (\sel_5_2|result[0]~1_combout  & (((\reg_32|register[1][12]~q ) # (\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|register[0][12]~q  & ((!\sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[0][12]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[1][12]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~4 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \reg_32|register[3][12]~feeder (
// Equation(s):
// \reg_32|register[3][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[12]~70_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][12]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N31
dffeas \reg_32|register[3][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][12] .is_wysiwyg = "true";
defparam \reg_32|register[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \reg_32|Mux51~5 (
// Equation(s):
// \reg_32|Mux51~5_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux51~4_combout  & ((\reg_32|register[3][12]~q ))) # (!\reg_32|Mux51~4_combout  & (\reg_32|register[2][12]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux51~4_combout ))))

	.dataa(\reg_32|register[2][12]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux51~4_combout ),
	.datad(\reg_32|register[3][12]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~5 .lut_mask = 16'hF838;
defparam \reg_32|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N0
cycloneive_lcell_comb \reg_32|register[5][12]~feeder (
// Equation(s):
// \reg_32|register[5][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[12]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[5][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N1
dffeas \reg_32|register[5][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[5][12] .is_wysiwyg = "true";
defparam \reg_32|register[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N22
cycloneive_lcell_comb \reg_32|register[4][12]~138 (
// Equation(s):
// \reg_32|register[4][12]~138_combout  = !\sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[12]~70_combout ),
	.cin(gnd),
	.combout(\reg_32|register[4][12]~138_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[4][12]~138 .lut_mask = 16'h00FF;
defparam \reg_32|register[4][12]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N23
dffeas \reg_32|register[4][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[4][12]~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][12] .is_wysiwyg = "true";
defparam \reg_32|register[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N18
cycloneive_lcell_comb \reg_32|Mux51~2 (
// Equation(s):
// \reg_32|Mux51~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[6][12]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((!\reg_32|register[4][12]~q )))))

	.dataa(\reg_32|register[6][12]~q ),
	.datab(\reg_32|register[4][12]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~2 .lut_mask = 16'hFA03;
defparam \reg_32|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N4
cycloneive_lcell_comb \reg_32|Mux51~3 (
// Equation(s):
// \reg_32|Mux51~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux51~2_combout  & (\reg_32|register[7][12]~q )) # (!\reg_32|Mux51~2_combout  & ((\reg_32|register[5][12]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux51~2_combout ))))

	.dataa(\reg_32|register[7][12]~q ),
	.datab(\reg_32|register[5][12]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux51~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~3 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \reg_32|Mux51~6 (
// Equation(s):
// \reg_32|Mux51~6_combout  = (\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout ) # ((\reg_32|Mux51~3_combout )))) # (!\sel_5_2|result[2]~3_combout  & (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux51~5_combout )))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux51~5_combout ),
	.datad(\reg_32|Mux51~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~6 .lut_mask = 16'hBA98;
defparam \reg_32|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N5
dffeas \reg_32|register[12][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][12] .is_wysiwyg = "true";
defparam \reg_32|register[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
cycloneive_lcell_comb \reg_32|Mux51~7 (
// Equation(s):
// \reg_32|Mux51~7_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|register[14][12]~q ) # ((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|register[12][12]~q  & !\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[14][12]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[12][12]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~7 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneive_lcell_comb \reg_32|Mux51~8 (
// Equation(s):
// \reg_32|Mux51~8_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux51~7_combout  & (\reg_32|register[15][12]~q )) # (!\reg_32|Mux51~7_combout  & ((\reg_32|register[13][12]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux51~7_combout ))))

	.dataa(\reg_32|register[15][12]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|register[13][12]~q ),
	.datad(\reg_32|Mux51~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~8 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneive_lcell_comb \reg_32|Mux51~9 (
// Equation(s):
// \reg_32|Mux51~9_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux51~6_combout  & ((\reg_32|Mux51~8_combout ))) # (!\reg_32|Mux51~6_combout  & (\reg_32|Mux51~1_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux51~6_combout ))))

	.dataa(\reg_32|Mux51~1_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux51~6_combout ),
	.datad(\reg_32|Mux51~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~9 .lut_mask = 16'hF838;
defparam \reg_32|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N9
dffeas \reg_32|register[22][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][12] .is_wysiwyg = "true";
defparam \reg_32|register[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N21
dffeas \reg_32|register[18][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][12] .is_wysiwyg = "true";
defparam \reg_32|register[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \reg_32|Mux51~10 (
// Equation(s):
// \reg_32|Mux51~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[26][12]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[18][12]~q )))))

	.dataa(\reg_32|register[26][12]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[18][12]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~10 .lut_mask = 16'hEE30;
defparam \reg_32|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
cycloneive_lcell_comb \reg_32|Mux51~11 (
// Equation(s):
// \reg_32|Mux51~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux51~10_combout  & (\reg_32|register[30][12]~q )) # (!\reg_32|Mux51~10_combout  & ((\reg_32|register[22][12]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux51~10_combout 
// ))))

	.dataa(\reg_32|register[30][12]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[22][12]~q ),
	.datad(\reg_32|Mux51~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~11 .lut_mask = 16'hBBC0;
defparam \reg_32|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N2
cycloneive_lcell_comb \reg_32|register[25][12]~feeder (
// Equation(s):
// \reg_32|register[25][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[12]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N3
dffeas \reg_32|register[25][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][12] .is_wysiwyg = "true";
defparam \reg_32|register[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N17
dffeas \reg_32|register[29][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][12] .is_wysiwyg = "true";
defparam \reg_32|register[29][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \reg_32|Mux51~13 (
// Equation(s):
// \reg_32|Mux51~13_combout  = (\reg_32|Mux51~12_combout  & (((\reg_32|register[29][12]~q ) # (!\sel_5_2|result[3]~2_combout )))) # (!\reg_32|Mux51~12_combout  & (\reg_32|register[25][12]~q  & ((\sel_5_2|result[3]~2_combout ))))

	.dataa(\reg_32|Mux51~12_combout ),
	.datab(\reg_32|register[25][12]~q ),
	.datac(\reg_32|register[29][12]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~13 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneive_lcell_comb \reg_32|register[24][12]~feeder (
// Equation(s):
// \reg_32|register[24][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[12]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N9
dffeas \reg_32|register[24][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][12] .is_wysiwyg = "true";
defparam \reg_32|register[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N11
dffeas \reg_32|register[16][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][12] .is_wysiwyg = "true";
defparam \reg_32|register[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneive_lcell_comb \reg_32|Mux51~14 (
// Equation(s):
// \reg_32|Mux51~14_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[24][12]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[16][12]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[24][12]~q ),
	.datac(\reg_32|register[16][12]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~14 .lut_mask = 16'hEE50;
defparam \reg_32|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N27
dffeas \reg_32|register[28][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][12] .is_wysiwyg = "true";
defparam \reg_32|register[28][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \reg_32|register[20][12]~feeder (
// Equation(s):
// \reg_32|register[20][12]~feeder_combout  = \sel_32_2|result[12]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[12]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \reg_32|register[20][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][12] .is_wysiwyg = "true";
defparam \reg_32|register[20][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \reg_32|Mux51~15 (
// Equation(s):
// \reg_32|Mux51~15_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux51~14_combout  & (\reg_32|register[28][12]~q )) # (!\reg_32|Mux51~14_combout  & ((\reg_32|register[20][12]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux51~14_combout ))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux51~14_combout ),
	.datac(\reg_32|register[28][12]~q ),
	.datad(\reg_32|register[20][12]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~15 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \reg_32|Mux51~16 (
// Equation(s):
// \reg_32|Mux51~16_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux51~13_combout ) # ((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux51~15_combout  & !\sel_5_2|result[1]~0_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux51~13_combout ),
	.datac(\reg_32|Mux51~15_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~16 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
cycloneive_lcell_comb \reg_32|Mux51~19 (
// Equation(s):
// \reg_32|Mux51~19_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux51~16_combout  & (\reg_32|Mux51~18_combout )) # (!\reg_32|Mux51~16_combout  & ((\reg_32|Mux51~11_combout ))))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux51~16_combout ))))

	.dataa(\reg_32|Mux51~18_combout ),
	.datab(\reg_32|Mux51~11_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux51~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~19 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneive_lcell_comb \reg_32|Mux51~20 (
// Equation(s):
// \reg_32|Mux51~20_combout  = (\Cpu_1|Equal18~1_combout  & (((\reg_32|Mux51~9_combout )))) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux51~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux51~9_combout ))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\GetIR_1|Mux11~0_combout ),
	.datac(\reg_32|Mux51~9_combout ),
	.datad(\reg_32|Mux51~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux51~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux51~20 .lut_mask = 16'hF4B0;
defparam \reg_32|Mux51~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \sel_32_03_1|Mux19~0 (
// Equation(s):
// \sel_32_03_1|Mux19~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & ((\GetIR_1|Mux19~0_combout ))) # (!\Cpu_1|ALUsrcB[0]~1_combout  & (\reg_32|Mux51~20_combout ))))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\Cpu_1|Equal16~2_combout ),
	.datac(\reg_32|Mux51~20_combout ),
	.datad(\GetIR_1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux19~0 .lut_mask = 16'h3210;
defparam \sel_32_03_1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \ALU_1|tempB[12]~19 (
// Equation(s):
// \ALU_1|tempB[12]~19_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux19~0_combout )

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[12]~19 .lut_mask = 16'h33CC;
defparam \ALU_1|tempB[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \ALU_1|ALU_out~15 (
// Equation(s):
// \ALU_1|ALU_out~15_combout  = (\reg_32|Mux18~9_combout  & \sel_32_03_1|Mux18~0_combout )

	.dataa(gnd),
	.datab(\reg_32|Mux18~9_combout ),
	.datac(\sel_32_03_1|Mux18~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~15 .lut_mask = 16'hC0C0;
defparam \ALU_1|ALU_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \ALU_1|Mux18~3 (
// Equation(s):
// \ALU_1|Mux18~3_combout  = (\ALU_1|Mux17~1_combout  & (\ALU_1|Mux17~2_combout )) # (!\ALU_1|Mux17~1_combout  & ((\ALU_1|Mux17~2_combout  & (\ALU_1|Add0~28_combout )) # (!\ALU_1|Mux17~2_combout  & ((\ALU_1|ALU_out~15_combout )))))

	.dataa(\ALU_1|Mux17~1_combout ),
	.datab(\ALU_1|Mux17~2_combout ),
	.datac(\ALU_1|Add0~28_combout ),
	.datad(\ALU_1|ALU_out~15_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux18~3 .lut_mask = 16'hD9C8;
defparam \ALU_1|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \ALU_1|Mux18~4 (
// Equation(s):
// \ALU_1|Mux18~4_combout  = (\ALU_1|Mux17~0_combout  & (((\ALU_1|Mux18~3_combout )))) # (!\ALU_1|Mux17~0_combout  & ((\ALU_1|Mux18~3_combout  & (\sel_32_03_1|Mux18~0_combout )) # (!\ALU_1|Mux18~3_combout  & ((\sel_32_03_1|Mux24~0_combout )))))

	.dataa(\sel_32_03_1|Mux18~0_combout ),
	.datab(\ALU_1|Mux17~0_combout ),
	.datac(\ALU_1|Mux18~3_combout ),
	.datad(\sel_32_03_1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux18~4 .lut_mask = 16'hE3E0;
defparam \ALU_1|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \ALU_1|ALU_out~14 (
// Equation(s):
// \ALU_1|ALU_out~14_combout  = (\reg_32|Mux18~9_combout ) # (\sel_32_03_1|Mux18~0_combout )

	.dataa(gnd),
	.datab(\reg_32|Mux18~9_combout ),
	.datac(\sel_32_03_1|Mux18~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~14 .lut_mask = 16'hFCFC;
defparam \ALU_1|ALU_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \ALU_1|j~359 (
// Equation(s):
// \ALU_1|j~359_combout  = (\ALU_1|always0~23_combout  & ((\ALU_1|j~358_combout ))) # (!\ALU_1|always0~23_combout  & (\ALU_1|Add29~26_combout ))

	.dataa(\ALU_1|always0~23_combout ),
	.datab(gnd),
	.datac(\ALU_1|Add29~26_combout ),
	.datad(\ALU_1|j~358_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~359_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~359 .lut_mask = 16'hFA50;
defparam \ALU_1|j~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \ALU_1|j~360 (
// Equation(s):
// \ALU_1|j~360_combout  = (\ALU_1|always0~24_combout  & ((\ALU_1|j~359_combout ))) # (!\ALU_1|always0~24_combout  & (\ALU_1|Add30~26_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~24_combout ),
	.datac(\ALU_1|Add30~26_combout ),
	.datad(\ALU_1|j~359_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~360_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~360 .lut_mask = 16'hFC30;
defparam \ALU_1|j~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \ALU_1|j~361 (
// Equation(s):
// \ALU_1|j~361_combout  = (\ALU_1|always0~25_combout  & (\ALU_1|j~360_combout )) # (!\ALU_1|always0~25_combout  & ((\ALU_1|Add31~26_combout )))

	.dataa(\ALU_1|always0~25_combout ),
	.datab(\ALU_1|j~360_combout ),
	.datac(gnd),
	.datad(\ALU_1|Add31~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~361_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~361 .lut_mask = 16'hDD88;
defparam \ALU_1|j~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \ALU_1|Mux18~0 (
// Equation(s):
// \ALU_1|Mux18~0_combout  = (\ALU_1|Mux16~3_combout  & ((\sel_32_03_1|Mux18~0_combout  & ((\ALU_1|Mux16~4_combout ) # (!\reg_32|Mux18~9_combout ))) # (!\sel_32_03_1|Mux18~0_combout  & ((\reg_32|Mux18~9_combout ))))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux16~4_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\sel_32_03_1|Mux18~0_combout ),
	.datac(\ALU_1|Mux16~4_combout ),
	.datad(\reg_32|Mux18~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux18~0 .lut_mask = 16'hF2D8;
defparam \ALU_1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \ALU_1|Mux18~1 (
// Equation(s):
// \ALU_1|Mux18~1_combout  = (\ALU_1|Mux16~3_combout  & (((\ALU_1|Mux18~0_combout )))) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux18~0_combout  & ((\ALU_1|Add32~26_combout ))) # (!\ALU_1|Mux18~0_combout  & (\ALU_1|j~361_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|j~361_combout ),
	.datac(\ALU_1|Mux18~0_combout ),
	.datad(\ALU_1|Add32~26_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux18~1 .lut_mask = 16'hF4A4;
defparam \ALU_1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \ALU_1|Mux18~2 (
// Equation(s):
// \ALU_1|Mux18~2_combout  = (!\ALU_1|ALU_ctr[2]~26_combout  & ((\ALU_1|Mux16~8_combout  & (!\ALU_1|ALU_out~14_combout )) # (!\ALU_1|Mux16~8_combout  & ((\ALU_1|Mux18~1_combout )))))

	.dataa(\ALU_1|Mux16~8_combout ),
	.datab(\ALU_1|ALU_out~14_combout ),
	.datac(\ALU_1|ALU_ctr[2]~26_combout ),
	.datad(\ALU_1|Mux18~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux18~2 .lut_mask = 16'h0702;
defparam \ALU_1|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \ALU_1|Mux18~5 (
// Equation(s):
// \ALU_1|Mux18~5_combout  = (\ALU_1|Mux18~2_combout ) # ((\ALU_1|Mux18~4_combout  & \ALU_1|ALU_ctr[2]~26_combout ))

	.dataa(gnd),
	.datab(\ALU_1|Mux18~4_combout ),
	.datac(\ALU_1|ALU_ctr[2]~26_combout ),
	.datad(\ALU_1|Mux18~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux18~5 .lut_mask = 16'hFFC0;
defparam \ALU_1|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N30
cycloneive_lcell_comb \sel_32_2|result[13]~72 (
// Equation(s):
// \sel_32_2|result[13]~72_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[13]~71_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux18~5_combout )))

	.dataa(\sel_32_2|result[13]~71_combout ),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(gnd),
	.datad(\ALU_1|Mux18~5_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[13]~72 .lut_mask = 16'hBB88;
defparam \sel_32_2|result[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N5
dffeas \reg_32|register[7][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][13] .is_wysiwyg = "true";
defparam \reg_32|register[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N17
dffeas \reg_32|register[4][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[4][13] .is_wysiwyg = "true";
defparam \reg_32|register[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N16
cycloneive_lcell_comb \reg_32|Mux50~0 (
// Equation(s):
// \reg_32|Mux50~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[5][13]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[4][13]~q )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[5][13]~q ),
	.datac(\reg_32|register[4][13]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~0 .lut_mask = 16'hEE50;
defparam \reg_32|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N4
cycloneive_lcell_comb \reg_32|Mux50~1 (
// Equation(s):
// \reg_32|Mux50~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux50~0_combout  & ((\reg_32|register[7][13]~q ))) # (!\reg_32|Mux50~0_combout  & (\reg_32|register[6][13]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux50~0_combout ))))

	.dataa(\reg_32|register[6][13]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[7][13]~q ),
	.datad(\reg_32|Mux50~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~1 .lut_mask = 16'hF388;
defparam \reg_32|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N24
cycloneive_lcell_comb \reg_32|register[11][13]~feeder (
// Equation(s):
// \reg_32|register[11][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[13]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[11][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[11][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N25
dffeas \reg_32|register[11][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][13] .is_wysiwyg = "true";
defparam \reg_32|register[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneive_lcell_comb \reg_32|register[10][13]~feeder (
// Equation(s):
// \reg_32|register[10][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[13]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N13
dffeas \reg_32|register[10][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][13] .is_wysiwyg = "true";
defparam \reg_32|register[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N18
cycloneive_lcell_comb \reg_32|Mux50~2 (
// Equation(s):
// \reg_32|Mux50~2_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|register[10][13]~q ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[8][13]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[8][13]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[10][13]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~2 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N30
cycloneive_lcell_comb \reg_32|Mux50~3 (
// Equation(s):
// \reg_32|Mux50~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux50~2_combout  & (\reg_32|register[11][13]~q )) # (!\reg_32|Mux50~2_combout  & ((\reg_32|register[9][13]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux50~2_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[11][13]~q ),
	.datac(\reg_32|register[9][13]~q ),
	.datad(\reg_32|Mux50~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~3 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N10
cycloneive_lcell_comb \reg_32|register[2][13]~139 (
// Equation(s):
// \reg_32|register[2][13]~139_combout  = !\sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[13]~72_combout ),
	.cin(gnd),
	.combout(\reg_32|register[2][13]~139_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][13]~139 .lut_mask = 16'h00FF;
defparam \reg_32|register[2][13]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y22_N11
dffeas \reg_32|register[2][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][13]~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][13] .is_wysiwyg = "true";
defparam \reg_32|register[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N0
cycloneive_lcell_comb \reg_32|Mux50~4 (
// Equation(s):
// \reg_32|Mux50~4_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((!\reg_32|register[2][13]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[0][13]~q ))))

	.dataa(\reg_32|register[0][13]~q ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[2][13]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~4 .lut_mask = 16'hC2F2;
defparam \reg_32|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N30
cycloneive_lcell_comb \reg_32|Mux50~5 (
// Equation(s):
// \reg_32|Mux50~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux50~4_combout  & ((!\reg_32|register[3][13]~q ))) # (!\reg_32|Mux50~4_combout  & (\reg_32|register[1][13]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux50~4_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[1][13]~q ),
	.datac(\reg_32|register[3][13]~q ),
	.datad(\reg_32|Mux50~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~5 .lut_mask = 16'h5F88;
defparam \reg_32|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N14
cycloneive_lcell_comb \reg_32|Mux50~6 (
// Equation(s):
// \reg_32|Mux50~6_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|Mux50~3_combout )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|Mux50~5_combout )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux50~3_combout ),
	.datac(\reg_32|Mux50~5_combout ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~6 .lut_mask = 16'hEE50;
defparam \reg_32|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N4
cycloneive_lcell_comb \reg_32|Mux50~7 (
// Equation(s):
// \reg_32|Mux50~7_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & ((\reg_32|register[13][13]~q ))) # (!\sel_5_2|result[0]~1_combout  & 
// (\reg_32|register[12][13]~q ))))

	.dataa(\reg_32|register[12][13]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|register[13][13]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~7 .lut_mask = 16'hF2C2;
defparam \reg_32|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N7
dffeas \reg_32|register[14][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][13] .is_wysiwyg = "true";
defparam \reg_32|register[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N0
cycloneive_lcell_comb \reg_32|Mux50~8 (
// Equation(s):
// \reg_32|Mux50~8_combout  = (\reg_32|Mux50~7_combout  & ((\reg_32|register[15][13]~q ) # ((!\sel_5_2|result[1]~0_combout )))) # (!\reg_32|Mux50~7_combout  & (((\reg_32|register[14][13]~q  & \sel_5_2|result[1]~0_combout ))))

	.dataa(\reg_32|register[15][13]~q ),
	.datab(\reg_32|Mux50~7_combout ),
	.datac(\reg_32|register[14][13]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~8 .lut_mask = 16'hB8CC;
defparam \reg_32|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N30
cycloneive_lcell_comb \reg_32|Mux50~9 (
// Equation(s):
// \reg_32|Mux50~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux50~6_combout  & ((\reg_32|Mux50~8_combout ))) # (!\reg_32|Mux50~6_combout  & (\reg_32|Mux50~1_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux50~6_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux50~1_combout ),
	.datac(\reg_32|Mux50~6_combout ),
	.datad(\reg_32|Mux50~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~9 .lut_mask = 16'hF858;
defparam \reg_32|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N0
cycloneive_lcell_comb \reg_32|register[21][13]~feeder (
// Equation(s):
// \reg_32|register[21][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[13]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N1
dffeas \reg_32|register[21][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][13] .is_wysiwyg = "true";
defparam \reg_32|register[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y25_N7
dffeas \reg_32|register[29][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][13] .is_wysiwyg = "true";
defparam \reg_32|register[29][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneive_lcell_comb \reg_32|register[25][13]~feeder (
// Equation(s):
// \reg_32|register[25][13]~feeder_combout  = \sel_32_2|result[13]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[13]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N1
dffeas \reg_32|register[25][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][13] .is_wysiwyg = "true";
defparam \reg_32|register[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N31
dffeas \reg_32|register[17][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][13] .is_wysiwyg = "true";
defparam \reg_32|register[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \reg_32|Mux50~10 (
// Equation(s):
// \reg_32|Mux50~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[25][13]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[17][13]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[25][13]~q ),
	.datac(\reg_32|register[17][13]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
cycloneive_lcell_comb \reg_32|Mux50~11 (
// Equation(s):
// \reg_32|Mux50~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux50~10_combout  & ((\reg_32|register[29][13]~q ))) # (!\reg_32|Mux50~10_combout  & (\reg_32|register[21][13]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux50~10_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[21][13]~q ),
	.datac(\reg_32|register[29][13]~q ),
	.datad(\reg_32|Mux50~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~11 .lut_mask = 16'hF588;
defparam \reg_32|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N5
dffeas \reg_32|register[30][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][13] .is_wysiwyg = "true";
defparam \reg_32|register[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N17
dffeas \reg_32|register[22][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][13] .is_wysiwyg = "true";
defparam \reg_32|register[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N7
dffeas \reg_32|register[18][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][13] .is_wysiwyg = "true";
defparam \reg_32|register[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \reg_32|Mux50~12 (
// Equation(s):
// \reg_32|Mux50~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[22][13]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[18][13]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[22][13]~q ),
	.datac(\reg_32|register[18][13]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N4
cycloneive_lcell_comb \reg_32|Mux50~13 (
// Equation(s):
// \reg_32|Mux50~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux50~12_combout  & ((\reg_32|register[30][13]~q ))) # (!\reg_32|Mux50~12_combout  & (\reg_32|register[26][13]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux50~12_combout 
// ))))

	.dataa(\reg_32|register[26][13]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[30][13]~q ),
	.datad(\reg_32|Mux50~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~13 .lut_mask = 16'hF388;
defparam \reg_32|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N4
cycloneive_lcell_comb \reg_32|Mux50~16 (
// Equation(s):
// \reg_32|Mux50~16_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux50~13_combout ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|Mux50~15_combout  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux50~15_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|Mux50~13_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~16 .lut_mask = 16'hCCE2;
defparam \reg_32|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N20
cycloneive_lcell_comb \reg_32|Mux50~19 (
// Equation(s):
// \reg_32|Mux50~19_combout  = (\reg_32|Mux50~16_combout  & ((\reg_32|Mux50~18_combout ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux50~16_combout  & (((\reg_32|Mux50~11_combout  & \sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux50~18_combout ),
	.datab(\reg_32|Mux50~11_combout ),
	.datac(\reg_32|Mux50~16_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~19 .lut_mask = 16'hACF0;
defparam \reg_32|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N16
cycloneive_lcell_comb \reg_32|Mux50~20 (
// Equation(s):
// \reg_32|Mux50~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux50~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux50~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux50~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux50~9_combout ),
	.datad(\reg_32|Mux50~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux50~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux50~20 .lut_mask = 16'hF2D0;
defparam \reg_32|Mux50~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N22
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~148 (
// Equation(s):
// \shift_reg_1|ShiftRight0~148_combout  = (\reg_32|Mux50~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & (\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((\GetIR_1|Mux24~0_combout )))))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\Cpu_1|Shift_amountSrc~combout ),
	.datac(\GetIR_1|Mux24~0_combout ),
	.datad(\reg_32|Mux50~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~148_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~148 .lut_mask = 16'hB800;
defparam \shift_reg_1|ShiftRight0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N0
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~108 (
// Equation(s):
// \shift_reg_1|ShiftRight0~108_combout  = (\sel_5_3|result[0]~7_combout  & (\shift_reg_1|ShiftRight0~48_combout )) # (!\sel_5_3|result[0]~7_combout  & (((\shift_reg_1|ShiftRight0~148_combout ) # (\shift_reg_1|ShiftRight0~143_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~48_combout ),
	.datab(\shift_reg_1|ShiftRight0~148_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~143_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~108 .lut_mask = 16'hAFAC;
defparam \shift_reg_1|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N2
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~120 (
// Equation(s):
// \shift_reg_1|ShiftRight0~120_combout  = (\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|ShiftRight0~108_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|ShiftRight0~110_combout ))

	.dataa(\shift_reg_1|ShiftRight0~110_combout ),
	.datab(\shift_reg_1|ShiftRight0~108_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~120_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~120 .lut_mask = 16'hCACA;
defparam \shift_reg_1|ShiftRight0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~132 (
// Equation(s):
// \shift_reg_1|ShiftRight0~132_combout  = (\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~120_combout ))) # (!\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~122_combout ))

	.dataa(\shift_reg_1|ShiftRight0~122_combout ),
	.datab(gnd),
	.datac(\shift_reg_1|ShiftRight0~120_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~132_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~132 .lut_mask = 16'hF0AA;
defparam \shift_reg_1|ShiftRight0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N24
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~133 (
// Equation(s):
// \shift_reg_1|ShiftRight0~133_combout  = (\sel_5_3|result[3]~9_combout  & (\shift_reg_1|ShiftRight0~123_combout )) # (!\sel_5_3|result[3]~9_combout  & ((\shift_reg_1|ShiftRight0~119_combout )))

	.dataa(\shift_reg_1|ShiftRight0~123_combout ),
	.datab(\shift_reg_1|ShiftRight0~119_combout ),
	.datac(\sel_5_3|result[3]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~133_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~133 .lut_mask = 16'hACAC;
defparam \shift_reg_1|ShiftRight0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \sel_32_2|result[15]~76 (
// Equation(s):
// \sel_32_2|result[15]~76_combout  = (\sel_5_3|result[4]~10_combout  & (\shift_reg_1|ShiftRight0~132_combout )) # (!\sel_5_3|result[4]~10_combout  & ((\shift_reg_1|ShiftRight0~133_combout )))

	.dataa(gnd),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\shift_reg_1|ShiftRight0~132_combout ),
	.datad(\shift_reg_1|ShiftRight0~133_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[15]~76 .lut_mask = 16'hF3C0;
defparam \sel_32_2|result[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \shift_reg_1|LessThan16~0 (
// Equation(s):
// \shift_reg_1|LessThan16~0_combout  = (\sel_5_3|result[4]~10_combout  & (((\sel_5_3|result[0]~7_combout ) # (\sel_5_3|result[3]~9_combout )) # (!\shift_reg_1|Add25~4_combout )))

	.dataa(\shift_reg_1|Add25~4_combout ),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|LessThan16~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|LessThan16~0 .lut_mask = 16'hCCC4;
defparam \shift_reg_1|LessThan16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \sel_32_2|result[15]~142 (
// Equation(s):
// \sel_32_2|result[15]~142_combout  = (\Cpu_1|Shift_op [0] & (\sel_32_2|result[15]~76_combout )) # (!\Cpu_1|Shift_op [0] & ((\shift_reg_1|LessThan16~0_combout  & ((\reg_32|Mux32~20_combout ))) # (!\shift_reg_1|LessThan16~0_combout  & 
// (\sel_32_2|result[15]~76_combout ))))

	.dataa(\Cpu_1|Shift_op [0]),
	.datab(\sel_32_2|result[15]~76_combout ),
	.datac(\reg_32|Mux32~20_combout ),
	.datad(\shift_reg_1|LessThan16~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[15]~142_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[15]~142 .lut_mask = 16'hD8CC;
defparam \sel_32_2|result[15]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \ALU_1|Mux16~9 (
// Equation(s):
// \ALU_1|Mux16~9_combout  = (\reg_32|Mux16~9_combout  & ((\sel_32_03_1|Mux16~0_combout ) # (\ALU_1|Mux16~7_combout ))) # (!\reg_32|Mux16~9_combout  & (\sel_32_03_1|Mux16~0_combout  & \ALU_1|Mux16~7_combout ))

	.dataa(\reg_32|Mux16~9_combout ),
	.datab(\sel_32_03_1|Mux16~0_combout ),
	.datac(\ALU_1|Mux16~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~9 .lut_mask = 16'hE8E8;
defparam \ALU_1|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \ALU_1|Mux16~10 (
// Equation(s):
// \ALU_1|Mux16~10_combout  = (\ALU_1|Mux16~3_combout  & ((\reg_32|Mux16~9_combout  & ((\ALU_1|Mux16~4_combout ) # (!\sel_32_03_1|Mux16~0_combout ))) # (!\reg_32|Mux16~9_combout  & ((\sel_32_03_1|Mux16~0_combout ))))) # (!\ALU_1|Mux16~3_combout  & 
// (((\ALU_1|Mux16~4_combout ))))

	.dataa(\reg_32|Mux16~9_combout ),
	.datab(\ALU_1|Mux16~4_combout ),
	.datac(\sel_32_03_1|Mux16~0_combout ),
	.datad(\ALU_1|Mux16~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~10 .lut_mask = 16'hDACC;
defparam \ALU_1|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \ALU_1|Mux16~11 (
// Equation(s):
// \ALU_1|Mux16~11_combout  = (\ALU_1|Mux16~3_combout  & (\ALU_1|Mux16~10_combout )) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux16~10_combout  & ((\ALU_1|Add32~30_combout ))) # (!\ALU_1|Mux16~10_combout  & (\ALU_1|j~388_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux16~10_combout ),
	.datac(\ALU_1|j~388_combout ),
	.datad(\ALU_1|Add32~30_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~11 .lut_mask = 16'hDC98;
defparam \ALU_1|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \ALU_1|Mux16~12 (
// Equation(s):
// \ALU_1|Mux16~12_combout  = (\ALU_1|Mux16~6_combout  & (((!\ALU_1|Mux16~9_combout )) # (!\ALU_1|Mux16~5_combout ))) # (!\ALU_1|Mux16~6_combout  & (\ALU_1|Mux16~5_combout  & ((!\ALU_1|Mux16~11_combout ))))

	.dataa(\ALU_1|Mux16~6_combout ),
	.datab(\ALU_1|Mux16~5_combout ),
	.datac(\ALU_1|Mux16~9_combout ),
	.datad(\ALU_1|Mux16~11_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~12 .lut_mask = 16'h2A6E;
defparam \ALU_1|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \ALU_1|Mux16~13 (
// Equation(s):
// \ALU_1|Mux16~13_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux16~12_combout  & ((!\ALU_1|Add0~32_combout ))) # (!\ALU_1|Mux16~12_combout  & (!\ALU_1|ALU_out~17_combout )))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux16~12_combout ))))

	.dataa(\ALU_1|ALU_out~17_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|Add0~32_combout ),
	.datad(\ALU_1|Mux16~12_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~13 .lut_mask = 16'h3F44;
defparam \ALU_1|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \ALU_1|Mux16~14 (
// Equation(s):
// \ALU_1|Mux16~14_combout  = (\ALU_1|Mux16~7_combout  & (!\reg_32|Mux16~9_combout  & (!\sel_32_03_1|Mux16~0_combout ))) # (!\ALU_1|Mux16~7_combout  & (((!\ALU_1|Mux16~13_combout ))))

	.dataa(\reg_32|Mux16~9_combout ),
	.datab(\sel_32_03_1|Mux16~0_combout ),
	.datac(\ALU_1|Mux16~7_combout ),
	.datad(\ALU_1|Mux16~13_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux16~14 .lut_mask = 16'h101F;
defparam \ALU_1|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \sel_32_2|result[15]~77 (
// Equation(s):
// \sel_32_2|result[15]~77_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[15]~142_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux16~14_combout )))

	.dataa(gnd),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[15]~142_combout ),
	.datad(\ALU_1|Mux16~14_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[15]~77 .lut_mask = 16'hF3C0;
defparam \sel_32_2|result[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N5
dffeas \reg_32|register[29][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][15] .is_wysiwyg = "true";
defparam \reg_32|register[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N11
dffeas \reg_32|register[17][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][15] .is_wysiwyg = "true";
defparam \reg_32|register[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \reg_32|Mux48~10 (
// Equation(s):
// \reg_32|Mux48~10_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|register[25][15]~q ) # ((\sel_5_2|result[2]~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|register[17][15]~q  & !\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|register[25][15]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[17][15]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~10 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \reg_32|Mux48~11 (
// Equation(s):
// \reg_32|Mux48~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux48~10_combout  & ((\reg_32|register[29][15]~q ))) # (!\reg_32|Mux48~10_combout  & (\reg_32|register[21][15]~q )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux48~10_combout 
// ))))

	.dataa(\reg_32|register[21][15]~q ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[29][15]~q ),
	.datad(\reg_32|Mux48~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~11 .lut_mask = 16'hF388;
defparam \reg_32|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N21
dffeas \reg_32|register[31][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][15] .is_wysiwyg = "true";
defparam \reg_32|register[31][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
cycloneive_lcell_comb \reg_32|register[23][15]~feeder (
// Equation(s):
// \reg_32|register[23][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[15]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N3
dffeas \reg_32|register[23][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][15] .is_wysiwyg = "true";
defparam \reg_32|register[23][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \reg_32|Mux48~18 (
// Equation(s):
// \reg_32|Mux48~18_combout  = (\reg_32|Mux48~17_combout  & (((\reg_32|register[31][15]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux48~17_combout  & (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][15]~q ))))

	.dataa(\reg_32|Mux48~17_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[31][15]~q ),
	.datad(\reg_32|register[23][15]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~18 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
cycloneive_lcell_comb \reg_32|Mux48~19 (
// Equation(s):
// \reg_32|Mux48~19_combout  = (\reg_32|Mux48~16_combout  & (((\reg_32|Mux48~18_combout )) # (!\sel_5_2|result[0]~1_combout ))) # (!\reg_32|Mux48~16_combout  & (\sel_5_2|result[0]~1_combout  & (\reg_32|Mux48~11_combout )))

	.dataa(\reg_32|Mux48~16_combout ),
	.datab(\sel_5_2|result[0]~1_combout ),
	.datac(\reg_32|Mux48~11_combout ),
	.datad(\reg_32|Mux48~18_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~19 .lut_mask = 16'hEA62;
defparam \reg_32|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N15
dffeas \reg_32|register[6][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[6][15] .is_wysiwyg = "true";
defparam \reg_32|register[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N14
cycloneive_lcell_comb \reg_32|Mux48~1 (
// Equation(s):
// \reg_32|Mux48~1_combout  = (\reg_32|Mux48~0_combout  & (((\reg_32|register[7][15]~q )) # (!\sel_5_2|result[1]~0_combout ))) # (!\reg_32|Mux48~0_combout  & (\sel_5_2|result[1]~0_combout  & (\reg_32|register[6][15]~q )))

	.dataa(\reg_32|Mux48~0_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[6][15]~q ),
	.datad(\reg_32|register[7][15]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~1 .lut_mask = 16'hEA62;
defparam \reg_32|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneive_lcell_comb \reg_32|register[10][15]~feeder (
// Equation(s):
// \reg_32|register[10][15]~feeder_combout  = \sel_32_2|result[15]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[15]~77_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][15]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[10][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N25
dffeas \reg_32|register[10][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][15] .is_wysiwyg = "true";
defparam \reg_32|register[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N25
dffeas \reg_32|register[8][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[15]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][15] .is_wysiwyg = "true";
defparam \reg_32|register[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \reg_32|Mux48~2 (
// Equation(s):
// \reg_32|Mux48~2_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & (\reg_32|register[10][15]~q )) # (!\sel_5_2|result[1]~0_combout  & 
// ((\reg_32|register[8][15]~q )))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[10][15]~q ),
	.datac(\reg_32|register[8][15]~q ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~2 .lut_mask = 16'hEE50;
defparam \reg_32|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N11
dffeas \reg_32|register[11][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\sel_32_2|result[15]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][15] .is_wysiwyg = "true";
defparam \reg_32|register[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \reg_32|Mux48~3 (
// Equation(s):
// \reg_32|Mux48~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux48~2_combout  & ((\reg_32|register[11][15]~q ))) # (!\reg_32|Mux48~2_combout  & (\reg_32|register[9][15]~q )))) # (!\sel_5_2|result[0]~1_combout  & (\reg_32|Mux48~2_combout ))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux48~2_combout ),
	.datac(\reg_32|register[9][15]~q ),
	.datad(\reg_32|register[11][15]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~3 .lut_mask = 16'hEC64;
defparam \reg_32|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N6
cycloneive_lcell_comb \reg_32|Mux48~6 (
// Equation(s):
// \reg_32|Mux48~6_combout  = (\sel_5_2|result[3]~2_combout  & (((\sel_5_2|result[2]~3_combout ) # (\reg_32|Mux48~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux48~5_combout  & (!\sel_5_2|result[2]~3_combout )))

	.dataa(\reg_32|Mux48~5_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux48~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~6 .lut_mask = 16'hCEC2;
defparam \reg_32|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N20
cycloneive_lcell_comb \reg_32|Mux48~9 (
// Equation(s):
// \reg_32|Mux48~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux48~6_combout  & (\reg_32|Mux48~8_combout )) # (!\reg_32|Mux48~6_combout  & ((\reg_32|Mux48~1_combout ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux48~6_combout ))))

	.dataa(\reg_32|Mux48~8_combout ),
	.datab(\reg_32|Mux48~1_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux48~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~9 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N18
cycloneive_lcell_comb \reg_32|Mux48~20 (
// Equation(s):
// \reg_32|Mux48~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux48~9_combout ))) # (!\Cpu_1|Equal18~1_combout  & (\reg_32|Mux48~19_combout )))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux48~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux48~19_combout ),
	.datad(\reg_32|Mux48~9_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux48~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux48~20 .lut_mask = 16'hFD20;
defparam \reg_32|Mux48~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N20
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~149 (
// Equation(s):
// \shift_reg_1|ShiftRight0~149_combout  = (\reg_32|Mux48~20_combout  & ((\Cpu_1|Shift_amountSrc~combout  & (!\reg_32|Mux30~9_combout )) # (!\Cpu_1|Shift_amountSrc~combout  & ((!\GetIR_1|Mux24~0_combout )))))

	.dataa(\reg_32|Mux30~9_combout ),
	.datab(\Cpu_1|Shift_amountSrc~combout ),
	.datac(\GetIR_1|Mux24~0_combout ),
	.datad(\reg_32|Mux48~20_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~149_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~149 .lut_mask = 16'h4700;
defparam \shift_reg_1|ShiftRight0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N12
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~98 (
// Equation(s):
// \shift_reg_1|ShiftRight0~98_combout  = (!\sel_5_3|result[0]~7_combout  & ((\sel_5_3|result[1]~6_combout  & (\reg_32|Mux51~20_combout )) # (!\sel_5_3|result[1]~6_combout  & ((\reg_32|Mux49~20_combout )))))

	.dataa(\reg_32|Mux51~20_combout ),
	.datab(\reg_32|Mux49~20_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\sel_5_3|result[1]~6_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~98 .lut_mask = 16'h0A0C;
defparam \shift_reg_1|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N26
cycloneive_lcell_comb \shift_reg_1|ShiftRight0~99 (
// Equation(s):
// \shift_reg_1|ShiftRight0~99_combout  = (\shift_reg_1|ShiftRight0~98_combout ) # ((\sel_5_3|result[0]~7_combout  & ((\shift_reg_1|ShiftRight0~148_combout ) # (\shift_reg_1|ShiftRight0~149_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~148_combout ),
	.datab(\shift_reg_1|ShiftRight0~149_combout ),
	.datac(\sel_5_3|result[0]~7_combout ),
	.datad(\shift_reg_1|ShiftRight0~98_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|ShiftRight0~99 .lut_mask = 16'hFFE0;
defparam \shift_reg_1|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneive_lcell_comb \shift_reg_1|Mux29~2 (
// Equation(s):
// \shift_reg_1|Mux29~2_combout  = (\shift_reg_1|Add29~4_combout  & (((\shift_reg_1|Add29~2_combout ) # (\shift_reg_1|ShiftRight0~95_combout )))) # (!\shift_reg_1|Add29~4_combout  & (\shift_reg_1|ShiftRight0~97_combout  & (!\shift_reg_1|Add29~2_combout )))

	.dataa(\shift_reg_1|ShiftRight0~97_combout ),
	.datab(\shift_reg_1|Add29~4_combout ),
	.datac(\shift_reg_1|Add29~2_combout ),
	.datad(\shift_reg_1|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux29~2 .lut_mask = 16'hCEC2;
defparam \shift_reg_1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneive_lcell_comb \shift_reg_1|Mux29~3 (
// Equation(s):
// \shift_reg_1|Mux29~3_combout  = (\shift_reg_1|Add29~2_combout  & ((\shift_reg_1|Mux29~2_combout  & (\shift_reg_1|ShiftRight0~99_combout )) # (!\shift_reg_1|Mux29~2_combout  & ((\shift_reg_1|ShiftRight0~93_combout ))))) # (!\shift_reg_1|Add29~2_combout  & 
// (((\shift_reg_1|Mux29~2_combout ))))

	.dataa(\shift_reg_1|Add29~2_combout ),
	.datab(\shift_reg_1|ShiftRight0~99_combout ),
	.datac(\shift_reg_1|ShiftRight0~93_combout ),
	.datad(\shift_reg_1|Mux29~2_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux29~3 .lut_mask = 16'hDDA0;
defparam \shift_reg_1|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \shift_reg_1|Mux29~0 (
// Equation(s):
// \shift_reg_1|Mux29~0_combout  = (\shift_reg_1|Add29~4_combout  & ((\shift_reg_1|ShiftRight0~87_combout ) # ((\shift_reg_1|Add29~2_combout )))) # (!\shift_reg_1|Add29~4_combout  & (((\shift_reg_1|ShiftRight0~89_combout  & !\shift_reg_1|Add29~2_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~87_combout ),
	.datab(\shift_reg_1|Add29~4_combout ),
	.datac(\shift_reg_1|ShiftRight0~89_combout ),
	.datad(\shift_reg_1|Add29~2_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux29~0 .lut_mask = 16'hCCB8;
defparam \shift_reg_1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \shift_reg_1|Mux29~1 (
// Equation(s):
// \shift_reg_1|Mux29~1_combout  = (\shift_reg_1|Add29~2_combout  & ((\shift_reg_1|Mux29~0_combout  & ((\shift_reg_1|ShiftRight0~91_combout ))) # (!\shift_reg_1|Mux29~0_combout  & (\shift_reg_1|ShiftRight0~85_combout )))) # (!\shift_reg_1|Add29~2_combout  & 
// (((\shift_reg_1|Mux29~0_combout ))))

	.dataa(\shift_reg_1|ShiftRight0~85_combout ),
	.datab(\shift_reg_1|Add29~2_combout ),
	.datac(\shift_reg_1|Mux29~0_combout ),
	.datad(\shift_reg_1|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux29~1 .lut_mask = 16'hF838;
defparam \shift_reg_1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \sel_32_2|result[2]~40 (
// Equation(s):
// \sel_32_2|result[2]~40_combout  = (!\shift_reg_1|Mux61~1_combout  & ((\shift_reg_1|Add29~3_combout  & ((\shift_reg_1|Mux29~1_combout ))) # (!\shift_reg_1|Add29~3_combout  & (\shift_reg_1|Mux29~3_combout ))))

	.dataa(\shift_reg_1|Mux61~1_combout ),
	.datab(\shift_reg_1|Mux29~3_combout ),
	.datac(\shift_reg_1|Mux29~1_combout ),
	.datad(\shift_reg_1|Add29~3_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[2]~40 .lut_mask = 16'h5044;
defparam \sel_32_2|result[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \sel_32_2|result[2]~41 (
// Equation(s):
// \sel_32_2|result[2]~41_combout  = (\Cpu_1|Shift_op[1]~0_combout  & ((\sel_32_2|result[2]~40_combout ) # ((\shift_reg_1|Mux61~1_combout  & \reg_32|Mux32~20_combout ))))

	.dataa(\shift_reg_1|Mux61~1_combout ),
	.datab(\reg_32|Mux32~20_combout ),
	.datac(\sel_32_2|result[2]~40_combout ),
	.datad(\Cpu_1|Shift_op[1]~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[2]~41 .lut_mask = 16'hF800;
defparam \sel_32_2|result[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N14
cycloneive_lcell_comb \sel_32_03_1|Mux29~0 (
// Equation(s):
// \sel_32_03_1|Mux29~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux29~1_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux61~20_combout )))))

	.dataa(\GetIR_1|Mux29~1_combout ),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\reg_32|Mux61~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux29~0 .lut_mask = 16'h0B08;
defparam \sel_32_03_1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \ALU_1|ALU_out~1 (
// Equation(s):
// \ALU_1|ALU_out~1_combout  = (\sel_32_03_1|Mux29~0_combout  & \reg_32|Mux29~9_combout )

	.dataa(gnd),
	.datab(\sel_32_03_1|Mux29~0_combout ),
	.datac(\reg_32|Mux29~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~1 .lut_mask = 16'hC0C0;
defparam \ALU_1|ALU_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \ALU_1|Mux29~3 (
// Equation(s):
// \ALU_1|Mux29~3_combout  = (\ALU_1|Mux29~2_combout  & ((\ALU_1|Mux16~3_combout ) # ((\ALU_1|Add32~4_combout )))) # (!\ALU_1|Mux29~2_combout  & (!\ALU_1|Mux16~3_combout  & (\ALU_1|j~140_combout )))

	.dataa(\ALU_1|Mux29~2_combout ),
	.datab(\ALU_1|Mux16~3_combout ),
	.datac(\ALU_1|j~140_combout ),
	.datad(\ALU_1|Add32~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux29~3 .lut_mask = 16'hBA98;
defparam \ALU_1|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \ALU_1|Mux29~4 (
// Equation(s):
// \ALU_1|Mux29~4_combout  = (\ALU_1|Mux16~5_combout  & ((\ALU_1|Mux16~6_combout  & (\ALU_1|ALU_out~1_combout )) # (!\ALU_1|Mux16~6_combout  & ((\ALU_1|Mux29~3_combout ))))) # (!\ALU_1|Mux16~5_combout  & (!\ALU_1|Mux16~6_combout ))

	.dataa(\ALU_1|Mux16~5_combout ),
	.datab(\ALU_1|Mux16~6_combout ),
	.datac(\ALU_1|ALU_out~1_combout ),
	.datad(\ALU_1|Mux29~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux29~4 .lut_mask = 16'hB391;
defparam \ALU_1|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \ALU_1|Mux29~5 (
// Equation(s):
// \ALU_1|Mux29~5_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux29~4_combout  & (\sel_32_03_1|Mux29~0_combout )) # (!\ALU_1|Mux29~4_combout  & ((\ALU_1|Add0~6_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux29~4_combout ))))

	.dataa(\sel_32_03_1|Mux29~0_combout ),
	.datab(\ALU_1|Add0~6_combout ),
	.datac(\ALU_1|Mux16~2_combout ),
	.datad(\ALU_1|Mux29~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux29~5 .lut_mask = 16'hAFC0;
defparam \ALU_1|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \ALU_1|Mux29~6 (
// Equation(s):
// \ALU_1|Mux29~6_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux29~0_combout  & (!\reg_32|Mux29~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux29~5_combout ))))

	.dataa(\sel_32_03_1|Mux29~0_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\reg_32|Mux29~9_combout ),
	.datad(\ALU_1|Mux29~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux29~6 .lut_mask = 16'h3704;
defparam \ALU_1|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \sel_32_2|result[2]~42 (
// Equation(s):
// \sel_32_2|result[2]~42_combout  = (\sel_32_2|result[2]~41_combout ) # ((!\Cpu_1|Shift_op[1]~0_combout  & \ALU_1|Mux29~6_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[2]~41_combout ),
	.datad(\ALU_1|Mux29~6_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[2]~42 .lut_mask = 16'hF3F0;
defparam \sel_32_2|result[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneive_lcell_comb \reg_32|register[11][2]~feeder (
// Equation(s):
// \reg_32|register[11][2]~feeder_combout  = \sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[11][2]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N17
dffeas \reg_32|register[11][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][2] .is_wysiwyg = "true";
defparam \reg_32|register[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneive_lcell_comb \reg_32|register[10][2]~feeder (
// Equation(s):
// \reg_32|register[10][2]~feeder_combout  = \sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[10][2]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N7
dffeas \reg_32|register[10][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][2] .is_wysiwyg = "true";
defparam \reg_32|register[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \reg_32|Mux29~2 (
// Equation(s):
// \reg_32|Mux29~2_combout  = (\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout ) # ((\reg_32|register[10][2]~q )))) # (!\GetIR_1|Mux9~1_combout  & (!\GetIR_1|Mux10~2_combout  & (\reg_32|register[8][2]~q )))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[8][2]~q ),
	.datad(\reg_32|register[10][2]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux29~2 .lut_mask = 16'hBA98;
defparam \reg_32|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N6
cycloneive_lcell_comb \reg_32|register[9][2]~feeder (
// Equation(s):
// \reg_32|register[9][2]~feeder_combout  = \sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[9][2]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N7
dffeas \reg_32|register[9][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[9][2] .is_wysiwyg = "true";
defparam \reg_32|register[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneive_lcell_comb \reg_32|Mux29~3 (
// Equation(s):
// \reg_32|Mux29~3_combout  = (\GetIR_1|Mux10~2_combout  & ((\reg_32|Mux29~2_combout  & (\reg_32|register[11][2]~q )) # (!\reg_32|Mux29~2_combout  & ((\reg_32|register[9][2]~q ))))) # (!\GetIR_1|Mux10~2_combout  & (((\reg_32|Mux29~2_combout ))))

	.dataa(\GetIR_1|Mux10~2_combout ),
	.datab(\reg_32|register[11][2]~q ),
	.datac(\reg_32|Mux29~2_combout ),
	.datad(\reg_32|register[9][2]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux29~3 .lut_mask = 16'hDAD0;
defparam \reg_32|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
cycloneive_lcell_comb \reg_32|Mux29~6 (
// Equation(s):
// \reg_32|Mux29~6_combout  = (\GetIR_1|Mux8~1_combout  & (((\GetIR_1|Mux7~0_combout )))) # (!\GetIR_1|Mux8~1_combout  & ((\GetIR_1|Mux7~0_combout  & ((\reg_32|Mux29~3_combout ))) # (!\GetIR_1|Mux7~0_combout  & (\reg_32|Mux29~5_combout ))))

	.dataa(\reg_32|Mux29~5_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(\reg_32|Mux29~3_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux29~6 .lut_mask = 16'hFC22;
defparam \reg_32|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \reg_32|register[13][2]~109 (
// Equation(s):
// \reg_32|register[13][2]~109_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[13][2]~109_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[13][2]~109 .lut_mask = 16'h00FF;
defparam \reg_32|register[13][2]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N21
dffeas \reg_32|register[13][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[13][2]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[13][2] .is_wysiwyg = "true";
defparam \reg_32|register[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \reg_32|register[12][2]~110 (
// Equation(s):
// \reg_32|register[12][2]~110_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[12][2]~110_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[12][2]~110 .lut_mask = 16'h00FF;
defparam \reg_32|register[12][2]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N23
dffeas \reg_32|register[12][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[12][2]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[12][2] .is_wysiwyg = "true";
defparam \reg_32|register[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N14
cycloneive_lcell_comb \reg_32|Mux29~7 (
// Equation(s):
// \reg_32|Mux29~7_combout  = (\GetIR_1|Mux9~1_combout  & (((\GetIR_1|Mux10~2_combout )))) # (!\GetIR_1|Mux9~1_combout  & ((\GetIR_1|Mux10~2_combout  & (!\reg_32|register[13][2]~q )) # (!\GetIR_1|Mux10~2_combout  & ((!\reg_32|register[12][2]~q )))))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|register[13][2]~q ),
	.datac(\reg_32|register[12][2]~q ),
	.datad(\GetIR_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux29~7 .lut_mask = 16'hBB05;
defparam \reg_32|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \reg_32|register[15][2]~111 (
// Equation(s):
// \reg_32|register[15][2]~111_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[15][2]~111_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[15][2]~111 .lut_mask = 16'h00FF;
defparam \reg_32|register[15][2]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N15
dffeas \reg_32|register[15][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[15][2]~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[15][2] .is_wysiwyg = "true";
defparam \reg_32|register[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneive_lcell_comb \reg_32|register[14][2]~108 (
// Equation(s):
// \reg_32|register[14][2]~108_combout  = !\sel_32_2|result[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[2]~42_combout ),
	.cin(gnd),
	.combout(\reg_32|register[14][2]~108_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][2]~108 .lut_mask = 16'h00FF;
defparam \reg_32|register[14][2]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N29
dffeas \reg_32|register[14][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][2]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][2] .is_wysiwyg = "true";
defparam \reg_32|register[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
cycloneive_lcell_comb \reg_32|Mux29~8 (
// Equation(s):
// \reg_32|Mux29~8_combout  = (\GetIR_1|Mux9~1_combout  & ((\reg_32|Mux29~7_combout  & (!\reg_32|register[15][2]~q )) # (!\reg_32|Mux29~7_combout  & ((!\reg_32|register[14][2]~q ))))) # (!\GetIR_1|Mux9~1_combout  & (\reg_32|Mux29~7_combout ))

	.dataa(\GetIR_1|Mux9~1_combout ),
	.datab(\reg_32|Mux29~7_combout ),
	.datac(\reg_32|register[15][2]~q ),
	.datad(\reg_32|register[14][2]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux29~8 .lut_mask = 16'h4C6E;
defparam \reg_32|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N2
cycloneive_lcell_comb \reg_32|Mux29~9 (
// Equation(s):
// \reg_32|Mux29~9_combout  = (\reg_32|Mux29~6_combout  & (((\reg_32|Mux29~8_combout ) # (!\GetIR_1|Mux8~1_combout )))) # (!\reg_32|Mux29~6_combout  & (\reg_32|Mux29~1_combout  & (\GetIR_1|Mux8~1_combout )))

	.dataa(\reg_32|Mux29~1_combout ),
	.datab(\reg_32|Mux29~6_combout ),
	.datac(\GetIR_1|Mux8~1_combout ),
	.datad(\reg_32|Mux29~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux29~9 .lut_mask = 16'hEC2C;
defparam \reg_32|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N6
cycloneive_lcell_comb \sel_5_3|result[2]~8 (
// Equation(s):
// \sel_5_3|result[2]~8_combout  = (\Cpu_1|Shift_amountSrc~combout  & (((\reg_32|Mux29~9_combout )))) # (!\Cpu_1|Shift_amountSrc~combout  & (!\PC_counter_1|PC_out [6] & (\GetIR_1|Mux23~0_combout )))

	.dataa(\PC_counter_1|PC_out [6]),
	.datab(\GetIR_1|Mux23~0_combout ),
	.datac(\reg_32|Mux29~9_combout ),
	.datad(\Cpu_1|Shift_amountSrc~combout ),
	.cin(gnd),
	.combout(\sel_5_3|result[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_3|result[2]~8 .lut_mask = 16'hF044;
defparam \sel_5_3|result[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N16
cycloneive_lcell_comb \shift_reg_1|Mux27~5 (
// Equation(s):
// \shift_reg_1|Mux27~5_combout  = (\sel_5_3|result[3]~9_combout  & ((\sel_5_3|result[2]~8_combout  & (\shift_reg_1|Mux27~3_combout )) # (!\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|Mux27~4_combout ))))) # (!\sel_5_3|result[3]~9_combout  & 
// ((\sel_5_3|result[2]~8_combout  & ((\shift_reg_1|Mux27~4_combout ))) # (!\sel_5_3|result[2]~8_combout  & (\shift_reg_1|Mux27~3_combout ))))

	.dataa(\sel_5_3|result[3]~9_combout ),
	.datab(\sel_5_3|result[2]~8_combout ),
	.datac(\shift_reg_1|Mux27~3_combout ),
	.datad(\shift_reg_1|Mux27~4_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux27~5 .lut_mask = 16'hF690;
defparam \shift_reg_1|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N28
cycloneive_lcell_comb \shift_reg_1|Mux27~2 (
// Equation(s):
// \shift_reg_1|Mux27~2_combout  = (\shift_reg_1|Mux27~1_combout  & ((\shift_reg_1|Mux27~0_combout ) # (\sel_5_3|result[2]~8_combout  $ (\sel_5_3|result[3]~9_combout )))) # (!\shift_reg_1|Mux27~1_combout  & (\shift_reg_1|Mux27~0_combout  & 
// (\sel_5_3|result[2]~8_combout  $ (!\sel_5_3|result[3]~9_combout ))))

	.dataa(\shift_reg_1|Mux27~1_combout ),
	.datab(\shift_reg_1|Mux27~0_combout ),
	.datac(\sel_5_3|result[2]~8_combout ),
	.datad(\sel_5_3|result[3]~9_combout ),
	.cin(gnd),
	.combout(\shift_reg_1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \shift_reg_1|Mux27~2 .lut_mask = 16'hCAAC;
defparam \shift_reg_1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N28
cycloneive_lcell_comb \sel_32_2|result[4]~45 (
// Equation(s):
// \sel_32_2|result[4]~45_combout  = (\shift_reg_1|Add27~0_combout  & ((\shift_reg_1|Mux27~2_combout ))) # (!\shift_reg_1|Add27~0_combout  & (\shift_reg_1|Mux27~5_combout ))

	.dataa(\shift_reg_1|Add27~0_combout ),
	.datab(gnd),
	.datac(\shift_reg_1|Mux27~5_combout ),
	.datad(\shift_reg_1|Mux27~2_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[4]~45 .lut_mask = 16'hFA50;
defparam \sel_32_2|result[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N18
cycloneive_lcell_comb \sel_32_2|result[4]~136 (
// Equation(s):
// \sel_32_2|result[4]~136_combout  = (\shift_reg_1|LessThan27~0_combout  & ((\Cpu_1|Shift_op [0] & (\sel_32_2|result[4]~45_combout )) # (!\Cpu_1|Shift_op [0] & ((\reg_32|Mux32~20_combout ))))) # (!\shift_reg_1|LessThan27~0_combout  & 
// (\sel_32_2|result[4]~45_combout ))

	.dataa(\shift_reg_1|LessThan27~0_combout ),
	.datab(\sel_32_2|result[4]~45_combout ),
	.datac(\Cpu_1|Shift_op [0]),
	.datad(\reg_32|Mux32~20_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[4]~136_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[4]~136 .lut_mask = 16'hCEC4;
defparam \sel_32_2|result[4]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneive_lcell_comb \ALU_1|ALU_out~3 (
// Equation(s):
// \ALU_1|ALU_out~3_combout  = (\sel_32_03_1|Mux27~0_combout  & \reg_32|Mux27~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_03_1|Mux27~0_combout ),
	.datad(\reg_32|Mux27~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_out~3 .lut_mask = 16'hF000;
defparam \ALU_1|ALU_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \ALU_1|j~190 (
// Equation(s):
// \ALU_1|j~190_combout  = (\ALU_1|always0~25_combout  & ((\ALU_1|j~189_combout ))) # (!\ALU_1|always0~25_combout  & (\ALU_1|Add31~8_combout ))

	.dataa(gnd),
	.datab(\ALU_1|always0~25_combout ),
	.datac(\ALU_1|Add31~8_combout ),
	.datad(\ALU_1|j~189_combout ),
	.cin(gnd),
	.combout(\ALU_1|j~190_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|j~190 .lut_mask = 16'hFC30;
defparam \ALU_1|j~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \ALU_1|Mux27~2 (
// Equation(s):
// \ALU_1|Mux27~2_combout  = (\sel_32_03_1|Mux27~0_combout  & ((\ALU_1|Mux16~4_combout ) # (!\reg_32|Mux27~9_combout ))) # (!\sel_32_03_1|Mux27~0_combout  & ((\reg_32|Mux27~9_combout )))

	.dataa(\sel_32_03_1|Mux27~0_combout ),
	.datab(gnd),
	.datac(\ALU_1|Mux16~4_combout ),
	.datad(\reg_32|Mux27~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux27~2 .lut_mask = 16'hF5AA;
defparam \ALU_1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \ALU_1|Mux27~3 (
// Equation(s):
// \ALU_1|Mux27~3_combout  = (\ALU_1|Mux16~3_combout  & (\ALU_1|Mux27~2_combout )) # (!\ALU_1|Mux16~3_combout  & (((\ALU_1|Add32~8_combout ) # (!\ALU_1|Mux16~4_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux27~2_combout ),
	.datac(\ALU_1|Mux16~4_combout ),
	.datad(\ALU_1|Add32~8_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux27~3 .lut_mask = 16'hDD8D;
defparam \ALU_1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \ALU_1|Mux27~4 (
// Equation(s):
// \ALU_1|Mux27~4_combout  = (\ALU_1|Mux16~3_combout  & (((\ALU_1|Mux27~3_combout )))) # (!\ALU_1|Mux16~3_combout  & ((\ALU_1|Mux16~4_combout  & ((\ALU_1|Mux27~3_combout ))) # (!\ALU_1|Mux16~4_combout  & (\ALU_1|j~190_combout ))))

	.dataa(\ALU_1|Mux16~3_combout ),
	.datab(\ALU_1|Mux16~4_combout ),
	.datac(\ALU_1|j~190_combout ),
	.datad(\ALU_1|Mux27~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux27~4 .lut_mask = 16'hFE10;
defparam \ALU_1|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneive_lcell_comb \ALU_1|Mux27~5 (
// Equation(s):
// \ALU_1|Mux27~5_combout  = (\ALU_1|Mux16~5_combout  & ((\ALU_1|Mux16~6_combout  & (\ALU_1|ALU_out~3_combout )) # (!\ALU_1|Mux16~6_combout  & ((\ALU_1|Mux27~4_combout ))))) # (!\ALU_1|Mux16~5_combout  & (!\ALU_1|Mux16~6_combout ))

	.dataa(\ALU_1|Mux16~5_combout ),
	.datab(\ALU_1|Mux16~6_combout ),
	.datac(\ALU_1|ALU_out~3_combout ),
	.datad(\ALU_1|Mux27~4_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux27~5 .lut_mask = 16'hB391;
defparam \ALU_1|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \ALU_1|Mux27~6 (
// Equation(s):
// \ALU_1|Mux27~6_combout  = (\ALU_1|Mux16~2_combout  & ((\ALU_1|Mux27~5_combout  & (\sel_32_03_1|Mux27~0_combout )) # (!\ALU_1|Mux27~5_combout  & ((\ALU_1|Add0~10_combout ))))) # (!\ALU_1|Mux16~2_combout  & (((\ALU_1|Mux27~5_combout ))))

	.dataa(\sel_32_03_1|Mux27~0_combout ),
	.datab(\ALU_1|Mux16~2_combout ),
	.datac(\ALU_1|Add0~10_combout ),
	.datad(\ALU_1|Mux27~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux27~6 .lut_mask = 16'hBBC0;
defparam \ALU_1|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \ALU_1|Mux27~7 (
// Equation(s):
// \ALU_1|Mux27~7_combout  = (\ALU_1|Mux16~7_combout  & (!\reg_32|Mux27~9_combout  & (!\sel_32_03_1|Mux27~0_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux27~6_combout ))))

	.dataa(\reg_32|Mux27~9_combout ),
	.datab(\ALU_1|Mux16~7_combout ),
	.datac(\sel_32_03_1|Mux27~0_combout ),
	.datad(\ALU_1|Mux27~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux27~7 .lut_mask = 16'h3704;
defparam \ALU_1|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneive_lcell_comb \sel_32_2|result[4]~46 (
// Equation(s):
// \sel_32_2|result[4]~46_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[4]~136_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux27~7_combout )))

	.dataa(\Cpu_1|Shift_op[1]~0_combout ),
	.datab(gnd),
	.datac(\sel_32_2|result[4]~136_combout ),
	.datad(\ALU_1|Mux27~7_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[4]~46 .lut_mask = 16'hF5A0;
defparam \sel_32_2|result[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N15
dffeas \reg_32|register[10][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[10][4] .is_wysiwyg = "true";
defparam \reg_32|register[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneive_lcell_comb \reg_32|Mux27~1 (
// Equation(s):
// \reg_32|Mux27~1_combout  = (\reg_32|Mux27~0_combout  & (((\reg_32|register[11][4]~q ) # (!\GetIR_1|Mux9~1_combout )))) # (!\reg_32|Mux27~0_combout  & (\reg_32|register[10][4]~q  & ((\GetIR_1|Mux9~1_combout ))))

	.dataa(\reg_32|Mux27~0_combout ),
	.datab(\reg_32|register[10][4]~q ),
	.datac(\reg_32|register[11][4]~q ),
	.datad(\GetIR_1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux27~1 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneive_lcell_comb \reg_32|Mux27~8 (
// Equation(s):
// \reg_32|Mux27~8_combout  = (\reg_32|Mux27~7_combout  & (((\reg_32|register[15][4]~q )) # (!\GetIR_1|Mux10~2_combout ))) # (!\reg_32|Mux27~7_combout  & (\GetIR_1|Mux10~2_combout  & (\reg_32|register[13][4]~q )))

	.dataa(\reg_32|Mux27~7_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(\reg_32|register[13][4]~q ),
	.datad(\reg_32|register[15][4]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux27~8 .lut_mask = 16'hEA62;
defparam \reg_32|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \reg_32|Mux27~9 (
// Equation(s):
// \reg_32|Mux27~9_combout  = (\reg_32|Mux27~6_combout  & (((\reg_32|Mux27~8_combout ) # (!\GetIR_1|Mux7~0_combout )))) # (!\reg_32|Mux27~6_combout  & (\reg_32|Mux27~1_combout  & ((\GetIR_1|Mux7~0_combout ))))

	.dataa(\reg_32|Mux27~6_combout ),
	.datab(\reg_32|Mux27~1_combout ),
	.datac(\reg_32|Mux27~8_combout ),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux27~9 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneive_lcell_comb \sel_5_3|result[4]~10 (
// Equation(s):
// \sel_5_3|result[4]~10_combout  = (\Cpu_1|Shift_amountSrc~combout  & (((\reg_32|Mux27~9_combout )))) # (!\Cpu_1|Shift_amountSrc~combout  & (\GetIR_1|Mux21~0_combout  & ((!\PC_counter_1|PC_out [6]))))

	.dataa(\GetIR_1|Mux21~0_combout ),
	.datab(\reg_32|Mux27~9_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\Cpu_1|Shift_amountSrc~combout ),
	.cin(gnd),
	.combout(\sel_5_3|result[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sel_5_3|result[4]~10 .lut_mask = 16'hCC0A;
defparam \sel_5_3|result[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \sel_32_2|result[31]~132 (
// Equation(s):
// \sel_32_2|result[31]~132_combout  = (\sel_5_3|result[4]~10_combout  & ((\shift_reg_1|ShiftRight0~133_combout ))) # (!\sel_5_3|result[4]~10_combout  & (\shift_reg_1|ShiftRight0~132_combout ))

	.dataa(gnd),
	.datab(\sel_5_3|result[4]~10_combout ),
	.datac(\shift_reg_1|ShiftRight0~132_combout ),
	.datad(\shift_reg_1|ShiftRight0~133_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[31]~132_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[31]~132 .lut_mask = 16'hFC30;
defparam \sel_32_2|result[31]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \sel_32_2|result[31]~149 (
// Equation(s):
// \sel_32_2|result[31]~149_combout  = (\Cpu_1|Shift_op [0] & (((\sel_32_2|result[31]~132_combout )))) # (!\Cpu_1|Shift_op [0] & ((\shift_reg_1|ShiftLeft0~0_combout  & (\reg_32|Mux32~20_combout )) # (!\shift_reg_1|ShiftLeft0~0_combout  & 
// ((\sel_32_2|result[31]~132_combout )))))

	.dataa(\Cpu_1|Shift_op [0]),
	.datab(\reg_32|Mux32~20_combout ),
	.datac(\sel_32_2|result[31]~132_combout ),
	.datad(\shift_reg_1|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[31]~149_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[31]~149 .lut_mask = 16'hE4F0;
defparam \sel_32_2|result[31]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \sel_32_2|result[31]~133 (
// Equation(s):
// \sel_32_2|result[31]~133_combout  = (\Cpu_1|Shift_op[1]~0_combout  & (\sel_32_2|result[31]~149_combout )) # (!\Cpu_1|Shift_op[1]~0_combout  & ((\ALU_1|Mux0~4_combout )))

	.dataa(gnd),
	.datab(\Cpu_1|Shift_op[1]~0_combout ),
	.datac(\sel_32_2|result[31]~149_combout ),
	.datad(\ALU_1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\sel_32_2|result[31]~133_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_2|result[31]~133 .lut_mask = 16'hF3C0;
defparam \sel_32_2|result[31]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y21_N10
cycloneive_lcell_comb \reg_32|register[7][31]~feeder (
// Equation(s):
// \reg_32|register[7][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[31]~133_combout ),
	.cin(gnd),
	.combout(\reg_32|register[7][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][31]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[7][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y21_N11
dffeas \reg_32|register[7][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][31] .is_wysiwyg = "true";
defparam \reg_32|register[7][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N14
cycloneive_lcell_comb \reg_32|Mux32~1 (
// Equation(s):
// \reg_32|Mux32~1_combout  = (\reg_32|Mux32~0_combout  & (((\reg_32|register[7][31]~q )) # (!\sel_5_2|result[1]~0_combout ))) # (!\reg_32|Mux32~0_combout  & (\sel_5_2|result[1]~0_combout  & ((\reg_32|register[6][31]~q ))))

	.dataa(\reg_32|Mux32~0_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[7][31]~q ),
	.datad(\reg_32|register[6][31]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~1 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N24
cycloneive_lcell_comb \reg_32|register[2][31]~feeder (
// Equation(s):
// \reg_32|register[2][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[2][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N25
dffeas \reg_32|register[2][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[2][31] .is_wysiwyg = "true";
defparam \reg_32|register[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N28
cycloneive_lcell_comb \reg_32|Mux32~4 (
// Equation(s):
// \reg_32|Mux32~4_combout  = (\sel_5_2|result[1]~0_combout  & (((\reg_32|register[2][31]~q ) # (\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (\reg_32|register[0][31]~q  & ((!\sel_5_2|result[0]~1_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[0][31]~q ),
	.datac(\reg_32|register[2][31]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~4 .lut_mask = 16'hAAE4;
defparam \reg_32|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneive_lcell_comb \reg_32|Mux32~5 (
// Equation(s):
// \reg_32|Mux32~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux32~4_combout  & ((\reg_32|register[3][31]~q ))) # (!\reg_32|Mux32~4_combout  & (!\reg_32|register[1][31]~q )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux32~4_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[1][31]~q ),
	.datac(\reg_32|register[3][31]~q ),
	.datad(\reg_32|Mux32~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~5 .lut_mask = 16'hF522;
defparam \reg_32|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N19
dffeas \reg_32|register[8][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[8][31] .is_wysiwyg = "true";
defparam \reg_32|register[8][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \reg_32|Mux32~2 (
// Equation(s):
// \reg_32|Mux32~2_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|register[10][31]~q ) # ((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|register[8][31]~q  & !\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|register[10][31]~q ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[8][31]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~2 .lut_mask = 16'hCCB8;
defparam \reg_32|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N2
cycloneive_lcell_comb \reg_32|Mux32~3 (
// Equation(s):
// \reg_32|Mux32~3_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux32~2_combout  & (\reg_32|register[11][31]~q )) # (!\reg_32|Mux32~2_combout  & ((\reg_32|register[9][31]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux32~2_combout ))))

	.dataa(\reg_32|register[11][31]~q ),
	.datab(\reg_32|register[9][31]~q ),
	.datac(\sel_5_2|result[0]~1_combout ),
	.datad(\reg_32|Mux32~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~3 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
cycloneive_lcell_comb \reg_32|Mux32~6 (
// Equation(s):
// \reg_32|Mux32~6_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux32~3_combout ))) # (!\sel_5_2|result[3]~2_combout  & (\reg_32|Mux32~5_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|Mux32~5_combout ),
	.datad(\reg_32|Mux32~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~6 .lut_mask = 16'hDC98;
defparam \reg_32|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N12
cycloneive_lcell_comb \reg_32|register[14][31]~feeder (
// Equation(s):
// \reg_32|register[14][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[31]~133_combout ),
	.cin(gnd),
	.combout(\reg_32|register[14][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[14][31]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[14][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N13
dffeas \reg_32|register[14][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[14][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[14][31] .is_wysiwyg = "true";
defparam \reg_32|register[14][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
cycloneive_lcell_comb \reg_32|Mux32~7 (
// Equation(s):
// \reg_32|Mux32~7_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|register[13][31]~q ) # ((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((!\sel_5_2|result[1]~0_combout  & \reg_32|register[12][31]~q ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[13][31]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|register[12][31]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~7 .lut_mask = 16'hADA8;
defparam \reg_32|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneive_lcell_comb \reg_32|Mux32~8 (
// Equation(s):
// \reg_32|Mux32~8_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux32~7_combout  & ((\reg_32|register[15][31]~q ))) # (!\reg_32|Mux32~7_combout  & (\reg_32|register[14][31]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux32~7_combout ))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[14][31]~q ),
	.datac(\reg_32|register[15][31]~q ),
	.datad(\reg_32|Mux32~7_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~8 .lut_mask = 16'hF588;
defparam \reg_32|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N4
cycloneive_lcell_comb \reg_32|Mux32~9 (
// Equation(s):
// \reg_32|Mux32~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux32~6_combout  & ((\reg_32|Mux32~8_combout ))) # (!\reg_32|Mux32~6_combout  & (\reg_32|Mux32~1_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux32~6_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux32~1_combout ),
	.datac(\reg_32|Mux32~6_combout ),
	.datad(\reg_32|Mux32~8_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~9 .lut_mask = 16'hF858;
defparam \reg_32|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N23
dffeas \reg_32|register[17][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][31] .is_wysiwyg = "true";
defparam \reg_32|register[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \reg_32|register[25][31]~feeder (
// Equation(s):
// \reg_32|register[25][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \reg_32|register[25][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][31] .is_wysiwyg = "true";
defparam \reg_32|register[25][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \reg_32|Mux32~10 (
// Equation(s):
// \reg_32|Mux32~10_combout  = (\sel_5_2|result[2]~3_combout  & (\sel_5_2|result[3]~2_combout )) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & ((\reg_32|register[25][31]~q ))) # (!\sel_5_2|result[3]~2_combout  & 
// (\reg_32|register[17][31]~q ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[17][31]~q ),
	.datad(\reg_32|register[25][31]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~10 .lut_mask = 16'hDC98;
defparam \reg_32|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N25
dffeas \reg_32|register[29][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][31] .is_wysiwyg = "true";
defparam \reg_32|register[29][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \reg_32|register[21][31]~feeder (
// Equation(s):
// \reg_32|register[21][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[21][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[21][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[21][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N3
dffeas \reg_32|register[21][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[21][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][31] .is_wysiwyg = "true";
defparam \reg_32|register[21][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \reg_32|Mux32~11 (
// Equation(s):
// \reg_32|Mux32~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux32~10_combout  & (\reg_32|register[29][31]~q )) # (!\reg_32|Mux32~10_combout  & ((\reg_32|register[21][31]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux32~10_combout ))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|Mux32~10_combout ),
	.datac(\reg_32|register[29][31]~q ),
	.datad(\reg_32|register[21][31]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~11 .lut_mask = 16'hE6C4;
defparam \reg_32|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \reg_32|register[23][31]~feeder (
// Equation(s):
// \reg_32|register[23][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[23][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[23][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N25
dffeas \reg_32|register[23][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][31] .is_wysiwyg = "true";
defparam \reg_32|register[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N31
dffeas \reg_32|register[31][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][31] .is_wysiwyg = "true";
defparam \reg_32|register[31][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \reg_32|Mux32~18 (
// Equation(s):
// \reg_32|Mux32~18_combout  = (\reg_32|Mux32~17_combout  & (((\reg_32|register[31][31]~q ) # (!\sel_5_2|result[2]~3_combout )))) # (!\reg_32|Mux32~17_combout  & (\reg_32|register[23][31]~q  & ((\sel_5_2|result[2]~3_combout ))))

	.dataa(\reg_32|Mux32~17_combout ),
	.datab(\reg_32|register[23][31]~q ),
	.datac(\reg_32|register[31][31]~q ),
	.datad(\sel_5_2|result[2]~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~18 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneive_lcell_comb \reg_32|register[24][31]~feeder (
// Equation(s):
// \reg_32|register[24][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[24][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[24][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[24][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N9
dffeas \reg_32|register[24][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[24][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[24][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[24][31] .is_wysiwyg = "true";
defparam \reg_32|register[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N15
dffeas \reg_32|register[28][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[28][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[28][31] .is_wysiwyg = "true";
defparam \reg_32|register[28][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N16
cycloneive_lcell_comb \reg_32|register[20][31]~feeder (
// Equation(s):
// \reg_32|register[20][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[20][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[20][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[20][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N17
dffeas \reg_32|register[20][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[20][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[20][0]~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[20][31] .is_wysiwyg = "true";
defparam \reg_32|register[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N19
dffeas \reg_32|register[16][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[16][0]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[16][31] .is_wysiwyg = "true";
defparam \reg_32|register[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N18
cycloneive_lcell_comb \reg_32|Mux32~14 (
// Equation(s):
// \reg_32|Mux32~14_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[20][31]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[16][31]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[20][31]~q ),
	.datac(\reg_32|register[16][31]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~14 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N14
cycloneive_lcell_comb \reg_32|Mux32~15 (
// Equation(s):
// \reg_32|Mux32~15_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux32~14_combout  & ((\reg_32|register[28][31]~q ))) # (!\reg_32|Mux32~14_combout  & (\reg_32|register[24][31]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux32~14_combout 
// ))))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\reg_32|register[24][31]~q ),
	.datac(\reg_32|register[28][31]~q ),
	.datad(\reg_32|Mux32~14_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~15 .lut_mask = 16'hF588;
defparam \reg_32|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N19
dffeas \reg_32|register[30][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[30][0]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[30][31] .is_wysiwyg = "true";
defparam \reg_32|register[30][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N28
cycloneive_lcell_comb \reg_32|register[22][31]~feeder (
// Equation(s):
// \reg_32|register[22][31]~feeder_combout  = \sel_32_2|result[31]~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[31]~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[22][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[22][31]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[22][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N29
dffeas \reg_32|register[22][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[22][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[22][0]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[22][31] .is_wysiwyg = "true";
defparam \reg_32|register[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N23
dffeas \reg_32|register[18][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[31]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[18][0]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[18][31] .is_wysiwyg = "true";
defparam \reg_32|register[18][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N22
cycloneive_lcell_comb \reg_32|Mux32~12 (
// Equation(s):
// \reg_32|Mux32~12_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[22][31]~q ) # ((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|register[18][31]~q  & !\sel_5_2|result[3]~2_combout ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[22][31]~q ),
	.datac(\reg_32|register[18][31]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~12 .lut_mask = 16'hAAD8;
defparam \reg_32|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N18
cycloneive_lcell_comb \reg_32|Mux32~13 (
// Equation(s):
// \reg_32|Mux32~13_combout  = (\sel_5_2|result[3]~2_combout  & ((\reg_32|Mux32~12_combout  & ((\reg_32|register[30][31]~q ))) # (!\reg_32|Mux32~12_combout  & (\reg_32|register[26][31]~q )))) # (!\sel_5_2|result[3]~2_combout  & (((\reg_32|Mux32~12_combout 
// ))))

	.dataa(\reg_32|register[26][31]~q ),
	.datab(\sel_5_2|result[3]~2_combout ),
	.datac(\reg_32|register[30][31]~q ),
	.datad(\reg_32|Mux32~12_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~13 .lut_mask = 16'hF388;
defparam \reg_32|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N14
cycloneive_lcell_comb \reg_32|Mux32~16 (
// Equation(s):
// \reg_32|Mux32~16_combout  = (\sel_5_2|result[0]~1_combout  & (((\sel_5_2|result[1]~0_combout )))) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux32~13_combout ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|Mux32~15_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux32~15_combout ),
	.datac(\reg_32|Mux32~13_combout ),
	.datad(\sel_5_2|result[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~16 .lut_mask = 16'hFA44;
defparam \reg_32|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \reg_32|Mux32~19 (
// Equation(s):
// \reg_32|Mux32~19_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux32~16_combout  & ((\reg_32|Mux32~18_combout ))) # (!\reg_32|Mux32~16_combout  & (\reg_32|Mux32~11_combout )))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux32~16_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|Mux32~11_combout ),
	.datac(\reg_32|Mux32~18_combout ),
	.datad(\reg_32|Mux32~16_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~19 .lut_mask = 16'hF588;
defparam \reg_32|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
cycloneive_lcell_comb \reg_32|Mux32~20 (
// Equation(s):
// \reg_32|Mux32~20_combout  = (\Cpu_1|Equal18~1_combout  & (\reg_32|Mux32~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\GetIR_1|Mux11~0_combout  & ((\reg_32|Mux32~19_combout ))) # (!\GetIR_1|Mux11~0_combout  & (\reg_32|Mux32~9_combout ))))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\reg_32|Mux32~9_combout ),
	.datac(\GetIR_1|Mux11~0_combout ),
	.datad(\reg_32|Mux32~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux32~20 .lut_mask = 16'hDC8C;
defparam \reg_32|Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N20
cycloneive_lcell_comb \sel_32_03_1|Mux0~1 (
// Equation(s):
// \sel_32_03_1|Mux0~1_combout  = (\sel_32_03_1|Mux0~0_combout ) # ((!\Cpu_1|Equal16~2_combout  & (!\Cpu_1|ALUsrcB[0]~1_combout  & \reg_32|Mux32~20_combout )))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\sel_32_03_1|Mux0~0_combout ),
	.datad(\reg_32|Mux32~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux0~1 .lut_mask = 16'hF1F0;
defparam \sel_32_03_1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneive_lcell_comb \ALU_1|tempB[31]~0 (
// Equation(s):
// \ALU_1|tempB[31]~0_combout  = \Cpu_1|ALU_op[0]~19_combout  $ (\sel_32_03_1|Mux0~1_combout )

	.dataa(gnd),
	.datab(\Cpu_1|ALU_op[0]~19_combout ),
	.datac(gnd),
	.datad(\sel_32_03_1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_1|tempB[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|tempB[31]~0 .lut_mask = 16'h33CC;
defparam \ALU_1|tempB[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneive_lcell_comb \ALU_1|Add0~66 (
// Equation(s):
// \ALU_1|Add0~66_combout  = !\ALU_1|Add0~65 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_1|Add0~65 ),
	.combout(\ALU_1|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Add0~66 .lut_mask = 16'h0F0F;
defparam \ALU_1|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneive_lcell_comb \ALU_1|Less~11 (
// Equation(s):
// \ALU_1|Less~11_combout  = (\ALU_1|Less~12_combout  & (\ALU_1|Add0~66_combout )) # (!\ALU_1|Less~12_combout  & ((\ALU_1|Add0~64_combout  $ (!\ALU_1|Overflow~6_combout ))))

	.dataa(\ALU_1|Less~12_combout ),
	.datab(\ALU_1|Add0~66_combout ),
	.datac(\ALU_1|Add0~64_combout ),
	.datad(\ALU_1|Overflow~6_combout ),
	.cin(gnd),
	.combout(\ALU_1|Less~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Less~11 .lut_mask = 16'hD88D;
defparam \ALU_1|Less~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N0
cycloneive_lcell_comb \sel_7_1|Mux0~0 (
// Equation(s):
// \sel_7_1|Mux0~0_combout  = (\Cpu_1|Equal18~1_combout  & !\ALU_1|Less~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\ALU_1|Less~11_combout ),
	.cin(gnd),
	.combout(\sel_7_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_7_1|Mux0~0 .lut_mask = 16'h00F0;
defparam \sel_7_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N9
dffeas \PC_counter_1|PC_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[6]~4_combout ),
	.asdata(\PC_counter_1|Add1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[6] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N16
cycloneive_lcell_comb \GetIR_1|Mux28~0 (
// Equation(s):
// \GetIR_1|Mux28~0_combout  = (\PC_counter_1|PC_out [5] & (\PC_counter_1|PC_out [4] $ ((!\PC_counter_1|PC_out [3])))) # (!\PC_counter_1|PC_out [5] & (!\PC_counter_1|PC_out [4] & (\PC_counter_1|PC_out [3] & !\PC_counter_1|PC_out [2])))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [3]),
	.datac(\PC_counter_1|PC_out [5]),
	.datad(\PC_counter_1|PC_out [2]),
	.cin(gnd),
	.combout(\GetIR_1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux28~0 .lut_mask = 16'h9094;
defparam \GetIR_1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N4
cycloneive_lcell_comb \GetIR_1|Mux28~1 (
// Equation(s):
// \GetIR_1|Mux28~1_combout  = (!\PC_counter_1|PC_out [6] & \GetIR_1|Mux28~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\GetIR_1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux28~1 .lut_mask = 16'h0F00;
defparam \GetIR_1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N27
dffeas \PC_counter_1|PC_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[5]~3_combout ),
	.asdata(\PC_counter_1|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[5] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N28
cycloneive_lcell_comb \GetIR_1|Mux31~0 (
// Equation(s):
// \GetIR_1|Mux31~0_combout  = (!\PC_counter_1|PC_out [4] & (!\PC_counter_1|PC_out [5] & (!\PC_counter_1|PC_out [2] & \PC_counter_1|PC_out [6])))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [5]),
	.datac(\PC_counter_1|PC_out [2]),
	.datad(\PC_counter_1|PC_out [6]),
	.cin(gnd),
	.combout(\GetIR_1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux31~0 .lut_mask = 16'h0100;
defparam \GetIR_1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N0
cycloneive_lcell_comb \GetIR_1|Mux30~0 (
// Equation(s):
// \GetIR_1|Mux30~0_combout  = (\PC_counter_1|PC_out [2] & (\PC_counter_1|PC_out [4] $ (((\PC_counter_1|PC_out [3] & !\PC_counter_1|PC_out [5]))))) # (!\PC_counter_1|PC_out [2] & ((\PC_counter_1|PC_out [4]) # (\PC_counter_1|PC_out [3] $ (\PC_counter_1|PC_out 
// [5]))))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [3]),
	.datac(\PC_counter_1|PC_out [5]),
	.datad(\PC_counter_1|PC_out [2]),
	.cin(gnd),
	.combout(\GetIR_1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux30~0 .lut_mask = 16'hA6BE;
defparam \GetIR_1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N10
cycloneive_lcell_comb \GetIR_1|Mux30~1 (
// Equation(s):
// \GetIR_1|Mux30~1_combout  = (\GetIR_1|Mux31~0_combout ) # ((!\PC_counter_1|PC_out [6] & \GetIR_1|Mux30~0_combout ))

	.dataa(gnd),
	.datab(\GetIR_1|Mux31~0_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\GetIR_1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux30~1 .lut_mask = 16'hCFCC;
defparam \GetIR_1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneive_lcell_comb \PC_counter_1|PC_out[3]~1 (
// Equation(s):
// \PC_counter_1|PC_out[3]~1_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux30~1_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~2_combout ))

	.dataa(\PC_counter_1|Add0~2_combout ),
	.datab(\GetIR_1|Mux30~1_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[3]~1 .lut_mask = 16'hCCAA;
defparam \PC_counter_1|PC_out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N31
dffeas \PC_counter_1|PC_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[3]~1_combout ),
	.asdata(\PC_counter_1|Add1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[3] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneive_lcell_comb \PC_counter_1|PC_out[4]~2 (
// Equation(s):
// \PC_counter_1|PC_out[4]~2_combout  = (\PC_counter_1|always0~0_combout  & (\GetIR_1|Mux29~1_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~4_combout )))

	.dataa(\GetIR_1|Mux29~1_combout ),
	.datab(\PC_counter_1|Add0~4_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[4]~2 .lut_mask = 16'hAACC;
defparam \PC_counter_1|PC_out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N1
dffeas \PC_counter_1|PC_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[4]~2_combout ),
	.asdata(\PC_counter_1|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[4] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N4
cycloneive_lcell_comb \Cpu_1|Equal18~0 (
// Equation(s):
// \Cpu_1|Equal18~0_combout  = (\PC_counter_1|PC_out [5] & (((\PC_counter_1|PC_out [4])))) # (!\PC_counter_1|PC_out [5] & (((!\PC_counter_1|PC_out [3]) # (!\PC_counter_1|PC_out [4])) # (!\PC_counter_1|PC_out [2])))

	.dataa(\PC_counter_1|PC_out [5]),
	.datab(\PC_counter_1|PC_out [2]),
	.datac(\PC_counter_1|PC_out [4]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\Cpu_1|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal18~0 .lut_mask = 16'hB5F5;
defparam \Cpu_1|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N24
cycloneive_lcell_comb \Cpu_1|Equal0~0 (
// Equation(s):
// \Cpu_1|Equal0~0_combout  = (!\GetIR_1|Mux2~1_combout  & (\Cpu_1|Equal18~0_combout  & (!\GetIR_1|Mux5~1_combout  & \GetIR_1|Mux4~1_combout )))

	.dataa(\GetIR_1|Mux2~1_combout ),
	.datab(\Cpu_1|Equal18~0_combout ),
	.datac(\GetIR_1|Mux5~1_combout ),
	.datad(\GetIR_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Equal0~0 .lut_mask = 16'h0400;
defparam \Cpu_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N10
cycloneive_lcell_comb \PC_counter_1|always0~0 (
// Equation(s):
// \PC_counter_1|always0~0_combout  = (\Cpu_1|Equal0~0_combout ) # ((\Cpu_1|Equal18~1_combout  & !\ALU_1|Less~11_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|Equal0~0_combout ),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\ALU_1|Less~11_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|always0~0 .lut_mask = 16'hCCFC;
defparam \PC_counter_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneive_lcell_comb \PC_counter_1|PC_out[2]~0 (
// Equation(s):
// \PC_counter_1|PC_out[2]~0_combout  = (\PC_counter_1|always0~0_combout  & (\GetIR_1|Mux31~2_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~0_combout )))

	.dataa(\GetIR_1|Mux31~2_combout ),
	.datab(\PC_counter_1|Add0~0_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[2]~0 .lut_mask = 16'hAACC;
defparam \PC_counter_1|PC_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N25
dffeas \PC_counter_1|PC_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[2]~0_combout ),
	.asdata(\PC_counter_1|Add1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[2] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N12
cycloneive_lcell_comb \PC_counter_1|Add0~10 (
// Equation(s):
// \PC_counter_1|Add0~10_combout  = (\PC_counter_1|PC_out [7] & (!\PC_counter_1|Add0~9 )) # (!\PC_counter_1|PC_out [7] & ((\PC_counter_1|Add0~9 ) # (GND)))
// \PC_counter_1|Add0~11  = CARRY((!\PC_counter_1|Add0~9 ) # (!\PC_counter_1|PC_out [7]))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~9 ),
	.combout(\PC_counter_1|Add0~10_combout ),
	.cout(\PC_counter_1|Add0~11 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~10 .lut_mask = 16'h3C3F;
defparam \PC_counter_1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N0
cycloneive_lcell_comb \PC_counter_1|PC_out[7]~5 (
// Equation(s):
// \PC_counter_1|PC_out[7]~5_combout  = (\PC_counter_1|always0~0_combout  & (!\GetIR_1|Mux26~0_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~10_combout )))

	.dataa(\GetIR_1|Mux26~0_combout ),
	.datab(\PC_counter_1|always0~0_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|Add0~10_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[7]~5 .lut_mask = 16'h7744;
defparam \PC_counter_1|PC_out[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N12
cycloneive_lcell_comb \PC_counter_1|Add1~10 (
// Equation(s):
// \PC_counter_1|Add1~10_combout  = (\PC_counter_1|Add0~10_combout  & ((\GetIR_1|Mux26~0_combout  & (!\PC_counter_1|Add1~9 )) # (!\GetIR_1|Mux26~0_combout  & (\PC_counter_1|Add1~9  & VCC)))) # (!\PC_counter_1|Add0~10_combout  & ((\GetIR_1|Mux26~0_combout  & 
// ((\PC_counter_1|Add1~9 ) # (GND))) # (!\GetIR_1|Mux26~0_combout  & (!\PC_counter_1|Add1~9 ))))
// \PC_counter_1|Add1~11  = CARRY((\PC_counter_1|Add0~10_combout  & (\GetIR_1|Mux26~0_combout  & !\PC_counter_1|Add1~9 )) # (!\PC_counter_1|Add0~10_combout  & ((\GetIR_1|Mux26~0_combout ) # (!\PC_counter_1|Add1~9 ))))

	.dataa(\PC_counter_1|Add0~10_combout ),
	.datab(\GetIR_1|Mux26~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~9 ),
	.combout(\PC_counter_1|Add1~10_combout ),
	.cout(\PC_counter_1|Add1~11 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~10 .lut_mask = 16'h694D;
defparam \PC_counter_1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y26_N1
dffeas \PC_counter_1|PC_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[7]~5_combout ),
	.asdata(\PC_counter_1|Add1~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[7] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N20
cycloneive_lcell_comb \PC_counter_1|PC_out[8]~6 (
// Equation(s):
// \PC_counter_1|PC_out[8]~6_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux25~0_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~12_combout ))

	.dataa(\PC_counter_1|Add0~12_combout ),
	.datab(\GetIR_1|Mux25~0_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[8]~6 .lut_mask = 16'hCCAA;
defparam \PC_counter_1|PC_out[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N14
cycloneive_lcell_comb \PC_counter_1|Add0~12 (
// Equation(s):
// \PC_counter_1|Add0~12_combout  = (\PC_counter_1|PC_out [8] & (\PC_counter_1|Add0~11  $ (GND))) # (!\PC_counter_1|PC_out [8] & (!\PC_counter_1|Add0~11  & VCC))
// \PC_counter_1|Add0~13  = CARRY((\PC_counter_1|PC_out [8] & !\PC_counter_1|Add0~11 ))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~11 ),
	.combout(\PC_counter_1|Add0~12_combout ),
	.cout(\PC_counter_1|Add0~13 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~12 .lut_mask = 16'hC30C;
defparam \PC_counter_1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N14
cycloneive_lcell_comb \PC_counter_1|Add1~12 (
// Equation(s):
// \PC_counter_1|Add1~12_combout  = ((\GetIR_1|Mux25~0_combout  $ (\PC_counter_1|Add0~12_combout  $ (!\PC_counter_1|Add1~11 )))) # (GND)
// \PC_counter_1|Add1~13  = CARRY((\GetIR_1|Mux25~0_combout  & ((\PC_counter_1|Add0~12_combout ) # (!\PC_counter_1|Add1~11 ))) # (!\GetIR_1|Mux25~0_combout  & (\PC_counter_1|Add0~12_combout  & !\PC_counter_1|Add1~11 )))

	.dataa(\GetIR_1|Mux25~0_combout ),
	.datab(\PC_counter_1|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~11 ),
	.combout(\PC_counter_1|Add1~12_combout ),
	.cout(\PC_counter_1|Add1~13 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~12 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N21
dffeas \PC_counter_1|PC_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[8]~6_combout ),
	.asdata(\PC_counter_1|Add1~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[8] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N16
cycloneive_lcell_comb \PC_counter_1|Add0~14 (
// Equation(s):
// \PC_counter_1|Add0~14_combout  = (\PC_counter_1|PC_out [9] & (!\PC_counter_1|Add0~13 )) # (!\PC_counter_1|PC_out [9] & ((\PC_counter_1|Add0~13 ) # (GND)))
// \PC_counter_1|Add0~15  = CARRY((!\PC_counter_1|Add0~13 ) # (!\PC_counter_1|PC_out [9]))

	.dataa(\PC_counter_1|PC_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~13 ),
	.combout(\PC_counter_1|Add0~14_combout ),
	.cout(\PC_counter_1|Add0~15 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~14 .lut_mask = 16'h5A5F;
defparam \PC_counter_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N26
cycloneive_lcell_comb \PC_counter_1|PC_out[9]~7 (
// Equation(s):
// \PC_counter_1|PC_out[9]~7_combout  = (\PC_counter_1|always0~0_combout  & (\GetIR_1|Mux24~0_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~14_combout )))

	.dataa(\PC_counter_1|always0~0_combout ),
	.datab(\GetIR_1|Mux24~0_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|Add0~14_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[9]~7 .lut_mask = 16'hDD88;
defparam \PC_counter_1|PC_out[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N16
cycloneive_lcell_comb \PC_counter_1|Add1~14 (
// Equation(s):
// \PC_counter_1|Add1~14_combout  = (\GetIR_1|Mux24~0_combout  & ((\PC_counter_1|Add0~14_combout  & (\PC_counter_1|Add1~13  & VCC)) # (!\PC_counter_1|Add0~14_combout  & (!\PC_counter_1|Add1~13 )))) # (!\GetIR_1|Mux24~0_combout  & 
// ((\PC_counter_1|Add0~14_combout  & (!\PC_counter_1|Add1~13 )) # (!\PC_counter_1|Add0~14_combout  & ((\PC_counter_1|Add1~13 ) # (GND)))))
// \PC_counter_1|Add1~15  = CARRY((\GetIR_1|Mux24~0_combout  & (!\PC_counter_1|Add0~14_combout  & !\PC_counter_1|Add1~13 )) # (!\GetIR_1|Mux24~0_combout  & ((!\PC_counter_1|Add1~13 ) # (!\PC_counter_1|Add0~14_combout ))))

	.dataa(\GetIR_1|Mux24~0_combout ),
	.datab(\PC_counter_1|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~13 ),
	.combout(\PC_counter_1|Add1~14_combout ),
	.cout(\PC_counter_1|Add1~15 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~14 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N27
dffeas \PC_counter_1|PC_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[9]~7_combout ),
	.asdata(\PC_counter_1|Add1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[9] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N18
cycloneive_lcell_comb \PC_counter_1|Add0~16 (
// Equation(s):
// \PC_counter_1|Add0~16_combout  = (\PC_counter_1|PC_out [10] & (\PC_counter_1|Add0~15  $ (GND))) # (!\PC_counter_1|PC_out [10] & (!\PC_counter_1|Add0~15  & VCC))
// \PC_counter_1|Add0~17  = CARRY((\PC_counter_1|PC_out [10] & !\PC_counter_1|Add0~15 ))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~15 ),
	.combout(\PC_counter_1|Add0~16_combout ),
	.cout(\PC_counter_1|Add0~17 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~16 .lut_mask = 16'hC30C;
defparam \PC_counter_1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N28
cycloneive_lcell_comb \PC_counter_1|PC_out[10]~8 (
// Equation(s):
// \PC_counter_1|PC_out[10]~8_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux23~1_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~16_combout ))

	.dataa(\PC_counter_1|always0~0_combout ),
	.datab(\PC_counter_1|Add0~16_combout ),
	.datac(gnd),
	.datad(\GetIR_1|Mux23~1_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[10]~8 .lut_mask = 16'hEE44;
defparam \PC_counter_1|PC_out[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N18
cycloneive_lcell_comb \PC_counter_1|Add1~16 (
// Equation(s):
// \PC_counter_1|Add1~16_combout  = ((\GetIR_1|Mux23~1_combout  $ (\PC_counter_1|Add0~16_combout  $ (!\PC_counter_1|Add1~15 )))) # (GND)
// \PC_counter_1|Add1~17  = CARRY((\GetIR_1|Mux23~1_combout  & ((\PC_counter_1|Add0~16_combout ) # (!\PC_counter_1|Add1~15 ))) # (!\GetIR_1|Mux23~1_combout  & (\PC_counter_1|Add0~16_combout  & !\PC_counter_1|Add1~15 )))

	.dataa(\GetIR_1|Mux23~1_combout ),
	.datab(\PC_counter_1|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~15 ),
	.combout(\PC_counter_1|Add1~16_combout ),
	.cout(\PC_counter_1|Add1~17 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~16 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N29
dffeas \PC_counter_1|PC_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[10]~8_combout ),
	.asdata(\PC_counter_1|Add1~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[10] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N20
cycloneive_lcell_comb \PC_counter_1|Add0~18 (
// Equation(s):
// \PC_counter_1|Add0~18_combout  = (\PC_counter_1|PC_out [11] & (!\PC_counter_1|Add0~17 )) # (!\PC_counter_1|PC_out [11] & ((\PC_counter_1|Add0~17 ) # (GND)))
// \PC_counter_1|Add0~19  = CARRY((!\PC_counter_1|Add0~17 ) # (!\PC_counter_1|PC_out [11]))

	.dataa(\PC_counter_1|PC_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~17 ),
	.combout(\PC_counter_1|Add0~18_combout ),
	.cout(\PC_counter_1|Add0~19 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~18 .lut_mask = 16'h5A5F;
defparam \PC_counter_1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N10
cycloneive_lcell_comb \PC_counter_1|PC_out[11]~9 (
// Equation(s):
// \PC_counter_1|PC_out[11]~9_combout  = (\PC_counter_1|always0~0_combout  & (\GetIR_1|Mux22~1_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~18_combout )))

	.dataa(\GetIR_1|Mux22~1_combout ),
	.datab(\PC_counter_1|Add0~18_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[11]~9 .lut_mask = 16'hAACC;
defparam \PC_counter_1|PC_out[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N20
cycloneive_lcell_comb \PC_counter_1|Add1~18 (
// Equation(s):
// \PC_counter_1|Add1~18_combout  = (\GetIR_1|Mux22~1_combout  & ((\PC_counter_1|Add0~18_combout  & (\PC_counter_1|Add1~17  & VCC)) # (!\PC_counter_1|Add0~18_combout  & (!\PC_counter_1|Add1~17 )))) # (!\GetIR_1|Mux22~1_combout  & 
// ((\PC_counter_1|Add0~18_combout  & (!\PC_counter_1|Add1~17 )) # (!\PC_counter_1|Add0~18_combout  & ((\PC_counter_1|Add1~17 ) # (GND)))))
// \PC_counter_1|Add1~19  = CARRY((\GetIR_1|Mux22~1_combout  & (!\PC_counter_1|Add0~18_combout  & !\PC_counter_1|Add1~17 )) # (!\GetIR_1|Mux22~1_combout  & ((!\PC_counter_1|Add1~17 ) # (!\PC_counter_1|Add0~18_combout ))))

	.dataa(\GetIR_1|Mux22~1_combout ),
	.datab(\PC_counter_1|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~17 ),
	.combout(\PC_counter_1|Add1~18_combout ),
	.cout(\PC_counter_1|Add1~19 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~18 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N11
dffeas \PC_counter_1|PC_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[11]~9_combout ),
	.asdata(\PC_counter_1|Add1~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[11] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N22
cycloneive_lcell_comb \PC_counter_1|Add0~20 (
// Equation(s):
// \PC_counter_1|Add0~20_combout  = (\PC_counter_1|PC_out [12] & (\PC_counter_1|Add0~19  $ (GND))) # (!\PC_counter_1|PC_out [12] & (!\PC_counter_1|Add0~19  & VCC))
// \PC_counter_1|Add0~21  = CARRY((\PC_counter_1|PC_out [12] & !\PC_counter_1|Add0~19 ))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~19 ),
	.combout(\PC_counter_1|Add0~20_combout ),
	.cout(\PC_counter_1|Add0~21 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~20 .lut_mask = 16'hC30C;
defparam \PC_counter_1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N24
cycloneive_lcell_comb \PC_counter_1|PC_out[12]~10 (
// Equation(s):
// \PC_counter_1|PC_out[12]~10_combout  = (\PC_counter_1|always0~0_combout  & (\GetIR_1|Mux21~1_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~20_combout )))

	.dataa(\GetIR_1|Mux21~1_combout ),
	.datab(\PC_counter_1|Add0~20_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[12]~10 .lut_mask = 16'hAACC;
defparam \PC_counter_1|PC_out[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N22
cycloneive_lcell_comb \PC_counter_1|Add1~20 (
// Equation(s):
// \PC_counter_1|Add1~20_combout  = ((\PC_counter_1|Add0~20_combout  $ (\GetIR_1|Mux21~1_combout  $ (!\PC_counter_1|Add1~19 )))) # (GND)
// \PC_counter_1|Add1~21  = CARRY((\PC_counter_1|Add0~20_combout  & ((\GetIR_1|Mux21~1_combout ) # (!\PC_counter_1|Add1~19 ))) # (!\PC_counter_1|Add0~20_combout  & (\GetIR_1|Mux21~1_combout  & !\PC_counter_1|Add1~19 )))

	.dataa(\PC_counter_1|Add0~20_combout ),
	.datab(\GetIR_1|Mux21~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~19 ),
	.combout(\PC_counter_1|Add1~20_combout ),
	.cout(\PC_counter_1|Add1~21 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~20 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N25
dffeas \PC_counter_1|PC_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[12]~10_combout ),
	.asdata(\PC_counter_1|Add1~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[12] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N24
cycloneive_lcell_comb \PC_counter_1|Add0~22 (
// Equation(s):
// \PC_counter_1|Add0~22_combout  = (\PC_counter_1|PC_out [13] & (!\PC_counter_1|Add0~21 )) # (!\PC_counter_1|PC_out [13] & ((\PC_counter_1|Add0~21 ) # (GND)))
// \PC_counter_1|Add0~23  = CARRY((!\PC_counter_1|Add0~21 ) # (!\PC_counter_1|PC_out [13]))

	.dataa(\PC_counter_1|PC_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~21 ),
	.combout(\PC_counter_1|Add0~22_combout ),
	.cout(\PC_counter_1|Add0~23 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~22 .lut_mask = 16'h5A5F;
defparam \PC_counter_1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N14
cycloneive_lcell_comb \PC_counter_1|PC_out[13]~11 (
// Equation(s):
// \PC_counter_1|PC_out[13]~11_combout  = (\PC_counter_1|always0~0_combout  & (\GetIR_1|Mux20~2_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~22_combout )))

	.dataa(\GetIR_1|Mux20~2_combout ),
	.datab(\PC_counter_1|Add0~22_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[13]~11 .lut_mask = 16'hAACC;
defparam \PC_counter_1|PC_out[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N24
cycloneive_lcell_comb \PC_counter_1|Add1~22 (
// Equation(s):
// \PC_counter_1|Add1~22_combout  = (\PC_counter_1|Add0~22_combout  & ((\GetIR_1|Mux20~2_combout  & (\PC_counter_1|Add1~21  & VCC)) # (!\GetIR_1|Mux20~2_combout  & (!\PC_counter_1|Add1~21 )))) # (!\PC_counter_1|Add0~22_combout  & ((\GetIR_1|Mux20~2_combout  
// & (!\PC_counter_1|Add1~21 )) # (!\GetIR_1|Mux20~2_combout  & ((\PC_counter_1|Add1~21 ) # (GND)))))
// \PC_counter_1|Add1~23  = CARRY((\PC_counter_1|Add0~22_combout  & (!\GetIR_1|Mux20~2_combout  & !\PC_counter_1|Add1~21 )) # (!\PC_counter_1|Add0~22_combout  & ((!\PC_counter_1|Add1~21 ) # (!\GetIR_1|Mux20~2_combout ))))

	.dataa(\PC_counter_1|Add0~22_combout ),
	.datab(\GetIR_1|Mux20~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~21 ),
	.combout(\PC_counter_1|Add1~22_combout ),
	.cout(\PC_counter_1|Add1~23 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~22 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N15
dffeas \PC_counter_1|PC_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[13]~11_combout ),
	.asdata(\PC_counter_1|Add1~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[13] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N26
cycloneive_lcell_comb \PC_counter_1|Add0~24 (
// Equation(s):
// \PC_counter_1|Add0~24_combout  = (\PC_counter_1|PC_out [14] & (\PC_counter_1|Add0~23  $ (GND))) # (!\PC_counter_1|PC_out [14] & (!\PC_counter_1|Add0~23  & VCC))
// \PC_counter_1|Add0~25  = CARRY((\PC_counter_1|PC_out [14] & !\PC_counter_1|Add0~23 ))

	.dataa(\PC_counter_1|PC_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~23 ),
	.combout(\PC_counter_1|Add0~24_combout ),
	.cout(\PC_counter_1|Add0~25 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~24 .lut_mask = 16'hA50A;
defparam \PC_counter_1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N8
cycloneive_lcell_comb \PC_counter_1|PC_out[14]~12 (
// Equation(s):
// \PC_counter_1|PC_out[14]~12_combout  = (\PC_counter_1|always0~0_combout  & (\GetIR_1|Mux19~0_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~24_combout )))

	.dataa(\GetIR_1|Mux19~0_combout ),
	.datab(\PC_counter_1|Add0~24_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[14]~12 .lut_mask = 16'hAACC;
defparam \PC_counter_1|PC_out[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N26
cycloneive_lcell_comb \PC_counter_1|Add1~24 (
// Equation(s):
// \PC_counter_1|Add1~24_combout  = ((\PC_counter_1|Add0~24_combout  $ (\GetIR_1|Mux19~0_combout  $ (!\PC_counter_1|Add1~23 )))) # (GND)
// \PC_counter_1|Add1~25  = CARRY((\PC_counter_1|Add0~24_combout  & ((\GetIR_1|Mux19~0_combout ) # (!\PC_counter_1|Add1~23 ))) # (!\PC_counter_1|Add0~24_combout  & (\GetIR_1|Mux19~0_combout  & !\PC_counter_1|Add1~23 )))

	.dataa(\PC_counter_1|Add0~24_combout ),
	.datab(\GetIR_1|Mux19~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~23 ),
	.combout(\PC_counter_1|Add1~24_combout ),
	.cout(\PC_counter_1|Add1~25 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~24 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y26_N9
dffeas \PC_counter_1|PC_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[14]~12_combout ),
	.asdata(\PC_counter_1|Add1~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[14] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N28
cycloneive_lcell_comb \PC_counter_1|Add0~26 (
// Equation(s):
// \PC_counter_1|Add0~26_combout  = (\PC_counter_1|PC_out [15] & (!\PC_counter_1|Add0~25 )) # (!\PC_counter_1|PC_out [15] & ((\PC_counter_1|Add0~25 ) # (GND)))
// \PC_counter_1|Add0~27  = CARRY((!\PC_counter_1|Add0~25 ) # (!\PC_counter_1|PC_out [15]))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~25 ),
	.combout(\PC_counter_1|Add0~26_combout ),
	.cout(\PC_counter_1|Add0~27 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~26 .lut_mask = 16'h3C3F;
defparam \PC_counter_1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N20
cycloneive_lcell_comb \PC_counter_1|PC_out[15]~13 (
// Equation(s):
// \PC_counter_1|PC_out[15]~13_combout  = (\PC_counter_1|always0~0_combout  & (!\GetIR_1|Mux18~1_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~26_combout )))

	.dataa(\GetIR_1|Mux18~1_combout ),
	.datab(\PC_counter_1|Add0~26_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[15]~13 .lut_mask = 16'h55CC;
defparam \PC_counter_1|PC_out[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N28
cycloneive_lcell_comb \PC_counter_1|Add1~26 (
// Equation(s):
// \PC_counter_1|Add1~26_combout  = (\PC_counter_1|Add0~26_combout  & ((\GetIR_1|Mux18~1_combout  & (!\PC_counter_1|Add1~25 )) # (!\GetIR_1|Mux18~1_combout  & (\PC_counter_1|Add1~25  & VCC)))) # (!\PC_counter_1|Add0~26_combout  & ((\GetIR_1|Mux18~1_combout  
// & ((\PC_counter_1|Add1~25 ) # (GND))) # (!\GetIR_1|Mux18~1_combout  & (!\PC_counter_1|Add1~25 ))))
// \PC_counter_1|Add1~27  = CARRY((\PC_counter_1|Add0~26_combout  & (\GetIR_1|Mux18~1_combout  & !\PC_counter_1|Add1~25 )) # (!\PC_counter_1|Add0~26_combout  & ((\GetIR_1|Mux18~1_combout ) # (!\PC_counter_1|Add1~25 ))))

	.dataa(\PC_counter_1|Add0~26_combout ),
	.datab(\GetIR_1|Mux18~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~25 ),
	.combout(\PC_counter_1|Add1~26_combout ),
	.cout(\PC_counter_1|Add1~27 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~26 .lut_mask = 16'h694D;
defparam \PC_counter_1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y25_N21
dffeas \PC_counter_1|PC_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[15]~13_combout ),
	.asdata(\PC_counter_1|Add1~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[15] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N30
cycloneive_lcell_comb \PC_counter_1|Add0~28 (
// Equation(s):
// \PC_counter_1|Add0~28_combout  = (\PC_counter_1|PC_out [16] & (\PC_counter_1|Add0~27  $ (GND))) # (!\PC_counter_1|PC_out [16] & (!\PC_counter_1|Add0~27  & VCC))
// \PC_counter_1|Add0~29  = CARRY((\PC_counter_1|PC_out [16] & !\PC_counter_1|Add0~27 ))

	.dataa(\PC_counter_1|PC_out [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~27 ),
	.combout(\PC_counter_1|Add0~28_combout ),
	.cout(\PC_counter_1|Add0~29 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~28 .lut_mask = 16'hA50A;
defparam \PC_counter_1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N0
cycloneive_lcell_comb \PC_counter_1|PC_out[16]~14 (
// Equation(s):
// \PC_counter_1|PC_out[16]~14_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux17~1_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~28_combout ))

	.dataa(\PC_counter_1|always0~0_combout ),
	.datab(\PC_counter_1|Add0~28_combout ),
	.datac(gnd),
	.datad(\GetIR_1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[16]~14 .lut_mask = 16'hEE44;
defparam \PC_counter_1|PC_out[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N30
cycloneive_lcell_comb \PC_counter_1|Add1~28 (
// Equation(s):
// \PC_counter_1|Add1~28_combout  = ((\GetIR_1|Mux17~1_combout  $ (\PC_counter_1|Add0~28_combout  $ (!\PC_counter_1|Add1~27 )))) # (GND)
// \PC_counter_1|Add1~29  = CARRY((\GetIR_1|Mux17~1_combout  & ((\PC_counter_1|Add0~28_combout ) # (!\PC_counter_1|Add1~27 ))) # (!\GetIR_1|Mux17~1_combout  & (\PC_counter_1|Add0~28_combout  & !\PC_counter_1|Add1~27 )))

	.dataa(\GetIR_1|Mux17~1_combout ),
	.datab(\PC_counter_1|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~27 ),
	.combout(\PC_counter_1|Add1~28_combout ),
	.cout(\PC_counter_1|Add1~29 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~28 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y26_N1
dffeas \PC_counter_1|PC_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[16]~14_combout ),
	.asdata(\PC_counter_1|Add1~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[16] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N0
cycloneive_lcell_comb \PC_counter_1|Add0~30 (
// Equation(s):
// \PC_counter_1|Add0~30_combout  = (\PC_counter_1|PC_out [17] & (!\PC_counter_1|Add0~29 )) # (!\PC_counter_1|PC_out [17] & ((\PC_counter_1|Add0~29 ) # (GND)))
// \PC_counter_1|Add0~31  = CARRY((!\PC_counter_1|Add0~29 ) # (!\PC_counter_1|PC_out [17]))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~29 ),
	.combout(\PC_counter_1|Add0~30_combout ),
	.cout(\PC_counter_1|Add0~31 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~30 .lut_mask = 16'h3C3F;
defparam \PC_counter_1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N2
cycloneive_lcell_comb \PC_counter_1|PC_out[17]~15 (
// Equation(s):
// \PC_counter_1|PC_out[17]~15_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux16~0_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~30_combout ))

	.dataa(\PC_counter_1|always0~0_combout ),
	.datab(\PC_counter_1|Add0~30_combout ),
	.datac(gnd),
	.datad(\GetIR_1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[17]~15 .lut_mask = 16'hEE44;
defparam \PC_counter_1|PC_out[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N0
cycloneive_lcell_comb \PC_counter_1|Add1~30 (
// Equation(s):
// \PC_counter_1|Add1~30_combout  = (\PC_counter_1|Add0~30_combout  & ((\GetIR_1|Mux16~0_combout  & (\PC_counter_1|Add1~29  & VCC)) # (!\GetIR_1|Mux16~0_combout  & (!\PC_counter_1|Add1~29 )))) # (!\PC_counter_1|Add0~30_combout  & ((\GetIR_1|Mux16~0_combout  
// & (!\PC_counter_1|Add1~29 )) # (!\GetIR_1|Mux16~0_combout  & ((\PC_counter_1|Add1~29 ) # (GND)))))
// \PC_counter_1|Add1~31  = CARRY((\PC_counter_1|Add0~30_combout  & (!\GetIR_1|Mux16~0_combout  & !\PC_counter_1|Add1~29 )) # (!\PC_counter_1|Add0~30_combout  & ((!\PC_counter_1|Add1~29 ) # (!\GetIR_1|Mux16~0_combout ))))

	.dataa(\PC_counter_1|Add0~30_combout ),
	.datab(\GetIR_1|Mux16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~29 ),
	.combout(\PC_counter_1|Add1~30_combout ),
	.cout(\PC_counter_1|Add1~31 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~30 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y25_N3
dffeas \PC_counter_1|PC_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[17]~15_combout ),
	.asdata(\PC_counter_1|Add1~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[17] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N2
cycloneive_lcell_comb \PC_counter_1|Add0~32 (
// Equation(s):
// \PC_counter_1|Add0~32_combout  = (\PC_counter_1|PC_out [18] & (\PC_counter_1|Add0~31  $ (GND))) # (!\PC_counter_1|PC_out [18] & (!\PC_counter_1|Add0~31  & VCC))
// \PC_counter_1|Add0~33  = CARRY((\PC_counter_1|PC_out [18] & !\PC_counter_1|Add0~31 ))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~31 ),
	.combout(\PC_counter_1|Add0~32_combout ),
	.cout(\PC_counter_1|Add0~33 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~32 .lut_mask = 16'hC30C;
defparam \PC_counter_1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N0
cycloneive_lcell_comb \PC_counter_1|PC_out[18]~16 (
// Equation(s):
// \PC_counter_1|PC_out[18]~16_combout  = (\PC_counter_1|always0~0_combout  & (\GetIR_1|Mux15~1_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~32_combout )))

	.dataa(\GetIR_1|Mux15~1_combout ),
	.datab(\PC_counter_1|Add0~32_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[18]~16 .lut_mask = 16'hAACC;
defparam \PC_counter_1|PC_out[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N2
cycloneive_lcell_comb \PC_counter_1|Add1~32 (
// Equation(s):
// \PC_counter_1|Add1~32_combout  = ((\PC_counter_1|Add0~32_combout  $ (\Ext_1|result [16] $ (!\PC_counter_1|Add1~31 )))) # (GND)
// \PC_counter_1|Add1~33  = CARRY((\PC_counter_1|Add0~32_combout  & ((\Ext_1|result [16]) # (!\PC_counter_1|Add1~31 ))) # (!\PC_counter_1|Add0~32_combout  & (\Ext_1|result [16] & !\PC_counter_1|Add1~31 )))

	.dataa(\PC_counter_1|Add0~32_combout ),
	.datab(\Ext_1|result [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~31 ),
	.combout(\PC_counter_1|Add1~32_combout ),
	.cout(\PC_counter_1|Add1~33 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~32 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y25_N1
dffeas \PC_counter_1|PC_out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[18]~16_combout ),
	.asdata(\PC_counter_1|Add1~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[18] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N30
cycloneive_lcell_comb \PC_counter_1|PC_out[19]~17 (
// Equation(s):
// \PC_counter_1|PC_out[19]~17_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux14~1_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~34_combout ))

	.dataa(\PC_counter_1|Add0~34_combout ),
	.datab(\GetIR_1|Mux14~1_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[19]~17 .lut_mask = 16'hCCAA;
defparam \PC_counter_1|PC_out[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N4
cycloneive_lcell_comb \PC_counter_1|Add1~34 (
// Equation(s):
// \PC_counter_1|Add1~34_combout  = (\PC_counter_1|Add0~34_combout  & ((\Ext_1|result [16] & (\PC_counter_1|Add1~33  & VCC)) # (!\Ext_1|result [16] & (!\PC_counter_1|Add1~33 )))) # (!\PC_counter_1|Add0~34_combout  & ((\Ext_1|result [16] & 
// (!\PC_counter_1|Add1~33 )) # (!\Ext_1|result [16] & ((\PC_counter_1|Add1~33 ) # (GND)))))
// \PC_counter_1|Add1~35  = CARRY((\PC_counter_1|Add0~34_combout  & (!\Ext_1|result [16] & !\PC_counter_1|Add1~33 )) # (!\PC_counter_1|Add0~34_combout  & ((!\PC_counter_1|Add1~33 ) # (!\Ext_1|result [16]))))

	.dataa(\PC_counter_1|Add0~34_combout ),
	.datab(\Ext_1|result [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~33 ),
	.combout(\PC_counter_1|Add1~34_combout ),
	.cout(\PC_counter_1|Add1~35 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~34 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y25_N31
dffeas \PC_counter_1|PC_out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[19]~17_combout ),
	.asdata(\PC_counter_1|Add1~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[19] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N6
cycloneive_lcell_comb \PC_counter_1|Add0~36 (
// Equation(s):
// \PC_counter_1|Add0~36_combout  = (\PC_counter_1|PC_out [20] & (\PC_counter_1|Add0~35  $ (GND))) # (!\PC_counter_1|PC_out [20] & (!\PC_counter_1|Add0~35  & VCC))
// \PC_counter_1|Add0~37  = CARRY((\PC_counter_1|PC_out [20] & !\PC_counter_1|Add0~35 ))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~35 ),
	.combout(\PC_counter_1|Add0~36_combout ),
	.cout(\PC_counter_1|Add0~37 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~36 .lut_mask = 16'hC30C;
defparam \PC_counter_1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N16
cycloneive_lcell_comb \GetIR_1|Mux13~1 (
// Equation(s):
// \GetIR_1|Mux13~1_combout  = (!\PC_counter_1|PC_out [6] & \GetIR_1|Mux13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\GetIR_1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\GetIR_1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux13~1 .lut_mask = 16'h0F00;
defparam \GetIR_1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N24
cycloneive_lcell_comb \PC_counter_1|PC_out[20]~18 (
// Equation(s):
// \PC_counter_1|PC_out[20]~18_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux13~1_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~36_combout ))

	.dataa(\PC_counter_1|always0~0_combout ),
	.datab(\PC_counter_1|Add0~36_combout ),
	.datac(gnd),
	.datad(\GetIR_1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[20]~18 .lut_mask = 16'hEE44;
defparam \PC_counter_1|PC_out[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N6
cycloneive_lcell_comb \PC_counter_1|Add1~36 (
// Equation(s):
// \PC_counter_1|Add1~36_combout  = ((\Ext_1|result [16] $ (\PC_counter_1|Add0~36_combout  $ (!\PC_counter_1|Add1~35 )))) # (GND)
// \PC_counter_1|Add1~37  = CARRY((\Ext_1|result [16] & ((\PC_counter_1|Add0~36_combout ) # (!\PC_counter_1|Add1~35 ))) # (!\Ext_1|result [16] & (\PC_counter_1|Add0~36_combout  & !\PC_counter_1|Add1~35 )))

	.dataa(\Ext_1|result [16]),
	.datab(\PC_counter_1|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~35 ),
	.combout(\PC_counter_1|Add1~36_combout ),
	.cout(\PC_counter_1|Add1~37 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~36 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y25_N25
dffeas \PC_counter_1|PC_out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[20]~18_combout ),
	.asdata(\PC_counter_1|Add1~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[20] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N8
cycloneive_lcell_comb \PC_counter_1|Add0~38 (
// Equation(s):
// \PC_counter_1|Add0~38_combout  = (\PC_counter_1|PC_out [21] & (!\PC_counter_1|Add0~37 )) # (!\PC_counter_1|PC_out [21] & ((\PC_counter_1|Add0~37 ) # (GND)))
// \PC_counter_1|Add0~39  = CARRY((!\PC_counter_1|Add0~37 ) # (!\PC_counter_1|PC_out [21]))

	.dataa(\PC_counter_1|PC_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~37 ),
	.combout(\PC_counter_1|Add0~38_combout ),
	.cout(\PC_counter_1|Add0~39 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~38 .lut_mask = 16'h5A5F;
defparam \PC_counter_1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N30
cycloneive_lcell_comb \PC_counter_1|PC_out[21]~19 (
// Equation(s):
// \PC_counter_1|PC_out[21]~19_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux12~0_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~38_combout ))

	.dataa(\PC_counter_1|always0~0_combout ),
	.datab(\PC_counter_1|Add0~38_combout ),
	.datac(gnd),
	.datad(\GetIR_1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[21]~19 .lut_mask = 16'hEE44;
defparam \PC_counter_1|PC_out[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N8
cycloneive_lcell_comb \PC_counter_1|Add1~38 (
// Equation(s):
// \PC_counter_1|Add1~38_combout  = (\PC_counter_1|Add0~38_combout  & ((\Ext_1|result [16] & (\PC_counter_1|Add1~37  & VCC)) # (!\Ext_1|result [16] & (!\PC_counter_1|Add1~37 )))) # (!\PC_counter_1|Add0~38_combout  & ((\Ext_1|result [16] & 
// (!\PC_counter_1|Add1~37 )) # (!\Ext_1|result [16] & ((\PC_counter_1|Add1~37 ) # (GND)))))
// \PC_counter_1|Add1~39  = CARRY((\PC_counter_1|Add0~38_combout  & (!\Ext_1|result [16] & !\PC_counter_1|Add1~37 )) # (!\PC_counter_1|Add0~38_combout  & ((!\PC_counter_1|Add1~37 ) # (!\Ext_1|result [16]))))

	.dataa(\PC_counter_1|Add0~38_combout ),
	.datab(\Ext_1|result [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~37 ),
	.combout(\PC_counter_1|Add1~38_combout ),
	.cout(\PC_counter_1|Add1~39 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~38 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y25_N31
dffeas \PC_counter_1|PC_out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[21]~19_combout ),
	.asdata(\PC_counter_1|Add1~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[21] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N16
cycloneive_lcell_comb \PC_counter_1|PC_out[22]~20 (
// Equation(s):
// \PC_counter_1|PC_out[22]~20_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux11~0_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~40_combout ))

	.dataa(\PC_counter_1|Add0~40_combout ),
	.datab(\GetIR_1|Mux11~0_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[22]~20 .lut_mask = 16'hCCAA;
defparam \PC_counter_1|PC_out[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N10
cycloneive_lcell_comb \PC_counter_1|Add1~40 (
// Equation(s):
// \PC_counter_1|Add1~40_combout  = ((\PC_counter_1|Add0~40_combout  $ (\Ext_1|result [16] $ (!\PC_counter_1|Add1~39 )))) # (GND)
// \PC_counter_1|Add1~41  = CARRY((\PC_counter_1|Add0~40_combout  & ((\Ext_1|result [16]) # (!\PC_counter_1|Add1~39 ))) # (!\PC_counter_1|Add0~40_combout  & (\Ext_1|result [16] & !\PC_counter_1|Add1~39 )))

	.dataa(\PC_counter_1|Add0~40_combout ),
	.datab(\Ext_1|result [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~39 ),
	.combout(\PC_counter_1|Add1~40_combout ),
	.cout(\PC_counter_1|Add1~41 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~40 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y25_N17
dffeas \PC_counter_1|PC_out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[22]~20_combout ),
	.asdata(\PC_counter_1|Add1~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[22] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N26
cycloneive_lcell_comb \PC_counter_1|PC_out[23]~21 (
// Equation(s):
// \PC_counter_1|PC_out[23]~21_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux10~2_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~42_combout ))

	.dataa(\PC_counter_1|Add0~42_combout ),
	.datab(\GetIR_1|Mux10~2_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[23]~21 .lut_mask = 16'hCCAA;
defparam \PC_counter_1|PC_out[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N12
cycloneive_lcell_comb \PC_counter_1|Add0~42 (
// Equation(s):
// \PC_counter_1|Add0~42_combout  = (\PC_counter_1|PC_out [23] & (!\PC_counter_1|Add0~41 )) # (!\PC_counter_1|PC_out [23] & ((\PC_counter_1|Add0~41 ) # (GND)))
// \PC_counter_1|Add0~43  = CARRY((!\PC_counter_1|Add0~41 ) # (!\PC_counter_1|PC_out [23]))

	.dataa(\PC_counter_1|PC_out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~41 ),
	.combout(\PC_counter_1|Add0~42_combout ),
	.cout(\PC_counter_1|Add0~43 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~42 .lut_mask = 16'h5A5F;
defparam \PC_counter_1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N12
cycloneive_lcell_comb \PC_counter_1|Add1~42 (
// Equation(s):
// \PC_counter_1|Add1~42_combout  = (\Ext_1|result [16] & ((\PC_counter_1|Add0~42_combout  & (\PC_counter_1|Add1~41  & VCC)) # (!\PC_counter_1|Add0~42_combout  & (!\PC_counter_1|Add1~41 )))) # (!\Ext_1|result [16] & ((\PC_counter_1|Add0~42_combout  & 
// (!\PC_counter_1|Add1~41 )) # (!\PC_counter_1|Add0~42_combout  & ((\PC_counter_1|Add1~41 ) # (GND)))))
// \PC_counter_1|Add1~43  = CARRY((\Ext_1|result [16] & (!\PC_counter_1|Add0~42_combout  & !\PC_counter_1|Add1~41 )) # (!\Ext_1|result [16] & ((!\PC_counter_1|Add1~41 ) # (!\PC_counter_1|Add0~42_combout ))))

	.dataa(\Ext_1|result [16]),
	.datab(\PC_counter_1|Add0~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~41 ),
	.combout(\PC_counter_1|Add1~42_combout ),
	.cout(\PC_counter_1|Add1~43 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~42 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y25_N27
dffeas \PC_counter_1|PC_out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[23]~21_combout ),
	.asdata(\PC_counter_1|Add1~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[23] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N14
cycloneive_lcell_comb \PC_counter_1|Add0~44 (
// Equation(s):
// \PC_counter_1|Add0~44_combout  = (\PC_counter_1|PC_out [24] & (\PC_counter_1|Add0~43  $ (GND))) # (!\PC_counter_1|PC_out [24] & (!\PC_counter_1|Add0~43  & VCC))
// \PC_counter_1|Add0~45  = CARRY((\PC_counter_1|PC_out [24] & !\PC_counter_1|Add0~43 ))

	.dataa(\PC_counter_1|PC_out [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~43 ),
	.combout(\PC_counter_1|Add0~44_combout ),
	.cout(\PC_counter_1|Add0~45 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~44 .lut_mask = 16'hA50A;
defparam \PC_counter_1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N14
cycloneive_lcell_comb \PC_counter_1|PC_out[24]~22 (
// Equation(s):
// \PC_counter_1|PC_out[24]~22_combout  = (\PC_counter_1|always0~0_combout  & (\GetIR_1|Mux9~1_combout )) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~44_combout )))

	.dataa(\PC_counter_1|always0~0_combout ),
	.datab(\GetIR_1|Mux9~1_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|Add0~44_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[24]~22 .lut_mask = 16'hDD88;
defparam \PC_counter_1|PC_out[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N14
cycloneive_lcell_comb \PC_counter_1|Add1~44 (
// Equation(s):
// \PC_counter_1|Add1~44_combout  = ((\Ext_1|result [16] $ (\PC_counter_1|Add0~44_combout  $ (!\PC_counter_1|Add1~43 )))) # (GND)
// \PC_counter_1|Add1~45  = CARRY((\Ext_1|result [16] & ((\PC_counter_1|Add0~44_combout ) # (!\PC_counter_1|Add1~43 ))) # (!\Ext_1|result [16] & (\PC_counter_1|Add0~44_combout  & !\PC_counter_1|Add1~43 )))

	.dataa(\Ext_1|result [16]),
	.datab(\PC_counter_1|Add0~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~43 ),
	.combout(\PC_counter_1|Add1~44_combout ),
	.cout(\PC_counter_1|Add1~45 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~44 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y25_N15
dffeas \PC_counter_1|PC_out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[24]~22_combout ),
	.asdata(\PC_counter_1|Add1~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[24] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N12
cycloneive_lcell_comb \PC_counter_1|PC_out[25]~23 (
// Equation(s):
// \PC_counter_1|PC_out[25]~23_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux8~1_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~46_combout ))

	.dataa(\PC_counter_1|Add0~46_combout ),
	.datab(\GetIR_1|Mux8~1_combout ),
	.datac(gnd),
	.datad(\PC_counter_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[25]~23 .lut_mask = 16'hCCAA;
defparam \PC_counter_1|PC_out[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N16
cycloneive_lcell_comb \PC_counter_1|Add1~46 (
// Equation(s):
// \PC_counter_1|Add1~46_combout  = (\PC_counter_1|Add0~46_combout  & ((\Ext_1|result [16] & (\PC_counter_1|Add1~45  & VCC)) # (!\Ext_1|result [16] & (!\PC_counter_1|Add1~45 )))) # (!\PC_counter_1|Add0~46_combout  & ((\Ext_1|result [16] & 
// (!\PC_counter_1|Add1~45 )) # (!\Ext_1|result [16] & ((\PC_counter_1|Add1~45 ) # (GND)))))
// \PC_counter_1|Add1~47  = CARRY((\PC_counter_1|Add0~46_combout  & (!\Ext_1|result [16] & !\PC_counter_1|Add1~45 )) # (!\PC_counter_1|Add0~46_combout  & ((!\PC_counter_1|Add1~45 ) # (!\Ext_1|result [16]))))

	.dataa(\PC_counter_1|Add0~46_combout ),
	.datab(\Ext_1|result [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~45 ),
	.combout(\PC_counter_1|Add1~46_combout ),
	.cout(\PC_counter_1|Add1~47 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~46 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y25_N13
dffeas \PC_counter_1|PC_out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[25]~23_combout ),
	.asdata(\PC_counter_1|Add1~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[25] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N18
cycloneive_lcell_comb \PC_counter_1|Add0~48 (
// Equation(s):
// \PC_counter_1|Add0~48_combout  = (\PC_counter_1|PC_out [26] & (\PC_counter_1|Add0~47  $ (GND))) # (!\PC_counter_1|PC_out [26] & (!\PC_counter_1|Add0~47  & VCC))
// \PC_counter_1|Add0~49  = CARRY((\PC_counter_1|PC_out [26] & !\PC_counter_1|Add0~47 ))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~47 ),
	.combout(\PC_counter_1|Add0~48_combout ),
	.cout(\PC_counter_1|Add0~49 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~48 .lut_mask = 16'hC30C;
defparam \PC_counter_1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N24
cycloneive_lcell_comb \PC_counter_1|PC_out[26]~24 (
// Equation(s):
// \PC_counter_1|PC_out[26]~24_combout  = (\PC_counter_1|always0~0_combout  & ((\GetIR_1|Mux7~0_combout ))) # (!\PC_counter_1|always0~0_combout  & (\PC_counter_1|Add0~48_combout ))

	.dataa(\PC_counter_1|always0~0_combout ),
	.datab(\PC_counter_1|Add0~48_combout ),
	.datac(gnd),
	.datad(\GetIR_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out[26]~24 .lut_mask = 16'hEE44;
defparam \PC_counter_1|PC_out[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N18
cycloneive_lcell_comb \PC_counter_1|Add1~48 (
// Equation(s):
// \PC_counter_1|Add1~48_combout  = ((\PC_counter_1|Add0~48_combout  $ (\Ext_1|result [16] $ (!\PC_counter_1|Add1~47 )))) # (GND)
// \PC_counter_1|Add1~49  = CARRY((\PC_counter_1|Add0~48_combout  & ((\Ext_1|result [16]) # (!\PC_counter_1|Add1~47 ))) # (!\PC_counter_1|Add0~48_combout  & (\Ext_1|result [16] & !\PC_counter_1|Add1~47 )))

	.dataa(\PC_counter_1|Add0~48_combout ),
	.datab(\Ext_1|result [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~47 ),
	.combout(\PC_counter_1|Add1~48_combout ),
	.cout(\PC_counter_1|Add1~49 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~48 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y25_N25
dffeas \PC_counter_1|PC_out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out[26]~24_combout ),
	.asdata(\PC_counter_1|Add1~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_7_1|Mux0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[26] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N20
cycloneive_lcell_comb \PC_counter_1|Add0~50 (
// Equation(s):
// \PC_counter_1|Add0~50_combout  = (\PC_counter_1|PC_out [27] & (!\PC_counter_1|Add0~49 )) # (!\PC_counter_1|PC_out [27] & ((\PC_counter_1|Add0~49 ) # (GND)))
// \PC_counter_1|Add0~51  = CARRY((!\PC_counter_1|Add0~49 ) # (!\PC_counter_1|PC_out [27]))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~49 ),
	.combout(\PC_counter_1|Add0~50_combout ),
	.cout(\PC_counter_1|Add0~51 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~50 .lut_mask = 16'h3C3F;
defparam \PC_counter_1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N20
cycloneive_lcell_comb \PC_counter_1|Add1~50 (
// Equation(s):
// \PC_counter_1|Add1~50_combout  = (\Ext_1|result [16] & ((\PC_counter_1|Add0~50_combout  & (\PC_counter_1|Add1~49  & VCC)) # (!\PC_counter_1|Add0~50_combout  & (!\PC_counter_1|Add1~49 )))) # (!\Ext_1|result [16] & ((\PC_counter_1|Add0~50_combout  & 
// (!\PC_counter_1|Add1~49 )) # (!\PC_counter_1|Add0~50_combout  & ((\PC_counter_1|Add1~49 ) # (GND)))))
// \PC_counter_1|Add1~51  = CARRY((\Ext_1|result [16] & (!\PC_counter_1|Add0~50_combout  & !\PC_counter_1|Add1~49 )) # (!\Ext_1|result [16] & ((!\PC_counter_1|Add1~49 ) # (!\PC_counter_1|Add0~50_combout ))))

	.dataa(\Ext_1|result [16]),
	.datab(\PC_counter_1|Add0~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~49 ),
	.combout(\PC_counter_1|Add1~50_combout ),
	.cout(\PC_counter_1|Add1~51 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~50 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N30
cycloneive_lcell_comb \PC_counter_1|PC_out~25 (
// Equation(s):
// \PC_counter_1|PC_out~25_combout  = (\PC_counter_1|always0~0_combout  & (\sel_7_1|Mux0~0_combout  & ((\PC_counter_1|Add1~50_combout )))) # (!\PC_counter_1|always0~0_combout  & ((\PC_counter_1|Add0~50_combout ) # ((\sel_7_1|Mux0~0_combout  & 
// \PC_counter_1|Add1~50_combout ))))

	.dataa(\PC_counter_1|always0~0_combout ),
	.datab(\sel_7_1|Mux0~0_combout ),
	.datac(\PC_counter_1|Add0~50_combout ),
	.datad(\PC_counter_1|Add1~50_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|PC_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|PC_out~25 .lut_mask = 16'hDC50;
defparam \PC_counter_1|PC_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N31
dffeas \PC_counter_1|PC_out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|PC_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[27] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N22
cycloneive_lcell_comb \PC_counter_1|Add0~52 (
// Equation(s):
// \PC_counter_1|Add0~52_combout  = (\PC_counter_1|PC_out [28] & (\PC_counter_1|Add0~51  $ (GND))) # (!\PC_counter_1|PC_out [28] & (!\PC_counter_1|Add0~51  & VCC))
// \PC_counter_1|Add0~53  = CARRY((\PC_counter_1|PC_out [28] & !\PC_counter_1|Add0~51 ))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~51 ),
	.combout(\PC_counter_1|Add0~52_combout ),
	.cout(\PC_counter_1|Add0~53 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~52 .lut_mask = 16'hC30C;
defparam \PC_counter_1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N22
cycloneive_lcell_comb \PC_counter_1|Add1~52 (
// Equation(s):
// \PC_counter_1|Add1~52_combout  = ((\Ext_1|result [16] $ (\PC_counter_1|Add0~52_combout  $ (!\PC_counter_1|Add1~51 )))) # (GND)
// \PC_counter_1|Add1~53  = CARRY((\Ext_1|result [16] & ((\PC_counter_1|Add0~52_combout ) # (!\PC_counter_1|Add1~51 ))) # (!\Ext_1|result [16] & (\PC_counter_1|Add0~52_combout  & !\PC_counter_1|Add1~51 )))

	.dataa(\Ext_1|result [16]),
	.datab(\PC_counter_1|Add0~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~51 ),
	.combout(\PC_counter_1|Add1~52_combout ),
	.cout(\PC_counter_1|Add1~53 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~52 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N4
cycloneive_lcell_comb \PC_counter_1|Add1~54 (
// Equation(s):
// \PC_counter_1|Add1~54_combout  = (\ALU_1|Less~11_combout  & (((\PC_counter_1|Add0~52_combout )))) # (!\ALU_1|Less~11_combout  & ((\Cpu_1|Equal18~1_combout  & (\PC_counter_1|Add1~52_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\PC_counter_1|Add0~52_combout 
// )))))

	.dataa(\ALU_1|Less~11_combout ),
	.datab(\PC_counter_1|Add1~52_combout ),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\PC_counter_1|Add0~52_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|Add1~54 .lut_mask = 16'hEF40;
defparam \PC_counter_1|Add1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N5
dffeas \PC_counter_1|PC_out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|Add1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[28] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N24
cycloneive_lcell_comb \PC_counter_1|Add0~54 (
// Equation(s):
// \PC_counter_1|Add0~54_combout  = (\PC_counter_1|PC_out [29] & (!\PC_counter_1|Add0~53 )) # (!\PC_counter_1|PC_out [29] & ((\PC_counter_1|Add0~53 ) # (GND)))
// \PC_counter_1|Add0~55  = CARRY((!\PC_counter_1|Add0~53 ) # (!\PC_counter_1|PC_out [29]))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~53 ),
	.combout(\PC_counter_1|Add0~54_combout ),
	.cout(\PC_counter_1|Add0~55 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~54 .lut_mask = 16'h3C3F;
defparam \PC_counter_1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N24
cycloneive_lcell_comb \PC_counter_1|Add1~55 (
// Equation(s):
// \PC_counter_1|Add1~55_combout  = (\Ext_1|result [16] & ((\PC_counter_1|Add0~54_combout  & (\PC_counter_1|Add1~53  & VCC)) # (!\PC_counter_1|Add0~54_combout  & (!\PC_counter_1|Add1~53 )))) # (!\Ext_1|result [16] & ((\PC_counter_1|Add0~54_combout  & 
// (!\PC_counter_1|Add1~53 )) # (!\PC_counter_1|Add0~54_combout  & ((\PC_counter_1|Add1~53 ) # (GND)))))
// \PC_counter_1|Add1~56  = CARRY((\Ext_1|result [16] & (!\PC_counter_1|Add0~54_combout  & !\PC_counter_1|Add1~53 )) # (!\Ext_1|result [16] & ((!\PC_counter_1|Add1~53 ) # (!\PC_counter_1|Add0~54_combout ))))

	.dataa(\Ext_1|result [16]),
	.datab(\PC_counter_1|Add0~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~53 ),
	.combout(\PC_counter_1|Add1~55_combout ),
	.cout(\PC_counter_1|Add1~56 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~55 .lut_mask = 16'h9617;
defparam \PC_counter_1|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N22
cycloneive_lcell_comb \PC_counter_1|Add1~57 (
// Equation(s):
// \PC_counter_1|Add1~57_combout  = (\ALU_1|Less~11_combout  & (((\PC_counter_1|Add0~54_combout )))) # (!\ALU_1|Less~11_combout  & ((\Cpu_1|Equal18~1_combout  & (\PC_counter_1|Add1~55_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\PC_counter_1|Add0~54_combout 
// )))))

	.dataa(\ALU_1|Less~11_combout ),
	.datab(\PC_counter_1|Add1~55_combout ),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\PC_counter_1|Add0~54_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|Add1~57 .lut_mask = 16'hEF40;
defparam \PC_counter_1|Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N23
dffeas \PC_counter_1|PC_out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|Add1~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[29] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N26
cycloneive_lcell_comb \PC_counter_1|Add0~56 (
// Equation(s):
// \PC_counter_1|Add0~56_combout  = (\PC_counter_1|PC_out [30] & (\PC_counter_1|Add0~55  $ (GND))) # (!\PC_counter_1|PC_out [30] & (!\PC_counter_1|Add0~55  & VCC))
// \PC_counter_1|Add0~57  = CARRY((\PC_counter_1|PC_out [30] & !\PC_counter_1|Add0~55 ))

	.dataa(gnd),
	.datab(\PC_counter_1|PC_out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add0~55 ),
	.combout(\PC_counter_1|Add0~56_combout ),
	.cout(\PC_counter_1|Add0~57 ));
// synopsys translate_off
defparam \PC_counter_1|Add0~56 .lut_mask = 16'hC30C;
defparam \PC_counter_1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N26
cycloneive_lcell_comb \PC_counter_1|Add1~58 (
// Equation(s):
// \PC_counter_1|Add1~58_combout  = ((\Ext_1|result [16] $ (\PC_counter_1|Add0~56_combout  $ (!\PC_counter_1|Add1~56 )))) # (GND)
// \PC_counter_1|Add1~59  = CARRY((\Ext_1|result [16] & ((\PC_counter_1|Add0~56_combout ) # (!\PC_counter_1|Add1~56 ))) # (!\Ext_1|result [16] & (\PC_counter_1|Add0~56_combout  & !\PC_counter_1|Add1~56 )))

	.dataa(\Ext_1|result [16]),
	.datab(\PC_counter_1|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_counter_1|Add1~56 ),
	.combout(\PC_counter_1|Add1~58_combout ),
	.cout(\PC_counter_1|Add1~59 ));
// synopsys translate_off
defparam \PC_counter_1|Add1~58 .lut_mask = 16'h698E;
defparam \PC_counter_1|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N20
cycloneive_lcell_comb \PC_counter_1|Add1~60 (
// Equation(s):
// \PC_counter_1|Add1~60_combout  = (\Cpu_1|Equal18~1_combout  & ((\ALU_1|Less~11_combout  & (\PC_counter_1|Add0~56_combout )) # (!\ALU_1|Less~11_combout  & ((\PC_counter_1|Add1~58_combout ))))) # (!\Cpu_1|Equal18~1_combout  & (\PC_counter_1|Add0~56_combout 
// ))

	.dataa(\Cpu_1|Equal18~1_combout ),
	.datab(\PC_counter_1|Add0~56_combout ),
	.datac(\PC_counter_1|Add1~58_combout ),
	.datad(\ALU_1|Less~11_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|Add1~60 .lut_mask = 16'hCCE4;
defparam \PC_counter_1|Add1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N21
dffeas \PC_counter_1|PC_out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|Add1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[30] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N28
cycloneive_lcell_comb \PC_counter_1|Add0~58 (
// Equation(s):
// \PC_counter_1|Add0~58_combout  = \PC_counter_1|PC_out [31] $ (\PC_counter_1|Add0~57 )

	.dataa(\PC_counter_1|PC_out [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC_counter_1|Add0~57 ),
	.combout(\PC_counter_1|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|Add0~58 .lut_mask = 16'h5A5A;
defparam \PC_counter_1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N28
cycloneive_lcell_comb \PC_counter_1|Add1~61 (
// Equation(s):
// \PC_counter_1|Add1~61_combout  = \Ext_1|result [16] $ (\PC_counter_1|Add1~59  $ (\PC_counter_1|Add0~58_combout ))

	.dataa(\Ext_1|result [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_counter_1|Add0~58_combout ),
	.cin(\PC_counter_1|Add1~59 ),
	.combout(\PC_counter_1|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|Add1~61 .lut_mask = 16'hA55A;
defparam \PC_counter_1|Add1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N26
cycloneive_lcell_comb \PC_counter_1|Add1~63 (
// Equation(s):
// \PC_counter_1|Add1~63_combout  = (\ALU_1|Less~11_combout  & (((\PC_counter_1|Add0~58_combout )))) # (!\ALU_1|Less~11_combout  & ((\Cpu_1|Equal18~1_combout  & (\PC_counter_1|Add1~61_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\PC_counter_1|Add0~58_combout 
// )))))

	.dataa(\ALU_1|Less~11_combout ),
	.datab(\PC_counter_1|Add1~61_combout ),
	.datac(\Cpu_1|Equal18~1_combout ),
	.datad(\PC_counter_1|Add0~58_combout ),
	.cin(gnd),
	.combout(\PC_counter_1|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \PC_counter_1|Add1~63 .lut_mask = 16'hEF40;
defparam \PC_counter_1|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N27
dffeas \PC_counter_1|PC_out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC_counter_1|Add1~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_counter_1|PC_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_counter_1|PC_out[31] .is_wysiwyg = "true";
defparam \PC_counter_1|PC_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N2
cycloneive_lcell_comb \GetIR_1|Mux22~1 (
// Equation(s):
// \GetIR_1|Mux22~1_combout  = (!\PC_counter_1|PC_out [6] & \GetIR_1|Mux22~0_combout )

	.dataa(\PC_counter_1|PC_out [6]),
	.datab(gnd),
	.datac(\GetIR_1|Mux22~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\GetIR_1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \GetIR_1|Mux22~1 .lut_mask = 16'h5050;
defparam \GetIR_1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneive_lcell_comb \sel_32_03_1|Mux26~0 (
// Equation(s):
// \sel_32_03_1|Mux26~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (!\GetIR_1|Mux26~0_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux58~20_combout )))))

	.dataa(\Cpu_1|Equal16~2_combout ),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\GetIR_1|Mux26~0_combout ),
	.datad(\reg_32|Mux58~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux26~0 .lut_mask = 16'h1504;
defparam \sel_32_03_1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
cycloneive_lcell_comb \sel_32_03_1|Mux20~0 (
// Equation(s):
// \sel_32_03_1|Mux20~0_combout  = (!\Cpu_1|Equal16~2_combout  & ((\Cpu_1|ALUsrcB[0]~1_combout  & (\GetIR_1|Mux20~2_combout )) # (!\Cpu_1|ALUsrcB[0]~1_combout  & ((\reg_32|Mux52~20_combout )))))

	.dataa(\GetIR_1|Mux20~2_combout ),
	.datab(\Cpu_1|Equal16~2_combout ),
	.datac(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datad(\reg_32|Mux52~20_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux20~0 .lut_mask = 16'h2320;
defparam \sel_32_03_1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneive_lcell_comb \reg_32|register[7][25]~feeder (
// Equation(s):
// \reg_32|register[7][25]~feeder_combout  = \sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[25]~113_combout ),
	.cin(gnd),
	.combout(\reg_32|register[7][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[7][25]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[7][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N17
dffeas \reg_32|register[7][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[7][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[7][25] .is_wysiwyg = "true";
defparam \reg_32|register[7][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N6
cycloneive_lcell_comb \reg_32|Mux38~0 (
// Equation(s):
// \reg_32|Mux38~0_combout  = (\sel_5_2|result[1]~0_combout  & (((\sel_5_2|result[0]~1_combout )))) # (!\sel_5_2|result[1]~0_combout  & ((\sel_5_2|result[0]~1_combout  & (\reg_32|register[5][25]~q )) # (!\sel_5_2|result[0]~1_combout  & 
// ((\reg_32|register[4][25]~q )))))

	.dataa(\sel_5_2|result[1]~0_combout ),
	.datab(\reg_32|register[5][25]~q ),
	.datac(\reg_32|register[4][25]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~0 .lut_mask = 16'hEE50;
defparam \reg_32|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N26
cycloneive_lcell_comb \reg_32|Mux38~1 (
// Equation(s):
// \reg_32|Mux38~1_combout  = (\sel_5_2|result[1]~0_combout  & ((\reg_32|Mux38~0_combout  & ((\reg_32|register[7][25]~q ))) # (!\reg_32|Mux38~0_combout  & (\reg_32|register[6][25]~q )))) # (!\sel_5_2|result[1]~0_combout  & (((\reg_32|Mux38~0_combout ))))

	.dataa(\reg_32|register[6][25]~q ),
	.datab(\reg_32|register[7][25]~q ),
	.datac(\sel_5_2|result[1]~0_combout ),
	.datad(\reg_32|Mux38~0_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~1 .lut_mask = 16'hCFA0;
defparam \reg_32|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N4
cycloneive_lcell_comb \reg_32|register[3][25]~158 (
// Equation(s):
// \reg_32|register[3][25]~158_combout  = !\sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[25]~113_combout ),
	.cin(gnd),
	.combout(\reg_32|register[3][25]~158_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[3][25]~158 .lut_mask = 16'h00FF;
defparam \reg_32|register[3][25]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y24_N5
dffeas \reg_32|register[3][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[3][25]~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[3][25] .is_wysiwyg = "true";
defparam \reg_32|register[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneive_lcell_comb \reg_32|register~81 (
// Equation(s):
// \reg_32|register~81_combout  = (\reg_32|register[0][31]~17_combout  & (\reg_32|Decoder0~10_combout  & (!\sel_5_1|result[4]~5_combout  & \sel_32_2|result[25]~113_combout )))

	.dataa(\reg_32|register[0][31]~17_combout ),
	.datab(\reg_32|Decoder0~10_combout ),
	.datac(\sel_5_1|result[4]~5_combout ),
	.datad(\sel_32_2|result[25]~113_combout ),
	.cin(gnd),
	.combout(\reg_32|register~81_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register~81 .lut_mask = 16'h0800;
defparam \reg_32|register~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N7
dffeas \reg_32|register[0][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[0][25] .is_wysiwyg = "true";
defparam \reg_32|register[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N14
cycloneive_lcell_comb \reg_32|Mux38~4 (
// Equation(s):
// \reg_32|Mux38~4_combout  = (\sel_5_2|result[0]~1_combout  & (\sel_5_2|result[1]~0_combout )) # (!\sel_5_2|result[0]~1_combout  & ((\sel_5_2|result[1]~0_combout  & ((\reg_32|register[2][25]~q ))) # (!\sel_5_2|result[1]~0_combout  & 
// (\reg_32|register[0][25]~q ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\sel_5_2|result[1]~0_combout ),
	.datac(\reg_32|register[0][25]~q ),
	.datad(\reg_32|register[2][25]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~4 .lut_mask = 16'hDC98;
defparam \reg_32|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N2
cycloneive_lcell_comb \reg_32|Mux38~5 (
// Equation(s):
// \reg_32|Mux38~5_combout  = (\sel_5_2|result[0]~1_combout  & ((\reg_32|Mux38~4_combout  & (!\reg_32|register[3][25]~q )) # (!\reg_32|Mux38~4_combout  & ((!\reg_32|register[1][25]~q ))))) # (!\sel_5_2|result[0]~1_combout  & (((\reg_32|Mux38~4_combout ))))

	.dataa(\sel_5_2|result[0]~1_combout ),
	.datab(\reg_32|register[3][25]~q ),
	.datac(\reg_32|register[1][25]~q ),
	.datad(\reg_32|Mux38~4_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~5 .lut_mask = 16'h770A;
defparam \reg_32|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N27
dffeas \reg_32|register[11][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[11][25] .is_wysiwyg = "true";
defparam \reg_32|register[11][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \reg_32|Mux38~3 (
// Equation(s):
// \reg_32|Mux38~3_combout  = (\reg_32|Mux38~2_combout  & (((\reg_32|register[11][25]~q ) # (!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux38~2_combout  & (\reg_32|register[9][25]~q  & ((\sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux38~2_combout ),
	.datab(\reg_32|register[9][25]~q ),
	.datac(\reg_32|register[11][25]~q ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~3 .lut_mask = 16'hE4AA;
defparam \reg_32|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N0
cycloneive_lcell_comb \reg_32|Mux38~6 (
// Equation(s):
// \reg_32|Mux38~6_combout  = (\sel_5_2|result[3]~2_combout  & ((\sel_5_2|result[2]~3_combout ) # ((\reg_32|Mux38~3_combout )))) # (!\sel_5_2|result[3]~2_combout  & (!\sel_5_2|result[2]~3_combout  & (\reg_32|Mux38~5_combout )))

	.dataa(\sel_5_2|result[3]~2_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|Mux38~5_combout ),
	.datad(\reg_32|Mux38~3_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~6 .lut_mask = 16'hBA98;
defparam \reg_32|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N26
cycloneive_lcell_comb \reg_32|Mux38~9 (
// Equation(s):
// \reg_32|Mux38~9_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux38~6_combout  & (\reg_32|Mux38~8_combout )) # (!\reg_32|Mux38~6_combout  & ((\reg_32|Mux38~1_combout ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux38~6_combout ))))

	.dataa(\reg_32|Mux38~8_combout ),
	.datab(\reg_32|Mux38~1_combout ),
	.datac(\sel_5_2|result[2]~3_combout ),
	.datad(\reg_32|Mux38~6_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~9 .lut_mask = 16'hAFC0;
defparam \reg_32|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y25_N5
dffeas \reg_32|register[31][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[31][0]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[31][25] .is_wysiwyg = "true";
defparam \reg_32|register[31][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
cycloneive_lcell_comb \reg_32|register[23][25]~feeder (
// Equation(s):
// \reg_32|register[23][25]~feeder_combout  = \sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sel_32_2|result[25]~113_combout ),
	.cin(gnd),
	.combout(\reg_32|register[23][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[23][25]~feeder .lut_mask = 16'hFF00;
defparam \reg_32|register[23][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N31
dffeas \reg_32|register[23][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[23][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[23][0]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[23][25] .is_wysiwyg = "true";
defparam \reg_32|register[23][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
cycloneive_lcell_comb \reg_32|Mux38~18 (
// Equation(s):
// \reg_32|Mux38~18_combout  = (\reg_32|Mux38~17_combout  & (((\reg_32|register[31][25]~q )) # (!\sel_5_2|result[2]~3_combout ))) # (!\reg_32|Mux38~17_combout  & (\sel_5_2|result[2]~3_combout  & ((\reg_32|register[23][25]~q ))))

	.dataa(\reg_32|Mux38~17_combout ),
	.datab(\sel_5_2|result[2]~3_combout ),
	.datac(\reg_32|register[31][25]~q ),
	.datad(\reg_32|register[23][25]~q ),
	.cin(gnd),
	.combout(\reg_32|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~18 .lut_mask = 16'hE6A2;
defparam \reg_32|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N27
dffeas \reg_32|register[29][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[29][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[29][25] .is_wysiwyg = "true";
defparam \reg_32|register[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N17
dffeas \reg_32|register[21][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[21][0]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[21][25] .is_wysiwyg = "true";
defparam \reg_32|register[21][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneive_lcell_comb \reg_32|register[25][25]~feeder (
// Equation(s):
// \reg_32|register[25][25]~feeder_combout  = \sel_32_2|result[25]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel_32_2|result[25]~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_32|register[25][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|register[25][25]~feeder .lut_mask = 16'hF0F0;
defparam \reg_32|register[25][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N21
dffeas \reg_32|register[25][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_32|register[25][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_32|register[25][0]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[25][25] .is_wysiwyg = "true";
defparam \reg_32|register[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N11
dffeas \reg_32|register[17][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sel_32_2|result[25]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_32|register[17][0]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_32|register[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_32|register[17][25] .is_wysiwyg = "true";
defparam \reg_32|register[17][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneive_lcell_comb \reg_32|Mux38~10 (
// Equation(s):
// \reg_32|Mux38~10_combout  = (\sel_5_2|result[2]~3_combout  & (((\sel_5_2|result[3]~2_combout )))) # (!\sel_5_2|result[2]~3_combout  & ((\sel_5_2|result[3]~2_combout  & (\reg_32|register[25][25]~q )) # (!\sel_5_2|result[3]~2_combout  & 
// ((\reg_32|register[17][25]~q )))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[25][25]~q ),
	.datac(\reg_32|register[17][25]~q ),
	.datad(\sel_5_2|result[3]~2_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~10 .lut_mask = 16'hEE50;
defparam \reg_32|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneive_lcell_comb \reg_32|Mux38~11 (
// Equation(s):
// \reg_32|Mux38~11_combout  = (\sel_5_2|result[2]~3_combout  & ((\reg_32|Mux38~10_combout  & (\reg_32|register[29][25]~q )) # (!\reg_32|Mux38~10_combout  & ((\reg_32|register[21][25]~q ))))) # (!\sel_5_2|result[2]~3_combout  & (((\reg_32|Mux38~10_combout 
// ))))

	.dataa(\sel_5_2|result[2]~3_combout ),
	.datab(\reg_32|register[29][25]~q ),
	.datac(\reg_32|register[21][25]~q ),
	.datad(\reg_32|Mux38~10_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~11 .lut_mask = 16'hDDA0;
defparam \reg_32|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N20
cycloneive_lcell_comb \reg_32|Mux38~19 (
// Equation(s):
// \reg_32|Mux38~19_combout  = (\reg_32|Mux38~16_combout  & ((\reg_32|Mux38~18_combout ) # ((!\sel_5_2|result[0]~1_combout )))) # (!\reg_32|Mux38~16_combout  & (((\reg_32|Mux38~11_combout  & \sel_5_2|result[0]~1_combout ))))

	.dataa(\reg_32|Mux38~16_combout ),
	.datab(\reg_32|Mux38~18_combout ),
	.datac(\reg_32|Mux38~11_combout ),
	.datad(\sel_5_2|result[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~19 .lut_mask = 16'hD8AA;
defparam \reg_32|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N14
cycloneive_lcell_comb \reg_32|Mux38~20 (
// Equation(s):
// \reg_32|Mux38~20_combout  = (\GetIR_1|Mux11~0_combout  & ((\Cpu_1|Equal18~1_combout  & (\reg_32|Mux38~9_combout )) # (!\Cpu_1|Equal18~1_combout  & ((\reg_32|Mux38~19_combout ))))) # (!\GetIR_1|Mux11~0_combout  & (((\reg_32|Mux38~9_combout ))))

	.dataa(\GetIR_1|Mux11~0_combout ),
	.datab(\Cpu_1|Equal18~1_combout ),
	.datac(\reg_32|Mux38~9_combout ),
	.datad(\reg_32|Mux38~19_combout ),
	.cin(gnd),
	.combout(\reg_32|Mux38~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_32|Mux38~20 .lut_mask = 16'hF2D0;
defparam \reg_32|Mux38~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneive_lcell_comb \sel_32_03_1|Mux6~0 (
// Equation(s):
// \sel_32_03_1|Mux6~0_combout  = (\Cpu_1|Equal16~2_combout  & (\GetIR_1|Mux22~1_combout )) # (!\Cpu_1|Equal16~2_combout  & (((\Ext_1|result [16] & \Cpu_1|ALUsrcB[0]~1_combout ))))

	.dataa(\GetIR_1|Mux22~1_combout ),
	.datab(\Ext_1|result [16]),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\Cpu_1|ALUsrcB[0]~1_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux6~0 .lut_mask = 16'hACA0;
defparam \sel_32_03_1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneive_lcell_comb \sel_32_03_1|Mux6~1 (
// Equation(s):
// \sel_32_03_1|Mux6~1_combout  = (\sel_32_03_1|Mux6~0_combout ) # ((!\Cpu_1|ALUsrcB[0]~1_combout  & (\reg_32|Mux38~20_combout  & !\Cpu_1|Equal16~2_combout )))

	.dataa(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datab(\reg_32|Mux38~20_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\sel_32_03_1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux6~1 .lut_mask = 16'hFF04;
defparam \sel_32_03_1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \sel_32_03_1|Mux3~0 (
// Equation(s):
// \sel_32_03_1|Mux3~0_combout  = (\Cpu_1|Equal16~2_combout  & (((\GetIR_1|Mux19~0_combout )))) # (!\Cpu_1|Equal16~2_combout  & (\Ext_1|result [16] & (\Cpu_1|ALUsrcB[0]~1_combout )))

	.dataa(\Ext_1|result [16]),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\GetIR_1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux3~0 .lut_mask = 16'hF808;
defparam \sel_32_03_1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \sel_32_03_1|Mux3~1 (
// Equation(s):
// \sel_32_03_1|Mux3~1_combout  = (\sel_32_03_1|Mux3~0_combout ) # ((\reg_32|Mux35~20_combout  & (!\Cpu_1|ALUsrcB[0]~1_combout  & !\Cpu_1|Equal16~2_combout )))

	.dataa(\reg_32|Mux35~20_combout ),
	.datab(\Cpu_1|ALUsrcB[0]~1_combout ),
	.datac(\Cpu_1|Equal16~2_combout ),
	.datad(\sel_32_03_1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\sel_32_03_1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_32_03_1|Mux3~1 .lut_mask = 16'hFF02;
defparam \sel_32_03_1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
cycloneive_lcell_comb \ALU_1|Mux4~7 (
// Equation(s):
// \ALU_1|Mux4~7_combout  = (\ALU_1|Mux16~7_combout  & (!\reg_32|Mux4~9_combout  & ((!\sel_32_03_1|Mux4~1_combout )))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux4~6_combout ))))

	.dataa(\reg_32|Mux4~9_combout ),
	.datab(\ALU_1|Mux4~6_combout ),
	.datac(\sel_32_03_1|Mux4~1_combout ),
	.datad(\ALU_1|Mux16~7_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux4~7 .lut_mask = 16'h05CC;
defparam \ALU_1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneive_lcell_comb \ALU_1|Mux2~6 (
// Equation(s):
// \ALU_1|Mux2~6_combout  = (\ALU_1|Mux16~7_combout  & (!\sel_32_03_1|Mux2~1_combout  & (!\reg_32|Mux2~9_combout ))) # (!\ALU_1|Mux16~7_combout  & (((\ALU_1|Mux2~5_combout ))))

	.dataa(\ALU_1|Mux16~7_combout ),
	.datab(\sel_32_03_1|Mux2~1_combout ),
	.datac(\reg_32|Mux2~9_combout ),
	.datad(\ALU_1|Mux2~5_combout ),
	.cin(gnd),
	.combout(\ALU_1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Mux2~6 .lut_mask = 16'h5702;
defparam \ALU_1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N28
cycloneive_lcell_comb \Cpu_1|Ex_op (
// Equation(s):
// \Cpu_1|Ex_op~combout  = (\Cpu_1|Equal18~0_combout  & ((\GetIR_1|Mux2~1_combout  & (!\GetIR_1|Mux5~1_combout )) # (!\GetIR_1|Mux2~1_combout  & (\GetIR_1|Mux5~1_combout  & !\GetIR_1|Mux4~1_combout ))))

	.dataa(\GetIR_1|Mux2~1_combout ),
	.datab(\Cpu_1|Equal18~0_combout ),
	.datac(\GetIR_1|Mux5~1_combout ),
	.datad(\GetIR_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\Cpu_1|Ex_op~combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|Ex_op .lut_mask = 16'h0848;
defparam \Cpu_1|Ex_op .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N30
cycloneive_lcell_comb \Cpu_1|ALU_op~14 (
// Equation(s):
// \Cpu_1|ALU_op~14_combout  = (\GetIR_1|Mux28~0_combout  & ((\GetIR_1|Mux31~2_combout  & (!\PC_counter_1|PC_out [6] & \GetIR_1|Mux30~1_combout )) # (!\GetIR_1|Mux31~2_combout  & (\PC_counter_1|PC_out [6])))) # (!\GetIR_1|Mux28~0_combout  & 
// (!\GetIR_1|Mux31~2_combout ))

	.dataa(\GetIR_1|Mux28~0_combout ),
	.datab(\GetIR_1|Mux31~2_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\GetIR_1|Mux30~1_combout ),
	.cin(gnd),
	.combout(\Cpu_1|ALU_op~14_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|ALU_op~14 .lut_mask = 16'h3931;
defparam \Cpu_1|ALU_op~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N26
cycloneive_lcell_comb \Cpu_1|ALU_op~15 (
// Equation(s):
// \Cpu_1|ALU_op~15_combout  = (!\Cpu_1|Equal5~0_combout  & (((!\Cpu_1|Equal1~0_combout ) # (!\Cpu_1|ALU_op~14_combout )) # (!\Cpu_1|ALU_op~12_combout )))

	.dataa(\Cpu_1|Equal5~0_combout ),
	.datab(\Cpu_1|ALU_op~12_combout ),
	.datac(\Cpu_1|ALU_op~14_combout ),
	.datad(\Cpu_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|ALU_op~15_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|ALU_op~15 .lut_mask = 16'h1555;
defparam \Cpu_1|ALU_op~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N24
cycloneive_lcell_comb \Cpu_1|ALU_op[1] (
// Equation(s):
// \Cpu_1|ALU_op [1] = (\Cpu_1|Equal7~1_combout ) # ((\Cpu_1|Equal8~0_combout ) # (!\Cpu_1|ALU_op~15_combout ))

	.dataa(gnd),
	.datab(\Cpu_1|Equal7~1_combout ),
	.datac(\Cpu_1|ALU_op~15_combout ),
	.datad(\Cpu_1|Equal8~0_combout ),
	.cin(gnd),
	.combout(\Cpu_1|ALU_op [1]),
	.cout());
// synopsys translate_off
defparam \Cpu_1|ALU_op[1] .lut_mask = 16'hFFCF;
defparam \Cpu_1|ALU_op[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N26
cycloneive_lcell_comb \ALU_1|ALU_ctr~24 (
// Equation(s):
// \ALU_1|ALU_ctr~24_combout  = (\Cpu_1|ALU_op~15_combout  & !\Cpu_1|Equal6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cpu_1|ALU_op~15_combout ),
	.datad(\Cpu_1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\ALU_1|ALU_ctr~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_ctr~24 .lut_mask = 16'h00F0;
defparam \ALU_1|ALU_ctr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N8
cycloneive_lcell_comb \Cpu_1|ALU_op[3]~16 (
// Equation(s):
// \Cpu_1|ALU_op[3]~16_combout  = (\PC_counter_1|PC_out [4] & (((!\PC_counter_1|PC_out [5] & \PC_counter_1|PC_out [2])))) # (!\PC_counter_1|PC_out [4] & ((\PC_counter_1|PC_out [3] & (!\PC_counter_1|PC_out [5] & !\PC_counter_1|PC_out [2])) # 
// (!\PC_counter_1|PC_out [3] & ((\PC_counter_1|PC_out [2])))))

	.dataa(\PC_counter_1|PC_out [4]),
	.datab(\PC_counter_1|PC_out [3]),
	.datac(\PC_counter_1|PC_out [5]),
	.datad(\PC_counter_1|PC_out [2]),
	.cin(gnd),
	.combout(\Cpu_1|ALU_op[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|ALU_op[3]~16 .lut_mask = 16'h1B04;
defparam \Cpu_1|ALU_op[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N26
cycloneive_lcell_comb \Cpu_1|ALU_op[3]~17 (
// Equation(s):
// \Cpu_1|ALU_op[3]~17_combout  = (\PC_counter_1|PC_out [5] & (\Cpu_1|ALU_op[3]~16_combout  & (!\PC_counter_1|PC_out [6] & !\PC_counter_1|PC_out [3]))) # (!\PC_counter_1|PC_out [5] & ((\Cpu_1|ALU_op[3]~16_combout  & ((!\PC_counter_1|PC_out [3]) # 
// (!\PC_counter_1|PC_out [6]))) # (!\Cpu_1|ALU_op[3]~16_combout  & (!\PC_counter_1|PC_out [6] & !\PC_counter_1|PC_out [3]))))

	.dataa(\PC_counter_1|PC_out [5]),
	.datab(\Cpu_1|ALU_op[3]~16_combout ),
	.datac(\PC_counter_1|PC_out [6]),
	.datad(\PC_counter_1|PC_out [3]),
	.cin(gnd),
	.combout(\Cpu_1|ALU_op[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Cpu_1|ALU_op[3]~17 .lut_mask = 16'h044D;
defparam \Cpu_1|ALU_op[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneive_lcell_comb \ALU_1|Equal0~1 (
// Equation(s):
// \ALU_1|Equal0~1_combout  = (!\ALU_1|Add0~8_combout  & (!\ALU_1|Add0~14_combout  & (!\ALU_1|Add0~12_combout  & !\ALU_1|Add0~10_combout )))

	.dataa(\ALU_1|Add0~8_combout ),
	.datab(\ALU_1|Add0~14_combout ),
	.datac(\ALU_1|Add0~12_combout ),
	.datad(\ALU_1|Add0~10_combout ),
	.cin(gnd),
	.combout(\ALU_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Equal0~1 .lut_mask = 16'h0001;
defparam \ALU_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneive_lcell_comb \ALU_1|Equal0~0 (
// Equation(s):
// \ALU_1|Equal0~0_combout  = (!\ALU_1|Add0~64_combout  & (!\ALU_1|Add0~6_combout  & (!\ALU_1|Add0~4_combout  & !\ALU_1|Add0~2_combout )))

	.dataa(\ALU_1|Add0~64_combout ),
	.datab(\ALU_1|Add0~6_combout ),
	.datac(\ALU_1|Add0~4_combout ),
	.datad(\ALU_1|Add0~2_combout ),
	.cin(gnd),
	.combout(\ALU_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Equal0~0 .lut_mask = 16'h0001;
defparam \ALU_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \ALU_1|Equal0~3 (
// Equation(s):
// \ALU_1|Equal0~3_combout  = (!\ALU_1|Add0~30_combout  & (!\ALU_1|Add0~24_combout  & (!\ALU_1|Add0~26_combout  & !\ALU_1|Add0~28_combout )))

	.dataa(\ALU_1|Add0~30_combout ),
	.datab(\ALU_1|Add0~24_combout ),
	.datac(\ALU_1|Add0~26_combout ),
	.datad(\ALU_1|Add0~28_combout ),
	.cin(gnd),
	.combout(\ALU_1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Equal0~3 .lut_mask = 16'h0001;
defparam \ALU_1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneive_lcell_comb \ALU_1|Equal0~4 (
// Equation(s):
// \ALU_1|Equal0~4_combout  = (\ALU_1|Equal0~2_combout  & (\ALU_1|Equal0~1_combout  & (\ALU_1|Equal0~0_combout  & \ALU_1|Equal0~3_combout )))

	.dataa(\ALU_1|Equal0~2_combout ),
	.datab(\ALU_1|Equal0~1_combout ),
	.datac(\ALU_1|Equal0~0_combout ),
	.datad(\ALU_1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ALU_1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Equal0~4 .lut_mask = 16'h8000;
defparam \ALU_1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \ALU_1|Equal0~6 (
// Equation(s):
// \ALU_1|Equal0~6_combout  = (!\ALU_1|Add0~44_combout  & (!\ALU_1|Add0~42_combout  & (!\ALU_1|Add0~46_combout  & !\ALU_1|Add0~40_combout )))

	.dataa(\ALU_1|Add0~44_combout ),
	.datab(\ALU_1|Add0~42_combout ),
	.datac(\ALU_1|Add0~46_combout ),
	.datad(\ALU_1|Add0~40_combout ),
	.cin(gnd),
	.combout(\ALU_1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Equal0~6 .lut_mask = 16'h0001;
defparam \ALU_1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneive_lcell_comb \ALU_1|Equal0~5 (
// Equation(s):
// \ALU_1|Equal0~5_combout  = (!\ALU_1|Add0~36_combout  & (!\ALU_1|Add0~32_combout  & (!\ALU_1|Add0~38_combout  & !\ALU_1|Add0~34_combout )))

	.dataa(\ALU_1|Add0~36_combout ),
	.datab(\ALU_1|Add0~32_combout ),
	.datac(\ALU_1|Add0~38_combout ),
	.datad(\ALU_1|Add0~34_combout ),
	.cin(gnd),
	.combout(\ALU_1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Equal0~5 .lut_mask = 16'h0001;
defparam \ALU_1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneive_lcell_comb \ALU_1|Equal0~7 (
// Equation(s):
// \ALU_1|Equal0~7_combout  = (!\ALU_1|Add0~52_combout  & (!\ALU_1|Add0~54_combout  & (!\ALU_1|Add0~50_combout  & !\ALU_1|Add0~48_combout )))

	.dataa(\ALU_1|Add0~52_combout ),
	.datab(\ALU_1|Add0~54_combout ),
	.datac(\ALU_1|Add0~50_combout ),
	.datad(\ALU_1|Add0~48_combout ),
	.cin(gnd),
	.combout(\ALU_1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Equal0~7 .lut_mask = 16'h0001;
defparam \ALU_1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneive_lcell_comb \ALU_1|Equal0~9 (
// Equation(s):
// \ALU_1|Equal0~9_combout  = (\ALU_1|Equal0~8_combout  & (!\ALU_1|Add0~60_combout  & (!\ALU_1|Add0~62_combout  & \ALU_1|Equal0~7_combout )))

	.dataa(\ALU_1|Equal0~8_combout ),
	.datab(\ALU_1|Add0~60_combout ),
	.datac(\ALU_1|Add0~62_combout ),
	.datad(\ALU_1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ALU_1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Equal0~9 .lut_mask = 16'h0200;
defparam \ALU_1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneive_lcell_comb \ALU_1|Equal0~10 (
// Equation(s):
// \ALU_1|Equal0~10_combout  = (\ALU_1|Equal0~4_combout  & (\ALU_1|Equal0~6_combout  & (\ALU_1|Equal0~5_combout  & \ALU_1|Equal0~9_combout )))

	.dataa(\ALU_1|Equal0~4_combout ),
	.datab(\ALU_1|Equal0~6_combout ),
	.datac(\ALU_1|Equal0~5_combout ),
	.datad(\ALU_1|Equal0~9_combout ),
	.cin(gnd),
	.combout(\ALU_1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|Equal0~10 .lut_mask = 16'h8000;
defparam \ALU_1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

assign PC_out[0] = \PC_out[0]~output_o ;

assign PC_out[1] = \PC_out[1]~output_o ;

assign PC_out[2] = \PC_out[2]~output_o ;

assign PC_out[3] = \PC_out[3]~output_o ;

assign PC_out[4] = \PC_out[4]~output_o ;

assign PC_out[5] = \PC_out[5]~output_o ;

assign PC_out[6] = \PC_out[6]~output_o ;

assign PC_out[7] = \PC_out[7]~output_o ;

assign PC_out[8] = \PC_out[8]~output_o ;

assign PC_out[9] = \PC_out[9]~output_o ;

assign PC_out[10] = \PC_out[10]~output_o ;

assign PC_out[11] = \PC_out[11]~output_o ;

assign PC_out[12] = \PC_out[12]~output_o ;

assign PC_out[13] = \PC_out[13]~output_o ;

assign PC_out[14] = \PC_out[14]~output_o ;

assign PC_out[15] = \PC_out[15]~output_o ;

assign PC_out[16] = \PC_out[16]~output_o ;

assign PC_out[17] = \PC_out[17]~output_o ;

assign PC_out[18] = \PC_out[18]~output_o ;

assign PC_out[19] = \PC_out[19]~output_o ;

assign PC_out[20] = \PC_out[20]~output_o ;

assign PC_out[21] = \PC_out[21]~output_o ;

assign PC_out[22] = \PC_out[22]~output_o ;

assign PC_out[23] = \PC_out[23]~output_o ;

assign PC_out[24] = \PC_out[24]~output_o ;

assign PC_out[25] = \PC_out[25]~output_o ;

assign PC_out[26] = \PC_out[26]~output_o ;

assign PC_out[27] = \PC_out[27]~output_o ;

assign PC_out[28] = \PC_out[28]~output_o ;

assign PC_out[29] = \PC_out[29]~output_o ;

assign PC_out[30] = \PC_out[30]~output_o ;

assign PC_out[31] = \PC_out[31]~output_o ;

assign IR[0] = \IR[0]~output_o ;

assign IR[1] = \IR[1]~output_o ;

assign IR[2] = \IR[2]~output_o ;

assign IR[3] = \IR[3]~output_o ;

assign IR[4] = \IR[4]~output_o ;

assign IR[5] = \IR[5]~output_o ;

assign IR[6] = \IR[6]~output_o ;

assign IR[7] = \IR[7]~output_o ;

assign IR[8] = \IR[8]~output_o ;

assign IR[9] = \IR[9]~output_o ;

assign IR[10] = \IR[10]~output_o ;

assign IR[11] = \IR[11]~output_o ;

assign IR[12] = \IR[12]~output_o ;

assign IR[13] = \IR[13]~output_o ;

assign IR[14] = \IR[14]~output_o ;

assign IR[15] = \IR[15]~output_o ;

assign IR[16] = \IR[16]~output_o ;

assign IR[17] = \IR[17]~output_o ;

assign IR[18] = \IR[18]~output_o ;

assign IR[19] = \IR[19]~output_o ;

assign IR[20] = \IR[20]~output_o ;

assign IR[21] = \IR[21]~output_o ;

assign IR[22] = \IR[22]~output_o ;

assign IR[23] = \IR[23]~output_o ;

assign IR[24] = \IR[24]~output_o ;

assign IR[25] = \IR[25]~output_o ;

assign IR[26] = \IR[26]~output_o ;

assign IR[27] = \IR[27]~output_o ;

assign IR[28] = \IR[28]~output_o ;

assign IR[29] = \IR[29]~output_o ;

assign IR[30] = \IR[30]~output_o ;

assign IR[31] = \IR[31]~output_o ;

assign busA[0] = \busA[0]~output_o ;

assign busA[1] = \busA[1]~output_o ;

assign busA[2] = \busA[2]~output_o ;

assign busA[3] = \busA[3]~output_o ;

assign busA[4] = \busA[4]~output_o ;

assign busA[5] = \busA[5]~output_o ;

assign busA[6] = \busA[6]~output_o ;

assign busA[7] = \busA[7]~output_o ;

assign busA[8] = \busA[8]~output_o ;

assign busA[9] = \busA[9]~output_o ;

assign busA[10] = \busA[10]~output_o ;

assign busA[11] = \busA[11]~output_o ;

assign busA[12] = \busA[12]~output_o ;

assign busA[13] = \busA[13]~output_o ;

assign busA[14] = \busA[14]~output_o ;

assign busA[15] = \busA[15]~output_o ;

assign busA[16] = \busA[16]~output_o ;

assign busA[17] = \busA[17]~output_o ;

assign busA[18] = \busA[18]~output_o ;

assign busA[19] = \busA[19]~output_o ;

assign busA[20] = \busA[20]~output_o ;

assign busA[21] = \busA[21]~output_o ;

assign busA[22] = \busA[22]~output_o ;

assign busA[23] = \busA[23]~output_o ;

assign busA[24] = \busA[24]~output_o ;

assign busA[25] = \busA[25]~output_o ;

assign busA[26] = \busA[26]~output_o ;

assign busA[27] = \busA[27]~output_o ;

assign busA[28] = \busA[28]~output_o ;

assign busA[29] = \busA[29]~output_o ;

assign busA[30] = \busA[30]~output_o ;

assign busA[31] = \busA[31]~output_o ;

assign busB[0] = \busB[0]~output_o ;

assign busB[1] = \busB[1]~output_o ;

assign busB[2] = \busB[2]~output_o ;

assign busB[3] = \busB[3]~output_o ;

assign busB[4] = \busB[4]~output_o ;

assign busB[5] = \busB[5]~output_o ;

assign busB[6] = \busB[6]~output_o ;

assign busB[7] = \busB[7]~output_o ;

assign busB[8] = \busB[8]~output_o ;

assign busB[9] = \busB[9]~output_o ;

assign busB[10] = \busB[10]~output_o ;

assign busB[11] = \busB[11]~output_o ;

assign busB[12] = \busB[12]~output_o ;

assign busB[13] = \busB[13]~output_o ;

assign busB[14] = \busB[14]~output_o ;

assign busB[15] = \busB[15]~output_o ;

assign busB[16] = \busB[16]~output_o ;

assign busB[17] = \busB[17]~output_o ;

assign busB[18] = \busB[18]~output_o ;

assign busB[19] = \busB[19]~output_o ;

assign busB[20] = \busB[20]~output_o ;

assign busB[21] = \busB[21]~output_o ;

assign busB[22] = \busB[22]~output_o ;

assign busB[23] = \busB[23]~output_o ;

assign busB[24] = \busB[24]~output_o ;

assign busB[25] = \busB[25]~output_o ;

assign busB[26] = \busB[26]~output_o ;

assign busB[27] = \busB[27]~output_o ;

assign busB[28] = \busB[28]~output_o ;

assign busB[29] = \busB[29]~output_o ;

assign busB[30] = \busB[30]~output_o ;

assign busB[31] = \busB[31]~output_o ;

assign ALU_out[0] = \ALU_out[0]~output_o ;

assign ALU_out[1] = \ALU_out[1]~output_o ;

assign ALU_out[2] = \ALU_out[2]~output_o ;

assign ALU_out[3] = \ALU_out[3]~output_o ;

assign ALU_out[4] = \ALU_out[4]~output_o ;

assign ALU_out[5] = \ALU_out[5]~output_o ;

assign ALU_out[6] = \ALU_out[6]~output_o ;

assign ALU_out[7] = \ALU_out[7]~output_o ;

assign ALU_out[8] = \ALU_out[8]~output_o ;

assign ALU_out[9] = \ALU_out[9]~output_o ;

assign ALU_out[10] = \ALU_out[10]~output_o ;

assign ALU_out[11] = \ALU_out[11]~output_o ;

assign ALU_out[12] = \ALU_out[12]~output_o ;

assign ALU_out[13] = \ALU_out[13]~output_o ;

assign ALU_out[14] = \ALU_out[14]~output_o ;

assign ALU_out[15] = \ALU_out[15]~output_o ;

assign ALU_out[16] = \ALU_out[16]~output_o ;

assign ALU_out[17] = \ALU_out[17]~output_o ;

assign ALU_out[18] = \ALU_out[18]~output_o ;

assign ALU_out[19] = \ALU_out[19]~output_o ;

assign ALU_out[20] = \ALU_out[20]~output_o ;

assign ALU_out[21] = \ALU_out[21]~output_o ;

assign ALU_out[22] = \ALU_out[22]~output_o ;

assign ALU_out[23] = \ALU_out[23]~output_o ;

assign ALU_out[24] = \ALU_out[24]~output_o ;

assign ALU_out[25] = \ALU_out[25]~output_o ;

assign ALU_out[26] = \ALU_out[26]~output_o ;

assign ALU_out[27] = \ALU_out[27]~output_o ;

assign ALU_out[28] = \ALU_out[28]~output_o ;

assign ALU_out[29] = \ALU_out[29]~output_o ;

assign ALU_out[30] = \ALU_out[30]~output_o ;

assign ALU_out[31] = \ALU_out[31]~output_o ;

assign ALUShift_out[0] = \ALUShift_out[0]~output_o ;

assign ALUShift_out[1] = \ALUShift_out[1]~output_o ;

assign ALUShift_out[2] = \ALUShift_out[2]~output_o ;

assign ALUShift_out[3] = \ALUShift_out[3]~output_o ;

assign ALUShift_out[4] = \ALUShift_out[4]~output_o ;

assign ALUShift_out[5] = \ALUShift_out[5]~output_o ;

assign ALUShift_out[6] = \ALUShift_out[6]~output_o ;

assign ALUShift_out[7] = \ALUShift_out[7]~output_o ;

assign ALUShift_out[8] = \ALUShift_out[8]~output_o ;

assign ALUShift_out[9] = \ALUShift_out[9]~output_o ;

assign ALUShift_out[10] = \ALUShift_out[10]~output_o ;

assign ALUShift_out[11] = \ALUShift_out[11]~output_o ;

assign ALUShift_out[12] = \ALUShift_out[12]~output_o ;

assign ALUShift_out[13] = \ALUShift_out[13]~output_o ;

assign ALUShift_out[14] = \ALUShift_out[14]~output_o ;

assign ALUShift_out[15] = \ALUShift_out[15]~output_o ;

assign ALUShift_out[16] = \ALUShift_out[16]~output_o ;

assign ALUShift_out[17] = \ALUShift_out[17]~output_o ;

assign ALUShift_out[18] = \ALUShift_out[18]~output_o ;

assign ALUShift_out[19] = \ALUShift_out[19]~output_o ;

assign ALUShift_out[20] = \ALUShift_out[20]~output_o ;

assign ALUShift_out[21] = \ALUShift_out[21]~output_o ;

assign ALUShift_out[22] = \ALUShift_out[22]~output_o ;

assign ALUShift_out[23] = \ALUShift_out[23]~output_o ;

assign ALUShift_out[24] = \ALUShift_out[24]~output_o ;

assign ALUShift_out[25] = \ALUShift_out[25]~output_o ;

assign ALUShift_out[26] = \ALUShift_out[26]~output_o ;

assign ALUShift_out[27] = \ALUShift_out[27]~output_o ;

assign ALUShift_out[28] = \ALUShift_out[28]~output_o ;

assign ALUShift_out[29] = \ALUShift_out[29]~output_o ;

assign ALUShift_out[30] = \ALUShift_out[30]~output_o ;

assign ALUShift_out[31] = \ALUShift_out[31]~output_o ;

assign Rd_write_byte_en[0] = \Rd_write_byte_en[0]~output_o ;

assign Rd_write_byte_en[1] = \Rd_write_byte_en[1]~output_o ;

assign Rd_write_byte_en[2] = \Rd_write_byte_en[2]~output_o ;

assign Rd_write_byte_en[3] = \Rd_write_byte_en[3]~output_o ;

assign ALUsrcB[0] = \ALUsrcB[0]~output_o ;

assign ALUsrcB[1] = \ALUsrcB[1]~output_o ;

assign Ex_top = \Ex_top~output_o ;

assign ALU_op[0] = \ALU_op[0]~output_o ;

assign ALU_op[1] = \ALU_op[1]~output_o ;

assign ALU_op[2] = \ALU_op[2]~output_o ;

assign ALU_op[3] = \ALU_op[3]~output_o ;

assign RegDst = \RegDst~output_o ;

assign Shift_amountSrc = \Shift_amountSrc~output_o ;

assign ALUShift_sel = \ALUShift_sel~output_o ;

assign Condition[0] = \Condition[0]~output_o ;

assign Condition[1] = \Condition[1]~output_o ;

assign Condition[2] = \Condition[2]~output_o ;

assign Shift_op[0] = \Shift_op[0]~output_o ;

assign Shift_op[1] = \Shift_op[1]~output_o ;

assign Jump = \Jump~output_o ;

assign Overflow = \Overflow~output_o ;

assign Less = \Less~output_o ;

assign Zero = \Zero~output_o ;

endmodule
