{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 29 00:56:18 2012 " "Info: Processing started: Sun Jul 29 00:56:18 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off readID -c readID " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off readID -c readID" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readid_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file readid_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 readID_tb " "Info: Found entity 1: readID_tb" {  } { { "readID_tb.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID_tb.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readid.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file readid.v" { { "Info" "ISGN_ENTITY_NAME" "1 readID " "Info: Found entity 1: readID" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/albert/google drive/coding_zone/verilog/quartus_workspace/nand_flash_v1/toggle/toggle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/albert/google drive/coding_zone/verilog/quartus_workspace/nand_flash_v1/toggle/toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 toggle " "Info: Found entity 1: toggle" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "readID " "Info: Elaborating entity \"readID\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 readID.v(194) " "Warning (10230): Verilog HDL assignment warning at readID.v(194): truncated value with size 32 to match size of target (2)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "toggle_enable_next readID.v(104) " "Warning (10240): Verilog HDL Always Construct warning at readID.v(104): inferring latch(es) for variable \"toggle_enable_next\", which holds its previous value in one or more paths through the always construct" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_data readID.v(104) " "Warning (10240): Verilog HDL Always Construct warning at readID.v(104): inferring latch(es) for variable \"output_data\", which holds its previous value in one or more paths through the always construct" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IDread_cnt_next readID.v(104) " "Warning (10240): Verilog HDL Always Construct warning at readID.v(104): inferring latch(es) for variable \"IDread_cnt_next\", which holds its previous value in one or more paths through the always construct" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IDread_done readID.v(104) " "Warning (10240): Verilog HDL Always Construct warning at readID.v(104): inferring latch(es) for variable \"IDread_done\", which holds its previous value in one or more paths through the always construct" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DevID readID.v(104) " "Warning (10240): Verilog HDL Always Construct warning at readID.v(104): inferring latch(es) for variable \"DevID\", which holds its previous value in one or more paths through the always construct" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 readID.v(212) " "Warning (10230): Verilog HDL assignment warning at readID.v(212): truncated value with size 4 to match size of target (2)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DevID\[0\] readID.v(104) " "Info (10041): Inferred latch for \"DevID\[0\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DevID\[1\] readID.v(104) " "Info (10041): Inferred latch for \"DevID\[1\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DevID\[2\] readID.v(104) " "Info (10041): Inferred latch for \"DevID\[2\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DevID\[3\] readID.v(104) " "Info (10041): Inferred latch for \"DevID\[3\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DevID\[4\] readID.v(104) " "Info (10041): Inferred latch for \"DevID\[4\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DevID\[5\] readID.v(104) " "Info (10041): Inferred latch for \"DevID\[5\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DevID\[6\] readID.v(104) " "Info (10041): Inferred latch for \"DevID\[6\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DevID\[7\] readID.v(104) " "Info (10041): Inferred latch for \"DevID\[7\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDread_done readID.v(104) " "Info (10041): Inferred latch for \"IDread_done\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDread_cnt_next\[0\] readID.v(104) " "Info (10041): Inferred latch for \"IDread_cnt_next\[0\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDread_cnt_next\[1\] readID.v(104) " "Info (10041): Inferred latch for \"IDread_cnt_next\[1\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[0\] readID.v(104) " "Info (10041): Inferred latch for \"output_data\[0\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[1\] readID.v(104) " "Info (10041): Inferred latch for \"output_data\[1\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[2\] readID.v(104) " "Info (10041): Inferred latch for \"output_data\[2\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[3\] readID.v(104) " "Info (10041): Inferred latch for \"output_data\[3\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[4\] readID.v(104) " "Info (10041): Inferred latch for \"output_data\[4\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[5\] readID.v(104) " "Info (10041): Inferred latch for \"output_data\[5\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[6\] readID.v(104) " "Info (10041): Inferred latch for \"output_data\[6\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[7\] readID.v(104) " "Info (10041): Inferred latch for \"output_data\[7\]\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toggle_enable_next readID.v(104) " "Info (10041): Inferred latch for \"toggle_enable_next\" at readID.v(104)" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toggle toggle:toggle " "Info: Elaborating entity \"toggle\" for hierarchy \"toggle:toggle\"" {  } { { "readID.v" "toggle" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "output_data\[7\]\$latch output_data\[4\]\$latch " "Info: Duplicate LATCH primitive \"output_data\[7\]\$latch\" merged with LATCH primitive \"output_data\[4\]\$latch\"" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IDread_done\$latch " "Warning: Latch IDread_done\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA outputVEC1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output_data\[4\]\$latch " "Warning: Latch output_data\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA toggle:toggle\|toggleDone_reg " "Warning: Ports D and ENA on the latch are fed by the same signal toggle:toggle\|toggleDone_reg" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DevID\[0\] " "Warning: Latch DevID\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA outputVEC1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DevID\[1\] " "Warning: Latch DevID\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA outputVEC1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DevID\[2\] " "Warning: Latch DevID\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA outputVEC1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DevID\[3\] " "Warning: Latch DevID\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA outputVEC1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DevID\[4\] " "Warning: Latch DevID\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA outputVEC1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DevID\[5\] " "Warning: Latch DevID\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA outputVEC1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DevID\[6\] " "Warning: Latch DevID\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA outputVEC1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DevID\[7\] " "Warning: Latch DevID\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA outputVEC1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IDread_cnt_next\[0\] " "Warning: Latch IDread_cnt_next\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA outputVEC1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IDread_cnt_next\[1\] " "Warning: Latch IDread_cnt_next\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA outputVEC1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "toggle_enable_next " "Warning: Latch toggle_enable_next has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA toggle:toggle\|toggleDone_reg " "Warning: Ports D and ENA on the latch are fed by the same signal toggle:toggle\|toggleDone_reg" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "output_data\[0\] GND " "Warning (13410): Pin \"output_data\[0\]\" is stuck at GND" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "output_data\[1\] GND " "Warning (13410): Pin \"output_data\[1\]\" is stuck at GND" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "output_data\[2\] GND " "Warning (13410): Pin \"output_data\[2\]\" is stuck at GND" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "output_data\[3\] GND " "Warning (13410): Pin \"output_data\[3\]\" is stuck at GND" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "output_data\[5\] GND " "Warning (13410): Pin \"output_data\[5\]\" is stuck at GND" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "output_data\[6\] GND " "Warning (13410): Pin \"output_data\[6\]\" is stuck at GND" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_reg~4 " "Info: Register \"state_reg~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_reg~5 " "Info: Register \"state_reg~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_reg~6 " "Info: Register \"state_reg~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_reg~7 " "Info: Register \"state_reg~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "toggle:toggle\|state_reg~4 " "Info: Register \"toggle:toggle\|state_reg~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "toggle:toggle\|state_reg~5 " "Info: Register \"toggle:toggle\|state_reg~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Info: Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Info: Implemented 96 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 29 00:56:19 2012 " "Info: Processing ended: Sun Jul 29 00:56:19 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 29 00:56:20 2012 " "Info: Processing started: Sun Jul 29 00:56:20 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off readID -c readID " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off readID -c readID" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "readID EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"readID\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 258 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 259 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 260 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Critical Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IDread_done " "Info: Pin IDread_done not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { IDread_done } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 15 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 43 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[0\] " "Info: Pin output_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[0] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 10 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[1\] " "Info: Pin output_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[1] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 11 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[2\] " "Info: Pin output_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[2] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 12 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[3\] " "Info: Pin output_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[3] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 13 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[4\] " "Info: Pin output_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[4] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 14 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[5\] " "Info: Pin output_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[5] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 15 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[6\] " "Info: Pin output_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[6] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 16 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[7\] " "Info: Pin output_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { output_data[7] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 17 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toggleDone_tb " "Info: Pin toggleDone_tb not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { toggleDone_tb } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 20 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { toggleDone_tb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 46 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummy_cnt_tb " "Info: Pin dummy_cnt_tb not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { dummy_cnt_tb } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 20 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dummy_cnt_tb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 47 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_reg_tb\[0\] " "Info: Pin state_reg_tb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { state_reg_tb[0] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 21 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg_tb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 26 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_reg_tb\[1\] " "Info: Pin state_reg_tb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { state_reg_tb[1] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 21 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg_tb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 27 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IDread_cnt_tb\[0\] " "Info: Pin IDread_cnt_tb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { IDread_cnt_tb[0] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 21 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_tb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 28 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IDread_cnt_tb\[1\] " "Info: Pin IDread_cnt_tb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { IDread_cnt_tb[1] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 21 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_tb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 29 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DevID_tb\[0\] " "Info: Pin DevID_tb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DevID_tb[0] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DevID_tb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 30 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DevID_tb\[1\] " "Info: Pin DevID_tb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DevID_tb[1] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DevID_tb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 31 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DevID_tb\[2\] " "Info: Pin DevID_tb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DevID_tb[2] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DevID_tb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 32 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DevID_tb\[3\] " "Info: Pin DevID_tb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DevID_tb[3] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DevID_tb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 33 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DevID_tb\[4\] " "Info: Pin DevID_tb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DevID_tb[4] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DevID_tb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 34 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DevID_tb\[5\] " "Info: Pin DevID_tb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DevID_tb[5] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DevID_tb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 35 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DevID_tb\[6\] " "Info: Pin DevID_tb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DevID_tb[6] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DevID_tb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 36 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DevID_tb\[7\] " "Info: Pin DevID_tb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DevID_tb[7] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 22 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DevID_tb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 37 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC_tb\[0\] " "Info: Pin outputVEC_tb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC_tb[0] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 25 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC_tb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 38 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC_tb\[1\] " "Info: Pin outputVEC_tb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC_tb[1] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 25 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC_tb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 39 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC_tb\[2\] " "Info: Pin outputVEC_tb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC_tb[2] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 25 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC_tb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 40 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC_tb\[3\] " "Info: Pin outputVEC_tb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC_tb[3] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 25 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC_tb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 41 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputVEC_tb\[4\] " "Info: Pin outputVEC_tb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { outputVEC_tb[4] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 25 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC_tb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 42 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[0\] " "Info: Pin input_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[0] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[1\] " "Info: Pin input_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[1] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 19 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[2\] " "Info: Pin input_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[2] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 20 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[3\] " "Info: Pin input_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[3] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 21 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[4\] " "Info: Pin input_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[4] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[7\] " "Info: Pin input_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[7] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 25 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[5\] " "Info: Pin input_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[5] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 23 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[6\] " "Info: Pin input_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { input_data[6] } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 24 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { clk } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 44 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { reset } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 45 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toggle:toggle\|toggleDone_reg " "Info: Destination node toggle:toggle\|toggleDone_reg" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { toggle:toggle|toggleDone_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 74 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toggle:toggle\|delayCNT_reg\[0\] " "Info: Destination node toggle:toggle\|delayCNT_reg\[0\]" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { toggle:toggle|delayCNT_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 65 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toggle:toggle\|delayCNT_reg\[1\] " "Info: Destination node toggle:toggle\|delayCNT_reg\[1\]" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { toggle:toggle|delayCNT_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 64 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toggle:toggle\|delayCNT_reg\[2\] " "Info: Destination node toggle:toggle\|delayCNT_reg\[2\]" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { toggle:toggle|delayCNT_reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 63 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toggle:toggle\|delayCNT_reg\[3\] " "Info: Destination node toggle:toggle\|delayCNT_reg\[3\]" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { toggle:toggle|delayCNT_reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 62 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputVEC1\[0\] " "Info: Destination node outputVEC1\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 110 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_reg.readIDwait " "Info: Destination node state_reg.readIDwait" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 60 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg.readIDwait } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 125 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "toggle:toggle\|state_reg.toggle1 " "Info: Destination node toggle:toggle\|state_reg.toggle1" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 57 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { toggle:toggle|state_reg.toggle1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 67 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { clk } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 44 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector23~0  " "Info: Automatically promoted node Selector23~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector23~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 198 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector24~0  " "Info: Automatically promoted node Selector24~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector24~1 " "Info: Destination node Selector24~1" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector24~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 175 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 172 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node reset (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IDread_cnt\[1\] " "Info: Destination node IDread_cnt\[1\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 112 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IDread_cnt\[0\] " "Info: Destination node IDread_cnt\[0\]" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 113 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { reset } } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/" 0 { } { { 0 { 0 ""} 0 45 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 8 28 0 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 8 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.084 ns register register " "Info: Estimated most critical path is register to register delay of 0.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IDread_cnt_next\[0\] 1 REG LAB_X1_Y24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y24; Fanout = 3; REG Node = 'IDread_cnt_next\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[0] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.084 ns IDread_cnt\[0\] 2 REG LAB_X1_Y24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.084 ns) = 0.084 ns; Loc. = LAB_X1_Y24; Fanout = 1; REG Node = 'IDread_cnt\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { IDread_cnt_next[0] IDread_cnt[0] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 100.00 % ) " "Info: Total cell delay = 0.084 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { IDread_cnt_next[0] IDread_cnt[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y23 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IDread_done 0 " "Info: Pin \"IDread_done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[0\] 0 " "Info: Pin \"output_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[1\] 0 " "Info: Pin \"output_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[2\] 0 " "Info: Pin \"output_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[3\] 0 " "Info: Pin \"output_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[4\] 0 " "Info: Pin \"output_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[5\] 0 " "Info: Pin \"output_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[6\] 0 " "Info: Pin \"output_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[7\] 0 " "Info: Pin \"output_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toggleDone_tb 0 " "Info: Pin \"toggleDone_tb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummy_cnt_tb 0 " "Info: Pin \"dummy_cnt_tb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_reg_tb\[0\] 0 " "Info: Pin \"state_reg_tb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state_reg_tb\[1\] 0 " "Info: Pin \"state_reg_tb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IDread_cnt_tb\[0\] 0 " "Info: Pin \"IDread_cnt_tb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IDread_cnt_tb\[1\] 0 " "Info: Pin \"IDread_cnt_tb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DevID_tb\[0\] 0 " "Info: Pin \"DevID_tb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DevID_tb\[1\] 0 " "Info: Pin \"DevID_tb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DevID_tb\[2\] 0 " "Info: Pin \"DevID_tb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DevID_tb\[3\] 0 " "Info: Pin \"DevID_tb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DevID_tb\[4\] 0 " "Info: Pin \"DevID_tb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DevID_tb\[5\] 0 " "Info: Pin \"DevID_tb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DevID_tb\[6\] 0 " "Info: Pin \"DevID_tb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DevID_tb\[7\] 0 " "Info: Pin \"DevID_tb\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC_tb\[0\] 0 " "Info: Pin \"outputVEC_tb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC_tb\[1\] 0 " "Info: Pin \"outputVEC_tb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC_tb\[2\] 0 " "Info: Pin \"outputVEC_tb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC_tb\[3\] 0 " "Info: Pin \"outputVEC_tb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputVEC_tb\[4\] 0 " "Info: Pin \"outputVEC_tb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.fit.smsg " "Info: Generated suppressed messages file C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Info: Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 29 00:56:26 2012 " "Info: Processing ended: Sun Jul 29 00:56:26 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 29 00:56:27 2012 " "Info: Processing started: Sun Jul 29 00:56:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off readID -c readID " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off readID -c readID" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 29 00:56:29 2012 " "Info: Processing ended: Sun Jul 29 00:56:29 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 29 00:56:30 2012 " "Info: Processing started: Sun Jul 29 00:56:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off readID -c readID --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off readID -c readID --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "toggle_enable_next " "Warning: Node \"toggle_enable_next\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IDread_cnt_next\[0\] " "Warning: Node \"IDread_cnt_next\[0\]\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IDread_cnt_next\[1\] " "Warning: Node \"IDread_cnt_next\[1\]\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IDread_done\$latch " "Warning: Node \"IDread_done\$latch\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output_data\[4\]\$latch " "Warning: Node \"output_data\[4\]\$latch\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DevID\[0\] " "Warning: Node \"DevID\[0\]\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DevID\[1\] " "Warning: Node \"DevID\[1\]\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DevID\[2\] " "Warning: Node \"DevID\[2\]\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DevID\[3\] " "Warning: Node \"DevID\[3\]\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DevID\[4\] " "Warning: Node \"DevID\[4\]\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DevID\[5\] " "Warning: Node \"DevID\[5\]\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DevID\[6\] " "Warning: Node \"DevID\[6\]\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DevID\[7\] " "Warning: Node \"DevID\[7\]\" is a latch" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_data\[5\] " "Info: Assuming node \"input_data\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_data\[4\] " "Info: Assuming node \"input_data\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_data\[6\] " "Info: Assuming node \"input_data\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_data\[7\] " "Info: Assuming node \"input_data\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_data\[2\] " "Info: Assuming node \"input_data\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_data\[1\] " "Info: Assuming node \"input_data\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_data\[0\] " "Info: Assuming node \"input_data\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_data\[3\] " "Info: Assuming node \"input_data\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector24~2 " "Info: Detected gated clock \"Selector24~2\" as buffer" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector24~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector23~0 " "Info: Detected gated clock \"Selector23~0\" as buffer" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector24~1 " "Info: Detected gated clock \"Selector24~1\" as buffer" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector24~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_reg.readIDwait " "Info: Detected ripple clock \"state_reg.readIDwait\" as buffer" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 60 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_reg.readIDwait" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector24~0 " "Info: Detected gated clock \"Selector24~0\" as buffer" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "toggle:toggle\|toggleDone_reg " "Info: Detected ripple clock \"toggle:toggle\|toggleDone_reg\" as buffer" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "toggle:toggle\|toggleDone_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "outputVEC1\[0\] " "Info: Detected ripple clock \"outputVEC1\[0\]\" as buffer" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "outputVEC1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "toggle:toggle\|dummy_cnt~0 " "Info: Detected gated clock \"toggle:toggle\|dummy_cnt~0\" as buffer" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "toggle:toggle\|dummy_cnt~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "toggle:toggle\|state_reg.toggle1 " "Info: Detected ripple clock \"toggle:toggle\|state_reg.toggle1\" as buffer" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 57 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "toggle:toggle\|state_reg.toggle1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "toggle:toggle\|delayCNT_reg\[3\] " "Info: Detected ripple clock \"toggle:toggle\|delayCNT_reg\[3\]\" as buffer" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "toggle:toggle\|delayCNT_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "toggle:toggle\|delayCNT_reg\[2\] " "Info: Detected ripple clock \"toggle:toggle\|delayCNT_reg\[2\]\" as buffer" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "toggle:toggle\|delayCNT_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "toggle:toggle\|delayCNT_reg\[1\] " "Info: Detected ripple clock \"toggle:toggle\|delayCNT_reg\[1\]\" as buffer" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "toggle:toggle\|delayCNT_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "toggle:toggle\|delayCNT_reg\[0\] " "Info: Detected ripple clock \"toggle:toggle\|delayCNT_reg\[0\]\" as buffer" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "toggle:toggle\|delayCNT_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "toggle:toggle\|Equal0~0 " "Info: Detected gated clock \"toggle:toggle\|Equal0~0\" as buffer" {  } { { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 115 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "toggle:toggle\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register IDread_cnt_next\[1\] register IDread_cnt\[1\] 92.28 MHz 10.836 ns Internal " "Info: Clock \"clk\" has Internal fmax of 92.28 MHz between source register \"IDread_cnt_next\[1\]\" and destination register \"IDread_cnt\[1\]\" (period= 10.836 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.084 ns + Longest register register " "Info: + Longest register to register delay is 0.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IDread_cnt_next\[1\] 1 REG LCCOMB_X1_Y24_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.084 ns IDread_cnt\[1\] 2 REG LCFF_X1_Y24_N25 1 " "Info: 2: + IC(0.000 ns) + CELL(0.084 ns) = 0.084 ns; Loc. = LCFF_X1_Y24_N25; Fanout = 1; REG Node = 'IDread_cnt\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { IDread_cnt_next[1] IDread_cnt[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 100.00 % ) " "Info: Total cell delay = 0.084 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { IDread_cnt_next[1] IDread_cnt[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.084 ns" { IDread_cnt_next[1] {} IDread_cnt[1] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.370 ns - Smallest " "Info: - Smallest clock skew is -5.370 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.659 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns IDread_cnt\[1\] 3 REG LCFF_X1_Y24_N25 1 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X1_Y24_N25; Fanout = 1; REG Node = 'IDread_cnt\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clk~clkctrl IDread_cnt[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk clk~clkctrl IDread_cnt[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk {} clk~combout {} clk~clkctrl {} IDread_cnt[1] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.029 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.787 ns) 3.080 ns toggle:toggle\|delayCNT_reg\[0\] 2 REG LCFF_X2_Y24_N7 6 " "Info: 2: + IC(1.294 ns) + CELL(0.787 ns) = 3.080 ns; Loc. = LCFF_X2_Y24_N7; Fanout = 6; REG Node = 'toggle:toggle\|delayCNT_reg\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { clk toggle:toggle|delayCNT_reg[0] } "NODE_NAME" } } { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.398 ns) 3.849 ns toggle:toggle\|Equal0~0 3 COMB LCCOMB_X2_Y24_N16 4 " "Info: 3: + IC(0.371 ns) + CELL(0.398 ns) = 3.849 ns; Loc. = LCCOMB_X2_Y24_N16; Fanout = 4; COMB Node = 'toggle:toggle\|Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { toggle:toggle|delayCNT_reg[0] toggle:toggle|Equal0~0 } "NODE_NAME" } } { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.271 ns) 4.382 ns toggle:toggle\|dummy_cnt~0 4 COMB LCCOMB_X2_Y24_N18 3 " "Info: 4: + IC(0.262 ns) + CELL(0.271 ns) = 4.382 ns; Loc. = LCCOMB_X2_Y24_N18; Fanout = 3; COMB Node = 'toggle:toggle\|dummy_cnt~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { toggle:toggle|Equal0~0 toggle:toggle|dummy_cnt~0 } "NODE_NAME" } } { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.275 ns) 5.305 ns Selector23~0 5 COMB LCCOMB_X1_Y24_N20 1 " "Info: 5: + IC(0.648 ns) + CELL(0.275 ns) = 5.305 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { toggle:toggle|dummy_cnt~0 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 6.410 ns Selector23~0clkctrl 6 COMB CLKCTRL_G0 10 " "Info: 6: + IC(1.105 ns) + CELL(0.000 ns) = 6.410 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 8.029 ns IDread_cnt_next\[1\] 7 REG LCCOMB_X1_Y24_N24 2 " "Info: 7: + IC(1.348 ns) + CELL(0.271 ns) = 8.029 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.001 ns ( 37.38 % ) " "Info: Total cell delay = 3.001 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.028 ns ( 62.62 % ) " "Info: Total interconnect delay = 5.028 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.029 ns" { clk toggle:toggle|delayCNT_reg[0] toggle:toggle|Equal0~0 toggle:toggle|dummy_cnt~0 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.029 ns" { clk {} clk~combout {} toggle:toggle|delayCNT_reg[0] {} toggle:toggle|Equal0~0 {} toggle:toggle|dummy_cnt~0 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 1.294ns 0.371ns 0.262ns 0.648ns 1.105ns 1.348ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.271ns 0.275ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk clk~clkctrl IDread_cnt[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk {} clk~combout {} clk~clkctrl {} IDread_cnt[1] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.029 ns" { clk toggle:toggle|delayCNT_reg[0] toggle:toggle|Equal0~0 toggle:toggle|dummy_cnt~0 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.029 ns" { clk {} clk~combout {} toggle:toggle|delayCNT_reg[0] {} toggle:toggle|Equal0~0 {} toggle:toggle|dummy_cnt~0 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 1.294ns 0.371ns 0.262ns 0.648ns 1.105ns 1.348ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.271ns 0.275ns 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { IDread_cnt_next[1] IDread_cnt[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.084 ns" { IDread_cnt_next[1] {} IDread_cnt[1] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clk clk~clkctrl IDread_cnt[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clk {} clk~combout {} clk~clkctrl {} IDread_cnt[1] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.029 ns" { clk toggle:toggle|delayCNT_reg[0] toggle:toggle|Equal0~0 toggle:toggle|dummy_cnt~0 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.029 ns" { clk {} clk~combout {} toggle:toggle|delayCNT_reg[0] {} toggle:toggle|Equal0~0 {} toggle:toggle|dummy_cnt~0 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 1.294ns 0.371ns 0.262ns 0.648ns 1.105ns 1.348ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.271ns 0.275ns 0.000ns 0.271ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "input_data\[5\] register register IDread_cnt_next\[1\] IDread_cnt_next\[1\] 450.05 MHz Internal " "Info: Clock \"input_data\[5\]\" Internal fmax is restricted to 450.05 MHz between source register \"IDread_cnt_next\[1\]\" and destination register \"IDread_cnt_next\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IDread_cnt_next\[1\] 1 REG LCCOMB_X1_Y24_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 0.533 ns Selector14~0 2 COMB LCCOMB_X1_Y24_N18 1 " "Info: 2: + IC(0.258 ns) + CELL(0.275 ns) = 0.533 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'Selector14~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { IDread_cnt_next[1] Selector14~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 0.922 ns IDread_cnt_next\[1\] 3 REG LCCOMB_X1_Y24_N24 2 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 0.922 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.425 ns ( 46.10 % ) " "Info: Total cell delay = 0.425 ns ( 46.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 53.90 % ) " "Info: Total interconnect delay = 0.497 ns ( 53.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[5\] destination 5.928 ns + Shortest register " "Info: + Shortest clock path from clock \"input_data\[5\]\" to destination register is 5.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns input_data\[5\] 1 CLK PIN_L4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L4; Fanout = 2; CLK Node = 'input_data\[5\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[5] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.150 ns) 1.964 ns Equal0~1 2 COMB LCCOMB_X1_Y24_N14 3 " "Info: 2: + IC(0.982 ns) + CELL(0.150 ns) = 1.964 ns; Loc. = LCCOMB_X1_Y24_N14; Fanout = 3; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { input_data[5] Equal0~1 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 2.499 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 2.499 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Equal0~1 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.204 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.204 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.309 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.309 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 5.928 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 5.928 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.966 ns ( 33.16 % ) " "Info: Total cell delay = 1.966 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.962 ns ( 66.84 % ) " "Info: Total interconnect delay = 3.962 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { input_data[5] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { input_data[5] {} input_data[5]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.982ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[5\] source 5.928 ns - Longest register " "Info: - Longest clock path from clock \"input_data\[5\]\" to source register is 5.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns input_data\[5\] 1 CLK PIN_L4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L4; Fanout = 2; CLK Node = 'input_data\[5\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[5] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.150 ns) 1.964 ns Equal0~1 2 COMB LCCOMB_X1_Y24_N14 3 " "Info: 2: + IC(0.982 ns) + CELL(0.150 ns) = 1.964 ns; Loc. = LCCOMB_X1_Y24_N14; Fanout = 3; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { input_data[5] Equal0~1 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 2.499 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 2.499 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Equal0~1 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.204 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.204 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.309 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.309 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 5.928 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 5.928 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.966 ns ( 33.16 % ) " "Info: Total cell delay = 1.966 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.962 ns ( 66.84 % ) " "Info: Total interconnect delay = 3.962 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { input_data[5] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { input_data[5] {} input_data[5]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.982ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { input_data[5] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { input_data[5] {} input_data[5]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.982ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.979 ns + " "Info: + Micro setup delay of destination is 0.979 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { input_data[5] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { input_data[5] {} input_data[5]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.982ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { IDread_cnt_next[1] {} } {  } {  } "" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "input_data\[4\] register register IDread_cnt_next\[1\] IDread_cnt_next\[1\] 450.05 MHz Internal " "Info: Clock \"input_data\[4\]\" Internal fmax is restricted to 450.05 MHz between source register \"IDread_cnt_next\[1\]\" and destination register \"IDread_cnt_next\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IDread_cnt_next\[1\] 1 REG LCCOMB_X1_Y24_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 0.533 ns Selector14~0 2 COMB LCCOMB_X1_Y24_N18 1 " "Info: 2: + IC(0.258 ns) + CELL(0.275 ns) = 0.533 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'Selector14~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { IDread_cnt_next[1] Selector14~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 0.922 ns IDread_cnt_next\[1\] 3 REG LCCOMB_X1_Y24_N24 2 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 0.922 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.425 ns ( 46.10 % ) " "Info: Total cell delay = 0.425 ns ( 46.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 53.90 % ) " "Info: Total interconnect delay = 0.497 ns ( 53.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[4\] destination 6.076 ns + Shortest register " "Info: + Shortest clock path from clock \"input_data\[4\]\" to destination register is 6.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns input_data\[4\] 1 CLK PIN_K1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 2; CLK Node = 'input_data\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[4] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.275 ns) 2.112 ns Equal0~1 2 COMB LCCOMB_X1_Y24_N14 3 " "Info: 2: + IC(0.985 ns) + CELL(0.275 ns) = 2.112 ns; Loc. = LCCOMB_X1_Y24_N14; Fanout = 3; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { input_data[4] Equal0~1 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 2.647 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 2.647 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Equal0~1 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.352 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.352 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.457 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.457 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.076 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.076 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 34.74 % ) " "Info: Total cell delay = 2.111 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.965 ns ( 65.26 % ) " "Info: Total interconnect delay = 3.965 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { input_data[4] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.076 ns" { input_data[4] {} input_data[4]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.985ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[4\] source 6.076 ns - Longest register " "Info: - Longest clock path from clock \"input_data\[4\]\" to source register is 6.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns input_data\[4\] 1 CLK PIN_K1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 2; CLK Node = 'input_data\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[4] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.275 ns) 2.112 ns Equal0~1 2 COMB LCCOMB_X1_Y24_N14 3 " "Info: 2: + IC(0.985 ns) + CELL(0.275 ns) = 2.112 ns; Loc. = LCCOMB_X1_Y24_N14; Fanout = 3; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { input_data[4] Equal0~1 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 2.647 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 2.647 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Equal0~1 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.352 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.352 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.457 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.457 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.076 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.076 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 34.74 % ) " "Info: Total cell delay = 2.111 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.965 ns ( 65.26 % ) " "Info: Total interconnect delay = 3.965 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { input_data[4] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.076 ns" { input_data[4] {} input_data[4]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.985ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { input_data[4] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.076 ns" { input_data[4] {} input_data[4]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.985ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.979 ns + " "Info: + Micro setup delay of destination is 0.979 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { input_data[4] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.076 ns" { input_data[4] {} input_data[4]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.985ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { IDread_cnt_next[1] {} } {  } {  } "" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "input_data\[6\] register register IDread_cnt_next\[1\] IDread_cnt_next\[1\] 450.05 MHz Internal " "Info: Clock \"input_data\[6\]\" Internal fmax is restricted to 450.05 MHz between source register \"IDread_cnt_next\[1\]\" and destination register \"IDread_cnt_next\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IDread_cnt_next\[1\] 1 REG LCCOMB_X1_Y24_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 0.533 ns Selector14~0 2 COMB LCCOMB_X1_Y24_N18 1 " "Info: 2: + IC(0.258 ns) + CELL(0.275 ns) = 0.533 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'Selector14~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { IDread_cnt_next[1] Selector14~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 0.922 ns IDread_cnt_next\[1\] 3 REG LCCOMB_X1_Y24_N24 2 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 0.922 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.425 ns ( 46.10 % ) " "Info: Total cell delay = 0.425 ns ( 46.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 53.90 % ) " "Info: Total interconnect delay = 0.497 ns ( 53.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[6\] destination 6.180 ns + Shortest register " "Info: + Shortest clock path from clock \"input_data\[6\]\" to destination register is 6.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input_data\[6\] 1 CLK PIN_P9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 2; CLK Node = 'input_data\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[6] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.378 ns) 2.216 ns Equal0~1 2 COMB LCCOMB_X1_Y24_N14 3 " "Info: 2: + IC(0.976 ns) + CELL(0.378 ns) = 2.216 ns; Loc. = LCCOMB_X1_Y24_N14; Fanout = 3; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { input_data[6] Equal0~1 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 2.751 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 2.751 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Equal0~1 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.456 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.456 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.561 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.561 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.180 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.180 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 35.99 % ) " "Info: Total cell delay = 2.224 ns ( 35.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.956 ns ( 64.01 % ) " "Info: Total interconnect delay = 3.956 ns ( 64.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { input_data[6] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { input_data[6] {} input_data[6]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.976ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.378ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[6\] source 6.180 ns - Longest register " "Info: - Longest clock path from clock \"input_data\[6\]\" to source register is 6.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input_data\[6\] 1 CLK PIN_P9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 2; CLK Node = 'input_data\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[6] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.378 ns) 2.216 ns Equal0~1 2 COMB LCCOMB_X1_Y24_N14 3 " "Info: 2: + IC(0.976 ns) + CELL(0.378 ns) = 2.216 ns; Loc. = LCCOMB_X1_Y24_N14; Fanout = 3; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { input_data[6] Equal0~1 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 2.751 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 2.751 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Equal0~1 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.456 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.456 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.561 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.561 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.180 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.180 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 35.99 % ) " "Info: Total cell delay = 2.224 ns ( 35.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.956 ns ( 64.01 % ) " "Info: Total interconnect delay = 3.956 ns ( 64.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { input_data[6] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { input_data[6] {} input_data[6]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.976ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.378ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { input_data[6] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { input_data[6] {} input_data[6]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.976ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.378ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.979 ns + " "Info: + Micro setup delay of destination is 0.979 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { input_data[6] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { input_data[6] {} input_data[6]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.976ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.378ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { IDread_cnt_next[1] {} } {  } {  } "" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "input_data\[7\] register register IDread_cnt_next\[1\] IDread_cnt_next\[1\] 450.05 MHz Internal " "Info: Clock \"input_data\[7\]\" Internal fmax is restricted to 450.05 MHz between source register \"IDread_cnt_next\[1\]\" and destination register \"IDread_cnt_next\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IDread_cnt_next\[1\] 1 REG LCCOMB_X1_Y24_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 0.533 ns Selector14~0 2 COMB LCCOMB_X1_Y24_N18 1 " "Info: 2: + IC(0.258 ns) + CELL(0.275 ns) = 0.533 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'Selector14~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { IDread_cnt_next[1] Selector14~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 0.922 ns IDread_cnt_next\[1\] 3 REG LCCOMB_X1_Y24_N24 2 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 0.922 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.425 ns ( 46.10 % ) " "Info: Total cell delay = 0.425 ns ( 46.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 53.90 % ) " "Info: Total interconnect delay = 0.497 ns ( 53.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[7\] destination 5.915 ns + Shortest register " "Info: + Shortest clock path from clock \"input_data\[7\]\" to destination register is 5.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns input_data\[7\] 1 CLK PIN_L6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L6; Fanout = 2; CLK Node = 'input_data\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[7] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.438 ns) 1.951 ns Equal0~1 2 COMB LCCOMB_X1_Y24_N14 3 " "Info: 2: + IC(0.681 ns) + CELL(0.438 ns) = 1.951 ns; Loc. = LCCOMB_X1_Y24_N14; Fanout = 3; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { input_data[7] Equal0~1 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 2.486 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 2.486 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Equal0~1 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.191 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.191 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.296 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.296 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 5.915 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 5.915 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 38.11 % ) " "Info: Total cell delay = 2.254 ns ( 38.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.661 ns ( 61.89 % ) " "Info: Total interconnect delay = 3.661 ns ( 61.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { input_data[7] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.915 ns" { input_data[7] {} input_data[7]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.681ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[7\] source 5.915 ns - Longest register " "Info: - Longest clock path from clock \"input_data\[7\]\" to source register is 5.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns input_data\[7\] 1 CLK PIN_L6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L6; Fanout = 2; CLK Node = 'input_data\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[7] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.438 ns) 1.951 ns Equal0~1 2 COMB LCCOMB_X1_Y24_N14 3 " "Info: 2: + IC(0.681 ns) + CELL(0.438 ns) = 1.951 ns; Loc. = LCCOMB_X1_Y24_N14; Fanout = 3; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { input_data[7] Equal0~1 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 2.486 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 2.486 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Equal0~1 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.191 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.191 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.296 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.296 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 5.915 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 5.915 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 38.11 % ) " "Info: Total cell delay = 2.254 ns ( 38.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.661 ns ( 61.89 % ) " "Info: Total interconnect delay = 3.661 ns ( 61.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { input_data[7] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.915 ns" { input_data[7] {} input_data[7]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.681ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { input_data[7] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.915 ns" { input_data[7] {} input_data[7]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.681ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.979 ns + " "Info: + Micro setup delay of destination is 0.979 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { input_data[7] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.915 ns" { input_data[7] {} input_data[7]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.681ns 0.260ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { IDread_cnt_next[1] {} } {  } {  } "" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "input_data\[2\] register register IDread_cnt_next\[1\] IDread_cnt_next\[1\] 450.05 MHz Internal " "Info: Clock \"input_data\[2\]\" Internal fmax is restricted to 450.05 MHz between source register \"IDread_cnt_next\[1\]\" and destination register \"IDread_cnt_next\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IDread_cnt_next\[1\] 1 REG LCCOMB_X1_Y24_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 0.533 ns Selector14~0 2 COMB LCCOMB_X1_Y24_N18 1 " "Info: 2: + IC(0.258 ns) + CELL(0.275 ns) = 0.533 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'Selector14~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { IDread_cnt_next[1] Selector14~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 0.922 ns IDread_cnt_next\[1\] 3 REG LCCOMB_X1_Y24_N24 2 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 0.922 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.425 ns ( 46.10 % ) " "Info: Total cell delay = 0.425 ns ( 46.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 53.90 % ) " "Info: Total interconnect delay = 0.497 ns ( 53.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[2\] destination 6.042 ns + Shortest register " "Info: + Shortest clock path from clock \"input_data\[2\]\" to destination register is 6.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input_data\[2\] 1 CLK PIN_L2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_L2; Fanout = 2; CLK Node = 'input_data\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[2] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.150 ns) 1.708 ns Equal0~0 2 COMB LCCOMB_X1_Y24_N22 3 " "Info: 2: + IC(0.696 ns) + CELL(0.150 ns) = 1.708 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { input_data[2] Equal0~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.438 ns) 2.613 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.467 ns) + CELL(0.438 ns) = 2.613 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Equal0~0 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.318 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.318 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.423 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.423 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.042 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.042 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 35.73 % ) " "Info: Total cell delay = 2.159 ns ( 35.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.883 ns ( 64.27 % ) " "Info: Total interconnect delay = 3.883 ns ( 64.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { input_data[2] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { input_data[2] {} input_data[2]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.696ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.150ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[2\] source 6.042 ns - Longest register " "Info: - Longest clock path from clock \"input_data\[2\]\" to source register is 6.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input_data\[2\] 1 CLK PIN_L2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_L2; Fanout = 2; CLK Node = 'input_data\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[2] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.150 ns) 1.708 ns Equal0~0 2 COMB LCCOMB_X1_Y24_N22 3 " "Info: 2: + IC(0.696 ns) + CELL(0.150 ns) = 1.708 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { input_data[2] Equal0~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.438 ns) 2.613 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.467 ns) + CELL(0.438 ns) = 2.613 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Equal0~0 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.318 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.318 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.423 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.423 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.042 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.042 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 35.73 % ) " "Info: Total cell delay = 2.159 ns ( 35.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.883 ns ( 64.27 % ) " "Info: Total interconnect delay = 3.883 ns ( 64.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { input_data[2] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { input_data[2] {} input_data[2]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.696ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.150ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { input_data[2] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { input_data[2] {} input_data[2]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.696ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.150ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.979 ns + " "Info: + Micro setup delay of destination is 0.979 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { input_data[2] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { input_data[2] {} input_data[2]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.696ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.150ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { IDread_cnt_next[1] {} } {  } {  } "" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "input_data\[1\] register register IDread_cnt_next\[1\] IDread_cnt_next\[1\] 450.05 MHz Internal " "Info: Clock \"input_data\[1\]\" Internal fmax is restricted to 450.05 MHz between source register \"IDread_cnt_next\[1\]\" and destination register \"IDread_cnt_next\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IDread_cnt_next\[1\] 1 REG LCCOMB_X1_Y24_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 0.533 ns Selector14~0 2 COMB LCCOMB_X1_Y24_N18 1 " "Info: 2: + IC(0.258 ns) + CELL(0.275 ns) = 0.533 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'Selector14~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { IDread_cnt_next[1] Selector14~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 0.922 ns IDread_cnt_next\[1\] 3 REG LCCOMB_X1_Y24_N24 2 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 0.922 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.425 ns ( 46.10 % ) " "Info: Total cell delay = 0.425 ns ( 46.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 53.90 % ) " "Info: Total interconnect delay = 0.497 ns ( 53.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[1\] destination 6.158 ns + Shortest register " "Info: + Shortest clock path from clock \"input_data\[1\]\" to destination register is 6.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns input_data\[1\] 1 CLK PIN_L9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L9; Fanout = 2; CLK Node = 'input_data\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.275 ns) 1.824 ns Equal0~0 2 COMB LCCOMB_X1_Y24_N22 3 " "Info: 2: + IC(0.717 ns) + CELL(0.275 ns) = 1.824 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { input_data[1] Equal0~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.438 ns) 2.729 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.467 ns) + CELL(0.438 ns) = 2.729 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Equal0~0 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.434 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.434 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.539 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.539 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.158 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.158 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 36.60 % ) " "Info: Total cell delay = 2.254 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 63.40 % ) " "Info: Total interconnect delay = 3.904 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.158 ns" { input_data[1] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.158 ns" { input_data[1] {} input_data[1]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.717ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.275ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[1\] source 6.158 ns - Longest register " "Info: - Longest clock path from clock \"input_data\[1\]\" to source register is 6.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns input_data\[1\] 1 CLK PIN_L9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L9; Fanout = 2; CLK Node = 'input_data\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.275 ns) 1.824 ns Equal0~0 2 COMB LCCOMB_X1_Y24_N22 3 " "Info: 2: + IC(0.717 ns) + CELL(0.275 ns) = 1.824 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { input_data[1] Equal0~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.438 ns) 2.729 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.467 ns) + CELL(0.438 ns) = 2.729 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Equal0~0 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.434 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.434 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.539 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.539 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.158 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.158 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 36.60 % ) " "Info: Total cell delay = 2.254 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 63.40 % ) " "Info: Total interconnect delay = 3.904 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.158 ns" { input_data[1] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.158 ns" { input_data[1] {} input_data[1]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.717ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.275ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.158 ns" { input_data[1] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.158 ns" { input_data[1] {} input_data[1]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.717ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.275ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.979 ns + " "Info: + Micro setup delay of destination is 0.979 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.158 ns" { input_data[1] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.158 ns" { input_data[1] {} input_data[1]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.717ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.275ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { IDread_cnt_next[1] {} } {  } {  } "" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "input_data\[0\] register register IDread_cnt_next\[1\] IDread_cnt_next\[1\] 450.05 MHz Internal " "Info: Clock \"input_data\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"IDread_cnt_next\[1\]\" and destination register \"IDread_cnt_next\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IDread_cnt_next\[1\] 1 REG LCCOMB_X1_Y24_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 0.533 ns Selector14~0 2 COMB LCCOMB_X1_Y24_N18 1 " "Info: 2: + IC(0.258 ns) + CELL(0.275 ns) = 0.533 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'Selector14~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { IDread_cnt_next[1] Selector14~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 0.922 ns IDread_cnt_next\[1\] 3 REG LCCOMB_X1_Y24_N24 2 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 0.922 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.425 ns ( 46.10 % ) " "Info: Total cell delay = 0.425 ns ( 46.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 53.90 % ) " "Info: Total interconnect delay = 0.497 ns ( 53.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[0\] destination 6.246 ns + Shortest register " "Info: + Shortest clock path from clock \"input_data\[0\]\" to destination register is 6.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns input_data\[0\] 1 CLK PIN_L7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 2; CLK Node = 'input_data\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[0] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.371 ns) 1.912 ns Equal0~0 2 COMB LCCOMB_X1_Y24_N22 3 " "Info: 2: + IC(0.709 ns) + CELL(0.371 ns) = 1.912 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { input_data[0] Equal0~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.438 ns) 2.817 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.467 ns) + CELL(0.438 ns) = 2.817 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Equal0~0 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.522 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.522 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.627 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.627 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.246 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.246 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 37.62 % ) " "Info: Total cell delay = 2.350 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.896 ns ( 62.38 % ) " "Info: Total interconnect delay = 3.896 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { input_data[0] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.246 ns" { input_data[0] {} input_data[0]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.709ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.371ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[0\] source 6.246 ns - Longest register " "Info: - Longest clock path from clock \"input_data\[0\]\" to source register is 6.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns input_data\[0\] 1 CLK PIN_L7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 2; CLK Node = 'input_data\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[0] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.371 ns) 1.912 ns Equal0~0 2 COMB LCCOMB_X1_Y24_N22 3 " "Info: 2: + IC(0.709 ns) + CELL(0.371 ns) = 1.912 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { input_data[0] Equal0~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.438 ns) 2.817 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.467 ns) + CELL(0.438 ns) = 2.817 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Equal0~0 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.522 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.522 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.627 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.627 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.246 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.246 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 37.62 % ) " "Info: Total cell delay = 2.350 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.896 ns ( 62.38 % ) " "Info: Total interconnect delay = 3.896 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { input_data[0] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.246 ns" { input_data[0] {} input_data[0]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.709ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.371ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { input_data[0] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.246 ns" { input_data[0] {} input_data[0]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.709ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.371ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.979 ns + " "Info: + Micro setup delay of destination is 0.979 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { input_data[0] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.246 ns" { input_data[0] {} input_data[0]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.709ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.832ns 0.371ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { IDread_cnt_next[1] {} } {  } {  } "" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "input_data\[3\] register register IDread_cnt_next\[1\] IDread_cnt_next\[1\] 450.05 MHz Internal " "Info: Clock \"input_data\[3\]\" Internal fmax is restricted to 450.05 MHz between source register \"IDread_cnt_next\[1\]\" and destination register \"IDread_cnt_next\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IDread_cnt_next\[1\] 1 REG LCCOMB_X1_Y24_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 0.533 ns Selector14~0 2 COMB LCCOMB_X1_Y24_N18 1 " "Info: 2: + IC(0.258 ns) + CELL(0.275 ns) = 0.533 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'Selector14~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { IDread_cnt_next[1] Selector14~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 0.922 ns IDread_cnt_next\[1\] 3 REG LCCOMB_X1_Y24_N24 2 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 0.922 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.425 ns ( 46.10 % ) " "Info: Total cell delay = 0.425 ns ( 46.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 53.90 % ) " "Info: Total interconnect delay = 0.497 ns ( 53.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[3\] destination 6.326 ns + Shortest register " "Info: + Shortest clock path from clock \"input_data\[3\]\" to destination register is 6.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input_data\[3\] 1 CLK PIN_L3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_L3; Fanout = 2; CLK Node = 'input_data\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[3] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.398 ns) 1.992 ns Equal0~0 2 COMB LCCOMB_X1_Y24_N22 3 " "Info: 2: + IC(0.732 ns) + CELL(0.398 ns) = 1.992 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { input_data[3] Equal0~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.438 ns) 2.897 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.467 ns) + CELL(0.438 ns) = 2.897 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Equal0~0 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.602 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.602 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.707 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.707 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.326 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.326 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.407 ns ( 38.05 % ) " "Info: Total cell delay = 2.407 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.919 ns ( 61.95 % ) " "Info: Total interconnect delay = 3.919 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { input_data[3] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { input_data[3] {} input_data[3]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.732ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.398ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[3\] source 6.326 ns - Longest register " "Info: - Longest clock path from clock \"input_data\[3\]\" to source register is 6.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input_data\[3\] 1 CLK PIN_L3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_L3; Fanout = 2; CLK Node = 'input_data\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[3] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.398 ns) 1.992 ns Equal0~0 2 COMB LCCOMB_X1_Y24_N22 3 " "Info: 2: + IC(0.732 ns) + CELL(0.398 ns) = 1.992 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { input_data[3] Equal0~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.438 ns) 2.897 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.467 ns) + CELL(0.438 ns) = 2.897 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Equal0~0 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.602 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.602 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.707 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.707 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 6.326 ns IDread_cnt_next\[1\] 6 REG LCCOMB_X1_Y24_N24 2 " "Info: 6: + IC(1.348 ns) + CELL(0.271 ns) = 6.326 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.407 ns ( 38.05 % ) " "Info: Total cell delay = 2.407 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.919 ns ( 61.95 % ) " "Info: Total interconnect delay = 3.919 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { input_data[3] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { input_data[3] {} input_data[3]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.732ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.398ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { input_data[3] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { input_data[3] {} input_data[3]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.732ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.398ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.979 ns + " "Info: + Micro setup delay of destination is 0.979 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { IDread_cnt_next[1] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { IDread_cnt_next[1] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.258ns 0.239ns } { 0.000ns 0.275ns 0.150ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { input_data[3] Equal0~0 Selector24~2 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { input_data[3] {} input_data[3]~combout {} Equal0~0 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 0.732ns 0.467ns 0.267ns 1.105ns 1.348ns } { 0.000ns 0.862ns 0.398ns 0.438ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { IDread_cnt_next[1] {} } {  } {  } "" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "outputVEC1\[0\] IDread_cnt_next\[1\] clk 3.911 ns " "Info: Found hold time violation between source  pin or register \"outputVEC1\[0\]\" and destination pin or register \"IDread_cnt_next\[1\]\" for clock \"clk\" (Hold time is 3.911 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.348 ns + Largest " "Info: + Largest clock skew is 5.348 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.029 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.787 ns) 3.080 ns toggle:toggle\|delayCNT_reg\[0\] 2 REG LCFF_X2_Y24_N7 6 " "Info: 2: + IC(1.294 ns) + CELL(0.787 ns) = 3.080 ns; Loc. = LCFF_X2_Y24_N7; Fanout = 6; REG Node = 'toggle:toggle\|delayCNT_reg\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { clk toggle:toggle|delayCNT_reg[0] } "NODE_NAME" } } { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.398 ns) 3.849 ns toggle:toggle\|Equal0~0 3 COMB LCCOMB_X2_Y24_N16 4 " "Info: 3: + IC(0.371 ns) + CELL(0.398 ns) = 3.849 ns; Loc. = LCCOMB_X2_Y24_N16; Fanout = 4; COMB Node = 'toggle:toggle\|Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { toggle:toggle|delayCNT_reg[0] toggle:toggle|Equal0~0 } "NODE_NAME" } } { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.271 ns) 4.382 ns toggle:toggle\|dummy_cnt~0 4 COMB LCCOMB_X2_Y24_N18 3 " "Info: 4: + IC(0.262 ns) + CELL(0.271 ns) = 4.382 ns; Loc. = LCCOMB_X2_Y24_N18; Fanout = 3; COMB Node = 'toggle:toggle\|dummy_cnt~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { toggle:toggle|Equal0~0 toggle:toggle|dummy_cnt~0 } "NODE_NAME" } } { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.275 ns) 5.305 ns Selector23~0 5 COMB LCCOMB_X1_Y24_N20 1 " "Info: 5: + IC(0.648 ns) + CELL(0.275 ns) = 5.305 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { toggle:toggle|dummy_cnt~0 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 6.410 ns Selector23~0clkctrl 6 COMB CLKCTRL_G0 10 " "Info: 6: + IC(1.105 ns) + CELL(0.000 ns) = 6.410 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.271 ns) 8.029 ns IDread_cnt_next\[1\] 7 REG LCCOMB_X1_Y24_N24 2 " "Info: 7: + IC(1.348 ns) + CELL(0.271 ns) = 8.029 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.001 ns ( 37.38 % ) " "Info: Total cell delay = 3.001 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.028 ns ( 62.62 % ) " "Info: Total interconnect delay = 5.028 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.029 ns" { clk toggle:toggle|delayCNT_reg[0] toggle:toggle|Equal0~0 toggle:toggle|dummy_cnt~0 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.029 ns" { clk {} clk~combout {} toggle:toggle|delayCNT_reg[0] {} toggle:toggle|Equal0~0 {} toggle:toggle|dummy_cnt~0 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 1.294ns 0.371ns 0.262ns 0.648ns 1.105ns 1.348ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.271ns 0.275ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.537 ns) 2.681 ns outputVEC1\[0\] 2 REG LCFF_X1_Y24_N31 15 " "Info: 2: + IC(1.145 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X1_Y24_N31; Fanout = 15; REG Node = 'outputVEC1\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { clk outputVEC1[0] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk outputVEC1[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} outputVEC1[0] {} } { 0.000ns 0.000ns 1.145ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.029 ns" { clk toggle:toggle|delayCNT_reg[0] toggle:toggle|Equal0~0 toggle:toggle|dummy_cnt~0 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.029 ns" { clk {} clk~combout {} toggle:toggle|delayCNT_reg[0] {} toggle:toggle|Equal0~0 {} toggle:toggle|dummy_cnt~0 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 1.294ns 0.371ns 0.262ns 0.648ns 1.105ns 1.348ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.271ns 0.275ns 0.000ns 0.271ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk outputVEC1[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} outputVEC1[0] {} } { 0.000ns 0.000ns 1.145ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.187 ns - Shortest register register " "Info: - Shortest register to register delay is 1.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns outputVEC1\[0\] 1 REG LCFF_X1_Y24_N31 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N31; Fanout = 15; REG Node = 'outputVEC1\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC1[0] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.419 ns) 0.798 ns Selector14~0 2 COMB LCCOMB_X1_Y24_N18 1 " "Info: 2: + IC(0.379 ns) + CELL(0.419 ns) = 0.798 ns; Loc. = LCCOMB_X1_Y24_N18; Fanout = 1; COMB Node = 'Selector14~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { outputVEC1[0] Selector14~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 1.187 ns IDread_cnt_next\[1\] 3 REG LCCOMB_X1_Y24_N24 2 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 1.187 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 2; REG Node = 'IDread_cnt_next\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 47.94 % ) " "Info: Total cell delay = 0.569 ns ( 47.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.618 ns ( 52.06 % ) " "Info: Total interconnect delay = 0.618 ns ( 52.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { outputVEC1[0] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.187 ns" { outputVEC1[0] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.379ns 0.239ns } { 0.000ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 92 -1 0 } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.029 ns" { clk toggle:toggle|delayCNT_reg[0] toggle:toggle|Equal0~0 toggle:toggle|dummy_cnt~0 Selector23~0 Selector23~0clkctrl IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.029 ns" { clk {} clk~combout {} toggle:toggle|delayCNT_reg[0] {} toggle:toggle|Equal0~0 {} toggle:toggle|dummy_cnt~0 {} Selector23~0 {} Selector23~0clkctrl {} IDread_cnt_next[1] {} } { 0.000ns 0.000ns 1.294ns 0.371ns 0.262ns 0.648ns 1.105ns 1.348ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.271ns 0.275ns 0.000ns 0.271ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk outputVEC1[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} outputVEC1[0] {} } { 0.000ns 0.000ns 1.145ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { outputVEC1[0] Selector14~0 IDread_cnt_next[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "1.187 ns" { outputVEC1[0] {} Selector14~0 {} IDread_cnt_next[1] {} } { 0.000ns 0.379ns 0.239ns } { 0.000ns 0.419ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DevID\[1\] input_data\[1\] input_data\[7\] 2.471 ns register " "Info: tsu for register \"DevID\[1\]\" (data pin = \"input_data\[1\]\", clock pin = \"input_data\[7\]\") is 2.471 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.583 ns + Longest pin register " "Info: + Longest pin to register delay is 7.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns input_data\[1\] 1 CLK PIN_L9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L9; Fanout = 2; CLK Node = 'input_data\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.982 ns) + CELL(0.393 ns) 6.207 ns Selector22~0 2 COMB LCCOMB_X1_Y24_N10 1 " "Info: 2: + IC(4.982 ns) + CELL(0.393 ns) = 6.207 ns; Loc. = LCCOMB_X1_Y24_N10; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { input_data[1] Selector22~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.419 ns) 7.583 ns DevID\[1\] 3 REG LCCOMB_X2_Y18_N16 1 " "Info: 3: + IC(0.957 ns) + CELL(0.419 ns) = 7.583 ns; Loc. = LCCOMB_X2_Y18_N16; Fanout = 1; REG Node = 'DevID\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { Selector22~0 DevID[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.644 ns ( 21.68 % ) " "Info: Total cell delay = 1.644 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.939 ns ( 78.32 % ) " "Info: Total interconnect delay = 5.939 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.583 ns" { input_data[1] Selector22~0 DevID[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.583 ns" { input_data[1] {} input_data[1]~combout {} Selector22~0 {} DevID[1] {} } { 0.000ns 0.000ns 4.982ns 0.957ns } { 0.000ns 0.832ns 0.393ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.676 ns + " "Info: + Micro setup delay of destination is 0.676 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input_data\[7\] destination 5.788 ns - Shortest register " "Info: - Shortest clock path from clock \"input_data\[7\]\" to destination register is 5.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns input_data\[7\] 1 CLK PIN_L6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L6; Fanout = 2; CLK Node = 'input_data\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[7] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.438 ns) 1.951 ns Equal0~1 2 COMB LCCOMB_X1_Y24_N14 3 " "Info: 2: + IC(0.681 ns) + CELL(0.438 ns) = 1.951 ns; Loc. = LCCOMB_X1_Y24_N14; Fanout = 3; COMB Node = 'Equal0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { input_data[7] Equal0~1 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 2.486 ns Selector24~2 3 COMB LCCOMB_X1_Y24_N16 1 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 2.486 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 1; COMB Node = 'Selector24~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Equal0~1 Selector24~2 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.191 ns Selector23~0 4 COMB LCCOMB_X1_Y24_N20 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.191 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Selector24~2 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 4.296 ns Selector23~0clkctrl 5 COMB CLKCTRL_G0 10 " "Info: 5: + IC(1.105 ns) + CELL(0.000 ns) = 4.296 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.150 ns) 5.788 ns DevID\[1\] 6 REG LCCOMB_X2_Y18_N16 1 " "Info: 6: + IC(1.342 ns) + CELL(0.150 ns) = 5.788 ns; Loc. = LCCOMB_X2_Y18_N16; Fanout = 1; REG Node = 'DevID\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Selector23~0clkctrl DevID[1] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.133 ns ( 36.85 % ) " "Info: Total cell delay = 2.133 ns ( 36.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.655 ns ( 63.15 % ) " "Info: Total interconnect delay = 3.655 ns ( 63.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.788 ns" { input_data[7] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl DevID[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.788 ns" { input_data[7] {} input_data[7]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} DevID[1] {} } { 0.000ns 0.000ns 0.681ns 0.260ns 0.267ns 1.105ns 1.342ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.583 ns" { input_data[1] Selector22~0 DevID[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.583 ns" { input_data[1] {} input_data[1]~combout {} Selector22~0 {} DevID[1] {} } { 0.000ns 0.000ns 4.982ns 0.957ns } { 0.000ns 0.832ns 0.393ns 0.419ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.788 ns" { input_data[7] Equal0~1 Selector24~2 Selector23~0 Selector23~0clkctrl DevID[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.788 ns" { input_data[7] {} input_data[7]~combout {} Equal0~1 {} Selector24~2 {} Selector23~0 {} Selector23~0clkctrl {} DevID[1] {} } { 0.000ns 0.000ns 0.681ns 0.260ns 0.267ns 1.105ns 1.342ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk DevID_tb\[6\] DevID\[6\] 11.439 ns register " "Info: tco from clock \"clk\" to destination pin \"DevID_tb\[6\]\" through register \"DevID\[6\]\" is 11.439 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.034 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.787 ns) 3.080 ns toggle:toggle\|delayCNT_reg\[0\] 2 REG LCFF_X2_Y24_N7 6 " "Info: 2: + IC(1.294 ns) + CELL(0.787 ns) = 3.080 ns; Loc. = LCFF_X2_Y24_N7; Fanout = 6; REG Node = 'toggle:toggle\|delayCNT_reg\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { clk toggle:toggle|delayCNT_reg[0] } "NODE_NAME" } } { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.398 ns) 3.849 ns toggle:toggle\|Equal0~0 3 COMB LCCOMB_X2_Y24_N16 4 " "Info: 3: + IC(0.371 ns) + CELL(0.398 ns) = 3.849 ns; Loc. = LCCOMB_X2_Y24_N16; Fanout = 4; COMB Node = 'toggle:toggle\|Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { toggle:toggle|delayCNT_reg[0] toggle:toggle|Equal0~0 } "NODE_NAME" } } { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.271 ns) 4.382 ns toggle:toggle\|dummy_cnt~0 4 COMB LCCOMB_X2_Y24_N18 3 " "Info: 4: + IC(0.262 ns) + CELL(0.271 ns) = 4.382 ns; Loc. = LCCOMB_X2_Y24_N18; Fanout = 3; COMB Node = 'toggle:toggle\|dummy_cnt~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { toggle:toggle|Equal0~0 toggle:toggle|dummy_cnt~0 } "NODE_NAME" } } { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.275 ns) 5.305 ns Selector23~0 5 COMB LCCOMB_X1_Y24_N20 1 " "Info: 5: + IC(0.648 ns) + CELL(0.275 ns) = 5.305 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'Selector23~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { toggle:toggle|dummy_cnt~0 Selector23~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.000 ns) 6.410 ns Selector23~0clkctrl 6 COMB CLKCTRL_G0 10 " "Info: 6: + IC(1.105 ns) + CELL(0.000 ns) = 6.410 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Selector23~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { Selector23~0 Selector23~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.275 ns) 8.034 ns DevID\[6\] 7 REG LCCOMB_X1_Y26_N28 1 " "Info: 7: + IC(1.349 ns) + CELL(0.275 ns) = 8.034 ns; Loc. = LCCOMB_X1_Y26_N28; Fanout = 1; REG Node = 'DevID\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { Selector23~0clkctrl DevID[6] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.005 ns ( 37.40 % ) " "Info: Total cell delay = 3.005 ns ( 37.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.029 ns ( 62.60 % ) " "Info: Total interconnect delay = 5.029 ns ( 62.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { clk toggle:toggle|delayCNT_reg[0] toggle:toggle|Equal0~0 toggle:toggle|dummy_cnt~0 Selector23~0 Selector23~0clkctrl DevID[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.034 ns" { clk {} clk~combout {} toggle:toggle|delayCNT_reg[0] {} toggle:toggle|Equal0~0 {} toggle:toggle|dummy_cnt~0 {} Selector23~0 {} Selector23~0clkctrl {} DevID[6] {} } { 0.000ns 0.000ns 1.294ns 0.371ns 0.262ns 0.648ns 1.105ns 1.349ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.271ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.405 ns + Longest register pin " "Info: + Longest register to pin delay is 3.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DevID\[6\] 1 REG LCCOMB_X1_Y26_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y26_N28; Fanout = 1; REG Node = 'DevID\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DevID[6] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(2.652 ns) 3.405 ns DevID_tb\[6\] 2 PIN PIN_H1 0 " "Info: 2: + IC(0.753 ns) + CELL(2.652 ns) = 3.405 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'DevID_tb\[6\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.405 ns" { DevID[6] DevID_tb[6] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 77.89 % ) " "Info: Total cell delay = 2.652 ns ( 77.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.753 ns ( 22.11 % ) " "Info: Total interconnect delay = 0.753 ns ( 22.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.405 ns" { DevID[6] DevID_tb[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.405 ns" { DevID[6] {} DevID_tb[6] {} } { 0.000ns 0.753ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { clk toggle:toggle|delayCNT_reg[0] toggle:toggle|Equal0~0 toggle:toggle|dummy_cnt~0 Selector23~0 Selector23~0clkctrl DevID[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.034 ns" { clk {} clk~combout {} toggle:toggle|delayCNT_reg[0] {} toggle:toggle|Equal0~0 {} toggle:toggle|dummy_cnt~0 {} Selector23~0 {} Selector23~0clkctrl {} DevID[6] {} } { 0.000ns 0.000ns 1.294ns 0.371ns 0.262ns 0.648ns 1.105ns 1.349ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.271ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.405 ns" { DevID[6] DevID_tb[6] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.405 ns" { DevID[6] {} DevID_tb[6] {} } { 0.000ns 0.753ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "output_data\[4\]\$latch input_data\[2\] clk 2.668 ns register " "Info: th for register \"output_data\[4\]\$latch\" (data pin = \"input_data\[2\]\", clock pin = \"clk\") is 2.668 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.387 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.787 ns) 2.704 ns toggle:toggle\|toggleDone_reg 2 REG LCFF_X1_Y23_N3 10 " "Info: 2: + IC(0.918 ns) + CELL(0.787 ns) = 2.704 ns; Loc. = LCFF_X1_Y23_N3; Fanout = 10; REG Node = 'toggle:toggle\|toggleDone_reg'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clk toggle:toggle|toggleDone_reg } "NODE_NAME" } } { "../toggle/toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.150 ns) 3.664 ns Selector24~0 3 COMB LCCOMB_X1_Y24_N30 2 " "Info: 3: + IC(0.810 ns) + CELL(0.150 ns) = 3.664 ns; Loc. = LCCOMB_X1_Y24_N30; Fanout = 2; COMB Node = 'Selector24~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { toggle:toggle|toggleDone_reg Selector24~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.000 ns) 4.791 ns Selector24~0clkctrl 4 COMB CLKCTRL_G1 2 " "Info: 4: + IC(1.127 ns) + CELL(0.000 ns) = 4.791 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'Selector24~0clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { Selector24~0 Selector24~0clkctrl } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.271 ns) 6.387 ns output_data\[4\]\$latch 5 REG LCCOMB_X1_Y25_N6 2 " "Info: 5: + IC(1.325 ns) + CELL(0.271 ns) = 6.387 ns; Loc. = LCCOMB_X1_Y25_N6; Fanout = 2; REG Node = 'output_data\[4\]\$latch'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Selector24~0clkctrl output_data[4]$latch } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.207 ns ( 34.55 % ) " "Info: Total cell delay = 2.207 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.180 ns ( 65.45 % ) " "Info: Total interconnect delay = 4.180 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { clk toggle:toggle|toggleDone_reg Selector24~0 Selector24~0clkctrl output_data[4]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.387 ns" { clk {} clk~combout {} toggle:toggle|toggleDone_reg {} Selector24~0 {} Selector24~0clkctrl {} output_data[4]$latch {} } { 0.000ns 0.000ns 0.918ns 0.810ns 1.127ns 1.325ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.719 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input_data\[2\] 1 CLK PIN_L2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_L2; Fanout = 2; CLK Node = 'input_data\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[2] } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.150 ns) 1.708 ns Equal0~0 2 COMB LCCOMB_X1_Y24_N22 3 " "Info: 2: + IC(0.696 ns) + CELL(0.150 ns) = 1.708 ns; Loc. = LCCOMB_X1_Y24_N22; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { input_data[2] Equal0~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.275 ns) 2.442 ns Selector26~0 3 COMB LCCOMB_X1_Y24_N0 4 " "Info: 3: + IC(0.459 ns) + CELL(0.275 ns) = 2.442 ns; Loc. = LCCOMB_X1_Y24_N0; Fanout = 4; COMB Node = 'Selector26~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Equal0~0 Selector26~0 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.149 ns) 3.056 ns Selector26~1 4 COMB LCCOMB_X1_Y25_N2 2 " "Info: 4: + IC(0.465 ns) + CELL(0.149 ns) = 3.056 ns; Loc. = LCCOMB_X1_Y25_N2; Fanout = 2; COMB Node = 'Selector26~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { Selector26~0 Selector26~1 } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.420 ns) 3.719 ns output_data\[4\]\$latch 5 REG LCCOMB_X1_Y25_N6 2 " "Info: 5: + IC(0.243 ns) + CELL(0.420 ns) = 3.719 ns; Loc. = LCCOMB_X1_Y25_N6; Fanout = 2; REG Node = 'output_data\[4\]\$latch'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { Selector26~1 output_data[4]$latch } "NODE_NAME" } } { "readID.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/readID.v" 104 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 49.91 % ) " "Info: Total cell delay = 1.856 ns ( 49.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.863 ns ( 50.09 % ) " "Info: Total interconnect delay = 1.863 ns ( 50.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { input_data[2] Equal0~0 Selector26~0 Selector26~1 output_data[4]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { input_data[2] {} input_data[2]~combout {} Equal0~0 {} Selector26~0 {} Selector26~1 {} output_data[4]$latch {} } { 0.000ns 0.000ns 0.696ns 0.459ns 0.465ns 0.243ns } { 0.000ns 0.862ns 0.150ns 0.275ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { clk toggle:toggle|toggleDone_reg Selector24~0 Selector24~0clkctrl output_data[4]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.387 ns" { clk {} clk~combout {} toggle:toggle|toggleDone_reg {} Selector24~0 {} Selector24~0clkctrl {} output_data[4]$latch {} } { 0.000ns 0.000ns 0.918ns 0.810ns 1.127ns 1.325ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.271ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { input_data[2] Equal0~0 Selector26~0 Selector26~1 output_data[4]$latch } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { input_data[2] {} input_data[2]~combout {} Equal0~0 {} Selector26~0 {} Selector26~1 {} output_data[4]$latch {} } { 0.000ns 0.000ns 0.696ns 0.459ns 0.465ns 0.243ns } { 0.000ns 0.862ns 0.150ns 0.275ns 0.149ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 29 00:56:31 2012 " "Info: Processing ended: Sun Jul 29 00:56:31 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 29 00:56:32 2012 " "Info: Processing started: Sun Jul 29 00:56:32 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off readID -c readID " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off readID -c readID" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "readID.vo readID_v.sdo C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/simulation/modelsim/ simulation " "Info: Generated files \"readID.vo\" and \"readID_v.sdo\" in directory \"C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/readID/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 29 00:56:33 2012 " "Info: Processing ended: Sun Jul 29 00:56:33 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Info: Quartus II Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
