$date
	Thu May 26 17:11:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " error_count [31:0] $end
$var reg 32 # i1 [31:0] $end
$var reg 32 $ i2 [31:0] $end
$var integer 32 % i [31:0] $end
$scope module adderInstance $end
$var wire 32 & input1 [31:0] $end
$var wire 32 ' input2 [31:0] $end
$var wire 32 ( out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 %
b1 "
b1001 $
b1001 '
b1111 !
b1111 (
b110 #
b110 &
#20
b10 %
b10 "
b10010 !
b10010 (
b1001 #
b1001 &
#30
b11 %
b11 "
b101 $
b101 '
b1010 !
b1010 (
b101 #
b101 &
#40
b100 %
b100 "
b100 $
b100 '
b1011 !
b1011 (
b111 #
b111 &
#50
b101 %
b101 "
b111 $
b111 '
b10000 !
b10000 (
b1001 #
b1001 &
#60
b110 %
b110 "
b101 $
b101 '
b1011 !
b1011 (
b110 #
b110 &
#70
b111 %
b111 "
b0 $
b0 '
b111 !
b111 (
b111 #
b111 &
#80
b1000 %
b1000 "
b1111 !
b1111 (
b1000 $
b1000 '
#90
b1001 %
b1001 "
b100 $
b100 '
b1101 !
b1101 (
b1001 #
b1001 &
#100
b1010 %
b1010 "
b111 $
b111 '
b1010 !
b1010 (
b11 #
b11 &
