{"files":[{"patch":"@@ -1702,1 +1702,1 @@\n-  vsetivli(x0, 1, sew, lmul);\n+  vsetivli(x0, 1, sew, Assembler::m1);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2888,1 +2888,1 @@\n-  format %{ \"vsetivli x0, 1, e32, m2, tu, mu\\t#@compressBitsI\\n\\t\"\n+  format %{ \"vsetivli x0, 1, e32, m1, tu, mu\\t#@compressBitsI\\n\\t\"\n@@ -2895,2 +2895,2 @@\n-            \"vsetivli x0, 1, e32, m2, tu, mu\\n\\t\"\n-            \"vmv.v.x $v0, $mask\\n\\t\"\n+            \"vsetivli x0, 1, e32, m1, tu, mu\\n\\t\"\n+            \"vmv.s.x $v0, $mask\\n\\t\"\n@@ -2900,1 +2900,1 @@\n-            \"vsetivli x0, 1, e32, m2, tu, mu\\n\\t\"\n+            \"vsetivli x0, 1, e32, m1, tu, mu\\n\\t\"\n@@ -2915,1 +2915,1 @@\n-  format %{ \"vsetivli x0, 1, e64, m4, tu, mu\\t#@compressBitsL\\n\\t\"\n+  format %{ \"vsetivli x0, 1, e64, m1, tu, mu\\t#@compressBitsL\\n\\t\"\n@@ -2922,2 +2922,2 @@\n-            \"vsetivli x0, 1, e64, m4, tu, mu\\n\\t\"\n-            \"vmv.v.x $v0, $mask\\n\\t\"\n+            \"vsetivli x0, 1, e64, m1, tu, mu\\n\\t\"\n+            \"vmv.s.x $v0, $mask\\n\\t\"\n@@ -2927,1 +2927,1 @@\n-            \"vsetivli x0, 1, e64, m4, tu, mu\\n\\t\"\n+            \"vsetivli x0, 1, e64, m1, tu, mu\\n\\t\"\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"}]}