(declare-fun temp824_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp824_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp824_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp824_4 () (_ BitVec 64))
(declare-fun temp824_5 () (_ BitVec 64))
(declare-fun temp824_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp824_7 () (_ BitVec 64))
(declare-fun temp824_8 () (_ BitVec 64))
(declare-fun temp824_9 () (_ BitVec 64))
(declare-fun temp824_10 () (_ BitVec 64))
(declare-fun temp824_11 () (_ BitVec 64))
(declare-fun temp824_12 () (_ BitVec 64))
(declare-fun temp824_13 () (_ BitVec 64))
(declare-fun temp824_14 () (_ BitVec 64))
(declare-fun temp824_15 () (_ BitVec 64))
(declare-fun temp824_16 () (_ BitVec 64))
(declare-fun temp824_17 () (_ BitVec 64))
(declare-fun temp824_18 () (_ BitVec 64))
(declare-fun temp824_19 () (_ BitVec 64))
(declare-fun temp824_20 () (_ BitVec 64))
(declare-fun temp824_21 () (_ BitVec 64))
(declare-fun temp824_22 () (_ BitVec 64))
(declare-fun temp824_23 () (_ BitVec 64))
(declare-fun temp824_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp824_25 () (_ BitVec 64))
(declare-fun var4003261 () (_ BitVec 64))
(declare-fun var4003273 () (_ BitVec 64))
(assert (= temp824_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp824_1)))
(assert (= temp824_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp824_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp824_3 #xffffffffffffffff))
(assert (= var71509 temp824_3))
(assert (= temp824_4 #x0000000000000000))
(assert (= temp824_5 temp824_4))
(assert (= temp824_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp824_5)))
(assert (= temp824_7 #x0000000000000001))
(assert (= temp824_8 temp824_7))
(assert (= temp824_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp824_8)))
(assert (= temp824_10 #x0000000000000002))
(assert (= temp824_11 temp824_10))
(assert (= temp824_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp824_11)))
(assert (= temp824_13 #x0000000000000003))
(assert (= temp824_14 temp824_13))
(assert (= temp824_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp824_14)))
(assert (= temp824_16 #x0000000000000004))
(assert (= temp824_17 temp824_16))
(assert (= temp824_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp824_17)))
(assert (= temp824_19 #x0000000000000005))
(assert (= temp824_20 temp824_19))
(assert (= temp824_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp824_20)))
(assert (= temp824_22 #x0000000000000000))
(assert (= temp824_23
   (ite (bvslt var71509 temp824_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp824_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp824_23)))
(assert (= var75972 temp824_24))
(assert (bvslt (ite (bvslt var71509 temp824_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp824_25 #x0000000000000001))
(assert (= var4003261 temp824_25))
(assert (= var4003273 var4003261))
(model-add temp824_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp824_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp824_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp824_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp824_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp824_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp824_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp824_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp824_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp824_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp824_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp824_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp824_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp824_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp824_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp824_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp824_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp824_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp824_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp824_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp824_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp824_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp824_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp824_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp824_25 () (_ BitVec 64) #x0000000000000001)
(model-add var4003261 () (_ BitVec 64) #x0000000000000001)
(model-add var4003273 () (_ BitVec 64) #x0000000000000001)






