property a30;
@(posedge clk) (rxstate[1] == 0) |-> (start_lt == 0);
endproperty
assert_a30: assert property(a1);

property a29;
@(posedge clk) (rxstate[0] == 1) |-> (start_lt == 0);
endproperty
assert_a29: assert property(a29);

property a31;
@(posedge clk) (rxstate[1] == 1) |-> (start_lt == 1);
endproperty
assert_a31: assert property(a31);

