#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x15c004220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15c004420 .scope module, "JR_tb" "JR_tb" 3 10;
 .timescale -11 -12;
v0x15c01caa0_0 .net "active", 0 0, v0x15c01b000_0;  1 drivers
v0x15c01cb30_0 .var "clk", 0 0;
v0x15c01cbc0_0 .var "clk_enable", 0 0;
v0x15c01cc50_0 .net "data_address", 31 0, L_0x15c022440;  1 drivers
v0x15c01cce0_0 .net "data_read", 0 0, v0x15c01bac0_0;  1 drivers
v0x15c01cdb0_0 .var "data_readdata", 31 0;
v0x15c01ce40_0 .net "data_write", 0 0, v0x15c01bbf0_0;  1 drivers
v0x15c01cef0_0 .net "data_writedata", 31 0, v0x15c01bc90_0;  1 drivers
v0x15c01cfa0_0 .net "instr_address", 31 0, L_0x15c023690;  1 drivers
v0x15c01d0d0_0 .var "instr_readdata", 31 0;
v0x15c01d160_0 .net "register_v0", 31 0, L_0x15c021eb0;  1 drivers
v0x15c01d230_0 .var "reset", 0 0;
S_0x15c0049e0 .scope module, "dut" "mips_cpu_harvard" 3 67, 4 1 0, S_0x15c004420;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x15c0218a0 .functor BUFZ 1, L_0x15c01f4b0, C4<0>, C4<0>, C4<0>;
L_0x15c022000 .functor BUFZ 32, L_0x15c021b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15c022440 .functor BUFZ 32, v0x15c0152f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15c022cc0 .functor OR 1, L_0x15c022920, L_0x15c022be0, C4<0>, C4<0>;
L_0x15c0234b0 .functor OR 1, L_0x15c023240, L_0x15c023060, C4<0>, C4<0>;
L_0x15c0235a0 .functor AND 1, L_0x15c022f20, L_0x15c0234b0, C4<1>, C4<1>;
L_0x15c023690 .functor BUFZ 32, v0x15c0186a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150040208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c019de0_0 .net/2u *"_ivl_20", 15 0, L_0x150040208;  1 drivers
v0x15c019e70_0 .net *"_ivl_23", 15 0, L_0x15c0220b0;  1 drivers
L_0x150040298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15c019f00_0 .net/2u *"_ivl_30", 31 0, L_0x150040298;  1 drivers
v0x15c019f90_0 .net *"_ivl_34", 31 0, L_0x15c0227d0;  1 drivers
L_0x1500402e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01a020_0 .net *"_ivl_37", 25 0, L_0x1500402e0;  1 drivers
L_0x150040328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15c01a0d0_0 .net/2u *"_ivl_38", 31 0, L_0x150040328;  1 drivers
v0x15c01a180_0 .net *"_ivl_40", 0 0, L_0x15c022920;  1 drivers
v0x15c01a220_0 .net *"_ivl_42", 31 0, L_0x15c022a00;  1 drivers
L_0x150040370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01a2d0_0 .net *"_ivl_45", 25 0, L_0x150040370;  1 drivers
L_0x1500403b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15c01a3e0_0 .net/2u *"_ivl_46", 31 0, L_0x1500403b8;  1 drivers
v0x15c01a490_0 .net *"_ivl_48", 0 0, L_0x15c022be0;  1 drivers
v0x15c01a530_0 .net *"_ivl_52", 31 0, L_0x15c022db0;  1 drivers
L_0x150040400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01a5e0_0 .net *"_ivl_55", 25 0, L_0x150040400;  1 drivers
L_0x150040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01a690_0 .net/2u *"_ivl_56", 31 0, L_0x150040448;  1 drivers
v0x15c01a740_0 .net *"_ivl_58", 0 0, L_0x15c022f20;  1 drivers
v0x15c01a7e0_0 .net *"_ivl_60", 31 0, L_0x15c022fc0;  1 drivers
L_0x150040490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01a890_0 .net *"_ivl_63", 25 0, L_0x150040490;  1 drivers
L_0x1500404d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x15c01aa20_0 .net/2u *"_ivl_64", 31 0, L_0x1500404d8;  1 drivers
v0x15c01aab0_0 .net *"_ivl_66", 0 0, L_0x15c023240;  1 drivers
v0x15c01ab50_0 .net *"_ivl_68", 31 0, L_0x15c0232e0;  1 drivers
v0x15c01ac00_0 .net *"_ivl_7", 4 0, L_0x15c0214e0;  1 drivers
L_0x150040520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01acb0_0 .net *"_ivl_71", 25 0, L_0x150040520;  1 drivers
L_0x150040568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x15c01ad60_0 .net/2u *"_ivl_72", 31 0, L_0x150040568;  1 drivers
v0x15c01ae10_0 .net *"_ivl_74", 0 0, L_0x15c023060;  1 drivers
v0x15c01aeb0_0 .net *"_ivl_77", 0 0, L_0x15c0234b0;  1 drivers
v0x15c01af50_0 .net *"_ivl_9", 4 0, L_0x15c021580;  1 drivers
v0x15c01b000_0 .var "active", 0 0;
v0x15c01b0a0_0 .net "alu_control_out", 3 0, v0x15c015740_0;  1 drivers
v0x15c01b180_0 .net "alu_fcode", 5 0, L_0x15c021f20;  1 drivers
v0x15c01b210_0 .net "alu_op", 1 0, L_0x15c020b50;  1 drivers
v0x15c01b2a0_0 .net "alu_op1", 31 0, L_0x15c022000;  1 drivers
v0x15c01b330_0 .net "alu_op2", 31 0, L_0x15c022340;  1 drivers
v0x15c01b3c0_0 .net "alu_out", 31 0, v0x15c0152f0_0;  1 drivers
v0x15c01a940_0 .net "alu_src", 0 0, L_0x15c01ede0;  1 drivers
v0x15c01b650_0 .net "alu_z_flag", 0 0, L_0x15c022570;  1 drivers
v0x15c01b6e0_0 .net "branch", 0 0, L_0x15c020550;  1 drivers
v0x15c01b790_0 .net "clk", 0 0, v0x15c01cb30_0;  1 drivers
v0x15c01b860_0 .net "clk_enable", 0 0, v0x15c01cbc0_0;  1 drivers
v0x15c01b8f0_0 .net "curr_addr", 31 0, v0x15c0186a0_0;  1 drivers
v0x15c01b9a0_0 .net "curr_addr_p4", 31 0, L_0x15c022690;  1 drivers
v0x15c01ba30_0 .net "data_address", 31 0, L_0x15c022440;  alias, 1 drivers
v0x15c01bac0_0 .var "data_read", 0 0;
v0x15c01bb50_0 .net "data_readdata", 31 0, v0x15c01cdb0_0;  1 drivers
v0x15c01bbf0_0 .var "data_write", 0 0;
v0x15c01bc90_0 .var "data_writedata", 31 0;
v0x15c01bd40_0 .net "instr_address", 31 0, L_0x15c023690;  alias, 1 drivers
v0x15c01bdf0_0 .net "instr_opcode", 5 0, L_0x15c01e150;  1 drivers
v0x15c01beb0_0 .net "instr_readdata", 31 0, v0x15c01d0d0_0;  1 drivers
v0x15c01bf50_0 .net "j_type", 0 0, L_0x15c022cc0;  1 drivers
v0x15c01bff0_0 .net "jr_type", 0 0, L_0x15c0235a0;  1 drivers
v0x15c01c090_0 .net "mem_read", 0 0, L_0x15c01fa20;  1 drivers
v0x15c01c140_0 .net "mem_to_reg", 0 0, L_0x15c01f080;  1 drivers
v0x15c01c1f0_0 .net "mem_write", 0 0, L_0x15c01ffc0;  1 drivers
v0x15c01c2a0_0 .var "next_instr_addr", 31 0;
v0x15c01c330_0 .net "offset", 31 0, L_0x15c0222a0;  1 drivers
v0x15c01c3d0_0 .net "reg_a_read_data", 31 0, L_0x15c021b10;  1 drivers
v0x15c01c490_0 .net "reg_a_read_index", 4 0, L_0x15c0213c0;  1 drivers
v0x15c01c540_0 .net "reg_b_read_data", 31 0, L_0x15c021dc0;  1 drivers
v0x15c01c5f0_0 .net "reg_b_read_index", 4 0, L_0x15c020ec0;  1 drivers
v0x15c01c6a0_0 .net "reg_dst", 0 0, L_0x15c01e950;  1 drivers
v0x15c01c750_0 .net "reg_write", 0 0, L_0x15c01f4b0;  1 drivers
v0x15c01c800_0 .net "reg_write_data", 31 0, L_0x15c021740;  1 drivers
v0x15c01c8b0_0 .net "reg_write_enable", 0 0, L_0x15c0218a0;  1 drivers
v0x15c01c960_0 .net "reg_write_index", 4 0, L_0x15c021620;  1 drivers
v0x15c01ca10_0 .net "register_v0", 31 0, L_0x15c021eb0;  alias, 1 drivers
v0x15c01b470_0 .net "reset", 0 0, v0x15c01d230_0;  1 drivers
E_0x15c0043d0/0 .event edge, v0x15c017c40_0, v0x15c0153e0_0, v0x15c01b9a0_0, v0x15c01c330_0;
E_0x15c0043d0/1 .event edge, v0x15c01bf50_0, v0x15c01beb0_0, v0x15c01bff0_0, v0x15c0191e0_0;
E_0x15c0043d0 .event/or E_0x15c0043d0/0, E_0x15c0043d0/1;
L_0x15c01e150 .part v0x15c01d0d0_0, 26, 6;
L_0x15c0213c0 .part v0x15c01d0d0_0, 21, 5;
L_0x15c020ec0 .part v0x15c01d0d0_0, 16, 5;
L_0x15c0214e0 .part v0x15c01d0d0_0, 11, 5;
L_0x15c021580 .part v0x15c01d0d0_0, 16, 5;
L_0x15c021620 .functor MUXZ 5, L_0x15c021580, L_0x15c0214e0, L_0x15c01e950, C4<>;
L_0x15c021740 .functor MUXZ 32, v0x15c0152f0_0, v0x15c01cdb0_0, L_0x15c01f080, C4<>;
L_0x15c021f20 .part v0x15c01d0d0_0, 0, 6;
L_0x15c0220b0 .part v0x15c01d0d0_0, 0, 16;
L_0x15c0222a0 .concat [ 16 16 0 0], L_0x15c0220b0, L_0x150040208;
L_0x15c022340 .functor MUXZ 32, L_0x15c021dc0, L_0x15c0222a0, L_0x15c01ede0, C4<>;
L_0x15c022690 .arith/sum 32, v0x15c0186a0_0, L_0x150040298;
L_0x15c0227d0 .concat [ 6 26 0 0], L_0x15c01e150, L_0x1500402e0;
L_0x15c022920 .cmp/eq 32, L_0x15c0227d0, L_0x150040328;
L_0x15c022a00 .concat [ 6 26 0 0], L_0x15c01e150, L_0x150040370;
L_0x15c022be0 .cmp/eq 32, L_0x15c022a00, L_0x1500403b8;
L_0x15c022db0 .concat [ 6 26 0 0], L_0x15c01e150, L_0x150040400;
L_0x15c022f20 .cmp/eq 32, L_0x15c022db0, L_0x150040448;
L_0x15c022fc0 .concat [ 6 26 0 0], L_0x15c021f20, L_0x150040490;
L_0x15c023240 .cmp/eq 32, L_0x15c022fc0, L_0x1500404d8;
L_0x15c0232e0 .concat [ 6 26 0 0], L_0x15c021f20, L_0x150040520;
L_0x15c023060 .cmp/eq 32, L_0x15c0232e0, L_0x150040568;
S_0x15c004d60 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x15c0049e0;
 .timescale -11 -12;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x150040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c005010_0 .net/2u *"_ivl_0", 31 0, L_0x150040250;  1 drivers
v0x15c0150d0_0 .net "control", 3 0, v0x15c015740_0;  alias, 1 drivers
v0x15c015180_0 .net "op1", 31 0, L_0x15c022000;  alias, 1 drivers
v0x15c015240_0 .net "op2", 31 0, L_0x15c022340;  alias, 1 drivers
v0x15c0152f0_0 .var "result", 31 0;
v0x15c0153e0_0 .net "z_flag", 0 0, L_0x15c022570;  alias, 1 drivers
E_0x15c004fd0 .event edge, v0x15c015240_0, v0x15c015180_0, v0x15c0150d0_0;
L_0x15c022570 .cmp/eq 32, v0x15c0152f0_0, L_0x150040250;
S_0x15c015500 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x15c0049e0;
 .timescale -11 -12;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x15c015740_0 .var "alu_control_out", 3 0;
v0x15c015800_0 .net "alu_fcode", 5 0, L_0x15c021f20;  alias, 1 drivers
v0x15c0158a0_0 .net "alu_opcode", 1 0, L_0x15c020b50;  alias, 1 drivers
E_0x15c015710 .event edge, v0x15c0158a0_0, v0x15c015800_0;
S_0x15c0159b0 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x15c0049e0;
 .timescale -11 -12;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x15c01e950 .functor AND 1, L_0x15c01e3a0, L_0x15c01e870, C4<1>, C4<1>;
L_0x15c01eb60 .functor AND 1, L_0x15c01ea80, L_0x15c01e4c0, C4<1>, C4<1>;
L_0x15c01ec10 .functor AND 1, L_0x15c01eb60, L_0x15c01e620, C4<1>, C4<1>;
L_0x15c01ede0 .functor AND 1, L_0x15c01ec10, L_0x15c01ed00, C4<1>, C4<1>;
L_0x15c01f080 .functor AND 1, L_0x15c01ef10, L_0x15c01e4c0, C4<1>, C4<1>;
L_0x15c01f170 .functor AND 1, L_0x15c01e3a0, L_0x15c01e4c0, C4<1>, C4<1>;
L_0x15c01f280 .functor AND 1, L_0x15c01f170, L_0x15c01f1e0, C4<1>, C4<1>;
L_0x15c01f4b0 .functor AND 1, L_0x15c01f280, L_0x15c01f3b0, C4<1>, C4<1>;
L_0x15c01f640 .functor AND 1, L_0x15c01f5a0, L_0x15c01e4c0, C4<1>, C4<1>;
L_0x15c01f890 .functor AND 1, L_0x15c01f640, L_0x15c01f700, C4<1>, C4<1>;
L_0x15c01fa20 .functor AND 1, L_0x15c01f890, L_0x15c01f900, C4<1>, C4<1>;
L_0x15c01f820 .functor AND 1, L_0x15c01fb70, L_0x15c01fc90, C4<1>, C4<1>;
L_0x15c01fd70 .functor AND 1, L_0x15c01f820, L_0x15c01e620, C4<1>, C4<1>;
L_0x15c01ffc0 .functor AND 1, L_0x15c01fd70, L_0x15c01fe90, C4<1>, C4<1>;
L_0x15c01f0f0 .functor AND 1, L_0x15c020030, L_0x15c0201d0, C4<1>, C4<1>;
L_0x15c01fe20 .functor AND 1, L_0x15c01f0f0, L_0x15c020410, C4<1>, C4<1>;
L_0x15c020550 .functor AND 1, L_0x15c01fe20, L_0x15c01e760, C4<1>, C4<1>;
L_0x15c020790 .functor AND 1, L_0x15c01e3a0, L_0x15c020640, C4<1>, C4<1>;
L_0x15c0208a0 .functor AND 1, L_0x15c020790, L_0x15c020800, C4<1>, C4<1>;
L_0x15c01ff30 .functor AND 1, L_0x15c0208a0, L_0x15c0209f0, C4<1>, C4<1>;
L_0x15c020a90 .functor AND 1, L_0x15c020c30, L_0x15c020da0, C4<1>, C4<1>;
L_0x15c01f7a0 .functor AND 1, L_0x15c020a90, L_0x15c020950, C4<1>, C4<1>;
L_0x15c021150 .functor AND 1, L_0x15c01f7a0, L_0x15c01e760, C4<1>, C4<1>;
v0x15c015cb0_0 .net *"_ivl_0", 31 0, L_0x15c01e270;  1 drivers
v0x15c015d60_0 .net *"_ivl_102", 0 0, L_0x15c020c30;  1 drivers
v0x15c015e00_0 .net *"_ivl_104", 0 0, L_0x15c020da0;  1 drivers
v0x15c015eb0_0 .net *"_ivl_106", 0 0, L_0x15c020a90;  1 drivers
v0x15c015f50_0 .net *"_ivl_108", 0 0, L_0x15c020950;  1 drivers
v0x15c016030_0 .net *"_ivl_110", 0 0, L_0x15c01f7a0;  1 drivers
v0x15c0160d0_0 .net *"_ivl_112", 0 0, L_0x15c021150;  1 drivers
L_0x1500400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x15c016170_0 .net/2u *"_ivl_12", 5 0, L_0x1500400e8;  1 drivers
L_0x150040130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x15c016220_0 .net/2u *"_ivl_16", 5 0, L_0x150040130;  1 drivers
v0x15c016330_0 .net *"_ivl_21", 0 0, L_0x15c01e870;  1 drivers
v0x15c0163d0_0 .net *"_ivl_25", 0 0, L_0x15c01ea80;  1 drivers
v0x15c016470_0 .net *"_ivl_27", 0 0, L_0x15c01eb60;  1 drivers
v0x15c016510_0 .net *"_ivl_29", 0 0, L_0x15c01ec10;  1 drivers
L_0x150040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c0165b0_0 .net *"_ivl_3", 25 0, L_0x150040010;  1 drivers
v0x15c016660_0 .net *"_ivl_31", 0 0, L_0x15c01ed00;  1 drivers
v0x15c016700_0 .net *"_ivl_35", 0 0, L_0x15c01ef10;  1 drivers
v0x15c0167a0_0 .net *"_ivl_39", 0 0, L_0x15c01f170;  1 drivers
L_0x150040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c016930_0 .net/2u *"_ivl_4", 31 0, L_0x150040058;  1 drivers
v0x15c0169c0_0 .net *"_ivl_41", 0 0, L_0x15c01f1e0;  1 drivers
v0x15c016a50_0 .net *"_ivl_43", 0 0, L_0x15c01f280;  1 drivers
v0x15c016af0_0 .net *"_ivl_45", 0 0, L_0x15c01f3b0;  1 drivers
v0x15c016b90_0 .net *"_ivl_49", 0 0, L_0x15c01f5a0;  1 drivers
v0x15c016c30_0 .net *"_ivl_51", 0 0, L_0x15c01f640;  1 drivers
v0x15c016cd0_0 .net *"_ivl_53", 0 0, L_0x15c01f700;  1 drivers
v0x15c016d70_0 .net *"_ivl_55", 0 0, L_0x15c01f890;  1 drivers
v0x15c016e10_0 .net *"_ivl_57", 0 0, L_0x15c01f900;  1 drivers
v0x15c016eb0_0 .net *"_ivl_61", 0 0, L_0x15c01fb70;  1 drivers
v0x15c016f50_0 .net *"_ivl_63", 0 0, L_0x15c01fc90;  1 drivers
v0x15c016ff0_0 .net *"_ivl_65", 0 0, L_0x15c01f820;  1 drivers
v0x15c017090_0 .net *"_ivl_67", 0 0, L_0x15c01fd70;  1 drivers
v0x15c017130_0 .net *"_ivl_69", 0 0, L_0x15c01fe90;  1 drivers
v0x15c0171d0_0 .net *"_ivl_73", 0 0, L_0x15c020030;  1 drivers
v0x15c017270_0 .net *"_ivl_75", 0 0, L_0x15c0201d0;  1 drivers
v0x15c016840_0 .net *"_ivl_77", 0 0, L_0x15c01f0f0;  1 drivers
v0x15c017500_0 .net *"_ivl_79", 0 0, L_0x15c020410;  1 drivers
L_0x1500400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x15c017590_0 .net/2u *"_ivl_8", 5 0, L_0x1500400a0;  1 drivers
v0x15c017620_0 .net *"_ivl_81", 0 0, L_0x15c01fe20;  1 drivers
v0x15c0176b0_0 .net *"_ivl_87", 0 0, L_0x15c020640;  1 drivers
v0x15c017740_0 .net *"_ivl_89", 0 0, L_0x15c020790;  1 drivers
v0x15c0177e0_0 .net *"_ivl_91", 0 0, L_0x15c020800;  1 drivers
v0x15c017880_0 .net *"_ivl_93", 0 0, L_0x15c0208a0;  1 drivers
v0x15c017920_0 .net *"_ivl_95", 0 0, L_0x15c0209f0;  1 drivers
v0x15c0179c0_0 .net *"_ivl_97", 0 0, L_0x15c01ff30;  1 drivers
v0x15c017a60_0 .net "alu_op", 1 0, L_0x15c020b50;  alias, 1 drivers
v0x15c017b20_0 .net "alu_src", 0 0, L_0x15c01ede0;  alias, 1 drivers
v0x15c017bb0_0 .net "beq", 0 0, L_0x15c01e760;  1 drivers
v0x15c017c40_0 .net "branch", 0 0, L_0x15c020550;  alias, 1 drivers
v0x15c017cd0_0 .net "instr_opcode", 5 0, L_0x15c01e150;  alias, 1 drivers
v0x15c017d60_0 .var "jump", 0 0;
v0x15c017df0_0 .net "lw", 0 0, L_0x15c01e4c0;  1 drivers
v0x15c017e80_0 .net "mem_read", 0 0, L_0x15c01fa20;  alias, 1 drivers
v0x15c017f10_0 .net "mem_to_reg", 0 0, L_0x15c01f080;  alias, 1 drivers
v0x15c017fa0_0 .net "mem_write", 0 0, L_0x15c01ffc0;  alias, 1 drivers
v0x15c018040_0 .net "r_format", 0 0, L_0x15c01e3a0;  1 drivers
v0x15c0180e0_0 .net "reg_dst", 0 0, L_0x15c01e950;  alias, 1 drivers
v0x15c018180_0 .net "reg_write", 0 0, L_0x15c01f4b0;  alias, 1 drivers
v0x15c018220_0 .net "sw", 0 0, L_0x15c01e620;  1 drivers
L_0x15c01e270 .concat [ 6 26 0 0], L_0x15c01e150, L_0x150040010;
L_0x15c01e3a0 .cmp/eq 32, L_0x15c01e270, L_0x150040058;
L_0x15c01e4c0 .cmp/eq 6, L_0x15c01e150, L_0x1500400a0;
L_0x15c01e620 .cmp/eq 6, L_0x15c01e150, L_0x1500400e8;
L_0x15c01e760 .cmp/eq 6, L_0x15c01e150, L_0x150040130;
L_0x15c01e870 .reduce/nor L_0x15c01e4c0;
L_0x15c01ea80 .reduce/nor L_0x15c01e3a0;
L_0x15c01ed00 .reduce/nor L_0x15c01e760;
L_0x15c01ef10 .reduce/nor L_0x15c01e3a0;
L_0x15c01f1e0 .reduce/nor L_0x15c01e620;
L_0x15c01f3b0 .reduce/nor L_0x15c01e760;
L_0x15c01f5a0 .reduce/nor L_0x15c01e3a0;
L_0x15c01f700 .reduce/nor L_0x15c01e620;
L_0x15c01f900 .reduce/nor L_0x15c01e760;
L_0x15c01fb70 .reduce/nor L_0x15c01e3a0;
L_0x15c01fc90 .reduce/nor L_0x15c01e4c0;
L_0x15c01fe90 .reduce/nor L_0x15c01e760;
L_0x15c020030 .reduce/nor L_0x15c01e3a0;
L_0x15c0201d0 .reduce/nor L_0x15c01e4c0;
L_0x15c020410 .reduce/nor L_0x15c01e620;
L_0x15c020640 .reduce/nor L_0x15c01e4c0;
L_0x15c020800 .reduce/nor L_0x15c01e620;
L_0x15c0209f0 .reduce/nor L_0x15c01e760;
L_0x15c020b50 .concat8 [ 1 1 0 0], L_0x15c021150, L_0x15c01ff30;
L_0x15c020c30 .reduce/nor L_0x15c01e3a0;
L_0x15c020da0 .reduce/nor L_0x15c01e4c0;
L_0x15c020950 .reduce/nor L_0x15c01e620;
S_0x15c0183b0 .scope module, "cpu_pc" "pc" 4 143, 8 1 0, S_0x15c0049e0;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x15c0185f0_0 .net "clk", 0 0, v0x15c01cb30_0;  alias, 1 drivers
v0x15c0186a0_0 .var "curr_addr", 31 0;
v0x15c018750_0 .net "next_addr", 31 0, v0x15c01c2a0_0;  1 drivers
v0x15c018810_0 .net "reset", 0 0, v0x15c01d230_0;  alias, 1 drivers
E_0x15c0185a0 .event posedge, v0x15c0185f0_0;
S_0x15c018910 .scope module, "register" "regfile" 4 65, 9 1 0, S_0x15c0049e0;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x15c021b10 .functor BUFZ 32, L_0x15c021950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15c021dc0 .functor BUFZ 32, L_0x15c021c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15c0195d0_2 .array/port v0x15c0195d0, 2;
L_0x15c021eb0 .functor BUFZ 32, v0x15c0195d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15c018c80_0 .net *"_ivl_0", 31 0, L_0x15c021950;  1 drivers
v0x15c018d20_0 .net *"_ivl_10", 6 0, L_0x15c021ca0;  1 drivers
L_0x1500401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c018dc0_0 .net *"_ivl_13", 1 0, L_0x1500401c0;  1 drivers
v0x15c018e70_0 .net *"_ivl_2", 6 0, L_0x15c0219f0;  1 drivers
L_0x150040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c018f20_0 .net *"_ivl_5", 1 0, L_0x150040178;  1 drivers
v0x15c019010_0 .net *"_ivl_8", 31 0, L_0x15c021c00;  1 drivers
v0x15c0190c0_0 .net "r_clk", 0 0, v0x15c01cb30_0;  alias, 1 drivers
v0x15c019150_0 .net "r_clk_enable", 0 0, v0x15c01cbc0_0;  alias, 1 drivers
v0x15c0191e0_0 .net "read_data1", 31 0, L_0x15c021b10;  alias, 1 drivers
v0x15c019310_0 .net "read_data2", 31 0, L_0x15c021dc0;  alias, 1 drivers
v0x15c0193c0_0 .net "read_reg1", 4 0, L_0x15c0213c0;  alias, 1 drivers
v0x15c019470_0 .net "read_reg2", 4 0, L_0x15c020ec0;  alias, 1 drivers
v0x15c019520_0 .net "register_v0", 31 0, L_0x15c021eb0;  alias, 1 drivers
v0x15c0195d0 .array "registers", 0 31, 31 0;
v0x15c019970_0 .net "reset", 0 0, v0x15c01d230_0;  alias, 1 drivers
v0x15c019a20_0 .net "write_control", 0 0, L_0x15c0218a0;  alias, 1 drivers
v0x15c019ab0_0 .net "write_data", 31 0, L_0x15c021740;  alias, 1 drivers
v0x15c019c40_0 .net "write_reg", 4 0, L_0x15c021620;  alias, 1 drivers
L_0x15c021950 .array/port v0x15c0195d0, L_0x15c0219f0;
L_0x15c0219f0 .concat [ 5 2 0 0], L_0x15c0213c0, L_0x150040178;
L_0x15c021c00 .array/port v0x15c0195d0, L_0x15c021ca0;
L_0x15c021ca0 .concat [ 5 2 0 0], L_0x15c020ec0, L_0x1500401c0;
S_0x15c004590 .scope module, "data_ram" "data_ram" 10 3;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x15c023820 .functor BUFZ 32, L_0x15c023780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15c01d2f0_0 .net *"_ivl_0", 31 0, L_0x15c023780;  1 drivers
o0x15000a560 .functor BUFZ 1, C4<z>; HiZ drive
v0x15c01d380_0 .net "clk", 0 0, o0x15000a560;  0 drivers
o0x15000a590 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15c01d420_0 .net "data_address", 31 0, o0x15000a590;  0 drivers
o0x15000a5c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15c01d4c0_0 .net "data_read", 0 0, o0x15000a5c0;  0 drivers
v0x15c01d560_0 .net "data_readdata", 31 0, L_0x15c023820;  1 drivers
o0x15000a620 .functor BUFZ 1, C4<z>; HiZ drive
v0x15c01d650_0 .net "data_write", 0 0, o0x15000a620;  0 drivers
o0x15000a650 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15c01d6f0_0 .net "data_writedata", 31 0, o0x15000a650;  0 drivers
v0x15c01d7a0_0 .var/i "i", 31 0;
v0x15c01d850 .array "ram", 0 65535, 31 0;
E_0x15c01d2c0 .event posedge, v0x15c01d380_0;
L_0x15c023780 .array/port v0x15c01d850, o0x15000a590;
S_0x15c0047c0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale -11 -12;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x15c004930 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x15c023b90 .functor BUFZ 32, L_0x15c0238d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15c01dc30_0 .net *"_ivl_0", 31 0, L_0x15c0238d0;  1 drivers
v0x15c01dcf0_0 .net *"_ivl_3", 29 0, L_0x15c023970;  1 drivers
v0x15c01dd90_0 .net *"_ivl_4", 31 0, L_0x15c023a10;  1 drivers
L_0x1500405b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c01de30_0 .net *"_ivl_7", 1 0, L_0x1500405b0;  1 drivers
o0x15000a8c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15c01dee0_0 .net "instr_address", 31 0, o0x15000a8c0;  0 drivers
v0x15c01dfd0_0 .net "instr_readdata", 31 0, L_0x15c023b90;  1 drivers
v0x15c01e080 .array "memory1", 0 1073741823, 31 0;
L_0x15c0238d0 .array/port v0x15c01e080, L_0x15c023a10;
L_0x15c023970 .part o0x15000a8c0, 0, 30;
L_0x15c023a10 .concat [ 30 2 0 0], L_0x15c023970, L_0x1500405b0;
S_0x15c01d9e0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x15c0047c0;
 .timescale -11 -12;
v0x15c01dba0_0 .var/i "i", 31 0;
    .scope S_0x15c018910;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c0195d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x15c018910;
T_1 ;
    %wait E_0x15c0185a0;
    %load/vec4 v0x15c019970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15c019150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x15c019a20_0;
    %load/vec4 v0x15c019c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x15c019ab0_0;
    %load/vec4 v0x15c019c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c0195d0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15c015500;
T_2 ;
    %wait E_0x15c015710;
    %load/vec4 v0x15c0158a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15c015740_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15c0158a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15c015740_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x15c0158a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x15c015800_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15c015740_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15c015740_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15c015740_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15c015740_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15c015740_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15c004d60;
T_3 ;
    %wait E_0x15c004fd0;
    %load/vec4 v0x15c0150d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15c0152f0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x15c015180_0;
    %load/vec4 v0x15c015240_0;
    %and;
    %assign/vec4 v0x15c0152f0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x15c015180_0;
    %load/vec4 v0x15c015240_0;
    %or;
    %assign/vec4 v0x15c0152f0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x15c015180_0;
    %load/vec4 v0x15c015240_0;
    %add;
    %assign/vec4 v0x15c0152f0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x15c015180_0;
    %load/vec4 v0x15c015240_0;
    %sub;
    %assign/vec4 v0x15c0152f0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x15c015180_0;
    %load/vec4 v0x15c015240_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x15c0152f0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x15c015180_0;
    %load/vec4 v0x15c015240_0;
    %or;
    %inv;
    %assign/vec4 v0x15c0152f0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15c0183b0;
T_4 ;
    %wait E_0x15c0185a0;
    %load/vec4 v0x15c018810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x15c0186a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15c018750_0;
    %assign/vec4 v0x15c0186a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15c0049e0;
T_5 ;
    %wait E_0x15c0043d0;
    %load/vec4 v0x15c01b6e0_0;
    %load/vec4 v0x15c01b650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x15c01b9a0_0;
    %load/vec4 v0x15c01c330_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15c01c2a0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15c01bf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x15c01b9a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x15c01beb0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x15c01c2a0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x15c01bff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x15c01c3d0_0;
    %store/vec4 v0x15c01c2a0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x15c01b9a0_0;
    %store/vec4 v0x15c01c2a0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15c004420;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c01cb30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15c01cb30_0;
    %inv;
    %store/vec4 v0x15c01cb30_0, 0, 1;
    %delay 5, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x15c004420;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c01d230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c01d230_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 54 "$display", v0x15c01cfa0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 56 "$display", v0x15c01cfa0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 58 "$display", v0x15c01cfa0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 60 "$display", v0x15c01cfa0_0 {0 0 0};
    %vpi_call/w 3 61 "$display", v0x15c01d160_0 {0 0 0};
    %vpi_call/w 3 63 "$display", "succ" {0 0 0};
    %vpi_call/w 3 64 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x15c004590;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c01d7a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x15c01d7a0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15c01d7a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d850, 0, 4;
    %load/vec4 v0x15c01d7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15c01d7a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x15c004590;
T_9 ;
    %wait E_0x15c01d2c0;
    %load/vec4 v0x15c01d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x15c01d6f0_0;
    %ix/getv 3, v0x15c01d420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d850, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15c0047c0;
T_10 ;
    %fork t_1, S_0x15c01d9e0;
    %jmp t_0;
    .scope S_0x15c01d9e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c01dba0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x15c01dba0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x15c01dba0_0;
    %store/vec4a v0x15c01e080, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15c01dba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15c01dba0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c01e080, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c01e080, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c01e080, 4, 0;
    %end;
    .scope S_0x15c0047c0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
