#pragma once

#include "../Common.h"

#include "../Buffer/Buffer.h"
#include "../Shader/ShaderSource.h"
#include "../Texture/Texture.h"

#include <functional>
#include <string>
#include <string_view>

namespace eacp::GPU
{
class CommandBuffer;
class ComputePipeline;

// What an indirect dispatch reads out of a buffer: three threadgroup counts.
// Both backends take exactly this, in this order and at this size - Metal's
// MTLDispatchThreadgroupsIndirectArguments and D3D12's D3D12_DISPATCH_ARGUMENTS
// are the same three 32-bit unsigned integers - so a kernel writing one is
// writing the same three numbers whichever machine it runs on.
//
// **Threadgroups, not threads.** A kernel that has counted 1000 items divides
// by the group width the consuming kernel was compiled for - its own
// ComputeProgram::groupShape().x - and writes that, not 1000.
struct DispatchArguments
{
    std::uint32_t groupsX = 1;
    std::uint32_t groupsY = 1;
    std::uint32_t groupsZ = 1;
};

// Whether a pass's dispatches are ordered against each other. Serial is what
// every pass is unless it asked otherwise: each dispatch sees the writes of
// every dispatch recorded before it. Concurrent lets them overlap, and
// ComputePass::barrier() is what orders one stage against the next.
// What a timed pass breaks its GPU time down by: the pass as one region, or
// every kernel it dispatches as a region of its own. See
// CommandBuffer::beginCompute.
enum class TimingScope
{
    Pass,
    EachDispatch
};

enum class DispatchOrder
{
    Serial,
    Concurrent
};

// Records dispatch commands for a single compute pass (MTLComputeCommandEncoder
// on Metal). Ends the encoder automatically on destruction. Obtained from
// CommandBuffer::beginCompute.
//
// Binding model: Metal uses one flat buffer-index space, D3D uses separate
// SRV/UAV/CBV register spaces. setInputBuffer/setOutputBuffer take a slot
// that maps to
// Metal buffer(slot) and to a D3D SRV t<slot> / UAV u<slot>; because Metal
// shares the space, an input and an output must use distinct slots. setBytes
// uploads a uniform block at Metal buffer(uniformBase + slot) and D3D CBV
// b<slot>, mirroring the render pass's hidden offset.
class ComputePass
{
public:
    explicit ComputePass(void* encoder, DispatchOrder order = DispatchOrder::Serial);

    ~ComputePass();

    ComputePass(const ComputePass&) = delete;
    ComputePass& operator=(const ComputePass&) = delete;

    // Binds the pipeline and adopts the threadgroup it was compiled for, which
    // is what every dispatch below is then encoded with.
    void setPipeline(const ComputePipeline& pipeline);

    // A read-only input (Metal device buffer / D3D shader-resource view) and a
    // read-write output (Metal device buffer / D3D unordered-access view).
    void setInputBuffer(const Buffer& buffer, int slot);
    void setOutputBuffer(const Buffer& buffer, int slot);

    // The same, bound from range.offset bytes in. The offset must be a multiple
    // of Device::storageBufferOffsetAlignment() - four on Metal and D3D12, the
    // device's own limit on Vulkan - and an offset off that grid binds nothing,
    // as one at or past the buffer's end does. range.bytes is not enforced. An
    // invalid range binds nothing either.
    void setInputBuffer(const BufferRange& range, int slot);
    void setOutputBuffer(const BufferRange& range, int slot);

    // The texture siblings, on a slot space of their own: a texture the kernel
    // samples or fetches, and one it writes. sampling is the configuration the
    // shader declared, exactly as in RenderPass::setFragmentTexture.
    //
    // An output texture must have been created with
    // TextureDescriptor::computeWrite; one that was not is dropped rather than
    // bound, since the resource has no view to bind through.
    void setInputTexture(const Texture& texture,
                         int slot,
                         TextureSampling sampling = {});
    void setOutputTexture(const Texture& texture, int slot);

    // Uploads a small uniform block without a buffer object, like the render
    // pass's setVertexBytes. slot is the uniform-block slot (0 = first block).
    void setBytes(const void* data, std::int64_t bytes, int slot = 0);

    template <typename T>
    void setUniform(const T& value, int slot = 0)
    {
        setBytes(&value, (std::int64_t) sizeof(T), slot);
    }

    // Runs the kernel over count work items, in the bound pipeline's groups -
    // threadGroupWidth wide where it named no shape of its own.
    void dispatch(int count);

    // The 2D sibling, over a width × height grid. What anything image-shaped is
    // dispatched with, and what a kernel authored against threadPosition()
    // needs; the stock group is threadGroupSize2D squared.
    void dispatch(int width, int height);

    // The 3D sibling, over a width × height × depth volume. What a kernel
    // authored against threadPosition3() needs; the stock group is
    // threadGroupSize3D cubed.
    void dispatch(int width, int height, int depth);

    // Runs the kernel over a grid the **GPU** decided: the threadgroup counts
    // come from DispatchArguments living in a buffer an earlier kernel on this
    // command buffer wrote, and the CPU never learns the number. That is the
    // whole point - a stage whose size depends on what the stage before it found
    // would otherwise need a readback, and a readback is a round trip through
    // the host between two passes that were going to be adjacent.
    //
    // offsetInBytes must be a multiple of four and leave a whole
    // DispatchArguments in the buffer; an offset that does not dispatches
    // nothing.
    void dispatchIndirect(const Buffer& arguments, std::int64_t offsetInBytes = 0);

    // Binds and dispatches a prepared ComputeProgram in one call: its pipeline,
    // storage buffers and uniform block (including the implicit element count
    // its generated bounds guard reads), then a dispatch over count work items.
    // Templated so this header stays independent of the codegen layer.
    template <typename Program>
    void dispatch(Program& program, int count)
    {
        timeDispatchOf(program);
        setPipeline(program.pipeline());
        program.bindResources(*this);

        // Sequenced separately: packing must happen before the size is read,
        // and argument evaluation order would not guarantee that.
        const auto* uniforms = program.packedUniforms(count);
        setBytes(uniforms, program.uniformByteSize());
        dispatch(count);
    }

    // The 2D form: the same binding, with the grid extents its guard reads in
    // place of the element count.
    template <typename Program>
    void dispatch(Program& program, int width, int height)
    {
        timeDispatchOf(program);
        setPipeline(program.pipeline());
        program.bindResources(*this);

        const auto* uniforms = program.packedUniforms(width, height);
        setBytes(uniforms, program.uniformByteSize());
        dispatch(width, height);
    }

    // And the 3D one, over three extents.
    template <typename Program>
    void dispatch(Program& program, int width, int height, int depth)
    {
        timeDispatchOf(program);
        setPipeline(program.pipeline());
        program.bindResources(*this);

        const auto* uniforms = program.packedUniforms(width, height, depth);
        setBytes(uniforms, program.uniformByteSize());
        dispatch(width, height, depth);
    }

    // The indirect form of the program dispatch: same binding, and a grid that
    // is not known here.
    //
    // guardCount is what the generated bounds guard compares against, and it
    // cannot be the real count - nothing on this side of the wire knows it. Pass
    // the **capacity**: the largest the count could be, which is usually the
    // size of the buffer the kernel writes. The guard then stops nothing short,
    // and a kernel that must not run past the real count reads it from a buffer
    // and returns itself. Both guards matter and neither replaces the other -
    // this one keeps threads inside the allocation, the kernel's own keeps them
    // inside the data.
    //
    // 1D only. A 2D or 3D indirect dispatch would take its extents beside an
    // offset and could not be told apart from this one, and nothing has needed
    // it; bind by hand and use the raw form above if it ever does.
    template <typename Program>
    void dispatchIndirect(Program& program,
                          const Buffer& arguments,
                          int guardCount,
                          std::int64_t offsetInBytes = 0)
    {
        timeDispatchOf(program);
        setPipeline(program.pipeline());
        program.bindResources(*this);

        const auto* uniforms = program.packedUniforms(guardCount);
        setBytes(uniforms, program.uniformByteSize());
        dispatchIndirect(arguments, offsetInBytes);
    }

    // Every dispatch recorded before this one completes - its buffer and texture
    // writes visible - before any dispatch recorded after it begins. A no-op in
    // a Serial pass, where the dispatches are already ordered.
    void barrier();

    void end();

    // The Metal buffer index the first uniform block binds to. Storage buffers
    // take the low indices, so uniforms start above them.
    static constexpr int uniformBase = 16;

    // The stock threadgroup width of a 1D dispatch, used by every kernel that
    // named no ThreadGroupShape of its own.
    static constexpr int threadGroupWidth = 64;

    // The stock 2D group is this squared, which is the same 64 threads the 1D
    // path already budgets for - and square, so a group covers a tile rather
    // than a strip, which is what a kernel reading its neighbours wants.
    static constexpr int threadGroupSize2D = 8;

    // The stock 3D group is this cubed, which is those 64 threads again, as a
    // block rather than a tile.
    static constexpr int threadGroupSize3D = 4;

    // How many storage buffers one kernel may bind. The D3D root signature
    // declares a root SRV and a root UAV per slot below this and nothing above
    // it, so a slot past the end binds nowhere at all - and a kernel reading an
    // unbound buffer reads zeroes rather than failing, which is silent
    // everywhere but in the picture. So the emitter asserts on a kernel that
    // asks for more, rather than letting the last one fall off the end.
    //
    // Metal has no such ceiling short of uniformBase, its buffer indices being
    // one flat space the uniform block sits on top of.
    static constexpr int maxBufferSlots = 8;

    // The D3D shader register a kernel's first texture takes. A texture shares
    // the t/u register spaces with the storage buffers there, and the two slot
    // spaces are counted separately, so textures start above every buffer slot
    // - the emitter writes these registers and the root signature declares
    // them, and D3D12Types.h holds the two to the same number. Metal is
    // unaffected: its texture indices are a space of their own.
    static constexpr int textureRegisterBase = maxBufferSlots;

private:
    friend class CommandBuffer;

    // A pass that times each kernel it dispatches: before every dispatch of a
    // ComputeProgram the backend closes the region the last one was timed in and
    // opens one named after this kernel - openTimedEncoder hands back the
    // backend's encoder for it. The label is prefix/Kernel, or Kernel alone.
    ComputePass(void* encoder,
                DispatchOrder order,
                std::function<void*(std::string_view)> openTimedEncoderToUse,
                std::string timedPrefixToUse)
        : ComputePass(encoder, order)
    {
        timesEachDispatch = true;
        openTimedEncoder = std::move(openTimedEncoderToUse);
        timedPrefix = std::move(timedPrefixToUse);
    }

    template <typename Program>
    void timeDispatchOf(const Program& program)
    {
        if (!timesEachDispatch)
            return;

        auto name = program.name();
        beginTimedDispatch(timedPrefix.empty() ? name : timedPrefix + "/" + name);
    }

    // Per backend: closes the region the previous dispatch was timed in and
    // adopts the encoder openTimedEncoder makes for the next.
    void beginTimedDispatch(std::string_view label);

    // The group each dispatch is encoded with: the bound pipeline's own, or the
    // stock shape for the dispatch's rank when it carried none.
    ThreadGroupShape groupFor1D() const
    {
        return boundGroup.isSet() ? boundGroup
                                  : ThreadGroupShape {threadGroupWidth, 1, 1};
    }

    ThreadGroupShape groupFor2D() const
    {
        return boundGroup.isSet()
                   ? boundGroup
                   : ThreadGroupShape {threadGroupSize2D, threadGroupSize2D, 1};
    }

    ThreadGroupShape groupFor3D() const
    {
        return boundGroup.isSet() ? boundGroup
                                  : ThreadGroupShape {threadGroupSize3D,
                                                      threadGroupSize3D,
                                                      threadGroupSize3D};
    }

    ThreadGroupShape boundGroup;

    // Whether the last setPipeline had a pipeline to bind. A pipeline that
    // would not build is not something a dispatch can report - the encoder is
    // recorded against and the failure surfaces much later, as a crash on
    // Metal, where an encoder with no pipeline state aborts the process - so a
    // dispatch under one is dropped instead. Every dispatch below tests it.
    //
    // False until something is bound, which makes a pass that dispatches
    // before it binds a no-op rather than whatever the encoder held.
    bool boundPipeline = false;

    bool timesEachDispatch = false;
    std::function<void*(std::string_view)> openTimedEncoder = [](std::string_view)
    { return (void*) nullptr; };
    std::string timedPrefix;

    struct Native;
    Pimpl<Native> impl;
};
} // namespace eacp::GPU
