<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element demo_axi_memory
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element ram_master
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element st_control_master
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="Unknown" />
 <parameter name="deviceFamily" value="Cyclone IV GX" />
 <parameter name="deviceSpeedGrade" value="Unknown" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="test.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1366163990178" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface name="axi_slave" internal="demo_axi_memory.axi_slave" />
 <interface
   name="streaming_port"
   internal="demo_axi_memory.streaming"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="demo_axi_memory_0_avalon_slave"
   internal="demo_axi_memory.avalon_slave" />
 <interface name="streaming_data" internal="demo_axi_memory.streaming_data" />
 <module kind="clock_source" version="13.0" enabled="1" name="clk_0">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="demo_axi_memory"
   version="1.0"
   enabled="1"
   name="demo_axi_memory">
  <parameter name="AXI_ID_W" value="4" />
  <parameter name="AXI_ADDRESS_W" value="12" />
  <parameter name="AXI_DATA_W" value="32" />
  <parameter name="ENABLE_STREAM_OUTPUT" value="true" />
  <parameter name="AV_ADDRESS_W" value="2" />
  <parameter name="AV_DATA_W" value="16" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
 </module>
 <module
   kind="altera_jtag_avalon_master"
   version="13.0"
   enabled="1"
   name="ram_master">
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
 </module>
 <module
   kind="altera_jtag_avalon_master"
   version="13.0"
   enabled="1"
   name="st_control_master">
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
 </module>
 <connection
   kind="clock"
   version="13.0"
   start="clk_0.clk"
   end="demo_axi_memory.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_0.clk_reset"
   end="demo_axi_memory.reset" />
 <connection kind="clock" version="13.0" start="clk_0.clk" end="ram_master.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_0.clk_reset"
   end="ram_master.clk_reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="ram_master.master"
   end="demo_axi_memory.RAM">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="clk_0.clk"
   end="st_control_master.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_0.clk_reset"
   end="st_control_master.clk_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ram_master.master_reset"
   end="demo_axi_memory.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="st_control_master.master"
   end="demo_axi_memory.streaming_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
