Block,,Address,Description,Type,Bits,Endian Type,Access Mode,Valid for sub-modules,Default,"Constraints, Remarks"
,,,,,,,,,,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl0,0,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl1,4,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl2,8,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl3,C,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl4,10,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl5,14,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl6,18,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl7,1C,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl8,20,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl9,24,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl10,28,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl11,2C,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl12,30,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl13,34,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl14,38,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl15,3C,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl16,40,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl17,44,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl18,48,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl19,4C,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl20,50,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl21,54,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl22,58,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl23,5C,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl24,60,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,ctrl25,64,,Reg,31:0,Little,RWA,,32'h0,
EXTMEM_PCAP_REPLAY_ENGINE,mem0,3014,Base address for Indirect access of memory Testmem,Mem,31:0,Little,9:0,,32'h0,
