// Seed: 1130293564
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    output uwire id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    input wor id_7,
    input tri id_8,
    input tri id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri0 id_13
);
  wire id_15;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1
    , id_6,
    output tri1 id_2,
    input supply0 id_3,
    inout tri1 id_4
    , id_7
);
  wire id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_1,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_4,
      id_0,
      id_0,
      id_4
  );
  assign modCall_1.type_5 = 0;
endmodule
