`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan  7 2021 15:40:45 KST (Jan  7 2021 06:40:45 UTC)

module float2fix_GreaterThan_9Sx6S_1U_4(in2, in1, out1);
  input [8:0] in2;
  input [5:0] in1;
  output out1;
  wire [8:0] in2;
  wire [5:0] in1;
  wire out1;
  wire gt_21_59_n_0, gt_21_59_n_1, gt_21_59_n_2, gt_21_59_n_3,
       gt_21_59_n_4, gt_21_59_n_5, gt_21_59_n_6, gt_21_59_n_7;
  wire gt_21_59_n_8, gt_21_59_n_9, gt_21_59_n_10, gt_21_59_n_11,
       gt_21_59_n_12, gt_21_59_n_13, gt_21_59_n_14, gt_21_59_n_15;
  wire gt_21_59_n_16, gt_21_59_n_17, gt_21_59_n_18, gt_21_59_n_19,
       gt_21_59_n_20;
  OAI21X1 gt_21_59_g329(.A0 (gt_21_59_n_0), .A1 (in2[8]), .B0
       (gt_21_59_n_20), .Y (out1));
  OAI2BB1X1 gt_21_59_g330(.A0N (in2[8]), .A1N (gt_21_59_n_0), .B0
       (gt_21_59_n_19), .Y (gt_21_59_n_20));
  AOI221X1 gt_21_59_g331(.A0 (in1[5]), .A1 (gt_21_59_n_12), .B0
       (gt_21_59_n_9), .B1 (gt_21_59_n_15), .C0 (gt_21_59_n_18), .Y
       (gt_21_59_n_19));
  AND4XL gt_21_59_g332(.A (gt_21_59_n_6), .B (gt_21_59_n_3), .C
       (gt_21_59_n_9), .D (gt_21_59_n_17), .Y (gt_21_59_n_18));
  OAI211X1 gt_21_59_g333(.A0 (gt_21_59_n_1), .A1 (in2[3]), .B0
       (gt_21_59_n_10), .C0 (gt_21_59_n_16), .Y (gt_21_59_n_17));
  OAI211X1 gt_21_59_g334(.A0 (gt_21_59_n_2), .A1 (in1[2]), .B0
       (gt_21_59_n_8), .C0 (gt_21_59_n_14), .Y (gt_21_59_n_16));
  OAI21X1 gt_21_59_g335(.A0 (gt_21_59_n_0), .A1 (in2[5]), .B0
       (gt_21_59_n_11), .Y (gt_21_59_n_15));
  OAI21X1 gt_21_59_g336(.A0 (in2[1]), .A1 (gt_21_59_n_7), .B0
       (gt_21_59_n_13), .Y (gt_21_59_n_14));
  OAI21X1 gt_21_59_g337(.A0 (in1[0]), .A1 (gt_21_59_n_5), .B0 (in1[1]),
       .Y (gt_21_59_n_13));
  OAI21X1 gt_21_59_g338(.A0 (in2[6]), .A1 (gt_21_59_n_4), .B0 (in2[7]),
       .Y (gt_21_59_n_12));
  NAND3BXL gt_21_59_g339(.AN (in2[4]), .B (in1[4]), .C (gt_21_59_n_6),
       .Y (gt_21_59_n_11));
  NAND3X1 gt_21_59_g340(.A (in1[2]), .B (gt_21_59_n_2), .C
       (gt_21_59_n_8), .Y (gt_21_59_n_10));
  AOI21X1 gt_21_59_g341(.A0 (in2[6]), .A1 (gt_21_59_n_0), .B0
       (gt_21_59_n_4), .Y (gt_21_59_n_9));
  NAND2X1 gt_21_59_g342(.A (in2[3]), .B (gt_21_59_n_1), .Y
       (gt_21_59_n_8));
  NOR2BX1 gt_21_59_g343(.AN (in2[0]), .B (in1[0]), .Y (gt_21_59_n_7));
  NAND2X1 gt_21_59_g344(.A (in2[5]), .B (gt_21_59_n_0), .Y
       (gt_21_59_n_6));
  NAND2X1 gt_21_59_g345(.A (in2[1]), .B (in2[0]), .Y (gt_21_59_n_5));
  NOR2BX1 gt_21_59_g346(.AN (in2[7]), .B (in1[5]), .Y (gt_21_59_n_4));
  NAND2BXL gt_21_59_g347(.AN (in1[4]), .B (in2[4]), .Y (gt_21_59_n_3));
  INVX1 gt_21_59_g348(.A (in2[2]), .Y (gt_21_59_n_2));
  INVX1 gt_21_59_g349(.A (in1[3]), .Y (gt_21_59_n_1));
  INVX1 gt_21_59_g350(.A (in1[5]), .Y (gt_21_59_n_0));
endmodule


