{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717315851978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717315851979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 13:10:51 2024 " "Processing started: Sun Jun  2 13:10:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717315851979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315851979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_in_UART -c AES_in_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_in_UART -c AES_in_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315851979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717315852512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717315852512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP_TX_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file TOP_TX_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_TX_tb " "Found entity 1: TOP_TX_tb" {  } { { "TOP_TX_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/TOP_TX_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP_Rx.v 1 1 " "Found 1 design units, including 1 entities, in source file TOP_Rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_Rx " "Found entity 1: TOP_Rx" {  } { { "TOP_Rx.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/TOP_Rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_TOP_Rx.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_TOP_Rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_TOP_Rx " "Found entity 1: tb_TOP_Rx" {  } { { "tb_TOP_Rx.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/tb_TOP_Rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_byte_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_byte_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_byte_tb " "Found entity 1: sub_byte_tb" {  } { { "sub_byte_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sub_byte_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_byte " "Found entity 1: sub_byte" {  } { { "sub_byte.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sub_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIPO_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file SIPO_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIO_tb " "Found entity 1: SIO_tb" {  } { { "SIPO_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/SIPO_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIPO.v 1 1 " "Found 1 design units, including 1 entities, in source file SIPO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "SIPO.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/SIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file key_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_generator " "Found entity 1: key_generator" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_sub_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_sub_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_sub_byte " "Found entity 1: inv_sub_byte" {  } { { "inv_sub_byte.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_sub_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_single_round.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_single_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_single_round " "Found entity 1: inv_single_round" {  } { { "inv_single_round.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_single_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_shiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_shiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_shiftrows " "Found entity 1: inv_shiftrows" {  } { { "inv_shiftrows.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_shiftrows.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_sbox " "Found entity 1: inv_sbox" {  } { { "inv_sbox.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_sbox.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_mix_column.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_mix_column.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_mix_column " "Found entity 1: inv_mix_column" {  } { { "inv_mix_column.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_mix_column.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_last_round.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_last_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_last_round " "Found entity 1: inv_last_round" {  } { { "inv_last_round.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_last_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g_function.v 1 1 " "Found 1 design units, including 1 entities, in source file g_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 g_function " "Found entity 1: g_function" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rows_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_rows_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_rows_tb " "Found entity 1: shift_rows_tb" {  } { { "shift_rows_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/shift_rows_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rows.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_rows.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_rows " "Found entity 1: shift_rows" {  } { { "shift_rows.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/shift_rows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox_m.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox_m " "Found entity 1: sbox_m" {  } { { "sbox_m.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox_m.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PISO_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file PISO_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISO_tb " "Found entity 1: PISO_tb" {  } { { "PISO_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/PISO_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mix_column.v 4 4 " "Found 4 design units, including 4 entities, in source file Mix_column.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mix_column " "Found entity 1: Mix_column" {  } { { "Mix_column.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862717 ""} { "Info" "ISGN_ENTITY_NAME" "2 mul_2 " "Found entity 2: mul_2" {  } { { "Mix_column.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862717 ""} { "Info" "ISGN_ENTITY_NAME" "3 mul_3 " "Found entity 3: mul_3" {  } { { "Mix_column.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862717 ""} { "Info" "ISGN_ENTITY_NAME" "4 mul_32 " "Found entity 4: mul_32" {  } { { "Mix_column.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "last_round.v 1 1 " "Found 1 design units, including 1 entities, in source file last_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 last_round " "Found entity 1: last_round" {  } { { "last_round.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/last_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encipher_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file encipher_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encipher_tb " "Found entity 1: encipher_tb" {  } { { "encipher_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/encipher_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encipher.v 1 1 " "Found 1 design units, including 1 entities, in source file encipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 encipher " "Found entity 1: encipher" {  } { { "encipher.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decipher_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decipher_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decipher_tb " "Found entity 1: decipher_tb" {  } { { "decipher_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/decipher_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decipher.v 1 1 " "Found 1 design units, including 1 entities, in source file decipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 decipher " "Found entity 1: decipher" {  } { { "decipher.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/decipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC_valadation.v 1 1 " "Found 1 design units, including 1 entities, in source file CRC_valadation.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_valadation " "Found entity 1: CRC_valadation" {  } { { "CRC_valadation.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/CRC_valadation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_padding.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_padding.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_padding " "Found entity 1: crc_padding" {  } { { "crc_padding.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/crc_padding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC_MODULE.v 1 1 " "Found 1 design units, including 1 entities, in source file CRC_MODULE.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_MODULE " "Found entity 1: CRC_MODULE" {  } { { "CRC_MODULE.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/CRC_MODULE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_round_key.v 1 1 " "Found 1 design units, including 1 entities, in source file add_round_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_round_key " "Found entity 1: add_round_key" {  } { { "add_round_key.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_round.v 1 1 " "Found 1 design units, including 1 entities, in source file single_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_round " "Found entity 1: single_round" {  } { { "single_round.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file key_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_tb " "Found entity 1: key_tb" {  } { { "key_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PISO.v 1 1 " "Found 1 design units, including 1 entities, in source file PISO.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "PISO.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/PISO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862739 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \";\" controller.v(22) " "Verilog HDL syntax error at controller.v(22) near text: \"<=\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "controller.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/controller.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1717315862740 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(25) " "Verilog HDL information at controller.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "controller.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/controller.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717315862741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET controller.v(3) " "Verilog HDL Declaration information at controller.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "controller.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/controller.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717315862741 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "controller controller.v(1) " "Ignored design unit \"controller\" at controller.v(1) due to previous errors" {  } { { "controller.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/controller.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1717315862741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 0 0 " "Found 0 design units, including 0 entities, in source file controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UDR.v 1 1 " "Found 1 design units, including 1 entities, in source file UDR.v" { { "Info" "ISGN_ENTITY_NAME" "1 UDR " "Found entity 1: UDR" {  } { { "UDR.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/UDR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Tx.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_Tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "UART_Tx.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/UART_Tx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BaudRateGenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file BaudRateGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRateGenerator " "Found entity 1: BaudRateGenerator" {  } { { "BaudRateGenerator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/BaudRateGenerator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP_TX.v 1 1 " "Found 1 design units, including 1 entities, in source file TOP_TX.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_TX " "Found entity 1: TOP_TX" {  } { { "TOP_TX.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/TOP_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart8Transmitter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart8Transmitter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart8Transmitter_tb " "Found entity 1: Uart8Transmitter_tb" {  } { { "Uart8Transmitter_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/Uart8Transmitter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717315862752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862752 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart_tx.v " "Can't analyze file -- file uart_tx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1717315862755 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart_tb.v " "Can't analyze file -- file uart_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1717315862758 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717315862830 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun  2 13:11:02 2024 " "Processing ended: Sun Jun  2 13:11:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717315862830 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717315862830 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717315862830 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862830 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717315862976 ""}
