#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu May 24 16:05:03 2018
# Process ID: 8436
# Current directory: C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8748 C:\Users\fu\Dropbox\UNI\MASTER\1M\PSM\DIGITALE\2018_vhdl\2-DDFS\vivado\DDFS\DDFS.xpr
# Log file: C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/vivado.log
# Journal file: C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files -norecurse {C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS.vhd C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/LUT_DDFS_SG_4096x6.vhd C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS_wrapper.vhd C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/PhaseAccumulator.vhd}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: DDFS_WRAPPER
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 789.422 ; gain = 579.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DDFS_WRAPPER' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'DDFS' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS.vhd:22' bound to instance 'i_DDFS' of component 'DDFS' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS_wrapper.vhd:50]
INFO: [Synth 8-638] synthesizing module 'DDFS' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS.vhd:37]
	Parameter N bound to: 12 - type: integer 
	Parameter M bound to: 6 - type: integer 
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'PhaseAccumulator' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/PhaseAccumulator.vhd:24' bound to instance 'i_PA' of component 'PhaseAccumulator' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS.vhd:64]
INFO: [Synth 8-638] synthesizing module 'PhaseAccumulator' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/PhaseAccumulator.vhd:40]
	Parameter N bound to: 12 - type: integer 
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'rca' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:23' bound to instance 'i_adder' of component 'rca' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/PhaseAccumulator.vhd:82]
INFO: [Synth 8-638] synthesizing module 'rca' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:40]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-638] synthesizing module 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'fa' (1#1) [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:29]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-3491] module 'fa' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:22' bound to instance 'i_fa' of component 'fa' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rca' (2#1) [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:40]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:20' bound to instance 'i_reg' of component 'reg' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/PhaseAccumulator.vhd:87]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:31]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'dff' (3#1) [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:34]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:22' bound to instance 'i_dff' of component 'dff' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:45]
INFO: [Synth 8-256] done synthesizing module '\reg ' (4#1) [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'PhaseAccumulator' (5#1) [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/PhaseAccumulator.vhd:40]
INFO: [Synth 8-3491] module 'LUT_DDFS' declared at 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/LUT_DDFS_SG_4096x6.vhd:32' bound to instance 'i_LUT' of component 'LUT_DDFS' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS.vhd:68]
INFO: [Synth 8-638] synthesizing module 'LUT_DDFS' [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/LUT_DDFS_SG_4096x6.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_DDFS' (6#1) [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/LUT_DDFS_SG_4096x6.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'DDFS' (7#1) [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'DDFS_WRAPPER' (8#1) [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS_wrapper.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:01:12 . Memory (MB): peak = 825.781 ; gain = 615.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:01:12 . Memory (MB): peak = 825.781 ; gain = 615.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:58 ; elapsed = 00:01:20 . Memory (MB): peak = 1132.219 ; gain = 922.188
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1132.219 ; gain = 344.199
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS_wrapper.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/LUT_DDFS_SG_4096x6.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/LUT_DDFS_SG_4096x6.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/PhaseAccumulator.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/PhaseAccumulator.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:1]
[Thu May 24 16:07:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Runs 36-115] Could not delete directory 'C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/.Xil/Vivado-8436-fu-Win10/dcp'.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

invalid command name "get_port_clk"
create_clock -period 8.000 -name PL_clk_125 -waveform {0.000 4.000} [get_port_clk]
invalid command name "get_port_clk"
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
create_clock -period 8.000 -name PL_clk_125 -waveform {0.000 4.000} clk
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
file mkdir C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.srcs/constrs_1/new
close [ open C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.srcs/constrs_1/new/DDFS_Zybo_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.srcs/constrs_1/new/DDFS_Zybo_constraints.xdc
set_property target_constrs_file C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.srcs/constrs_1/new/DDFS_Zybo_constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS_wrapper.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/DDFS_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/LUT_DDFS_SG_4096x6.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/LUT_DDFS_SG_4096x6.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/PhaseAccumulator.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/PhaseAccumulator.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/dff.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/fa.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/rca.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd" into library xil_defaultlib [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/src/reg.vhd:1]
[Thu May 24 16:13:39 2018] Launched synth_1...
Run output will be captured here: C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
set_property package_pin "" [get_ports [list  {fw[3]}]]
place_ports {fw[3]} M14
place_ports {fw[2]} M15
place_ports {fw[1]} G14
place_ports {fw[3]} D18
place_ports {fw[3]} T16
place_ports {fw[2]} W13
place_ports {fw[1]} P15
place_ports {fw[0]} G15
set_property is_loc_fixed false [get_ports [list  {led[3]}]]
place_ports {led[3]} D18
place_ports {led[2]} G14
place_ports {led[1]} M15
place_ports {led[0]} M14
place_ports {yq[5]} F20
place_ports {yq[4]} H20
place_ports {yq[3]} J19
place_ports {yq[2]} L19
place_ports {yq[1]} N20
place_ports {yq[0]} H18
place_ports clk L16
place_ports reset R18
set_property IOSTANDARD LVCMOS33 [get_ports [list {fw[3]} {fw[2]} {fw[1]} {fw[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[3]} {led[2]} {led[1]} {led[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {yq[5]} {yq[4]} {yq[3]} {yq[2]} {yq[1]} {yq[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 24 16:21:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.runs/synth_1/runme.log
[Thu May 24 16:21:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/.Xil/Vivado-8436-fu-Win10/dcp_2/DDFS_WRAPPER.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.srcs/constrs_1/new/DDFS_Zybo_constraints.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/.Xil/Vivado-8436-fu-Win10/dcp_2/DDFS_WRAPPER.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1712.844 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1712.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 24 16:24:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279654360A
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.runs/impl_1/DDFS_WRAPPER.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Users/fu/Dropbox/UNI/MASTER/1M/PSM/DIGITALE/2018_vhdl/2-DDFS/vivado/DDFS/DDFS.runs/impl_1/DDFS_WRAPPER.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 24 16:54:13 2018...
