// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _hier_func_fifo_HH_
#define _hier_func_fifo_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct hier_func_fifo : public sc_module {
    // Port declarations 56
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<10> > fifo_input_line_0_V_V;
    sc_in< sc_lv<10> > fifo_input_line_1_V_V_dout;
    sc_in< sc_logic > fifo_input_line_1_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_1_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_2_V_V_dout;
    sc_in< sc_logic > fifo_input_line_2_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_2_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_3_V_V_dout;
    sc_in< sc_logic > fifo_input_line_3_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_3_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_4_V_V_dout;
    sc_in< sc_logic > fifo_input_line_4_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_4_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_5_V_V_dout;
    sc_in< sc_logic > fifo_input_line_5_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_5_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_6_V_V_dout;
    sc_in< sc_logic > fifo_input_line_6_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_6_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_7_V_V_dout;
    sc_in< sc_logic > fifo_input_line_7_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_7_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_8_V_V_dout;
    sc_in< sc_logic > fifo_input_line_8_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_8_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_9_V_V_dout;
    sc_in< sc_logic > fifo_input_line_9_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_9_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_10_V_V_dout;
    sc_in< sc_logic > fifo_input_line_10_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_10_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_11_V_V_dout;
    sc_in< sc_logic > fifo_input_line_11_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_11_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_12_V_V_dout;
    sc_in< sc_logic > fifo_input_line_12_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_12_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_13_V_V_dout;
    sc_in< sc_logic > fifo_input_line_13_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_13_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_14_V_V_dout;
    sc_in< sc_logic > fifo_input_line_14_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_14_V_V_read;
    sc_in< sc_lv<10> > fifo_input_line_15_V_V_dout;
    sc_in< sc_logic > fifo_input_line_15_V_V_empty_n;
    sc_out< sc_logic > fifo_input_line_15_V_V_read;
    sc_out< sc_lv<16> > fifo_output_V_V_TDATA;
    sc_out< sc_logic > fifo_output_V_V_TVALID;
    sc_in< sc_logic > fifo_output_V_V_TREADY;


    // Module declarations
    hier_func_fifo(sc_module_name name);
    SC_HAS_PROCESS(hier_func_fifo);

    ~hier_func_fifo();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > fifo_output_V_V_1_data_out;
    sc_signal< sc_logic > fifo_output_V_V_1_vld_in;
    sc_signal< sc_logic > fifo_output_V_V_1_vld_out;
    sc_signal< sc_logic > fifo_output_V_V_1_ack_in;
    sc_signal< sc_logic > fifo_output_V_V_1_ack_out;
    sc_signal< sc_lv<16> > fifo_output_V_V_1_payload_A;
    sc_signal< sc_lv<16> > fifo_output_V_V_1_payload_B;
    sc_signal< sc_logic > fifo_output_V_V_1_sel_rd;
    sc_signal< sc_logic > fifo_output_V_V_1_sel_wr;
    sc_signal< sc_logic > fifo_output_V_V_1_sel;
    sc_signal< sc_logic > fifo_output_V_V_1_load_A;
    sc_signal< sc_logic > fifo_output_V_V_1_load_B;
    sc_signal< sc_lv<2> > fifo_output_V_V_1_state;
    sc_signal< sc_logic > fifo_output_V_V_1_state_cmp_full;
    sc_signal< sc_logic > fifo_input_line_1_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln6_fu_460_p2;
    sc_signal< sc_lv<4> > trunc_ln114_fu_486_p1;
    sc_signal< sc_lv<1> > ap_phi_mux_tmp_16_phi_fu_372_p32;
    sc_signal< sc_logic > fifo_input_line_2_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_3_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_4_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_5_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_6_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_7_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_8_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_9_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_10_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_11_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_12_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_13_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_14_V_V_blk_n;
    sc_signal< sc_logic > fifo_input_line_15_V_V_blk_n;
    sc_signal< sc_logic > fifo_output_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > tmp_16_reg_369;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > tmp_16_reg_369_pp0_iter1_reg;
    sc_signal< sc_lv<13> > indvar_flatten_reg_347;
    sc_signal< sc_lv<5> > buffer_num_0_reg_358;
    sc_signal< bool > ap_predicate_op68_read_state2;
    sc_signal< bool > ap_predicate_op70_read_state2;
    sc_signal< bool > ap_predicate_op72_read_state2;
    sc_signal< bool > ap_predicate_op74_read_state2;
    sc_signal< bool > ap_predicate_op76_read_state2;
    sc_signal< bool > ap_predicate_op78_read_state2;
    sc_signal< bool > ap_predicate_op80_read_state2;
    sc_signal< bool > ap_predicate_op82_read_state2;
    sc_signal< bool > ap_predicate_op84_read_state2;
    sc_signal< bool > ap_predicate_op86_read_state2;
    sc_signal< bool > ap_predicate_op88_read_state2;
    sc_signal< bool > ap_predicate_op90_read_state2;
    sc_signal< bool > ap_predicate_op92_read_state2;
    sc_signal< bool > ap_predicate_op94_read_state2;
    sc_signal< bool > ap_predicate_op98_read_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<13> > add_ln6_fu_466_p2;
    sc_signal< sc_lv<5> > buffer_num_fu_490_p2;
    sc_signal< sc_lv<16> > zext_ln163_fu_496_p1;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<1> > tmp5_nbreadreq_fu_228_p3;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_tmp_16_reg_369;
    sc_signal< sc_lv<1> > tmp6_nbreadreq_fu_220_p3;
    sc_signal< sc_lv<1> > tmp7_nbreadreq_fu_212_p3;
    sc_signal< sc_lv<1> > tmp8_nbreadreq_fu_204_p3;
    sc_signal< sc_lv<1> > tmp9_nbreadreq_fu_196_p3;
    sc_signal< sc_lv<1> > tmp1_nbreadreq_fu_188_p3;
    sc_signal< sc_lv<1> > tmp2_nbreadreq_fu_180_p3;
    sc_signal< sc_lv<1> > tmp3_nbreadreq_fu_172_p3;
    sc_signal< sc_lv<1> > tmp4_nbreadreq_fu_164_p3;
    sc_signal< sc_lv<1> > tmp10_nbreadreq_fu_156_p3;
    sc_signal< sc_lv<1> > tmp11_nbreadreq_fu_148_p3;
    sc_signal< sc_lv<1> > tmp12_nbreadreq_fu_140_p3;
    sc_signal< sc_lv<1> > tmp13_nbreadreq_fu_132_p3;
    sc_signal< sc_lv<1> > tmp14_nbreadreq_fu_124_p3;
    sc_signal< sc_lv<1> > tmp15_nbreadreq_fu_116_p3;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_236_p3;
    sc_signal< sc_lv<10> > ap_phi_reg_pp0_iter0_temp_V_reg_423;
    sc_signal< sc_lv<10> > ap_phi_reg_pp0_iter1_temp_V_reg_423;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln7_fu_472_p2;
    sc_signal< sc_lv<5> > buffer_num_0_mid2_fu_478_p3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< bool > ap_block_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_634;
    sc_signal< bool > ap_condition_258;
    sc_signal< bool > ap_condition_252;
    sc_signal< bool > ap_condition_246;
    sc_signal< bool > ap_condition_240;
    sc_signal< bool > ap_condition_234;
    sc_signal< bool > ap_condition_228;
    sc_signal< bool > ap_condition_222;
    sc_signal< bool > ap_condition_216;
    sc_signal< bool > ap_condition_210;
    sc_signal< bool > ap_condition_204;
    sc_signal< bool > ap_condition_198;
    sc_signal< bool > ap_condition_192;
    sc_signal< bool > ap_condition_186;
    sc_signal< bool > ap_condition_180;
    sc_signal< bool > ap_condition_174;
    sc_signal< bool > ap_condition_432;
    sc_signal< bool > ap_condition_380;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<13> ap_const_lv13_1000;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln6_fu_466_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5();
    void thread_ap_condition_174();
    void thread_ap_condition_180();
    void thread_ap_condition_186();
    void thread_ap_condition_192();
    void thread_ap_condition_198();
    void thread_ap_condition_204();
    void thread_ap_condition_210();
    void thread_ap_condition_216();
    void thread_ap_condition_222();
    void thread_ap_condition_228();
    void thread_ap_condition_234();
    void thread_ap_condition_240();
    void thread_ap_condition_246();
    void thread_ap_condition_252();
    void thread_ap_condition_258();
    void thread_ap_condition_380();
    void thread_ap_condition_432();
    void thread_ap_condition_634();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_tmp_16_phi_fu_372_p32();
    void thread_ap_phi_reg_pp0_iter0_temp_V_reg_423();
    void thread_ap_phi_reg_pp0_iter0_tmp_16_reg_369();
    void thread_ap_predicate_op68_read_state2();
    void thread_ap_predicate_op70_read_state2();
    void thread_ap_predicate_op72_read_state2();
    void thread_ap_predicate_op74_read_state2();
    void thread_ap_predicate_op76_read_state2();
    void thread_ap_predicate_op78_read_state2();
    void thread_ap_predicate_op80_read_state2();
    void thread_ap_predicate_op82_read_state2();
    void thread_ap_predicate_op84_read_state2();
    void thread_ap_predicate_op86_read_state2();
    void thread_ap_predicate_op88_read_state2();
    void thread_ap_predicate_op90_read_state2();
    void thread_ap_predicate_op92_read_state2();
    void thread_ap_predicate_op94_read_state2();
    void thread_ap_predicate_op98_read_state2();
    void thread_ap_ready();
    void thread_buffer_num_0_mid2_fu_478_p3();
    void thread_buffer_num_fu_490_p2();
    void thread_fifo_input_line_10_V_V_blk_n();
    void thread_fifo_input_line_10_V_V_read();
    void thread_fifo_input_line_11_V_V_blk_n();
    void thread_fifo_input_line_11_V_V_read();
    void thread_fifo_input_line_12_V_V_blk_n();
    void thread_fifo_input_line_12_V_V_read();
    void thread_fifo_input_line_13_V_V_blk_n();
    void thread_fifo_input_line_13_V_V_read();
    void thread_fifo_input_line_14_V_V_blk_n();
    void thread_fifo_input_line_14_V_V_read();
    void thread_fifo_input_line_15_V_V_blk_n();
    void thread_fifo_input_line_15_V_V_read();
    void thread_fifo_input_line_1_V_V_blk_n();
    void thread_fifo_input_line_1_V_V_read();
    void thread_fifo_input_line_2_V_V_blk_n();
    void thread_fifo_input_line_2_V_V_read();
    void thread_fifo_input_line_3_V_V_blk_n();
    void thread_fifo_input_line_3_V_V_read();
    void thread_fifo_input_line_4_V_V_blk_n();
    void thread_fifo_input_line_4_V_V_read();
    void thread_fifo_input_line_5_V_V_blk_n();
    void thread_fifo_input_line_5_V_V_read();
    void thread_fifo_input_line_6_V_V_blk_n();
    void thread_fifo_input_line_6_V_V_read();
    void thread_fifo_input_line_7_V_V_blk_n();
    void thread_fifo_input_line_7_V_V_read();
    void thread_fifo_input_line_8_V_V_blk_n();
    void thread_fifo_input_line_8_V_V_read();
    void thread_fifo_input_line_9_V_V_blk_n();
    void thread_fifo_input_line_9_V_V_read();
    void thread_fifo_output_V_V_1_ack_in();
    void thread_fifo_output_V_V_1_ack_out();
    void thread_fifo_output_V_V_1_data_out();
    void thread_fifo_output_V_V_1_load_A();
    void thread_fifo_output_V_V_1_load_B();
    void thread_fifo_output_V_V_1_sel();
    void thread_fifo_output_V_V_1_state_cmp_full();
    void thread_fifo_output_V_V_1_vld_in();
    void thread_fifo_output_V_V_1_vld_out();
    void thread_fifo_output_V_V_TDATA();
    void thread_fifo_output_V_V_TDATA_blk_n();
    void thread_fifo_output_V_V_TVALID();
    void thread_icmp_ln6_fu_460_p2();
    void thread_icmp_ln7_fu_472_p2();
    void thread_tmp10_nbreadreq_fu_156_p3();
    void thread_tmp11_nbreadreq_fu_148_p3();
    void thread_tmp12_nbreadreq_fu_140_p3();
    void thread_tmp13_nbreadreq_fu_132_p3();
    void thread_tmp14_nbreadreq_fu_124_p3();
    void thread_tmp15_nbreadreq_fu_116_p3();
    void thread_tmp1_nbreadreq_fu_188_p3();
    void thread_tmp2_nbreadreq_fu_180_p3();
    void thread_tmp3_nbreadreq_fu_172_p3();
    void thread_tmp4_nbreadreq_fu_164_p3();
    void thread_tmp5_nbreadreq_fu_228_p3();
    void thread_tmp6_nbreadreq_fu_220_p3();
    void thread_tmp7_nbreadreq_fu_212_p3();
    void thread_tmp8_nbreadreq_fu_204_p3();
    void thread_tmp9_nbreadreq_fu_196_p3();
    void thread_tmp_nbreadreq_fu_236_p3();
    void thread_trunc_ln114_fu_486_p1();
    void thread_zext_ln163_fu_496_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
