module twisted_ring_counter_tb;
	reg clk;
	reg reset;
	wire [3:0] q;
	twisted_ring_counter uut (
		.clk(clk), 
		.reset(reset), 
		.q(q)
	);

	 initial begin
        clk = 0;
        forever #10 clk = ~clk; 
    end
	 initial
	 begin
        reset = 1;
        #15;
		  reset = 0; 
        #200;
        reset = 1;
        #20 ;
		  reset = 0;
        #100;
        $finish;
    end
    initial 
        $monitor("Time = %0t | reset = %b | q = %b", $time, reset, q);

endmodule

