\doxysection{Base address of APB2 peripherals }
\hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}{}\label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}}


Base addresses of peripherals connected on APB1 Bus.  


\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga15216cf7b501073535d452823d93d50e}{TIM1\+\_\+\+BASEADDR}}~0x40010000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga68f67915c98cef03345f71d6d57145f2}{TIM8\+\_\+\+BASEADDR}}~0x40010400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga4ccf21b5f54c80b031bff13956af2018}{USART1\+\_\+\+BASEADDR}}~0x40011000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga849c1342a2b7b4126c4a3b638c903c29}{USART6\+\_\+\+BASEADDR}}~0x40011400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gac705d6cbb803774fdc4f6fa74e12068d}{ADC123\+\_\+\+BASEADDR}}~0x40012000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga03ddceeb17b3c18fd16655a97a180b43}{SDIO\+\_\+\+BASEADDR}}~0x40012\+C00\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga64992f19fed3a459eb91f519c06b3427}{SPI1\+\_\+\+BASEADDR}}~0x40013000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga8370319e63d6c3a62ce4f0539ebe2b68}{SPI4\+\_\+\+BASEADDR}}~0x40013400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad389e516cff9dd84a9b04685b391b8fe}{SYSCFG\+\_\+\+BASEADDR}}~0x40013800\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9ce143f4fc043361dc774d877c672f0d}{EXTI\+\_\+\+BASEADDR}}~0x40013\+C00\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga30f114534846e6efe1521f12239d72b8}{TIM9\+\_\+\+BASEADDR}}~0x40014000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga6e2fc569cc5dee0399604eee0c85e520}{TIM10\+\_\+\+BASEADDR}}~0x40014400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga92505df211ea4d69ff2aace047b5da92}{TIM11\+\_\+\+BASEADDR}}~0x40014800\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga1a4823a832056630f2cee362ae6d5c92}{SPI5\+\_\+\+BASEADDR}}~0x40015000\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga76cd09b7448169e85f4dbf0c5be65888}{SPI6\+\_\+\+BASEADDR}}~0x40015400\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gaa69720584d66201ced57413f952068ed}{SAI1\+\_\+\+BASEADDR}}~0x40015800\+UL
\item 
\#define \mbox{\hyperlink{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga6f8e6f6ae27b590a0732e48ed28a6d55}{LCD\+\_\+\+TFT\+\_\+\+BASEADDR}}~0x40016800\+UL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Base addresses of peripherals connected on APB1 Bus. 



\label{doc-define-members}
\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gac705d6cbb803774fdc4f6fa74e12068d}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!ADC123\_BASEADDR@{ADC123\_BASEADDR}}
\index{ADC123\_BASEADDR@{ADC123\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{ADC123\_BASEADDR}{ADC123\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gac705d6cbb803774fdc4f6fa74e12068d} 
\#define ADC123\+\_\+\+BASEADDR~0x40012000\+UL}

Analog to Digital Converter 1,2,3 (ADC) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00133}{133}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9ce143f4fc043361dc774d877c672f0d}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!EXTI\_BASEADDR@{EXTI\_BASEADDR}}
\index{EXTI\_BASEADDR@{EXTI\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{EXTI\_BASEADDR}{EXTI\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga9ce143f4fc043361dc774d877c672f0d} 
\#define EXTI\+\_\+\+BASEADDR~0x40013\+C00\+UL}

External interrupt/event controller Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00138}{138}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga6f8e6f6ae27b590a0732e48ed28a6d55}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!LCD\_TFT\_BASEADDR@{LCD\_TFT\_BASEADDR}}
\index{LCD\_TFT\_BASEADDR@{LCD\_TFT\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{LCD\_TFT\_BASEADDR}{LCD\_TFT\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga6f8e6f6ae27b590a0732e48ed28a6d55} 
\#define LCD\+\_\+\+TFT\+\_\+\+BASEADDR~0x40016800\+UL}

LCD TFT Controller (LCD\+\_\+\+TFT) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00145}{145}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gaa69720584d66201ced57413f952068ed}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!SAI1\_BASEADDR@{SAI1\_BASEADDR}}
\index{SAI1\_BASEADDR@{SAI1\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{SAI1\_BASEADDR}{SAI1\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gaa69720584d66201ced57413f952068ed} 
\#define SAI1\+\_\+\+BASEADDR~0x40015800\+UL}

Serial audio interface (SAI) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00144}{144}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga03ddceeb17b3c18fd16655a97a180b43}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!SDIO\_BASEADDR@{SDIO\_BASEADDR}}
\index{SDIO\_BASEADDR@{SDIO\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{SDIO\_BASEADDR}{SDIO\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga03ddceeb17b3c18fd16655a97a180b43} 
\#define SDIO\+\_\+\+BASEADDR~0x40012\+C00\+UL}

Secure digital input/output interface (SDIO) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00134}{134}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga64992f19fed3a459eb91f519c06b3427}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!SPI1\_BASEADDR@{SPI1\_BASEADDR}}
\index{SPI1\_BASEADDR@{SPI1\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{SPI1\_BASEADDR}{SPI1\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga64992f19fed3a459eb91f519c06b3427} 
\#define SPI1\+\_\+\+BASEADDR~0x40013000\+UL}

Serial Peripheral Interface 1 (SPI1) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00135}{135}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga8370319e63d6c3a62ce4f0539ebe2b68}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!SPI4\_BASEADDR@{SPI4\_BASEADDR}}
\index{SPI4\_BASEADDR@{SPI4\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{SPI4\_BASEADDR}{SPI4\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga8370319e63d6c3a62ce4f0539ebe2b68} 
\#define SPI4\+\_\+\+BASEADDR~0x40013400\+UL}

Serial Peripheral Interface 4 (SPI4) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00136}{136}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga1a4823a832056630f2cee362ae6d5c92}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!SPI5\_BASEADDR@{SPI5\_BASEADDR}}
\index{SPI5\_BASEADDR@{SPI5\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{SPI5\_BASEADDR}{SPI5\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga1a4823a832056630f2cee362ae6d5c92} 
\#define SPI5\+\_\+\+BASEADDR~0x40015000\+UL}

Serial Peripheral Interface 5 (SPI5) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00142}{142}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga76cd09b7448169e85f4dbf0c5be65888}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!SPI6\_BASEADDR@{SPI6\_BASEADDR}}
\index{SPI6\_BASEADDR@{SPI6\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{SPI6\_BASEADDR}{SPI6\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga76cd09b7448169e85f4dbf0c5be65888} 
\#define SPI6\+\_\+\+BASEADDR~0x40015400\+UL}

Serial Peripheral Interface 6 (SPI6) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad389e516cff9dd84a9b04685b391b8fe}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!SYSCFG\_BASEADDR@{SYSCFG\_BASEADDR}}
\index{SYSCFG\_BASEADDR@{SYSCFG\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{SYSCFG\_BASEADDR}{SYSCFG\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad389e516cff9dd84a9b04685b391b8fe} 
\#define SYSCFG\+\_\+\+BASEADDR~0x40013800\+UL}

System configuration controller (SYSCFG) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00137}{137}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga6e2fc569cc5dee0399604eee0c85e520}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!TIM10\_BASEADDR@{TIM10\_BASEADDR}}
\index{TIM10\_BASEADDR@{TIM10\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM10\_BASEADDR}{TIM10\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga6e2fc569cc5dee0399604eee0c85e520} 
\#define TIM10\+\_\+\+BASEADDR~0x40014400\+UL}

Basic Timer 10 (TIM10) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00140}{140}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga92505df211ea4d69ff2aace047b5da92}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!TIM11\_BASEADDR@{TIM11\_BASEADDR}}
\index{TIM11\_BASEADDR@{TIM11\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM11\_BASEADDR}{TIM11\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga92505df211ea4d69ff2aace047b5da92} 
\#define TIM11\+\_\+\+BASEADDR~0x40014800\+UL}

Basic Timer 11 (TIM11) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00141}{141}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga15216cf7b501073535d452823d93d50e}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!TIM1\_BASEADDR@{TIM1\_BASEADDR}}
\index{TIM1\_BASEADDR@{TIM1\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM1\_BASEADDR}{TIM1\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga15216cf7b501073535d452823d93d50e} 
\#define TIM1\+\_\+\+BASEADDR~0x40010000\+UL}

Basic Timer 1 (TIM1) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00129}{129}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga68f67915c98cef03345f71d6d57145f2}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!TIM8\_BASEADDR@{TIM8\_BASEADDR}}
\index{TIM8\_BASEADDR@{TIM8\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM8\_BASEADDR}{TIM8\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga68f67915c98cef03345f71d6d57145f2} 
\#define TIM8\+\_\+\+BASEADDR~0x40010400\+UL}

Basic Timer 8 (TIM8) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00130}{130}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga30f114534846e6efe1521f12239d72b8}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!TIM9\_BASEADDR@{TIM9\_BASEADDR}}
\index{TIM9\_BASEADDR@{TIM9\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{TIM9\_BASEADDR}{TIM9\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga30f114534846e6efe1521f12239d72b8} 
\#define TIM9\+\_\+\+BASEADDR~0x40014000\+UL}

Basic Timer 9 (TIM9) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00139}{139}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga4ccf21b5f54c80b031bff13956af2018}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!USART1\_BASEADDR@{USART1\_BASEADDR}}
\index{USART1\_BASEADDR@{USART1\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{USART1\_BASEADDR}{USART1\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga4ccf21b5f54c80b031bff13956af2018} 
\#define USART1\+\_\+\+BASEADDR~0x40011000\+UL}

Universal Synchronous Asynchronous Receiver Transmitter 1 (USART1) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00131}{131}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga849c1342a2b7b4126c4a3b638c903c29}\index{Base address of APB2 peripherals@{Base address of APB2 peripherals}!USART6\_BASEADDR@{USART6\_BASEADDR}}
\index{USART6\_BASEADDR@{USART6\_BASEADDR}!Base address of APB2 peripherals@{Base address of APB2 peripherals}}
\doxysubsubsection{\texorpdfstring{USART6\_BASEADDR}{USART6\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga849c1342a2b7b4126c4a3b638c903c29} 
\#define USART6\+\_\+\+BASEADDR~0x40011400\+UL}

Universal Synchronous Asynchronous Receiver Transmitter 6 (USART6) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

