

Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Sat Apr 14 23:53:14 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:        13011
LUT:          28676
FF:           46034
DSP:            470
BRAM:            16
SRL:           1833
#=== Final timing ===
CP required:    6.660
CP achieved post-synthesis:    4.651
CP achieved post-implementation:    6.217
Timing met
