
F7_SD_CARD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000764c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800781c  0800781c  0001781c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078d4  080078d4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080078d4  080078d4  000178d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078dc  080078dc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078dc  080078dc  000178dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078e0  080078e0  000178e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080078e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000574  20000070  08007954  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  200005e4  08007954  000205e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013de1  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000304f  00000000  00000000  00033e81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f08  00000000  00000000  00036ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d90  00000000  00000000  00037dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029352  00000000  00000000  00038b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016814  00000000  00000000  00061eba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef128  00000000  00000000  000786ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001677f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f40  00000000  00000000  00167848  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007804 	.word	0x08007804

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08007804 	.word	0x08007804

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80005ca:	4b10      	ldr	r3, [pc, #64]	; (800060c <MX_DMA_Init+0x48>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	4a0f      	ldr	r2, [pc, #60]	; (800060c <MX_DMA_Init+0x48>)
 80005d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005d4:	6313      	str	r3, [r2, #48]	; 0x30
 80005d6:	4b0d      	ldr	r3, [pc, #52]	; (800060c <MX_DMA_Init+0x48>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2100      	movs	r1, #0
 80005e6:	203b      	movs	r0, #59	; 0x3b
 80005e8:	f001 f973 	bl	80018d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80005ec:	203b      	movs	r0, #59	; 0x3b
 80005ee:	f001 f98c 	bl	800190a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80005f2:	2200      	movs	r2, #0
 80005f4:	2100      	movs	r1, #0
 80005f6:	2045      	movs	r0, #69	; 0x45
 80005f8:	f001 f96b 	bl	80018d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80005fc:	2045      	movs	r0, #69	; 0x45
 80005fe:	f001 f984 	bl	800190a <HAL_NVIC_EnableIRQ>

}
 8000602:	bf00      	nop
 8000604:	3708      	adds	r7, #8
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	40023800 	.word	0x40023800

08000610 <MX_GPIO_Init>:
     PB11   ------> USB_OTG_HS_ULPI_D4
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
*/
void MX_GPIO_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b090      	sub	sp, #64	; 0x40
 8000614:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000616:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
 800061e:	605a      	str	r2, [r3, #4]
 8000620:	609a      	str	r2, [r3, #8]
 8000622:	60da      	str	r2, [r3, #12]
 8000624:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000626:	4bad      	ldr	r3, [pc, #692]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062a:	4aac      	ldr	r2, [pc, #688]	; (80008dc <MX_GPIO_Init+0x2cc>)
 800062c:	f043 0310 	orr.w	r3, r3, #16
 8000630:	6313      	str	r3, [r2, #48]	; 0x30
 8000632:	4baa      	ldr	r3, [pc, #680]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000636:	f003 0310 	and.w	r3, r3, #16
 800063a:	62bb      	str	r3, [r7, #40]	; 0x28
 800063c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800063e:	4ba7      	ldr	r3, [pc, #668]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000642:	4aa6      	ldr	r2, [pc, #664]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000644:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000648:	6313      	str	r3, [r2, #48]	; 0x30
 800064a:	4ba4      	ldr	r3, [pc, #656]	; (80008dc <MX_GPIO_Init+0x2cc>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000652:	627b      	str	r3, [r7, #36]	; 0x24
 8000654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000656:	4ba1      	ldr	r3, [pc, #644]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	4aa0      	ldr	r2, [pc, #640]	; (80008dc <MX_GPIO_Init+0x2cc>)
 800065c:	f043 0302 	orr.w	r3, r3, #2
 8000660:	6313      	str	r3, [r2, #48]	; 0x30
 8000662:	4b9e      	ldr	r3, [pc, #632]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	f003 0302 	and.w	r3, r3, #2
 800066a:	623b      	str	r3, [r7, #32]
 800066c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800066e:	4b9b      	ldr	r3, [pc, #620]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	4a9a      	ldr	r2, [pc, #616]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000674:	f043 0308 	orr.w	r3, r3, #8
 8000678:	6313      	str	r3, [r2, #48]	; 0x30
 800067a:	4b98      	ldr	r3, [pc, #608]	; (80008dc <MX_GPIO_Init+0x2cc>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067e:	f003 0308 	and.w	r3, r3, #8
 8000682:	61fb      	str	r3, [r7, #28]
 8000684:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000686:	4b95      	ldr	r3, [pc, #596]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	4a94      	ldr	r2, [pc, #592]	; (80008dc <MX_GPIO_Init+0x2cc>)
 800068c:	f043 0304 	orr.w	r3, r3, #4
 8000690:	6313      	str	r3, [r2, #48]	; 0x30
 8000692:	4b92      	ldr	r3, [pc, #584]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	f003 0304 	and.w	r3, r3, #4
 800069a:	61bb      	str	r3, [r7, #24]
 800069c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069e:	4b8f      	ldr	r3, [pc, #572]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	4a8e      	ldr	r2, [pc, #568]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006a4:	f043 0301 	orr.w	r3, r3, #1
 80006a8:	6313      	str	r3, [r2, #48]	; 0x30
 80006aa:	4b8c      	ldr	r3, [pc, #560]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ae:	f003 0301 	and.w	r3, r3, #1
 80006b2:	617b      	str	r3, [r7, #20]
 80006b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80006b6:	4b89      	ldr	r3, [pc, #548]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	4a88      	ldr	r2, [pc, #544]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006c0:	6313      	str	r3, [r2, #48]	; 0x30
 80006c2:	4b86      	ldr	r3, [pc, #536]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80006ce:	4b83      	ldr	r3, [pc, #524]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	4a82      	ldr	r2, [pc, #520]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006d8:	6313      	str	r3, [r2, #48]	; 0x30
 80006da:	4b80      	ldr	r3, [pc, #512]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80006e6:	4b7d      	ldr	r3, [pc, #500]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ea:	4a7c      	ldr	r2, [pc, #496]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80006f0:	6313      	str	r3, [r2, #48]	; 0x30
 80006f2:	4b7a      	ldr	r3, [pc, #488]	; (80008dc <MX_GPIO_Init+0x2cc>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006fe:	4b77      	ldr	r3, [pc, #476]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	4a76      	ldr	r2, [pc, #472]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000704:	f043 0320 	orr.w	r3, r3, #32
 8000708:	6313      	str	r3, [r2, #48]	; 0x30
 800070a:	4b74      	ldr	r3, [pc, #464]	; (80008dc <MX_GPIO_Init+0x2cc>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	f003 0320 	and.w	r3, r3, #32
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000716:	4b71      	ldr	r3, [pc, #452]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	4a70      	ldr	r2, [pc, #448]	; (80008dc <MX_GPIO_Init+0x2cc>)
 800071c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000720:	6313      	str	r3, [r2, #48]	; 0x30
 8000722:	4b6e      	ldr	r3, [pc, #440]	; (80008dc <MX_GPIO_Init+0x2cc>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800072a:	603b      	str	r3, [r7, #0]
 800072c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800072e:	2201      	movs	r2, #1
 8000730:	2120      	movs	r1, #32
 8000732:	486b      	ldr	r0, [pc, #428]	; (80008e0 <MX_GPIO_Init+0x2d0>)
 8000734:	f001 fe6e 	bl	8002414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 8000738:	2200      	movs	r2, #0
 800073a:	f241 010c 	movw	r1, #4108	; 0x100c
 800073e:	4869      	ldr	r0, [pc, #420]	; (80008e4 <MX_GPIO_Init+0x2d4>)
 8000740:	f001 fe68 	bl	8002414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8000744:	2200      	movs	r2, #0
 8000746:	2108      	movs	r1, #8
 8000748:	4867      	ldr	r0, [pc, #412]	; (80008e8 <MX_GPIO_Init+0x2d8>)
 800074a:	f001 fe63 	bl	8002414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 800074e:	2200      	movs	r2, #0
 8000750:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000754:	4865      	ldr	r0, [pc, #404]	; (80008ec <MX_GPIO_Init+0x2dc>)
 8000756:	f001 fe5d 	bl	8002414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	21c8      	movs	r1, #200	; 0xc8
 800075e:	4864      	ldr	r0, [pc, #400]	; (80008f0 <MX_GPIO_Init+0x2e0>)
 8000760:	f001 fe58 	bl	8002414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 8000764:	2310      	movs	r3, #16
 8000766:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000768:	2302      	movs	r3, #2
 800076a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076c:	2300      	movs	r3, #0
 800076e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000770:	2300      	movs	r3, #0
 8000772:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000774:	230e      	movs	r3, #14
 8000776:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8000778:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800077c:	4619      	mov	r1, r3
 800077e:	485d      	ldr	r0, [pc, #372]	; (80008f4 <MX_GPIO_Init+0x2e4>)
 8000780:	f001 fc84 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8000784:	2308      	movs	r3, #8
 8000786:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000788:	2300      	movs	r3, #0
 800078a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078c:	2300      	movs	r3, #0
 800078e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000790:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000794:	4619      	mov	r1, r3
 8000796:	4857      	ldr	r0, [pc, #348]	; (80008f4 <MX_GPIO_Init+0x2e4>)
 8000798:	f001 fc78 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 800079c:	2304      	movs	r3, #4
 800079e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a0:	2302      	movs	r3, #2
 80007a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a8:	2303      	movs	r3, #3
 80007aa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80007ac:	2309      	movs	r3, #9
 80007ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80007b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007b4:	4619      	mov	r1, r3
 80007b6:	484f      	ldr	r0, [pc, #316]	; (80008f4 <MX_GPIO_Init+0x2e4>)
 80007b8:	f001 fc68 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 80007bc:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 80007c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c2:	2302      	movs	r3, #2
 80007c4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ca:	2303      	movs	r3, #3
 80007cc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007ce:	230b      	movs	r3, #11
 80007d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80007d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007d6:	4619      	mov	r1, r3
 80007d8:	4845      	ldr	r0, [pc, #276]	; (80008f0 <MX_GPIO_Init+0x2e0>)
 80007da:	f001 fc57 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80007de:	f64f 7383 	movw	r3, #65411	; 0xff83
 80007e2:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e4:	2302      	movs	r3, #2
 80007e6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ec:	2303      	movs	r3, #3
 80007ee:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80007f0:	230c      	movs	r3, #12
 80007f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007f8:	4619      	mov	r1, r3
 80007fa:	483e      	ldr	r0, [pc, #248]	; (80008f4 <MX_GPIO_Init+0x2e4>)
 80007fc:	f001 fc46 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8000800:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000804:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000806:	2312      	movs	r3, #18
 8000808:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	2300      	movs	r3, #0
 800080c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	2300      	movs	r3, #0
 8000810:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000812:	2304      	movs	r3, #4
 8000814:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000816:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800081a:	4619      	mov	r1, r3
 800081c:	4836      	ldr	r0, [pc, #216]	; (80008f8 <MX_GPIO_Init+0x2e8>)
 800081e:	f001 fc35 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8000822:	f643 4323 	movw	r3, #15395	; 0x3c23
 8000826:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000828:	2302      	movs	r3, #2
 800082a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000830:	2303      	movs	r3, #3
 8000832:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000834:	230a      	movs	r3, #10
 8000836:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000838:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800083c:	4619      	mov	r1, r3
 800083e:	482e      	ldr	r0, [pc, #184]	; (80008f8 <MX_GPIO_Init+0x2e8>)
 8000840:	f001 fc24 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8000844:	2310      	movs	r3, #16
 8000846:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000848:	2302      	movs	r3, #2
 800084a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	2300      	movs	r3, #0
 800084e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000850:	2300      	movs	r3, #0
 8000852:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000854:	2302      	movs	r3, #2
 8000856:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8000858:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800085c:	4619      	mov	r1, r3
 800085e:	4826      	ldr	r0, [pc, #152]	; (80008f8 <MX_GPIO_Init+0x2e8>)
 8000860:	f001 fc14 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8000864:	2380      	movs	r3, #128	; 0x80
 8000866:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000868:	2302      	movs	r3, #2
 800086a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000870:	2300      	movs	r3, #0
 8000872:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8000874:	2308      	movs	r3, #8
 8000876:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8000878:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800087c:	4619      	mov	r1, r3
 800087e:	4818      	ldr	r0, [pc, #96]	; (80008e0 <MX_GPIO_Init+0x2d0>)
 8000880:	f001 fc04 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8000884:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000888:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088a:	2302      	movs	r3, #2
 800088c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000892:	2300      	movs	r3, #0
 8000894:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000896:	2301      	movs	r3, #1
 8000898:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 800089a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800089e:	4619      	mov	r1, r3
 80008a0:	4816      	ldr	r0, [pc, #88]	; (80008fc <MX_GPIO_Init+0x2ec>)
 80008a2:	f001 fbf3 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 80008a6:	2360      	movs	r3, #96	; 0x60
 80008a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008aa:	2302      	movs	r3, #2
 80008ac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b2:	2300      	movs	r3, #0
 80008b4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80008b6:	230d      	movs	r3, #13
 80008b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008be:	4619      	mov	r1, r3
 80008c0:	480c      	ldr	r0, [pc, #48]	; (80008f4 <MX_GPIO_Init+0x2e4>)
 80008c2:	f001 fbe3 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80008c6:	2340      	movs	r3, #64	; 0x40
 80008c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ca:	2302      	movs	r3, #2
 80008cc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d2:	2303      	movs	r3, #3
 80008d4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80008d6:	230a      	movs	r3, #10
 80008d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80008da:	e011      	b.n	8000900 <MX_GPIO_Init+0x2f0>
 80008dc:	40023800 	.word	0x40023800
 80008e0:	40020c00 	.word	0x40020c00
 80008e4:	40022000 	.word	0x40022000
 80008e8:	40022800 	.word	0x40022800
 80008ec:	40021c00 	.word	0x40021c00
 80008f0:	40021800 	.word	0x40021800
 80008f4:	40021000 	.word	0x40021000
 80008f8:	40020400 	.word	0x40020400
 80008fc:	40020000 	.word	0x40020000
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8000900:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000904:	4619      	mov	r1, r3
 8000906:	48bd      	ldr	r0, [pc, #756]	; (8000bfc <MX_GPIO_Init+0x5ec>)
 8000908:	f001 fbc0 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 800090c:	f248 1333 	movw	r3, #33075	; 0x8133
 8000910:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000912:	2302      	movs	r3, #2
 8000914:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000916:	2300      	movs	r3, #0
 8000918:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800091a:	2303      	movs	r3, #3
 800091c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800091e:	230c      	movs	r3, #12
 8000920:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000922:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000926:	4619      	mov	r1, r3
 8000928:	48b5      	ldr	r0, [pc, #724]	; (8000c00 <MX_GPIO_Init+0x5f0>)
 800092a:	f001 fbaf 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 800092e:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8000932:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000934:	2302      	movs	r3, #2
 8000936:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093c:	2300      	movs	r3, #0
 800093e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000940:	230e      	movs	r3, #14
 8000942:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8000944:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000948:	4619      	mov	r1, r3
 800094a:	48ae      	ldr	r0, [pc, #696]	; (8000c04 <MX_GPIO_Init+0x5f4>)
 800094c:	f001 fb9e 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8000950:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000954:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000956:	2300      	movs	r3, #0
 8000958:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800095e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000962:	4619      	mov	r1, r3
 8000964:	48a7      	ldr	r0, [pc, #668]	; (8000c04 <MX_GPIO_Init+0x5f4>)
 8000966:	f001 fb91 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800096a:	2340      	movs	r3, #64	; 0x40
 800096c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800096e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000972:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000978:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800097c:	4619      	mov	r1, r3
 800097e:	48a2      	ldr	r0, [pc, #648]	; (8000c08 <MX_GPIO_Init+0x5f8>)
 8000980:	f001 fb84 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8000984:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000988:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098a:	2302      	movs	r3, #2
 800098c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	2300      	movs	r3, #0
 8000990:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000992:	2303      	movs	r3, #3
 8000994:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000996:	230c      	movs	r3, #12
 8000998:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800099a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800099e:	4619      	mov	r1, r3
 80009a0:	4899      	ldr	r0, [pc, #612]	; (8000c08 <MX_GPIO_Init+0x5f8>)
 80009a2:	f001 fb73 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 80009a6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80009aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ac:	2302      	movs	r3, #2
 80009ae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b4:	2303      	movs	r3, #3
 80009b6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80009b8:	230a      	movs	r3, #10
 80009ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009c0:	4619      	mov	r1, r3
 80009c2:	4892      	ldr	r0, [pc, #584]	; (8000c0c <MX_GPIO_Init+0x5fc>)
 80009c4:	f001 fb62 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 80009c8:	23f0      	movs	r3, #240	; 0xf0
 80009ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009cc:	2302      	movs	r3, #2
 80009ce:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	2300      	movs	r3, #0
 80009d6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80009d8:	230a      	movs	r3, #10
 80009da:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80009dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009e0:	4619      	mov	r1, r3
 80009e2:	488b      	ldr	r0, [pc, #556]	; (8000c10 <MX_GPIO_Init+0x600>)
 80009e4:	f001 fb52 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PKPin PKPin PKPin PKPin
                           PKPin PKPin PKPin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80009e8:	23f7      	movs	r3, #247	; 0xf7
 80009ea:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ec:	2302      	movs	r3, #2
 80009ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80009f8:	230e      	movs	r3, #14
 80009fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80009fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a00:	4619      	mov	r1, r3
 8000a02:	4884      	ldr	r0, [pc, #528]	; (8000c14 <MX_GPIO_Init+0x604>)
 8000a04:	f001 fb42 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 8000a08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a16:	2300      	movs	r3, #0
 8000a18:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000a1a:	2309      	movs	r3, #9
 8000a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8000a1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a22:	4619      	mov	r1, r3
 8000a24:	4876      	ldr	r0, [pc, #472]	; (8000c00 <MX_GPIO_Init+0x5f0>)
 8000a26:	f001 fb31 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8000a2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a30:	2302      	movs	r3, #2
 8000a32:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000a3c:	230a      	movs	r3, #10
 8000a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8000a40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a44:	4619      	mov	r1, r3
 8000a46:	486e      	ldr	r0, [pc, #440]	; (8000c00 <MX_GPIO_Init+0x5f0>)
 8000a48:	f001 fb20 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a4c:	2320      	movs	r3, #32
 8000a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a60:	4619      	mov	r1, r3
 8000a62:	4869      	ldr	r0, [pc, #420]	; (8000c08 <MX_GPIO_Init+0x5f8>)
 8000a64:	f001 fb12 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8000a68:	2308      	movs	r3, #8
 8000a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	2300      	movs	r3, #0
 8000a72:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a74:	2300      	movs	r3, #0
 8000a76:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000a78:	230d      	movs	r3, #13
 8000a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8000a7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a80:	4619      	mov	r1, r3
 8000a82:	4861      	ldr	r0, [pc, #388]	; (8000c08 <MX_GPIO_Init+0x5f8>)
 8000a84:	f001 fb02 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8000a88:	f241 030c 	movw	r3, #4108	; 0x100c
 8000a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a96:	2300      	movs	r3, #0
 8000a98:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000a9a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	485b      	ldr	r0, [pc, #364]	; (8000c10 <MX_GPIO_Init+0x600>)
 8000aa2:	f001 faf3 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8000aa6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aac:	2300      	movs	r3, #0
 8000aae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000ab4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4857      	ldr	r0, [pc, #348]	; (8000c18 <MX_GPIO_Init+0x608>)
 8000abc:	f001 fae6 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8000ac0:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ace:	2303      	movs	r3, #3
 8000ad0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ad2:	230c      	movs	r3, #12
 8000ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ad6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ada:	4619      	mov	r1, r3
 8000adc:	484f      	ldr	r0, [pc, #316]	; (8000c1c <MX_GPIO_Init+0x60c>)
 8000ade:	f001 fad5 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8000ae2:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8000ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af0:	2300      	movs	r3, #0
 8000af2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000af4:	230e      	movs	r3, #14
 8000af6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000af8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000afc:	4619      	mov	r1, r3
 8000afe:	4844      	ldr	r0, [pc, #272]	; (8000c10 <MX_GPIO_Init+0x600>)
 8000b00:	f001 fac4 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8000b04:	2308      	movs	r3, #8
 8000b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b10:	2300      	movs	r3, #0
 8000b12:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000b14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b18:	4619      	mov	r1, r3
 8000b1a:	483e      	ldr	r0, [pc, #248]	; (8000c14 <MX_GPIO_Init+0x604>)
 8000b1c:	f001 fab6 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8000b20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b26:	2302      	movs	r3, #2
 8000b28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000b32:	230d      	movs	r3, #13
 8000b34:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000b36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4830      	ldr	r0, [pc, #192]	; (8000c00 <MX_GPIO_Init+0x5f0>)
 8000b3e:	f001 faa5 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b42:	2310      	movs	r3, #16
 8000b44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b46:	2300      	movs	r3, #0
 8000b48:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b52:	4619      	mov	r1, r3
 8000b54:	482c      	ldr	r0, [pc, #176]	; (8000c08 <MX_GPIO_Init+0x5f8>)
 8000b56:	f001 fa99 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8000b5a:	f248 0304 	movw	r3, #32772	; 0x8004
 8000b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b60:	2300      	movs	r3, #0
 8000b62:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000b68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	482c      	ldr	r0, [pc, #176]	; (8000c20 <MX_GPIO_Init+0x610>)
 8000b70:	f001 fa8c 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8000b74:	2302      	movs	r3, #2
 8000b76:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b80:	2300      	movs	r3, #0
 8000b82:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b84:	2305      	movs	r3, #5
 8000b86:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8000b88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	4820      	ldr	r0, [pc, #128]	; (8000c10 <MX_GPIO_Init+0x600>)
 8000b90:	f001 fa7c 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8000b94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b98:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000ba6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000baa:	4619      	mov	r1, r3
 8000bac:	481c      	ldr	r0, [pc, #112]	; (8000c20 <MX_GPIO_Init+0x610>)
 8000bae:	f001 fa6d 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin
                           PHPin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8000bb2:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8000bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000bc4:	230d      	movs	r3, #13
 8000bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4814      	ldr	r0, [pc, #80]	; (8000c20 <MX_GPIO_Init+0x610>)
 8000bd0:	f001 fa5c 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be0:	2300      	movs	r3, #0
 8000be2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000be4:	2302      	movs	r3, #2
 8000be6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8000be8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bec:	4619      	mov	r1, r3
 8000bee:	4808      	ldr	r0, [pc, #32]	; (8000c10 <MX_GPIO_Init+0x600>)
 8000bf0:	f001 fa4c 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8000bf4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bf8:	e014      	b.n	8000c24 <MX_GPIO_Init+0x614>
 8000bfa:	bf00      	nop
 8000bfc:	40020400 	.word	0x40020400
 8000c00:	40021800 	.word	0x40021800
 8000c04:	40022400 	.word	0x40022400
 8000c08:	40020c00 	.word	0x40020c00
 8000c0c:	40020000 	.word	0x40020000
 8000c10:	40022000 	.word	0x40022000
 8000c14:	40022800 	.word	0x40022800
 8000c18:	40020800 	.word	0x40020800
 8000c1c:	40021400 	.word	0x40021400
 8000c20:	40021c00 	.word	0x40021c00
 8000c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c26:	2302      	movs	r3, #2
 8000c28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c32:	2301      	movs	r3, #1
 8000c34:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8000c36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4895      	ldr	r0, [pc, #596]	; (8000e94 <MX_GPIO_Init+0x884>)
 8000c3e:	f001 fa25 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8000c42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c48:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000c4c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8000c52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c56:	4619      	mov	r1, r3
 8000c58:	488f      	ldr	r0, [pc, #572]	; (8000e98 <MX_GPIO_Init+0x888>)
 8000c5a:	f001 fa17 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8000c5e:	23c0      	movs	r3, #192	; 0xc0
 8000c60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c62:	2302      	movs	r3, #2
 8000c64:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c66:	2300      	movs	r3, #0
 8000c68:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000c6e:	2308      	movs	r3, #8
 8000c70:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c76:	4619      	mov	r1, r3
 8000c78:	4888      	ldr	r0, [pc, #544]	; (8000e9c <MX_GPIO_Init+0x88c>)
 8000c7a:	f001 fa07 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8000c7e:	2310      	movs	r3, #16
 8000c80:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c82:	2302      	movs	r3, #2
 8000c84:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000c8e:	230a      	movs	r3, #10
 8000c90:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8000c92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c96:	4619      	mov	r1, r3
 8000c98:	4881      	ldr	r0, [pc, #516]	; (8000ea0 <MX_GPIO_Init+0x890>)
 8000c9a:	f001 f9f7 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8000c9e:	2328      	movs	r3, #40	; 0x28
 8000ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000caa:	2303      	movs	r3, #3
 8000cac:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000cae:	230c      	movs	r3, #12
 8000cb0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000cb2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4879      	ldr	r0, [pc, #484]	; (8000ea0 <MX_GPIO_Init+0x890>)
 8000cba:	f001 f9e7 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8000cbe:	23c8      	movs	r3, #200	; 0xc8
 8000cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4873      	ldr	r0, [pc, #460]	; (8000ea4 <MX_GPIO_Init+0x894>)
 8000cd6:	f001 f9d9 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8000cda:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8000cde:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ce8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cec:	4619      	mov	r1, r3
 8000cee:	486e      	ldr	r0, [pc, #440]	; (8000ea8 <MX_GPIO_Init+0x898>)
 8000cf0:	f001 f9cc 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8000cf4:	2308      	movs	r3, #8
 8000cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d00:	2303      	movs	r3, #3
 8000d02:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d04:	230c      	movs	r3, #12
 8000d06:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8000d08:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4863      	ldr	r0, [pc, #396]	; (8000e9c <MX_GPIO_Init+0x88c>)
 8000d10:	f001 f9bc 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8000d14:	2305      	movs	r3, #5
 8000d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d20:	2303      	movs	r3, #3
 8000d22:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000d24:	230a      	movs	r3, #10
 8000d26:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d28:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	485b      	ldr	r0, [pc, #364]	; (8000e9c <MX_GPIO_Init+0x88c>)
 8000d30:	f001 f9ac 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000d34:	2332      	movs	r3, #50	; 0x32
 8000d36:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d40:	2303      	movs	r3, #3
 8000d42:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d44:	230b      	movs	r3, #11
 8000d46:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4853      	ldr	r0, [pc, #332]	; (8000e9c <MX_GPIO_Init+0x88c>)
 8000d50:	f001 f99c 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d54:	2304      	movs	r3, #4
 8000d56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d60:	2303      	movs	r3, #3
 8000d62:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000d64:	2309      	movs	r3, #9
 8000d66:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	484f      	ldr	r0, [pc, #316]	; (8000eac <MX_GPIO_Init+0x89c>)
 8000d70:	f001 f98c 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8000d74:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000d78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d82:	2303      	movs	r3, #3
 8000d84:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000d86:	2309      	movs	r3, #9
 8000d88:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4847      	ldr	r0, [pc, #284]	; (8000eb0 <MX_GPIO_Init+0x8a0>)
 8000d92:	f001 f97b 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8000d96:	2304      	movs	r3, #4
 8000d98:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8000da2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000da6:	4619      	mov	r1, r3
 8000da8:	483e      	ldr	r0, [pc, #248]	; (8000ea4 <MX_GPIO_Init+0x894>)
 8000daa:	f001 f96f 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000dae:	2386      	movs	r3, #134	; 0x86
 8000db0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db2:	2302      	movs	r3, #2
 8000db4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dbe:	230b      	movs	r3, #11
 8000dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4832      	ldr	r0, [pc, #200]	; (8000e94 <MX_GPIO_Init+0x884>)
 8000dca:	f001 f95f 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8000dda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dde:	4619      	mov	r1, r3
 8000de0:	482c      	ldr	r0, [pc, #176]	; (8000e94 <MX_GPIO_Init+0x884>)
 8000de2:	f001 f953 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8000de6:	2350      	movs	r3, #80	; 0x50
 8000de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dea:	2302      	movs	r3, #2
 8000dec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000df6:	230d      	movs	r3, #13
 8000df8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4824      	ldr	r0, [pc, #144]	; (8000e94 <MX_GPIO_Init+0x884>)
 8000e02:	f001 f943 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8000e06:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e0c:	2312      	movs	r3, #18
 8000e0e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e14:	2303      	movs	r3, #3
 8000e16:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000e18:	2304      	movs	r3, #4
 8000e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000e1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e20:	4619      	mov	r1, r3
 8000e22:	481f      	ldr	r0, [pc, #124]	; (8000ea0 <MX_GPIO_Init+0x890>)
 8000e24:	f001 f932 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8000e28:	2328      	movs	r3, #40	; 0x28
 8000e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e34:	2303      	movs	r3, #3
 8000e36:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000e38:	230a      	movs	r3, #10
 8000e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e40:	4619      	mov	r1, r3
 8000e42:	4814      	ldr	r0, [pc, #80]	; (8000e94 <MX_GPIO_Init+0x884>)
 8000e44:	f001 f922 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8000e48:	2340      	movs	r3, #64	; 0x40
 8000e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e54:	2300      	movs	r3, #0
 8000e56:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000e58:	2309      	movs	r3, #9
 8000e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8000e5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e60:	4619      	mov	r1, r3
 8000e62:	480f      	ldr	r0, [pc, #60]	; (8000ea0 <MX_GPIO_Init+0x890>)
 8000e64:	f001 f912 	bl	800208c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8000e68:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e76:	2300      	movs	r3, #0
 8000e78:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e7a:	2305      	movs	r3, #5
 8000e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e82:	4619      	mov	r1, r3
 8000e84:	4809      	ldr	r0, [pc, #36]	; (8000eac <MX_GPIO_Init+0x89c>)
 8000e86:	f001 f901 	bl	800208c <HAL_GPIO_Init>

}
 8000e8a:	bf00      	nop
 8000e8c:	3740      	adds	r7, #64	; 0x40
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40020000 	.word	0x40020000
 8000e98:	40022000 	.word	0x40022000
 8000e9c:	40020800 	.word	0x40020800
 8000ea0:	40021c00 	.word	0x40021c00
 8000ea4:	40021800 	.word	0x40021800
 8000ea8:	40021400 	.word	0x40021400
 8000eac:	40020400 	.word	0x40020400
 8000eb0:	40020c00 	.word	0x40020c00

08000eb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eba:	f000 fbae 	bl	800161a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ebe:	f000 f837 	bl	8000f30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec2:	f7ff fba5 	bl	8000610 <MX_GPIO_Init>
  MX_SDMMC1_SD_Init();
 8000ec6:	f000 f8ed 	bl	80010a4 <MX_SDMMC1_SD_Init>
  MX_DMA_Init();
 8000eca:	f7ff fb7b 	bl	80005c4 <MX_DMA_Init>
  MX_FATFS_Init();
 8000ece:	f005 f8ab 	bl	8006028 <MX_FATFS_Init>
  MX_USART1_UART_Init();
 8000ed2:	f000 fac7 	bl	8001464 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(500);
 8000ed6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000eda:	f000 fbfb 	bl	80016d4 <HAL_Delay>
  //uint8_t bufferText[] = "Hello";
  //HAL_UART_Transmit(&huart1, &bufferText[0], sizeof(bufferText), 100);

  /* Mount SD before file operations - power up / card swap */
  res = sd_mount();
 8000ede:	f000 f8bb 	bl	8001058 <sd_mount>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
  if(res != FR_OK)
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d005      	beq.n	8000ef8 <main+0x44>
      myprintf("sd_mount error (%i)\r\n", res);
 8000eec:	79fb      	ldrb	r3, [r7, #7]
 8000eee:	4619      	mov	r1, r3
 8000ef0:	480b      	ldr	r0, [pc, #44]	; (8000f20 <main+0x6c>)
 8000ef2:	f000 f885 	bl	8001000 <myprintf>
 8000ef6:	e002      	b.n	8000efe <main+0x4a>
  else
      myprintf("SD Mounted\r\n");
 8000ef8:	480a      	ldr	r0, [pc, #40]	; (8000f24 <main+0x70>)
 8000efa:	f000 f881 	bl	8001000 <myprintf>




  /* Unmount SD after file operations - power down / card swap*/
  res = sd_unmount();
 8000efe:	f000 f8bf 	bl	8001080 <sd_unmount>
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
  if(res != FR_OK)
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d005      	beq.n	8000f18 <main+0x64>
        myprintf("sd_unmount error (%i)\r\n", res);
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4805      	ldr	r0, [pc, #20]	; (8000f28 <main+0x74>)
 8000f12:	f000 f875 	bl	8001000 <myprintf>
 8000f16:	e002      	b.n	8000f1e <main+0x6a>
  else
      myprintf("SD Unmounted\r\n");
 8000f18:	4804      	ldr	r0, [pc, #16]	; (8000f2c <main+0x78>)
 8000f1a:	f000 f871 	bl	8001000 <myprintf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f1e:	e7fe      	b.n	8000f1e <main+0x6a>
 8000f20:	0800781c 	.word	0x0800781c
 8000f24:	08007834 	.word	0x08007834
 8000f28:	08007844 	.word	0x08007844
 8000f2c:	0800785c 	.word	0x0800785c

08000f30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b094      	sub	sp, #80	; 0x50
 8000f34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f36:	f107 0320 	add.w	r3, r7, #32
 8000f3a:	2230      	movs	r2, #48	; 0x30
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f005 ffd0 	bl	8006ee4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f44:	f107 030c 	add.w	r3, r7, #12
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f54:	4b28      	ldr	r3, [pc, #160]	; (8000ff8 <SystemClock_Config+0xc8>)
 8000f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f58:	4a27      	ldr	r2, [pc, #156]	; (8000ff8 <SystemClock_Config+0xc8>)
 8000f5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f5e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f60:	4b25      	ldr	r3, [pc, #148]	; (8000ff8 <SystemClock_Config+0xc8>)
 8000f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f68:	60bb      	str	r3, [r7, #8]
 8000f6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f6c:	4b23      	ldr	r3, [pc, #140]	; (8000ffc <SystemClock_Config+0xcc>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f74:	4a21      	ldr	r2, [pc, #132]	; (8000ffc <SystemClock_Config+0xcc>)
 8000f76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f7a:	6013      	str	r3, [r2, #0]
 8000f7c:	4b1f      	ldr	r3, [pc, #124]	; (8000ffc <SystemClock_Config+0xcc>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f84:	607b      	str	r3, [r7, #4]
 8000f86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f90:	2310      	movs	r3, #16
 8000f92:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f94:	2302      	movs	r3, #2
 8000f96:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f9c:	2308      	movs	r3, #8
 8000f9e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000fa0:	2332      	movs	r3, #50	; 0x32
 8000fa2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fac:	f107 0320 	add.w	r3, r7, #32
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f001 fa49 	bl	8002448 <HAL_RCC_OscConfig>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000fbc:	f000 f846 	bl	800104c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc0:	230f      	movs	r3, #15
 8000fc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fcc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fd0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	2101      	movs	r1, #1
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f001 fcd6 	bl	8002990 <HAL_RCC_ClockConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000fea:	f000 f82f 	bl	800104c <Error_Handler>
  }
}
 8000fee:	bf00      	nop
 8000ff0:	3750      	adds	r7, #80	; 0x50
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	40007000 	.word	0x40007000

08001000 <myprintf>:

/* USER CODE BEGIN 4 */
void myprintf(const char *fmt, ...)
{
 8001000:	b40f      	push	{r0, r1, r2, r3}
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
    static char buffer[256];
    va_list args;
    va_start(args, fmt);
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	603b      	str	r3, [r7, #0]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001016:	480b      	ldr	r0, [pc, #44]	; (8001044 <myprintf+0x44>)
 8001018:	f005 ff98 	bl	8006f4c <vsniprintf>
    va_end(args);

    int len = strlen(buffer);
 800101c:	4809      	ldr	r0, [pc, #36]	; (8001044 <myprintf+0x44>)
 800101e:	f7ff f8f7 	bl	8000210 <strlen>
 8001022:	4603      	mov	r3, r0
 8001024:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, len, 100);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	b29a      	uxth	r2, r3
 800102a:	2364      	movs	r3, #100	; 0x64
 800102c:	4905      	ldr	r1, [pc, #20]	; (8001044 <myprintf+0x44>)
 800102e:	4806      	ldr	r0, [pc, #24]	; (8001048 <myprintf+0x48>)
 8001030:	f003 fdfd 	bl	8004c2e <HAL_UART_Transmit>
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800103e:	b004      	add	sp, #16
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	2000008c 	.word	0x2000008c
 8001048:	200002d4 	.word	0x200002d4

0800104c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001050:	b672      	cpsid	i
}
 8001052:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001054:	e7fe      	b.n	8001054 <Error_Handler+0x8>
	...

08001058 <sd_mount>:
uint8_t testReadBuf[45];


/* Mount drive, default root 0:/ */
FRESULT sd_mount()
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
    FRESULT res;

    res = f_mount(&SDFatFS, (TCHAR const*)SDPath, 1);
 800105e:	2201      	movs	r2, #1
 8001060:	4905      	ldr	r1, [pc, #20]	; (8001078 <sd_mount+0x20>)
 8001062:	4806      	ldr	r0, [pc, #24]	; (800107c <sd_mount+0x24>)
 8001064:	f005 fe72 	bl	8006d4c <f_mount>
 8001068:	4603      	mov	r3, r0
 800106a:	71fb      	strb	r3, [r7, #7]

    return res;
 800106c:	79fb      	ldrb	r3, [r7, #7]
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000364 	.word	0x20000364
 800107c:	20000368 	.word	0x20000368

08001080 <sd_unmount>:

/* Unmount drive, default root 0:/ */
FRESULT sd_unmount()
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
    FRESULT res;

    res = f_mount(NULL, (TCHAR const*)SDPath, 1);
 8001086:	2201      	movs	r2, #1
 8001088:	4905      	ldr	r1, [pc, #20]	; (80010a0 <sd_unmount+0x20>)
 800108a:	2000      	movs	r0, #0
 800108c:	f005 fe5e 	bl	8006d4c <f_mount>
 8001090:	4603      	mov	r3, r0
 8001092:	71fb      	strb	r3, [r7, #7]

    return res;
 8001094:	79fb      	ldrb	r3, [r7, #7]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000364 	.word	0x20000364

080010a4 <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1_tx;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80010a8:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <MX_SDMMC1_SD_Init+0x38>)
 80010aa:	4a0d      	ldr	r2, [pc, #52]	; (80010e0 <MX_SDMMC1_SD_Init+0x3c>)
 80010ac:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80010ae:	4b0b      	ldr	r3, [pc, #44]	; (80010dc <MX_SDMMC1_SD_Init+0x38>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80010b4:	4b09      	ldr	r3, [pc, #36]	; (80010dc <MX_SDMMC1_SD_Init+0x38>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80010ba:	4b08      	ldr	r3, [pc, #32]	; (80010dc <MX_SDMMC1_SD_Init+0x38>)
 80010bc:	2200      	movs	r2, #0
 80010be:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80010c0:	4b06      	ldr	r3, [pc, #24]	; (80010dc <MX_SDMMC1_SD_Init+0x38>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80010c6:	4b05      	ldr	r3, [pc, #20]	; (80010dc <MX_SDMMC1_SD_Init+0x38>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80010cc:	4b03      	ldr	r3, [pc, #12]	; (80010dc <MX_SDMMC1_SD_Init+0x38>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	2000018c 	.word	0x2000018c
 80010e0:	40012c00 	.word	0x40012c00

080010e4 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b0ac      	sub	sp, #176	; 0xb0
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010fc:	f107 0318 	add.w	r3, r7, #24
 8001100:	2284      	movs	r2, #132	; 0x84
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f005 feed 	bl	8006ee4 <memset>
  if(sdHandle->Instance==SDMMC1)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a73      	ldr	r2, [pc, #460]	; (80012dc <HAL_SD_MspInit+0x1f8>)
 8001110:	4293      	cmp	r3, r2
 8001112:	f040 80de 	bne.w	80012d2 <HAL_SD_MspInit+0x1ee>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 8001116:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800111a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_SYSCLK;
 800111c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001120:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001124:	f107 0318 	add.w	r3, r7, #24
 8001128:	4618      	mov	r0, r3
 800112a:	f001 fe17 	bl	8002d5c <HAL_RCCEx_PeriphCLKConfig>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8001134:	f7ff ff8a 	bl	800104c <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001138:	4b69      	ldr	r3, [pc, #420]	; (80012e0 <HAL_SD_MspInit+0x1fc>)
 800113a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113c:	4a68      	ldr	r2, [pc, #416]	; (80012e0 <HAL_SD_MspInit+0x1fc>)
 800113e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001142:	6453      	str	r3, [r2, #68]	; 0x44
 8001144:	4b66      	ldr	r3, [pc, #408]	; (80012e0 <HAL_SD_MspInit+0x1fc>)
 8001146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001148:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800114c:	617b      	str	r3, [r7, #20]
 800114e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001150:	4b63      	ldr	r3, [pc, #396]	; (80012e0 <HAL_SD_MspInit+0x1fc>)
 8001152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001154:	4a62      	ldr	r2, [pc, #392]	; (80012e0 <HAL_SD_MspInit+0x1fc>)
 8001156:	f043 0304 	orr.w	r3, r3, #4
 800115a:	6313      	str	r3, [r2, #48]	; 0x30
 800115c:	4b60      	ldr	r3, [pc, #384]	; (80012e0 <HAL_SD_MspInit+0x1fc>)
 800115e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001160:	f003 0304 	and.w	r3, r3, #4
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001168:	4b5d      	ldr	r3, [pc, #372]	; (80012e0 <HAL_SD_MspInit+0x1fc>)
 800116a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116c:	4a5c      	ldr	r2, [pc, #368]	; (80012e0 <HAL_SD_MspInit+0x1fc>)
 800116e:	f043 0308 	orr.w	r3, r3, #8
 8001172:	6313      	str	r3, [r2, #48]	; 0x30
 8001174:	4b5a      	ldr	r3, [pc, #360]	; (80012e0 <HAL_SD_MspInit+0x1fc>)
 8001176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001178:	f003 0308 	and.w	r3, r3, #8
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8001180:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001184:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001188:	2302      	movs	r3, #2
 800118a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001194:	2303      	movs	r3, #3
 8001196:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800119a:	230c      	movs	r3, #12
 800119c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011a0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011a4:	4619      	mov	r1, r3
 80011a6:	484f      	ldr	r0, [pc, #316]	; (80012e4 <HAL_SD_MspInit+0x200>)
 80011a8:	f000 ff70 	bl	800208c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 80011ac:	2304      	movs	r3, #4
 80011ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b2:	2302      	movs	r3, #2
 80011b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011be:	2303      	movs	r3, #3
 80011c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80011c4:	230c      	movs	r3, #12
 80011c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 80011ca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011ce:	4619      	mov	r1, r3
 80011d0:	4845      	ldr	r0, [pc, #276]	; (80012e8 <HAL_SD_MspInit+0x204>)
 80011d2:	f000 ff5b 	bl	800208c <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 80011d6:	4b45      	ldr	r3, [pc, #276]	; (80012ec <HAL_SD_MspInit+0x208>)
 80011d8:	4a45      	ldr	r2, [pc, #276]	; (80012f0 <HAL_SD_MspInit+0x20c>)
 80011da:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 80011dc:	4b43      	ldr	r3, [pc, #268]	; (80012ec <HAL_SD_MspInit+0x208>)
 80011de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011e2:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011e4:	4b41      	ldr	r3, [pc, #260]	; (80012ec <HAL_SD_MspInit+0x208>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011ea:	4b40      	ldr	r3, [pc, #256]	; (80012ec <HAL_SD_MspInit+0x208>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011f0:	4b3e      	ldr	r3, [pc, #248]	; (80012ec <HAL_SD_MspInit+0x208>)
 80011f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011f6:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80011f8:	4b3c      	ldr	r3, [pc, #240]	; (80012ec <HAL_SD_MspInit+0x208>)
 80011fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011fe:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001200:	4b3a      	ldr	r3, [pc, #232]	; (80012ec <HAL_SD_MspInit+0x208>)
 8001202:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001206:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8001208:	4b38      	ldr	r3, [pc, #224]	; (80012ec <HAL_SD_MspInit+0x208>)
 800120a:	2220      	movs	r2, #32
 800120c:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800120e:	4b37      	ldr	r3, [pc, #220]	; (80012ec <HAL_SD_MspInit+0x208>)
 8001210:	2200      	movs	r2, #0
 8001212:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001214:	4b35      	ldr	r3, [pc, #212]	; (80012ec <HAL_SD_MspInit+0x208>)
 8001216:	2204      	movs	r2, #4
 8001218:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800121a:	4b34      	ldr	r3, [pc, #208]	; (80012ec <HAL_SD_MspInit+0x208>)
 800121c:	2203      	movs	r2, #3
 800121e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001220:	4b32      	ldr	r3, [pc, #200]	; (80012ec <HAL_SD_MspInit+0x208>)
 8001222:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001226:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001228:	4b30      	ldr	r3, [pc, #192]	; (80012ec <HAL_SD_MspInit+0x208>)
 800122a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800122e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8001230:	482e      	ldr	r0, [pc, #184]	; (80012ec <HAL_SD_MspInit+0x208>)
 8001232:	f000 fb85 	bl	8001940 <HAL_DMA_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <HAL_SD_MspInit+0x15c>
    {
      Error_Handler();
 800123c:	f7ff ff06 	bl	800104c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1_rx);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4a2a      	ldr	r2, [pc, #168]	; (80012ec <HAL_SD_MspInit+0x208>)
 8001244:	641a      	str	r2, [r3, #64]	; 0x40
 8001246:	4a29      	ldr	r2, [pc, #164]	; (80012ec <HAL_SD_MspInit+0x208>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 800124c:	4b29      	ldr	r3, [pc, #164]	; (80012f4 <HAL_SD_MspInit+0x210>)
 800124e:	4a2a      	ldr	r2, [pc, #168]	; (80012f8 <HAL_SD_MspInit+0x214>)
 8001250:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 8001252:	4b28      	ldr	r3, [pc, #160]	; (80012f4 <HAL_SD_MspInit+0x210>)
 8001254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001258:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800125a:	4b26      	ldr	r3, [pc, #152]	; (80012f4 <HAL_SD_MspInit+0x210>)
 800125c:	2240      	movs	r2, #64	; 0x40
 800125e:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001260:	4b24      	ldr	r3, [pc, #144]	; (80012f4 <HAL_SD_MspInit+0x210>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001266:	4b23      	ldr	r3, [pc, #140]	; (80012f4 <HAL_SD_MspInit+0x210>)
 8001268:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800126c:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800126e:	4b21      	ldr	r3, [pc, #132]	; (80012f4 <HAL_SD_MspInit+0x210>)
 8001270:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001274:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001276:	4b1f      	ldr	r3, [pc, #124]	; (80012f4 <HAL_SD_MspInit+0x210>)
 8001278:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800127c:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 800127e:	4b1d      	ldr	r3, [pc, #116]	; (80012f4 <HAL_SD_MspInit+0x210>)
 8001280:	2220      	movs	r2, #32
 8001282:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001284:	4b1b      	ldr	r3, [pc, #108]	; (80012f4 <HAL_SD_MspInit+0x210>)
 8001286:	2200      	movs	r2, #0
 8001288:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800128a:	4b1a      	ldr	r3, [pc, #104]	; (80012f4 <HAL_SD_MspInit+0x210>)
 800128c:	2204      	movs	r2, #4
 800128e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001290:	4b18      	ldr	r3, [pc, #96]	; (80012f4 <HAL_SD_MspInit+0x210>)
 8001292:	2203      	movs	r2, #3
 8001294:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001296:	4b17      	ldr	r3, [pc, #92]	; (80012f4 <HAL_SD_MspInit+0x210>)
 8001298:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800129c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800129e:	4b15      	ldr	r3, [pc, #84]	; (80012f4 <HAL_SD_MspInit+0x210>)
 80012a0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80012a4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 80012a6:	4813      	ldr	r0, [pc, #76]	; (80012f4 <HAL_SD_MspInit+0x210>)
 80012a8:	f000 fb4a 	bl	8001940 <HAL_DMA_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <HAL_SD_MspInit+0x1d2>
    {
      Error_Handler();
 80012b2:	f7ff fecb 	bl	800104c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1_tx);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a0e      	ldr	r2, [pc, #56]	; (80012f4 <HAL_SD_MspInit+0x210>)
 80012ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80012bc:	4a0d      	ldr	r2, [pc, #52]	; (80012f4 <HAL_SD_MspInit+0x210>)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	2031      	movs	r0, #49	; 0x31
 80012c8:	f000 fb03 	bl	80018d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80012cc:	2031      	movs	r0, #49	; 0x31
 80012ce:	f000 fb1c 	bl	800190a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 80012d2:	bf00      	nop
 80012d4:	37b0      	adds	r7, #176	; 0xb0
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40012c00 	.word	0x40012c00
 80012e0:	40023800 	.word	0x40023800
 80012e4:	40020800 	.word	0x40020800
 80012e8:	40020c00 	.word	0x40020c00
 80012ec:	20000210 	.word	0x20000210
 80012f0:	40026458 	.word	0x40026458
 80012f4:	20000270 	.word	0x20000270
 80012f8:	400264a0 	.word	0x400264a0

080012fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001302:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <HAL_MspInit+0x44>)
 8001304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001306:	4a0e      	ldr	r2, [pc, #56]	; (8001340 <HAL_MspInit+0x44>)
 8001308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800130c:	6413      	str	r3, [r2, #64]	; 0x40
 800130e:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <HAL_MspInit+0x44>)
 8001310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800131a:	4b09      	ldr	r3, [pc, #36]	; (8001340 <HAL_MspInit+0x44>)
 800131c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131e:	4a08      	ldr	r2, [pc, #32]	; (8001340 <HAL_MspInit+0x44>)
 8001320:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001324:	6453      	str	r3, [r2, #68]	; 0x44
 8001326:	4b06      	ldr	r3, [pc, #24]	; (8001340 <HAL_MspInit+0x44>)
 8001328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800132a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800132e:	603b      	str	r3, [r7, #0]
 8001330:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800

08001344 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001348:	e7fe      	b.n	8001348 <NMI_Handler+0x4>

0800134a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800134e:	e7fe      	b.n	800134e <HardFault_Handler+0x4>

08001350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001354:	e7fe      	b.n	8001354 <MemManage_Handler+0x4>

08001356 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001356:	b480      	push	{r7}
 8001358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800135a:	e7fe      	b.n	800135a <BusFault_Handler+0x4>

0800135c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001360:	e7fe      	b.n	8001360 <UsageFault_Handler+0x4>

08001362 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001362:	b480      	push	{r7}
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800137e:	b480      	push	{r7}
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001382:	bf00      	nop
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001390:	f000 f980 	bl	8001694 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001394:	bf00      	nop
 8001396:	bd80      	pop	{r7, pc}

08001398 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800139c:	4802      	ldr	r0, [pc, #8]	; (80013a8 <SDMMC1_IRQHandler+0x10>)
 800139e:	f002 fb4d 	bl	8003a3c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	2000018c 	.word	0x2000018c

080013ac <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 80013b0:	4802      	ldr	r0, [pc, #8]	; (80013bc <DMA2_Stream3_IRQHandler+0x10>)
 80013b2:	f000 fbf5 	bl	8001ba0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000210 	.word	0x20000210

080013c0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 80013c4:	4802      	ldr	r0, [pc, #8]	; (80013d0 <DMA2_Stream6_IRQHandler+0x10>)
 80013c6:	f000 fbeb 	bl	8001ba0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000270 	.word	0x20000270

080013d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013dc:	4a14      	ldr	r2, [pc, #80]	; (8001430 <_sbrk+0x5c>)
 80013de:	4b15      	ldr	r3, [pc, #84]	; (8001434 <_sbrk+0x60>)
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013e8:	4b13      	ldr	r3, [pc, #76]	; (8001438 <_sbrk+0x64>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d102      	bne.n	80013f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013f0:	4b11      	ldr	r3, [pc, #68]	; (8001438 <_sbrk+0x64>)
 80013f2:	4a12      	ldr	r2, [pc, #72]	; (800143c <_sbrk+0x68>)
 80013f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013f6:	4b10      	ldr	r3, [pc, #64]	; (8001438 <_sbrk+0x64>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4413      	add	r3, r2
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	429a      	cmp	r2, r3
 8001402:	d207      	bcs.n	8001414 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001404:	f005 fd44 	bl	8006e90 <__errno>
 8001408:	4603      	mov	r3, r0
 800140a:	220c      	movs	r2, #12
 800140c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800140e:	f04f 33ff 	mov.w	r3, #4294967295
 8001412:	e009      	b.n	8001428 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001414:	4b08      	ldr	r3, [pc, #32]	; (8001438 <_sbrk+0x64>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800141a:	4b07      	ldr	r3, [pc, #28]	; (8001438 <_sbrk+0x64>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4413      	add	r3, r2
 8001422:	4a05      	ldr	r2, [pc, #20]	; (8001438 <_sbrk+0x64>)
 8001424:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001426:	68fb      	ldr	r3, [r7, #12]
}
 8001428:	4618      	mov	r0, r3
 800142a:	3718      	adds	r7, #24
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20050000 	.word	0x20050000
 8001434:	00000800 	.word	0x00000800
 8001438:	200002d0 	.word	0x200002d0
 800143c:	200005e8 	.word	0x200005e8

08001440 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <SystemInit+0x20>)
 8001446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800144a:	4a05      	ldr	r2, [pc, #20]	; (8001460 <SystemInit+0x20>)
 800144c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001450:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001468:	4b14      	ldr	r3, [pc, #80]	; (80014bc <MX_USART1_UART_Init+0x58>)
 800146a:	4a15      	ldr	r2, [pc, #84]	; (80014c0 <MX_USART1_UART_Init+0x5c>)
 800146c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800146e:	4b13      	ldr	r3, [pc, #76]	; (80014bc <MX_USART1_UART_Init+0x58>)
 8001470:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001474:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001476:	4b11      	ldr	r3, [pc, #68]	; (80014bc <MX_USART1_UART_Init+0x58>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800147c:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <MX_USART1_UART_Init+0x58>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <MX_USART1_UART_Init+0x58>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <MX_USART1_UART_Init+0x58>)
 800148a:	220c      	movs	r2, #12
 800148c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148e:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <MX_USART1_UART_Init+0x58>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001494:	4b09      	ldr	r3, [pc, #36]	; (80014bc <MX_USART1_UART_Init+0x58>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800149a:	4b08      	ldr	r3, [pc, #32]	; (80014bc <MX_USART1_UART_Init+0x58>)
 800149c:	2200      	movs	r2, #0
 800149e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014a0:	4b06      	ldr	r3, [pc, #24]	; (80014bc <MX_USART1_UART_Init+0x58>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014a6:	4805      	ldr	r0, [pc, #20]	; (80014bc <MX_USART1_UART_Init+0x58>)
 80014a8:	f003 fb73 	bl	8004b92 <HAL_UART_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80014b2:	f7ff fdcb 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	200002d4 	.word	0x200002d4
 80014c0:	40011000 	.word	0x40011000

080014c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b0ac      	sub	sp, #176	; 0xb0
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014dc:	f107 0318 	add.w	r3, r7, #24
 80014e0:	2284      	movs	r2, #132	; 0x84
 80014e2:	2100      	movs	r1, #0
 80014e4:	4618      	mov	r0, r3
 80014e6:	f005 fcfd 	bl	8006ee4 <memset>
  if(uartHandle->Instance==USART1)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a32      	ldr	r2, [pc, #200]	; (80015b8 <HAL_UART_MspInit+0xf4>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d15c      	bne.n	80015ae <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80014f4:	2340      	movs	r3, #64	; 0x40
 80014f6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80014f8:	2300      	movs	r3, #0
 80014fa:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014fc:	f107 0318 	add.w	r3, r7, #24
 8001500:	4618      	mov	r0, r3
 8001502:	f001 fc2b 	bl	8002d5c <HAL_RCCEx_PeriphCLKConfig>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800150c:	f7ff fd9e 	bl	800104c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001510:	4b2a      	ldr	r3, [pc, #168]	; (80015bc <HAL_UART_MspInit+0xf8>)
 8001512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001514:	4a29      	ldr	r2, [pc, #164]	; (80015bc <HAL_UART_MspInit+0xf8>)
 8001516:	f043 0310 	orr.w	r3, r3, #16
 800151a:	6453      	str	r3, [r2, #68]	; 0x44
 800151c:	4b27      	ldr	r3, [pc, #156]	; (80015bc <HAL_UART_MspInit+0xf8>)
 800151e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001520:	f003 0310 	and.w	r3, r3, #16
 8001524:	617b      	str	r3, [r7, #20]
 8001526:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001528:	4b24      	ldr	r3, [pc, #144]	; (80015bc <HAL_UART_MspInit+0xf8>)
 800152a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152c:	4a23      	ldr	r2, [pc, #140]	; (80015bc <HAL_UART_MspInit+0xf8>)
 800152e:	f043 0302 	orr.w	r3, r3, #2
 8001532:	6313      	str	r3, [r2, #48]	; 0x30
 8001534:	4b21      	ldr	r3, [pc, #132]	; (80015bc <HAL_UART_MspInit+0xf8>)
 8001536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001538:	f003 0302 	and.w	r3, r3, #2
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001540:	4b1e      	ldr	r3, [pc, #120]	; (80015bc <HAL_UART_MspInit+0xf8>)
 8001542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001544:	4a1d      	ldr	r2, [pc, #116]	; (80015bc <HAL_UART_MspInit+0xf8>)
 8001546:	f043 0301 	orr.w	r3, r3, #1
 800154a:	6313      	str	r3, [r2, #48]	; 0x30
 800154c:	4b1b      	ldr	r3, [pc, #108]	; (80015bc <HAL_UART_MspInit+0xf8>)
 800154e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001550:	f003 0301 	and.w	r3, r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001558:	2380      	movs	r3, #128	; 0x80
 800155a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155e:	2302      	movs	r3, #2
 8001560:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156a:	2303      	movs	r3, #3
 800156c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001570:	2307      	movs	r3, #7
 8001572:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001576:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800157a:	4619      	mov	r1, r3
 800157c:	4810      	ldr	r0, [pc, #64]	; (80015c0 <HAL_UART_MspInit+0xfc>)
 800157e:	f000 fd85 	bl	800208c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001582:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001586:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158a:	2302      	movs	r3, #2
 800158c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001590:	2300      	movs	r3, #0
 8001592:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001596:	2303      	movs	r3, #3
 8001598:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800159c:	2307      	movs	r3, #7
 800159e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015a6:	4619      	mov	r1, r3
 80015a8:	4806      	ldr	r0, [pc, #24]	; (80015c4 <HAL_UART_MspInit+0x100>)
 80015aa:	f000 fd6f 	bl	800208c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80015ae:	bf00      	nop
 80015b0:	37b0      	adds	r7, #176	; 0xb0
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40011000 	.word	0x40011000
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40020400 	.word	0x40020400
 80015c4:	40020000 	.word	0x40020000

080015c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001600 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015cc:	480d      	ldr	r0, [pc, #52]	; (8001604 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015ce:	490e      	ldr	r1, [pc, #56]	; (8001608 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015d0:	4a0e      	ldr	r2, [pc, #56]	; (800160c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d4:	e002      	b.n	80015dc <LoopCopyDataInit>

080015d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015da:	3304      	adds	r3, #4

080015dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015e0:	d3f9      	bcc.n	80015d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015e2:	4a0b      	ldr	r2, [pc, #44]	; (8001610 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015e4:	4c0b      	ldr	r4, [pc, #44]	; (8001614 <LoopFillZerobss+0x26>)
  movs r3, #0
 80015e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e8:	e001      	b.n	80015ee <LoopFillZerobss>

080015ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015ec:	3204      	adds	r2, #4

080015ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015f0:	d3fb      	bcc.n	80015ea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015f2:	f7ff ff25 	bl	8001440 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015f6:	f005 fc51 	bl	8006e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015fa:	f7ff fc5b 	bl	8000eb4 <main>
  bx  lr    
 80015fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001600:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001604:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001608:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800160c:	080078e4 	.word	0x080078e4
  ldr r2, =_sbss
 8001610:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001614:	200005e4 	.word	0x200005e4

08001618 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001618:	e7fe      	b.n	8001618 <ADC_IRQHandler>

0800161a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800161e:	2003      	movs	r0, #3
 8001620:	f000 f94c 	bl	80018bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001624:	2000      	movs	r0, #0
 8001626:	f000 f805 	bl	8001634 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800162a:	f7ff fe67 	bl	80012fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	bd80      	pop	{r7, pc}

08001634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <HAL_InitTick+0x54>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4b12      	ldr	r3, [pc, #72]	; (800168c <HAL_InitTick+0x58>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	4619      	mov	r1, r3
 8001646:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800164a:	fbb3 f3f1 	udiv	r3, r3, r1
 800164e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001652:	4618      	mov	r0, r3
 8001654:	f000 f967 	bl	8001926 <HAL_SYSTICK_Config>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e00e      	b.n	8001680 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b0f      	cmp	r3, #15
 8001666:	d80a      	bhi.n	800167e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001668:	2200      	movs	r2, #0
 800166a:	6879      	ldr	r1, [r7, #4]
 800166c:	f04f 30ff 	mov.w	r0, #4294967295
 8001670:	f000 f92f 	bl	80018d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001674:	4a06      	ldr	r2, [pc, #24]	; (8001690 <HAL_InitTick+0x5c>)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800167a:	2300      	movs	r3, #0
 800167c:	e000      	b.n	8001680 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
}
 8001680:	4618      	mov	r0, r3
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20000000 	.word	0x20000000
 800168c:	20000008 	.word	0x20000008
 8001690:	20000004 	.word	0x20000004

08001694 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <HAL_IncTick+0x20>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	461a      	mov	r2, r3
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <HAL_IncTick+0x24>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4413      	add	r3, r2
 80016a4:	4a04      	ldr	r2, [pc, #16]	; (80016b8 <HAL_IncTick+0x24>)
 80016a6:	6013      	str	r3, [r2, #0]
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	20000008 	.word	0x20000008
 80016b8:	2000035c 	.word	0x2000035c

080016bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  return uwTick;
 80016c0:	4b03      	ldr	r3, [pc, #12]	; (80016d0 <HAL_GetTick+0x14>)
 80016c2:	681b      	ldr	r3, [r3, #0]
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	2000035c 	.word	0x2000035c

080016d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016dc:	f7ff ffee 	bl	80016bc <HAL_GetTick>
 80016e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016ec:	d005      	beq.n	80016fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ee:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <HAL_Delay+0x44>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	461a      	mov	r2, r3
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	4413      	add	r3, r2
 80016f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016fa:	bf00      	nop
 80016fc:	f7ff ffde 	bl	80016bc <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	68fa      	ldr	r2, [r7, #12]
 8001708:	429a      	cmp	r2, r3
 800170a:	d8f7      	bhi.n	80016fc <HAL_Delay+0x28>
  {
  }
}
 800170c:	bf00      	nop
 800170e:	bf00      	nop
 8001710:	3710      	adds	r7, #16
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	20000008 	.word	0x20000008

0800171c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800171c:	b480      	push	{r7}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f003 0307 	and.w	r3, r3, #7
 800172a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800172c:	4b0b      	ldr	r3, [pc, #44]	; (800175c <__NVIC_SetPriorityGrouping+0x40>)
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001732:	68ba      	ldr	r2, [r7, #8]
 8001734:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001738:	4013      	ands	r3, r2
 800173a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001744:	4b06      	ldr	r3, [pc, #24]	; (8001760 <__NVIC_SetPriorityGrouping+0x44>)
 8001746:	4313      	orrs	r3, r2
 8001748:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800174a:	4a04      	ldr	r2, [pc, #16]	; (800175c <__NVIC_SetPriorityGrouping+0x40>)
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	60d3      	str	r3, [r2, #12]
}
 8001750:	bf00      	nop
 8001752:	3714      	adds	r7, #20
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	e000ed00 	.word	0xe000ed00
 8001760:	05fa0000 	.word	0x05fa0000

08001764 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001768:	4b04      	ldr	r3, [pc, #16]	; (800177c <__NVIC_GetPriorityGrouping+0x18>)
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	0a1b      	lsrs	r3, r3, #8
 800176e:	f003 0307 	and.w	r3, r3, #7
}
 8001772:	4618      	mov	r0, r3
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	4603      	mov	r3, r0
 8001788:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	2b00      	cmp	r3, #0
 8001790:	db0b      	blt.n	80017aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	f003 021f 	and.w	r2, r3, #31
 8001798:	4907      	ldr	r1, [pc, #28]	; (80017b8 <__NVIC_EnableIRQ+0x38>)
 800179a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179e:	095b      	lsrs	r3, r3, #5
 80017a0:	2001      	movs	r0, #1
 80017a2:	fa00 f202 	lsl.w	r2, r0, r2
 80017a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	e000e100 	.word	0xe000e100

080017bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	6039      	str	r1, [r7, #0]
 80017c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	db0a      	blt.n	80017e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	b2da      	uxtb	r2, r3
 80017d4:	490c      	ldr	r1, [pc, #48]	; (8001808 <__NVIC_SetPriority+0x4c>)
 80017d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017da:	0112      	lsls	r2, r2, #4
 80017dc:	b2d2      	uxtb	r2, r2
 80017de:	440b      	add	r3, r1
 80017e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017e4:	e00a      	b.n	80017fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	4908      	ldr	r1, [pc, #32]	; (800180c <__NVIC_SetPriority+0x50>)
 80017ec:	79fb      	ldrb	r3, [r7, #7]
 80017ee:	f003 030f 	and.w	r3, r3, #15
 80017f2:	3b04      	subs	r3, #4
 80017f4:	0112      	lsls	r2, r2, #4
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	440b      	add	r3, r1
 80017fa:	761a      	strb	r2, [r3, #24]
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	e000e100 	.word	0xe000e100
 800180c:	e000ed00 	.word	0xe000ed00

08001810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001810:	b480      	push	{r7}
 8001812:	b089      	sub	sp, #36	; 0x24
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f003 0307 	and.w	r3, r3, #7
 8001822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	f1c3 0307 	rsb	r3, r3, #7
 800182a:	2b04      	cmp	r3, #4
 800182c:	bf28      	it	cs
 800182e:	2304      	movcs	r3, #4
 8001830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	3304      	adds	r3, #4
 8001836:	2b06      	cmp	r3, #6
 8001838:	d902      	bls.n	8001840 <NVIC_EncodePriority+0x30>
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	3b03      	subs	r3, #3
 800183e:	e000      	b.n	8001842 <NVIC_EncodePriority+0x32>
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001844:	f04f 32ff 	mov.w	r2, #4294967295
 8001848:	69bb      	ldr	r3, [r7, #24]
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43da      	mvns	r2, r3
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	401a      	ands	r2, r3
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001858:	f04f 31ff 	mov.w	r1, #4294967295
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	fa01 f303 	lsl.w	r3, r1, r3
 8001862:	43d9      	mvns	r1, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001868:	4313      	orrs	r3, r2
         );
}
 800186a:	4618      	mov	r0, r3
 800186c:	3724      	adds	r7, #36	; 0x24
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
	...

08001878 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	3b01      	subs	r3, #1
 8001884:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001888:	d301      	bcc.n	800188e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800188a:	2301      	movs	r3, #1
 800188c:	e00f      	b.n	80018ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800188e:	4a0a      	ldr	r2, [pc, #40]	; (80018b8 <SysTick_Config+0x40>)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3b01      	subs	r3, #1
 8001894:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001896:	210f      	movs	r1, #15
 8001898:	f04f 30ff 	mov.w	r0, #4294967295
 800189c:	f7ff ff8e 	bl	80017bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018a0:	4b05      	ldr	r3, [pc, #20]	; (80018b8 <SysTick_Config+0x40>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018a6:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <SysTick_Config+0x40>)
 80018a8:	2207      	movs	r2, #7
 80018aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	e000e010 	.word	0xe000e010

080018bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f7ff ff29 	bl	800171c <__NVIC_SetPriorityGrouping>
}
 80018ca:	bf00      	nop
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b086      	sub	sp, #24
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	4603      	mov	r3, r0
 80018da:	60b9      	str	r1, [r7, #8]
 80018dc:	607a      	str	r2, [r7, #4]
 80018de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018e4:	f7ff ff3e 	bl	8001764 <__NVIC_GetPriorityGrouping>
 80018e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	68b9      	ldr	r1, [r7, #8]
 80018ee:	6978      	ldr	r0, [r7, #20]
 80018f0:	f7ff ff8e 	bl	8001810 <NVIC_EncodePriority>
 80018f4:	4602      	mov	r2, r0
 80018f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018fa:	4611      	mov	r1, r2
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff ff5d 	bl	80017bc <__NVIC_SetPriority>
}
 8001902:	bf00      	nop
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b082      	sub	sp, #8
 800190e:	af00      	add	r7, sp, #0
 8001910:	4603      	mov	r3, r0
 8001912:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff ff31 	bl	8001780 <__NVIC_EnableIRQ>
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b082      	sub	sp, #8
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f7ff ffa2 	bl	8001878 <SysTick_Config>
 8001934:	4603      	mov	r3, r0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800194c:	f7ff feb6 	bl	80016bc <HAL_GetTick>
 8001950:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d101      	bne.n	800195c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	e099      	b.n	8001a90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2202      	movs	r2, #2
 8001960:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f022 0201 	bic.w	r2, r2, #1
 800197a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800197c:	e00f      	b.n	800199e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800197e:	f7ff fe9d 	bl	80016bc <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	2b05      	cmp	r3, #5
 800198a:	d908      	bls.n	800199e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2220      	movs	r2, #32
 8001990:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2203      	movs	r2, #3
 8001996:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e078      	b.n	8001a90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0301 	and.w	r3, r3, #1
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d1e8      	bne.n	800197e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80019b4:	697a      	ldr	r2, [r7, #20]
 80019b6:	4b38      	ldr	r3, [pc, #224]	; (8001a98 <HAL_DMA_Init+0x158>)
 80019b8:	4013      	ands	r3, r2
 80019ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685a      	ldr	r2, [r3, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	691b      	ldr	r3, [r3, #16]
 80019d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a1b      	ldr	r3, [r3, #32]
 80019e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f4:	2b04      	cmp	r3, #4
 80019f6:	d107      	bne.n	8001a08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a00:	4313      	orrs	r3, r2
 8001a02:	697a      	ldr	r2, [r7, #20]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	697a      	ldr	r2, [r7, #20]
 8001a0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	695b      	ldr	r3, [r3, #20]
 8001a16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	f023 0307 	bic.w	r3, r3, #7
 8001a1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a24:	697a      	ldr	r2, [r7, #20]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	d117      	bne.n	8001a62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a36:	697a      	ldr	r2, [r7, #20]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d00e      	beq.n	8001a62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f000 faa5 	bl	8001f94 <DMA_CheckFifoParam>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d008      	beq.n	8001a62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2240      	movs	r2, #64	; 0x40
 8001a54:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e016      	b.n	8001a90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	697a      	ldr	r2, [r7, #20]
 8001a68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 fa5c 	bl	8001f28 <DMA_CalcBaseAndBitshift>
 8001a70:	4603      	mov	r3, r0
 8001a72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a78:	223f      	movs	r2, #63	; 0x3f
 8001a7a:	409a      	lsls	r2, r3
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2201      	movs	r2, #1
 8001a8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	f010803f 	.word	0xf010803f

08001a9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
 8001aa8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ab2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d101      	bne.n	8001ac2 <HAL_DMA_Start_IT+0x26>
 8001abe:	2302      	movs	r3, #2
 8001ac0:	e048      	b.n	8001b54 <HAL_DMA_Start_IT+0xb8>
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d137      	bne.n	8001b46 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2202      	movs	r2, #2
 8001ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	68b9      	ldr	r1, [r7, #8]
 8001aea:	68f8      	ldr	r0, [r7, #12]
 8001aec:	f000 f9ee 	bl	8001ecc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001af4:	223f      	movs	r2, #63	; 0x3f
 8001af6:	409a      	lsls	r2, r3
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f042 0216 	orr.w	r2, r2, #22
 8001b0a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	695a      	ldr	r2, [r3, #20]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001b1a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d007      	beq.n	8001b34 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f042 0208 	orr.w	r2, r2, #8
 8001b32:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f042 0201 	orr.w	r2, r2, #1
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	e005      	b.n	8001b52 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001b52:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3718      	adds	r7, #24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d004      	beq.n	8001b7a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2280      	movs	r2, #128	; 0x80
 8001b74:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e00c      	b.n	8001b94 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2205      	movs	r2, #5
 8001b7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f022 0201 	bic.w	r2, r2, #1
 8001b90:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b92:	2300      	movs	r3, #0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001bac:	4b8e      	ldr	r3, [pc, #568]	; (8001de8 <HAL_DMA_IRQHandler+0x248>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a8e      	ldr	r2, [pc, #568]	; (8001dec <HAL_DMA_IRQHandler+0x24c>)
 8001bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb6:	0a9b      	lsrs	r3, r3, #10
 8001bb8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bbe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bca:	2208      	movs	r2, #8
 8001bcc:	409a      	lsls	r2, r3
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d01a      	beq.n	8001c0c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0304 	and.w	r3, r3, #4
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d013      	beq.n	8001c0c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f022 0204 	bic.w	r2, r2, #4
 8001bf2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bf8:	2208      	movs	r2, #8
 8001bfa:	409a      	lsls	r2, r3
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c04:	f043 0201 	orr.w	r2, r3, #1
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c10:	2201      	movs	r2, #1
 8001c12:	409a      	lsls	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4013      	ands	r3, r2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d012      	beq.n	8001c42 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d00b      	beq.n	8001c42 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c2e:	2201      	movs	r2, #1
 8001c30:	409a      	lsls	r2, r3
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c3a:	f043 0202 	orr.w	r2, r3, #2
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c46:	2204      	movs	r2, #4
 8001c48:	409a      	lsls	r2, r3
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d012      	beq.n	8001c78 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f003 0302 	and.w	r3, r3, #2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d00b      	beq.n	8001c78 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c64:	2204      	movs	r2, #4
 8001c66:	409a      	lsls	r2, r3
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c70:	f043 0204 	orr.w	r2, r3, #4
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c7c:	2210      	movs	r2, #16
 8001c7e:	409a      	lsls	r2, r3
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	4013      	ands	r3, r2
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d043      	beq.n	8001d10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0308 	and.w	r3, r3, #8
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d03c      	beq.n	8001d10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c9a:	2210      	movs	r2, #16
 8001c9c:	409a      	lsls	r2, r3
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d018      	beq.n	8001ce2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d108      	bne.n	8001cd0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d024      	beq.n	8001d10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	4798      	blx	r3
 8001cce:	e01f      	b.n	8001d10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d01b      	beq.n	8001d10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	4798      	blx	r3
 8001ce0:	e016      	b.n	8001d10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d107      	bne.n	8001d00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f022 0208 	bic.w	r2, r2, #8
 8001cfe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d003      	beq.n	8001d10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d14:	2220      	movs	r2, #32
 8001d16:	409a      	lsls	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f000 808f 	beq.w	8001e40 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0310 	and.w	r3, r3, #16
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	f000 8087 	beq.w	8001e40 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d36:	2220      	movs	r2, #32
 8001d38:	409a      	lsls	r2, r3
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b05      	cmp	r3, #5
 8001d48:	d136      	bne.n	8001db8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f022 0216 	bic.w	r2, r2, #22
 8001d58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	695a      	ldr	r2, [r3, #20]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d103      	bne.n	8001d7a <HAL_DMA_IRQHandler+0x1da>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d007      	beq.n	8001d8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f022 0208 	bic.w	r2, r2, #8
 8001d88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d8e:	223f      	movs	r2, #63	; 0x3f
 8001d90:	409a      	lsls	r2, r3
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d07e      	beq.n	8001eac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	4798      	blx	r3
        }
        return;
 8001db6:	e079      	b.n	8001eac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d01d      	beq.n	8001e02 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d10d      	bne.n	8001df0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d031      	beq.n	8001e40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	4798      	blx	r3
 8001de4:	e02c      	b.n	8001e40 <HAL_DMA_IRQHandler+0x2a0>
 8001de6:	bf00      	nop
 8001de8:	20000000 	.word	0x20000000
 8001dec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d023      	beq.n	8001e40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	4798      	blx	r3
 8001e00:	e01e      	b.n	8001e40 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d10f      	bne.n	8001e30 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f022 0210 	bic.w	r2, r2, #16
 8001e1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d003      	beq.n	8001e40 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d032      	beq.n	8001eae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d022      	beq.n	8001e9a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2205      	movs	r2, #5
 8001e58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f022 0201 	bic.w	r2, r2, #1
 8001e6a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	60bb      	str	r3, [r7, #8]
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d307      	bcc.n	8001e88 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d1f2      	bne.n	8001e6c <HAL_DMA_IRQHandler+0x2cc>
 8001e86:	e000      	b.n	8001e8a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001e88:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d005      	beq.n	8001eae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	4798      	blx	r3
 8001eaa:	e000      	b.n	8001eae <HAL_DMA_IRQHandler+0x30e>
        return;
 8001eac:	bf00      	nop
    }
  }
}
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
 8001ed8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ee8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	2b40      	cmp	r3, #64	; 0x40
 8001ef8:	d108      	bne.n	8001f0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f0a:	e007      	b.n	8001f1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68ba      	ldr	r2, [r7, #8]
 8001f12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	60da      	str	r2, [r3, #12]
}
 8001f1c:	bf00      	nop
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	3b10      	subs	r3, #16
 8001f38:	4a13      	ldr	r2, [pc, #76]	; (8001f88 <DMA_CalcBaseAndBitshift+0x60>)
 8001f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3e:	091b      	lsrs	r3, r3, #4
 8001f40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f42:	4a12      	ldr	r2, [pc, #72]	; (8001f8c <DMA_CalcBaseAndBitshift+0x64>)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	4413      	add	r3, r2
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2b03      	cmp	r3, #3
 8001f54:	d908      	bls.n	8001f68 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	4b0c      	ldr	r3, [pc, #48]	; (8001f90 <DMA_CalcBaseAndBitshift+0x68>)
 8001f5e:	4013      	ands	r3, r2
 8001f60:	1d1a      	adds	r2, r3, #4
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	659a      	str	r2, [r3, #88]	; 0x58
 8001f66:	e006      	b.n	8001f76 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <DMA_CalcBaseAndBitshift+0x68>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3714      	adds	r7, #20
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	aaaaaaab 	.word	0xaaaaaaab
 8001f8c:	08007884 	.word	0x08007884
 8001f90:	fffffc00 	.word	0xfffffc00

08001f94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d11f      	bne.n	8001fee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	2b03      	cmp	r3, #3
 8001fb2:	d856      	bhi.n	8002062 <DMA_CheckFifoParam+0xce>
 8001fb4:	a201      	add	r2, pc, #4	; (adr r2, 8001fbc <DMA_CheckFifoParam+0x28>)
 8001fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fba:	bf00      	nop
 8001fbc:	08001fcd 	.word	0x08001fcd
 8001fc0:	08001fdf 	.word	0x08001fdf
 8001fc4:	08001fcd 	.word	0x08001fcd
 8001fc8:	08002063 	.word	0x08002063
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d046      	beq.n	8002066 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fdc:	e043      	b.n	8002066 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001fe6:	d140      	bne.n	800206a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fec:	e03d      	b.n	800206a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ff6:	d121      	bne.n	800203c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	2b03      	cmp	r3, #3
 8001ffc:	d837      	bhi.n	800206e <DMA_CheckFifoParam+0xda>
 8001ffe:	a201      	add	r2, pc, #4	; (adr r2, 8002004 <DMA_CheckFifoParam+0x70>)
 8002000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002004:	08002015 	.word	0x08002015
 8002008:	0800201b 	.word	0x0800201b
 800200c:	08002015 	.word	0x08002015
 8002010:	0800202d 	.word	0x0800202d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	73fb      	strb	r3, [r7, #15]
      break;
 8002018:	e030      	b.n	800207c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d025      	beq.n	8002072 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800202a:	e022      	b.n	8002072 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002030:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002034:	d11f      	bne.n	8002076 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800203a:	e01c      	b.n	8002076 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b02      	cmp	r3, #2
 8002040:	d903      	bls.n	800204a <DMA_CheckFifoParam+0xb6>
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	2b03      	cmp	r3, #3
 8002046:	d003      	beq.n	8002050 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002048:	e018      	b.n	800207c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	73fb      	strb	r3, [r7, #15]
      break;
 800204e:	e015      	b.n	800207c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002054:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00e      	beq.n	800207a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	73fb      	strb	r3, [r7, #15]
      break;
 8002060:	e00b      	b.n	800207a <DMA_CheckFifoParam+0xe6>
      break;
 8002062:	bf00      	nop
 8002064:	e00a      	b.n	800207c <DMA_CheckFifoParam+0xe8>
      break;
 8002066:	bf00      	nop
 8002068:	e008      	b.n	800207c <DMA_CheckFifoParam+0xe8>
      break;
 800206a:	bf00      	nop
 800206c:	e006      	b.n	800207c <DMA_CheckFifoParam+0xe8>
      break;
 800206e:	bf00      	nop
 8002070:	e004      	b.n	800207c <DMA_CheckFifoParam+0xe8>
      break;
 8002072:	bf00      	nop
 8002074:	e002      	b.n	800207c <DMA_CheckFifoParam+0xe8>
      break;   
 8002076:	bf00      	nop
 8002078:	e000      	b.n	800207c <DMA_CheckFifoParam+0xe8>
      break;
 800207a:	bf00      	nop
    }
  } 
  
  return status; 
 800207c:	7bfb      	ldrb	r3, [r7, #15]
}
 800207e:	4618      	mov	r0, r3
 8002080:	3714      	adds	r7, #20
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop

0800208c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800208c:	b480      	push	{r7}
 800208e:	b089      	sub	sp, #36	; 0x24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002096:	2300      	movs	r3, #0
 8002098:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800209e:	2300      	movs	r3, #0
 80020a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80020a2:	2300      	movs	r3, #0
 80020a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80020a6:	2300      	movs	r3, #0
 80020a8:	61fb      	str	r3, [r7, #28]
 80020aa:	e175      	b.n	8002398 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80020ac:	2201      	movs	r2, #1
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	4013      	ands	r3, r2
 80020be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	f040 8164 	bne.w	8002392 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f003 0303 	and.w	r3, r3, #3
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d005      	beq.n	80020e2 <HAL_GPIO_Init+0x56>
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f003 0303 	and.w	r3, r3, #3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d130      	bne.n	8002144 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	2203      	movs	r2, #3
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	43db      	mvns	r3, r3
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	4013      	ands	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	68da      	ldr	r2, [r3, #12]
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	69ba      	ldr	r2, [r7, #24]
 8002108:	4313      	orrs	r3, r2
 800210a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002118:	2201      	movs	r2, #1
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	43db      	mvns	r3, r3
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	4013      	ands	r3, r2
 8002126:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	091b      	lsrs	r3, r3, #4
 800212e:	f003 0201 	and.w	r2, r3, #1
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4313      	orrs	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f003 0303 	and.w	r3, r3, #3
 800214c:	2b03      	cmp	r3, #3
 800214e:	d017      	beq.n	8002180 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	2203      	movs	r2, #3
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43db      	mvns	r3, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4013      	ands	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	689a      	ldr	r2, [r3, #8]
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4313      	orrs	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 0303 	and.w	r3, r3, #3
 8002188:	2b02      	cmp	r3, #2
 800218a:	d123      	bne.n	80021d4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	08da      	lsrs	r2, r3, #3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3208      	adds	r2, #8
 8002194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	f003 0307 	and.w	r3, r3, #7
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	220f      	movs	r2, #15
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	43db      	mvns	r3, r3
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4013      	ands	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	08da      	lsrs	r2, r3, #3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	3208      	adds	r2, #8
 80021ce:	69b9      	ldr	r1, [r7, #24]
 80021d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	2203      	movs	r2, #3
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 0203 	and.w	r2, r3, #3
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	4313      	orrs	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002210:	2b00      	cmp	r3, #0
 8002212:	f000 80be 	beq.w	8002392 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002216:	4b66      	ldr	r3, [pc, #408]	; (80023b0 <HAL_GPIO_Init+0x324>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221a:	4a65      	ldr	r2, [pc, #404]	; (80023b0 <HAL_GPIO_Init+0x324>)
 800221c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002220:	6453      	str	r3, [r2, #68]	; 0x44
 8002222:	4b63      	ldr	r3, [pc, #396]	; (80023b0 <HAL_GPIO_Init+0x324>)
 8002224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002226:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800222e:	4a61      	ldr	r2, [pc, #388]	; (80023b4 <HAL_GPIO_Init+0x328>)
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	089b      	lsrs	r3, r3, #2
 8002234:	3302      	adds	r3, #2
 8002236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800223a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	f003 0303 	and.w	r3, r3, #3
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	220f      	movs	r2, #15
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	43db      	mvns	r3, r3
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	4013      	ands	r3, r2
 8002250:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a58      	ldr	r2, [pc, #352]	; (80023b8 <HAL_GPIO_Init+0x32c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d037      	beq.n	80022ca <HAL_GPIO_Init+0x23e>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a57      	ldr	r2, [pc, #348]	; (80023bc <HAL_GPIO_Init+0x330>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d031      	beq.n	80022c6 <HAL_GPIO_Init+0x23a>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a56      	ldr	r2, [pc, #344]	; (80023c0 <HAL_GPIO_Init+0x334>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d02b      	beq.n	80022c2 <HAL_GPIO_Init+0x236>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a55      	ldr	r2, [pc, #340]	; (80023c4 <HAL_GPIO_Init+0x338>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d025      	beq.n	80022be <HAL_GPIO_Init+0x232>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a54      	ldr	r2, [pc, #336]	; (80023c8 <HAL_GPIO_Init+0x33c>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d01f      	beq.n	80022ba <HAL_GPIO_Init+0x22e>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a53      	ldr	r2, [pc, #332]	; (80023cc <HAL_GPIO_Init+0x340>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d019      	beq.n	80022b6 <HAL_GPIO_Init+0x22a>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a52      	ldr	r2, [pc, #328]	; (80023d0 <HAL_GPIO_Init+0x344>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d013      	beq.n	80022b2 <HAL_GPIO_Init+0x226>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a51      	ldr	r2, [pc, #324]	; (80023d4 <HAL_GPIO_Init+0x348>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d00d      	beq.n	80022ae <HAL_GPIO_Init+0x222>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a50      	ldr	r2, [pc, #320]	; (80023d8 <HAL_GPIO_Init+0x34c>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d007      	beq.n	80022aa <HAL_GPIO_Init+0x21e>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a4f      	ldr	r2, [pc, #316]	; (80023dc <HAL_GPIO_Init+0x350>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d101      	bne.n	80022a6 <HAL_GPIO_Init+0x21a>
 80022a2:	2309      	movs	r3, #9
 80022a4:	e012      	b.n	80022cc <HAL_GPIO_Init+0x240>
 80022a6:	230a      	movs	r3, #10
 80022a8:	e010      	b.n	80022cc <HAL_GPIO_Init+0x240>
 80022aa:	2308      	movs	r3, #8
 80022ac:	e00e      	b.n	80022cc <HAL_GPIO_Init+0x240>
 80022ae:	2307      	movs	r3, #7
 80022b0:	e00c      	b.n	80022cc <HAL_GPIO_Init+0x240>
 80022b2:	2306      	movs	r3, #6
 80022b4:	e00a      	b.n	80022cc <HAL_GPIO_Init+0x240>
 80022b6:	2305      	movs	r3, #5
 80022b8:	e008      	b.n	80022cc <HAL_GPIO_Init+0x240>
 80022ba:	2304      	movs	r3, #4
 80022bc:	e006      	b.n	80022cc <HAL_GPIO_Init+0x240>
 80022be:	2303      	movs	r3, #3
 80022c0:	e004      	b.n	80022cc <HAL_GPIO_Init+0x240>
 80022c2:	2302      	movs	r3, #2
 80022c4:	e002      	b.n	80022cc <HAL_GPIO_Init+0x240>
 80022c6:	2301      	movs	r3, #1
 80022c8:	e000      	b.n	80022cc <HAL_GPIO_Init+0x240>
 80022ca:	2300      	movs	r3, #0
 80022cc:	69fa      	ldr	r2, [r7, #28]
 80022ce:	f002 0203 	and.w	r2, r2, #3
 80022d2:	0092      	lsls	r2, r2, #2
 80022d4:	4093      	lsls	r3, r2
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4313      	orrs	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80022dc:	4935      	ldr	r1, [pc, #212]	; (80023b4 <HAL_GPIO_Init+0x328>)
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	089b      	lsrs	r3, r3, #2
 80022e2:	3302      	adds	r3, #2
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022ea:	4b3d      	ldr	r3, [pc, #244]	; (80023e0 <HAL_GPIO_Init+0x354>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	43db      	mvns	r3, r3
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	4013      	ands	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800230e:	4a34      	ldr	r2, [pc, #208]	; (80023e0 <HAL_GPIO_Init+0x354>)
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002314:	4b32      	ldr	r3, [pc, #200]	; (80023e0 <HAL_GPIO_Init+0x354>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	43db      	mvns	r3, r3
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4013      	ands	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d003      	beq.n	8002338 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	4313      	orrs	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002338:	4a29      	ldr	r2, [pc, #164]	; (80023e0 <HAL_GPIO_Init+0x354>)
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800233e:	4b28      	ldr	r3, [pc, #160]	; (80023e0 <HAL_GPIO_Init+0x354>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	43db      	mvns	r3, r3
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	4013      	ands	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	4313      	orrs	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002362:	4a1f      	ldr	r2, [pc, #124]	; (80023e0 <HAL_GPIO_Init+0x354>)
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002368:	4b1d      	ldr	r3, [pc, #116]	; (80023e0 <HAL_GPIO_Init+0x354>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	43db      	mvns	r3, r3
 8002372:	69ba      	ldr	r2, [r7, #24]
 8002374:	4013      	ands	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d003      	beq.n	800238c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	4313      	orrs	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800238c:	4a14      	ldr	r2, [pc, #80]	; (80023e0 <HAL_GPIO_Init+0x354>)
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	3301      	adds	r3, #1
 8002396:	61fb      	str	r3, [r7, #28]
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	2b0f      	cmp	r3, #15
 800239c:	f67f ae86 	bls.w	80020ac <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80023a0:	bf00      	nop
 80023a2:	bf00      	nop
 80023a4:	3724      	adds	r7, #36	; 0x24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	40023800 	.word	0x40023800
 80023b4:	40013800 	.word	0x40013800
 80023b8:	40020000 	.word	0x40020000
 80023bc:	40020400 	.word	0x40020400
 80023c0:	40020800 	.word	0x40020800
 80023c4:	40020c00 	.word	0x40020c00
 80023c8:	40021000 	.word	0x40021000
 80023cc:	40021400 	.word	0x40021400
 80023d0:	40021800 	.word	0x40021800
 80023d4:	40021c00 	.word	0x40021c00
 80023d8:	40022000 	.word	0x40022000
 80023dc:	40022400 	.word	0x40022400
 80023e0:	40013c00 	.word	0x40013c00

080023e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	460b      	mov	r3, r1
 80023ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	691a      	ldr	r2, [r3, #16]
 80023f4:	887b      	ldrh	r3, [r7, #2]
 80023f6:	4013      	ands	r3, r2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d002      	beq.n	8002402 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023fc:	2301      	movs	r3, #1
 80023fe:	73fb      	strb	r3, [r7, #15]
 8002400:	e001      	b.n	8002406 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002402:	2300      	movs	r3, #0
 8002404:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002406:	7bfb      	ldrb	r3, [r7, #15]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	460b      	mov	r3, r1
 800241e:	807b      	strh	r3, [r7, #2]
 8002420:	4613      	mov	r3, r2
 8002422:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002424:	787b      	ldrb	r3, [r7, #1]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800242a:	887a      	ldrh	r2, [r7, #2]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002430:	e003      	b.n	800243a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002432:	887b      	ldrh	r3, [r7, #2]
 8002434:	041a      	lsls	r2, r3, #16
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	619a      	str	r2, [r3, #24]
}
 800243a:	bf00      	nop
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
	...

08002448 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002450:	2300      	movs	r3, #0
 8002452:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d101      	bne.n	800245e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e291      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	2b00      	cmp	r3, #0
 8002468:	f000 8087 	beq.w	800257a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800246c:	4b96      	ldr	r3, [pc, #600]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f003 030c 	and.w	r3, r3, #12
 8002474:	2b04      	cmp	r3, #4
 8002476:	d00c      	beq.n	8002492 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002478:	4b93      	ldr	r3, [pc, #588]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f003 030c 	and.w	r3, r3, #12
 8002480:	2b08      	cmp	r3, #8
 8002482:	d112      	bne.n	80024aa <HAL_RCC_OscConfig+0x62>
 8002484:	4b90      	ldr	r3, [pc, #576]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800248c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002490:	d10b      	bne.n	80024aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002492:	4b8d      	ldr	r3, [pc, #564]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d06c      	beq.n	8002578 <HAL_RCC_OscConfig+0x130>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d168      	bne.n	8002578 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e26b      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024b2:	d106      	bne.n	80024c2 <HAL_RCC_OscConfig+0x7a>
 80024b4:	4b84      	ldr	r3, [pc, #528]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a83      	ldr	r2, [pc, #524]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80024ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	e02e      	b.n	8002520 <HAL_RCC_OscConfig+0xd8>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d10c      	bne.n	80024e4 <HAL_RCC_OscConfig+0x9c>
 80024ca:	4b7f      	ldr	r3, [pc, #508]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a7e      	ldr	r2, [pc, #504]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80024d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d4:	6013      	str	r3, [r2, #0]
 80024d6:	4b7c      	ldr	r3, [pc, #496]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a7b      	ldr	r2, [pc, #492]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80024dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024e0:	6013      	str	r3, [r2, #0]
 80024e2:	e01d      	b.n	8002520 <HAL_RCC_OscConfig+0xd8>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024ec:	d10c      	bne.n	8002508 <HAL_RCC_OscConfig+0xc0>
 80024ee:	4b76      	ldr	r3, [pc, #472]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a75      	ldr	r2, [pc, #468]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80024f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	4b73      	ldr	r3, [pc, #460]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a72      	ldr	r2, [pc, #456]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002500:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002504:	6013      	str	r3, [r2, #0]
 8002506:	e00b      	b.n	8002520 <HAL_RCC_OscConfig+0xd8>
 8002508:	4b6f      	ldr	r3, [pc, #444]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a6e      	ldr	r2, [pc, #440]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 800250e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002512:	6013      	str	r3, [r2, #0]
 8002514:	4b6c      	ldr	r3, [pc, #432]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a6b      	ldr	r2, [pc, #428]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 800251a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800251e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d013      	beq.n	8002550 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002528:	f7ff f8c8 	bl	80016bc <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002530:	f7ff f8c4 	bl	80016bc <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b64      	cmp	r3, #100	; 0x64
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e21f      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002542:	4b61      	ldr	r3, [pc, #388]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0xe8>
 800254e:	e014      	b.n	800257a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7ff f8b4 	bl	80016bc <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002558:	f7ff f8b0 	bl	80016bc <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	; 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e20b      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800256a:	4b57      	ldr	r3, [pc, #348]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x110>
 8002576:	e000      	b.n	800257a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d069      	beq.n	800265a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002586:	4b50      	ldr	r3, [pc, #320]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f003 030c 	and.w	r3, r3, #12
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00b      	beq.n	80025aa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002592:	4b4d      	ldr	r3, [pc, #308]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 030c 	and.w	r3, r3, #12
 800259a:	2b08      	cmp	r3, #8
 800259c:	d11c      	bne.n	80025d8 <HAL_RCC_OscConfig+0x190>
 800259e:	4b4a      	ldr	r3, [pc, #296]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d116      	bne.n	80025d8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025aa:	4b47      	ldr	r3, [pc, #284]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d005      	beq.n	80025c2 <HAL_RCC_OscConfig+0x17a>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d001      	beq.n	80025c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e1df      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c2:	4b41      	ldr	r3, [pc, #260]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	493d      	ldr	r1, [pc, #244]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025d6:	e040      	b.n	800265a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d023      	beq.n	8002628 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025e0:	4b39      	ldr	r3, [pc, #228]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a38      	ldr	r2, [pc, #224]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80025e6:	f043 0301 	orr.w	r3, r3, #1
 80025ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ec:	f7ff f866 	bl	80016bc <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f4:	f7ff f862 	bl	80016bc <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e1bd      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002606:	4b30      	ldr	r3, [pc, #192]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d0f0      	beq.n	80025f4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002612:	4b2d      	ldr	r3, [pc, #180]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	4929      	ldr	r1, [pc, #164]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002622:	4313      	orrs	r3, r2
 8002624:	600b      	str	r3, [r1, #0]
 8002626:	e018      	b.n	800265a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002628:	4b27      	ldr	r3, [pc, #156]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a26      	ldr	r2, [pc, #152]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 800262e:	f023 0301 	bic.w	r3, r3, #1
 8002632:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002634:	f7ff f842 	bl	80016bc <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800263c:	f7ff f83e 	bl	80016bc <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b02      	cmp	r3, #2
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e199      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800264e:	4b1e      	ldr	r3, [pc, #120]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1f0      	bne.n	800263c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	2b00      	cmp	r3, #0
 8002664:	d038      	beq.n	80026d8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d019      	beq.n	80026a2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800266e:	4b16      	ldr	r3, [pc, #88]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002670:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002672:	4a15      	ldr	r2, [pc, #84]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800267a:	f7ff f81f 	bl	80016bc <HAL_GetTick>
 800267e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002680:	e008      	b.n	8002694 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002682:	f7ff f81b 	bl	80016bc <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d901      	bls.n	8002694 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e176      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002694:	4b0c      	ldr	r3, [pc, #48]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 8002696:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002698:	f003 0302 	and.w	r3, r3, #2
 800269c:	2b00      	cmp	r3, #0
 800269e:	d0f0      	beq.n	8002682 <HAL_RCC_OscConfig+0x23a>
 80026a0:	e01a      	b.n	80026d8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026a2:	4b09      	ldr	r3, [pc, #36]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80026a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026a6:	4a08      	ldr	r2, [pc, #32]	; (80026c8 <HAL_RCC_OscConfig+0x280>)
 80026a8:	f023 0301 	bic.w	r3, r3, #1
 80026ac:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ae:	f7ff f805 	bl	80016bc <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026b4:	e00a      	b.n	80026cc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026b6:	f7ff f801 	bl	80016bc <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d903      	bls.n	80026cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e15c      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
 80026c8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026cc:	4b91      	ldr	r3, [pc, #580]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80026ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026d0:	f003 0302 	and.w	r3, r3, #2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d1ee      	bne.n	80026b6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0304 	and.w	r3, r3, #4
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f000 80a4 	beq.w	800282e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026e6:	4b8b      	ldr	r3, [pc, #556]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d10d      	bne.n	800270e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80026f2:	4b88      	ldr	r3, [pc, #544]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80026f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f6:	4a87      	ldr	r2, [pc, #540]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80026f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026fc:	6413      	str	r3, [r2, #64]	; 0x40
 80026fe:	4b85      	ldr	r3, [pc, #532]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002706:	60bb      	str	r3, [r7, #8]
 8002708:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800270a:	2301      	movs	r3, #1
 800270c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800270e:	4b82      	ldr	r3, [pc, #520]	; (8002918 <HAL_RCC_OscConfig+0x4d0>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002716:	2b00      	cmp	r3, #0
 8002718:	d118      	bne.n	800274c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800271a:	4b7f      	ldr	r3, [pc, #508]	; (8002918 <HAL_RCC_OscConfig+0x4d0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a7e      	ldr	r2, [pc, #504]	; (8002918 <HAL_RCC_OscConfig+0x4d0>)
 8002720:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002724:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002726:	f7fe ffc9 	bl	80016bc <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800272c:	e008      	b.n	8002740 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800272e:	f7fe ffc5 	bl	80016bc <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b64      	cmp	r3, #100	; 0x64
 800273a:	d901      	bls.n	8002740 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	e120      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002740:	4b75      	ldr	r3, [pc, #468]	; (8002918 <HAL_RCC_OscConfig+0x4d0>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002748:	2b00      	cmp	r3, #0
 800274a:	d0f0      	beq.n	800272e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	2b01      	cmp	r3, #1
 8002752:	d106      	bne.n	8002762 <HAL_RCC_OscConfig+0x31a>
 8002754:	4b6f      	ldr	r3, [pc, #444]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002758:	4a6e      	ldr	r2, [pc, #440]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 800275a:	f043 0301 	orr.w	r3, r3, #1
 800275e:	6713      	str	r3, [r2, #112]	; 0x70
 8002760:	e02d      	b.n	80027be <HAL_RCC_OscConfig+0x376>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d10c      	bne.n	8002784 <HAL_RCC_OscConfig+0x33c>
 800276a:	4b6a      	ldr	r3, [pc, #424]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 800276c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800276e:	4a69      	ldr	r2, [pc, #420]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002770:	f023 0301 	bic.w	r3, r3, #1
 8002774:	6713      	str	r3, [r2, #112]	; 0x70
 8002776:	4b67      	ldr	r3, [pc, #412]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800277a:	4a66      	ldr	r2, [pc, #408]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 800277c:	f023 0304 	bic.w	r3, r3, #4
 8002780:	6713      	str	r3, [r2, #112]	; 0x70
 8002782:	e01c      	b.n	80027be <HAL_RCC_OscConfig+0x376>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	2b05      	cmp	r3, #5
 800278a:	d10c      	bne.n	80027a6 <HAL_RCC_OscConfig+0x35e>
 800278c:	4b61      	ldr	r3, [pc, #388]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 800278e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002790:	4a60      	ldr	r2, [pc, #384]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002792:	f043 0304 	orr.w	r3, r3, #4
 8002796:	6713      	str	r3, [r2, #112]	; 0x70
 8002798:	4b5e      	ldr	r3, [pc, #376]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 800279a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800279c:	4a5d      	ldr	r2, [pc, #372]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 800279e:	f043 0301 	orr.w	r3, r3, #1
 80027a2:	6713      	str	r3, [r2, #112]	; 0x70
 80027a4:	e00b      	b.n	80027be <HAL_RCC_OscConfig+0x376>
 80027a6:	4b5b      	ldr	r3, [pc, #364]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80027a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027aa:	4a5a      	ldr	r2, [pc, #360]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80027ac:	f023 0301 	bic.w	r3, r3, #1
 80027b0:	6713      	str	r3, [r2, #112]	; 0x70
 80027b2:	4b58      	ldr	r3, [pc, #352]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80027b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b6:	4a57      	ldr	r2, [pc, #348]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80027b8:	f023 0304 	bic.w	r3, r3, #4
 80027bc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d015      	beq.n	80027f2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027c6:	f7fe ff79 	bl	80016bc <HAL_GetTick>
 80027ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027cc:	e00a      	b.n	80027e4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ce:	f7fe ff75 	bl	80016bc <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027dc:	4293      	cmp	r3, r2
 80027de:	d901      	bls.n	80027e4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e0ce      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e4:	4b4b      	ldr	r3, [pc, #300]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80027e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d0ee      	beq.n	80027ce <HAL_RCC_OscConfig+0x386>
 80027f0:	e014      	b.n	800281c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f2:	f7fe ff63 	bl	80016bc <HAL_GetTick>
 80027f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f8:	e00a      	b.n	8002810 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027fa:	f7fe ff5f 	bl	80016bc <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	f241 3288 	movw	r2, #5000	; 0x1388
 8002808:	4293      	cmp	r3, r2
 800280a:	d901      	bls.n	8002810 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e0b8      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002810:	4b40      	ldr	r3, [pc, #256]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d1ee      	bne.n	80027fa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800281c:	7dfb      	ldrb	r3, [r7, #23]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d105      	bne.n	800282e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002822:	4b3c      	ldr	r3, [pc, #240]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002826:	4a3b      	ldr	r2, [pc, #236]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002828:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800282c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	699b      	ldr	r3, [r3, #24]
 8002832:	2b00      	cmp	r3, #0
 8002834:	f000 80a4 	beq.w	8002980 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002838:	4b36      	ldr	r3, [pc, #216]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 030c 	and.w	r3, r3, #12
 8002840:	2b08      	cmp	r3, #8
 8002842:	d06b      	beq.n	800291c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	2b02      	cmp	r3, #2
 800284a:	d149      	bne.n	80028e0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800284c:	4b31      	ldr	r3, [pc, #196]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a30      	ldr	r2, [pc, #192]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002852:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002856:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002858:	f7fe ff30 	bl	80016bc <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002860:	f7fe ff2c 	bl	80016bc <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e087      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002872:	4b28      	ldr	r3, [pc, #160]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1f0      	bne.n	8002860 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	69da      	ldr	r2, [r3, #28]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	431a      	orrs	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288c:	019b      	lsls	r3, r3, #6
 800288e:	431a      	orrs	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002894:	085b      	lsrs	r3, r3, #1
 8002896:	3b01      	subs	r3, #1
 8002898:	041b      	lsls	r3, r3, #16
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a0:	061b      	lsls	r3, r3, #24
 80028a2:	4313      	orrs	r3, r2
 80028a4:	4a1b      	ldr	r2, [pc, #108]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80028a6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80028aa:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028ac:	4b19      	ldr	r3, [pc, #100]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a18      	ldr	r2, [pc, #96]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80028b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b8:	f7fe ff00 	bl	80016bc <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c0:	f7fe fefc 	bl	80016bc <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e057      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028d2:	4b10      	ldr	r3, [pc, #64]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d0f0      	beq.n	80028c0 <HAL_RCC_OscConfig+0x478>
 80028de:	e04f      	b.n	8002980 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028e0:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a0b      	ldr	r2, [pc, #44]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80028e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ec:	f7fe fee6 	bl	80016bc <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028f2:	e008      	b.n	8002906 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028f4:	f7fe fee2 	bl	80016bc <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e03d      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002906:	4b03      	ldr	r3, [pc, #12]	; (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1f0      	bne.n	80028f4 <HAL_RCC_OscConfig+0x4ac>
 8002912:	e035      	b.n	8002980 <HAL_RCC_OscConfig+0x538>
 8002914:	40023800 	.word	0x40023800
 8002918:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800291c:	4b1b      	ldr	r3, [pc, #108]	; (800298c <HAL_RCC_OscConfig+0x544>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	699b      	ldr	r3, [r3, #24]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d028      	beq.n	800297c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002934:	429a      	cmp	r2, r3
 8002936:	d121      	bne.n	800297c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002942:	429a      	cmp	r2, r3
 8002944:	d11a      	bne.n	800297c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800294c:	4013      	ands	r3, r2
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002952:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002954:	4293      	cmp	r3, r2
 8002956:	d111      	bne.n	800297c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002962:	085b      	lsrs	r3, r3, #1
 8002964:	3b01      	subs	r3, #1
 8002966:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002968:	429a      	cmp	r2, r3
 800296a:	d107      	bne.n	800297c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002976:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002978:	429a      	cmp	r2, r3
 800297a:	d001      	beq.n	8002980 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e000      	b.n	8002982 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3718      	adds	r7, #24
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	40023800 	.word	0x40023800

08002990 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800299a:	2300      	movs	r3, #0
 800299c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e0d0      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029a8:	4b6a      	ldr	r3, [pc, #424]	; (8002b54 <HAL_RCC_ClockConfig+0x1c4>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 030f 	and.w	r3, r3, #15
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d910      	bls.n	80029d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b6:	4b67      	ldr	r3, [pc, #412]	; (8002b54 <HAL_RCC_ClockConfig+0x1c4>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f023 020f 	bic.w	r2, r3, #15
 80029be:	4965      	ldr	r1, [pc, #404]	; (8002b54 <HAL_RCC_ClockConfig+0x1c4>)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c6:	4b63      	ldr	r3, [pc, #396]	; (8002b54 <HAL_RCC_ClockConfig+0x1c4>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 030f 	and.w	r3, r3, #15
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d001      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e0b8      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d020      	beq.n	8002a26 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d005      	beq.n	80029fc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029f0:	4b59      	ldr	r3, [pc, #356]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	4a58      	ldr	r2, [pc, #352]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 80029f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0308 	and.w	r3, r3, #8
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d005      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a08:	4b53      	ldr	r3, [pc, #332]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	4a52      	ldr	r2, [pc, #328]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002a0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a12:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a14:	4b50      	ldr	r3, [pc, #320]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	494d      	ldr	r1, [pc, #308]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d040      	beq.n	8002ab4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d107      	bne.n	8002a4a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a3a:	4b47      	ldr	r3, [pc, #284]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d115      	bne.n	8002a72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e07f      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d107      	bne.n	8002a62 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a52:	4b41      	ldr	r3, [pc, #260]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d109      	bne.n	8002a72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e073      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a62:	4b3d      	ldr	r3, [pc, #244]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e06b      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a72:	4b39      	ldr	r3, [pc, #228]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f023 0203 	bic.w	r2, r3, #3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	4936      	ldr	r1, [pc, #216]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a84:	f7fe fe1a 	bl	80016bc <HAL_GetTick>
 8002a88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a8a:	e00a      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a8c:	f7fe fe16 	bl	80016bc <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e053      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aa2:	4b2d      	ldr	r3, [pc, #180]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 020c 	and.w	r2, r3, #12
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d1eb      	bne.n	8002a8c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ab4:	4b27      	ldr	r3, [pc, #156]	; (8002b54 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 030f 	and.w	r3, r3, #15
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d210      	bcs.n	8002ae4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ac2:	4b24      	ldr	r3, [pc, #144]	; (8002b54 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f023 020f 	bic.w	r2, r3, #15
 8002aca:	4922      	ldr	r1, [pc, #136]	; (8002b54 <HAL_RCC_ClockConfig+0x1c4>)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ad2:	4b20      	ldr	r3, [pc, #128]	; (8002b54 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 030f 	and.w	r3, r3, #15
 8002ada:	683a      	ldr	r2, [r7, #0]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d001      	beq.n	8002ae4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e032      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0304 	and.w	r3, r3, #4
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d008      	beq.n	8002b02 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002af0:	4b19      	ldr	r3, [pc, #100]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	4916      	ldr	r1, [pc, #88]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002afe:	4313      	orrs	r3, r2
 8002b00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0308 	and.w	r3, r3, #8
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d009      	beq.n	8002b22 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b0e:	4b12      	ldr	r3, [pc, #72]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	490e      	ldr	r1, [pc, #56]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b22:	f000 f821 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 8002b26:	4602      	mov	r2, r0
 8002b28:	4b0b      	ldr	r3, [pc, #44]	; (8002b58 <HAL_RCC_ClockConfig+0x1c8>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	091b      	lsrs	r3, r3, #4
 8002b2e:	f003 030f 	and.w	r3, r3, #15
 8002b32:	490a      	ldr	r1, [pc, #40]	; (8002b5c <HAL_RCC_ClockConfig+0x1cc>)
 8002b34:	5ccb      	ldrb	r3, [r1, r3]
 8002b36:	fa22 f303 	lsr.w	r3, r2, r3
 8002b3a:	4a09      	ldr	r2, [pc, #36]	; (8002b60 <HAL_RCC_ClockConfig+0x1d0>)
 8002b3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b3e:	4b09      	ldr	r3, [pc, #36]	; (8002b64 <HAL_RCC_ClockConfig+0x1d4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7fe fd76 	bl	8001634 <HAL_InitTick>

  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40023c00 	.word	0x40023c00
 8002b58:	40023800 	.word	0x40023800
 8002b5c:	0800786c 	.word	0x0800786c
 8002b60:	20000000 	.word	0x20000000
 8002b64:	20000004 	.word	0x20000004

08002b68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b6c:	b090      	sub	sp, #64	; 0x40
 8002b6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002b70:	2300      	movs	r3, #0
 8002b72:	637b      	str	r3, [r7, #52]	; 0x34
 8002b74:	2300      	movs	r3, #0
 8002b76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b78:	2300      	movs	r3, #0
 8002b7a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b80:	4b59      	ldr	r3, [pc, #356]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f003 030c 	and.w	r3, r3, #12
 8002b88:	2b08      	cmp	r3, #8
 8002b8a:	d00d      	beq.n	8002ba8 <HAL_RCC_GetSysClockFreq+0x40>
 8002b8c:	2b08      	cmp	r3, #8
 8002b8e:	f200 80a1 	bhi.w	8002cd4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d002      	beq.n	8002b9c <HAL_RCC_GetSysClockFreq+0x34>
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d003      	beq.n	8002ba2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b9a:	e09b      	b.n	8002cd4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b9c:	4b53      	ldr	r3, [pc, #332]	; (8002cec <HAL_RCC_GetSysClockFreq+0x184>)
 8002b9e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ba0:	e09b      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ba2:	4b53      	ldr	r3, [pc, #332]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ba4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ba6:	e098      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ba8:	4b4f      	ldr	r3, [pc, #316]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002bb0:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002bb2:	4b4d      	ldr	r3, [pc, #308]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d028      	beq.n	8002c10 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bbe:	4b4a      	ldr	r3, [pc, #296]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	099b      	lsrs	r3, r3, #6
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	623b      	str	r3, [r7, #32]
 8002bc8:	627a      	str	r2, [r7, #36]	; 0x24
 8002bca:	6a3b      	ldr	r3, [r7, #32]
 8002bcc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	4b47      	ldr	r3, [pc, #284]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002bd4:	fb03 f201 	mul.w	r2, r3, r1
 8002bd8:	2300      	movs	r3, #0
 8002bda:	fb00 f303 	mul.w	r3, r0, r3
 8002bde:	4413      	add	r3, r2
 8002be0:	4a43      	ldr	r2, [pc, #268]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002be2:	fba0 1202 	umull	r1, r2, r0, r2
 8002be6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002be8:	460a      	mov	r2, r1
 8002bea:	62ba      	str	r2, [r7, #40]	; 0x28
 8002bec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bee:	4413      	add	r3, r2
 8002bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	61bb      	str	r3, [r7, #24]
 8002bf8:	61fa      	str	r2, [r7, #28]
 8002bfa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bfe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002c02:	f7fd fb5d 	bl	80002c0 <__aeabi_uldivmod>
 8002c06:	4602      	mov	r2, r0
 8002c08:	460b      	mov	r3, r1
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c0e:	e053      	b.n	8002cb8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c10:	4b35      	ldr	r3, [pc, #212]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	099b      	lsrs	r3, r3, #6
 8002c16:	2200      	movs	r2, #0
 8002c18:	613b      	str	r3, [r7, #16]
 8002c1a:	617a      	str	r2, [r7, #20]
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002c22:	f04f 0b00 	mov.w	fp, #0
 8002c26:	4652      	mov	r2, sl
 8002c28:	465b      	mov	r3, fp
 8002c2a:	f04f 0000 	mov.w	r0, #0
 8002c2e:	f04f 0100 	mov.w	r1, #0
 8002c32:	0159      	lsls	r1, r3, #5
 8002c34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c38:	0150      	lsls	r0, r2, #5
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	ebb2 080a 	subs.w	r8, r2, sl
 8002c42:	eb63 090b 	sbc.w	r9, r3, fp
 8002c46:	f04f 0200 	mov.w	r2, #0
 8002c4a:	f04f 0300 	mov.w	r3, #0
 8002c4e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002c52:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002c56:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002c5a:	ebb2 0408 	subs.w	r4, r2, r8
 8002c5e:	eb63 0509 	sbc.w	r5, r3, r9
 8002c62:	f04f 0200 	mov.w	r2, #0
 8002c66:	f04f 0300 	mov.w	r3, #0
 8002c6a:	00eb      	lsls	r3, r5, #3
 8002c6c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c70:	00e2      	lsls	r2, r4, #3
 8002c72:	4614      	mov	r4, r2
 8002c74:	461d      	mov	r5, r3
 8002c76:	eb14 030a 	adds.w	r3, r4, sl
 8002c7a:	603b      	str	r3, [r7, #0]
 8002c7c:	eb45 030b 	adc.w	r3, r5, fp
 8002c80:	607b      	str	r3, [r7, #4]
 8002c82:	f04f 0200 	mov.w	r2, #0
 8002c86:	f04f 0300 	mov.w	r3, #0
 8002c8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c8e:	4629      	mov	r1, r5
 8002c90:	028b      	lsls	r3, r1, #10
 8002c92:	4621      	mov	r1, r4
 8002c94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c98:	4621      	mov	r1, r4
 8002c9a:	028a      	lsls	r2, r1, #10
 8002c9c:	4610      	mov	r0, r2
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	60fa      	str	r2, [r7, #12]
 8002ca8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002cac:	f7fd fb08 	bl	80002c0 <__aeabi_uldivmod>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002cb8:	4b0b      	ldr	r3, [pc, #44]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	0c1b      	lsrs	r3, r3, #16
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002cc8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002cd2:	e002      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002cd4:	4b05      	ldr	r3, [pc, #20]	; (8002cec <HAL_RCC_GetSysClockFreq+0x184>)
 8002cd6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002cd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3740      	adds	r7, #64	; 0x40
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40023800 	.word	0x40023800
 8002cec:	00f42400 	.word	0x00f42400
 8002cf0:	017d7840 	.word	0x017d7840

08002cf4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cf8:	4b03      	ldr	r3, [pc, #12]	; (8002d08 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	20000000 	.word	0x20000000

08002d0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d10:	f7ff fff0 	bl	8002cf4 <HAL_RCC_GetHCLKFreq>
 8002d14:	4602      	mov	r2, r0
 8002d16:	4b05      	ldr	r3, [pc, #20]	; (8002d2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	0a9b      	lsrs	r3, r3, #10
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	4903      	ldr	r1, [pc, #12]	; (8002d30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d22:	5ccb      	ldrb	r3, [r1, r3]
 8002d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	0800787c 	.word	0x0800787c

08002d34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d38:	f7ff ffdc 	bl	8002cf4 <HAL_RCC_GetHCLKFreq>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	4b05      	ldr	r3, [pc, #20]	; (8002d54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	0b5b      	lsrs	r3, r3, #13
 8002d44:	f003 0307 	and.w	r3, r3, #7
 8002d48:	4903      	ldr	r1, [pc, #12]	; (8002d58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d4a:	5ccb      	ldrb	r3, [r1, r3]
 8002d4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40023800 	.word	0x40023800
 8002d58:	0800787c 	.word	0x0800787c

08002d5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b088      	sub	sp, #32
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002d64:	2300      	movs	r3, #0
 8002d66:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002d70:	2300      	movs	r3, #0
 8002d72:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002d74:	2300      	movs	r3, #0
 8002d76:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d012      	beq.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002d84:	4b69      	ldr	r3, [pc, #420]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	4a68      	ldr	r2, [pc, #416]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d8a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002d8e:	6093      	str	r3, [r2, #8]
 8002d90:	4b66      	ldr	r3, [pc, #408]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d92:	689a      	ldr	r2, [r3, #8]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d98:	4964      	ldr	r1, [pc, #400]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d101      	bne.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002da6:	2301      	movs	r3, #1
 8002da8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d017      	beq.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002db6:	4b5d      	ldr	r3, [pc, #372]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002db8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002dbc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dc4:	4959      	ldr	r1, [pc, #356]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002dd4:	d101      	bne.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002de2:	2301      	movs	r3, #1
 8002de4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d017      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002df2:	4b4e      	ldr	r3, [pc, #312]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002df8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	494a      	ldr	r1, [pc, #296]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e02:	4313      	orrs	r3, r2
 8002e04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e10:	d101      	bne.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002e12:	2301      	movs	r3, #1
 8002e14:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0320 	and.w	r3, r3, #32
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f000 808b 	beq.w	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e40:	4b3a      	ldr	r3, [pc, #232]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	4a39      	ldr	r2, [pc, #228]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e4a:	6413      	str	r3, [r2, #64]	; 0x40
 8002e4c:	4b37      	ldr	r3, [pc, #220]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e54:	60bb      	str	r3, [r7, #8]
 8002e56:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002e58:	4b35      	ldr	r3, [pc, #212]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a34      	ldr	r2, [pc, #208]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002e5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e64:	f7fe fc2a 	bl	80016bc <HAL_GetTick>
 8002e68:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e6c:	f7fe fc26 	bl	80016bc <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b64      	cmp	r3, #100	; 0x64
 8002e78:	d901      	bls.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e357      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002e7e:	4b2c      	ldr	r3, [pc, #176]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d0f0      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e8a:	4b28      	ldr	r3, [pc, #160]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e92:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d035      	beq.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d02e      	beq.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ea8:	4b20      	ldr	r3, [pc, #128]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002eb0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002eb2:	4b1e      	ldr	r3, [pc, #120]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eb6:	4a1d      	ldr	r2, [pc, #116]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ebc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ebe:	4b1b      	ldr	r3, [pc, #108]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ec2:	4a1a      	ldr	r2, [pc, #104]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ec4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ec8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002eca:	4a18      	ldr	r2, [pc, #96]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002ed0:	4b16      	ldr	r3, [pc, #88]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d114      	bne.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002edc:	f7fe fbee 	bl	80016bc <HAL_GetTick>
 8002ee0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ee2:	e00a      	b.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ee4:	f7fe fbea 	bl	80016bc <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d901      	bls.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e319      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002efa:	4b0c      	ldr	r3, [pc, #48]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d0ee      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f12:	d111      	bne.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002f14:	4b05      	ldr	r3, [pc, #20]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f20:	4b04      	ldr	r3, [pc, #16]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002f22:	400b      	ands	r3, r1
 8002f24:	4901      	ldr	r1, [pc, #4]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	608b      	str	r3, [r1, #8]
 8002f2a:	e00b      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	40007000 	.word	0x40007000
 8002f34:	0ffffcff 	.word	0x0ffffcff
 8002f38:	4baa      	ldr	r3, [pc, #680]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	4aa9      	ldr	r2, [pc, #676]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f3e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002f42:	6093      	str	r3, [r2, #8]
 8002f44:	4ba7      	ldr	r3, [pc, #668]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f46:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f50:	49a4      	ldr	r1, [pc, #656]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0310 	and.w	r3, r3, #16
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d010      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002f62:	4ba0      	ldr	r3, [pc, #640]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f68:	4a9e      	ldr	r2, [pc, #632]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f6e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002f72:	4b9c      	ldr	r3, [pc, #624]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f74:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f7c:	4999      	ldr	r1, [pc, #612]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d00a      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f90:	4b94      	ldr	r3, [pc, #592]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f96:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f9e:	4991      	ldr	r1, [pc, #580]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00a      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002fb2:	4b8c      	ldr	r3, [pc, #560]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fb8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002fc0:	4988      	ldr	r1, [pc, #544]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d00a      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002fd4:	4b83      	ldr	r3, [pc, #524]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fda:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fe2:	4980      	ldr	r1, [pc, #512]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00a      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002ff6:	4b7b      	ldr	r3, [pc, #492]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ffc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003004:	4977      	ldr	r1, [pc, #476]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003006:	4313      	orrs	r3, r2
 8003008:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003014:	2b00      	cmp	r3, #0
 8003016:	d00a      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003018:	4b72      	ldr	r3, [pc, #456]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800301a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800301e:	f023 0203 	bic.w	r2, r3, #3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003026:	496f      	ldr	r1, [pc, #444]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003028:	4313      	orrs	r3, r2
 800302a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003036:	2b00      	cmp	r3, #0
 8003038:	d00a      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800303a:	4b6a      	ldr	r3, [pc, #424]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800303c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003040:	f023 020c 	bic.w	r2, r3, #12
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003048:	4966      	ldr	r1, [pc, #408]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800304a:	4313      	orrs	r3, r2
 800304c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00a      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800305c:	4b61      	ldr	r3, [pc, #388]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800305e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003062:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306a:	495e      	ldr	r1, [pc, #376]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800306c:	4313      	orrs	r3, r2
 800306e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800307a:	2b00      	cmp	r3, #0
 800307c:	d00a      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800307e:	4b59      	ldr	r3, [pc, #356]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003084:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800308c:	4955      	ldr	r1, [pc, #340]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800308e:	4313      	orrs	r3, r2
 8003090:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00a      	beq.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030a0:	4b50      	ldr	r3, [pc, #320]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030a6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ae:	494d      	ldr	r1, [pc, #308]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00a      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80030c2:	4b48      	ldr	r3, [pc, #288]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d0:	4944      	ldr	r1, [pc, #272]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00a      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80030e4:	4b3f      	ldr	r3, [pc, #252]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ea:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030f2:	493c      	ldr	r1, [pc, #240]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00a      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003106:	4b37      	ldr	r3, [pc, #220]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800310c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003114:	4933      	ldr	r1, [pc, #204]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003116:	4313      	orrs	r3, r2
 8003118:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00a      	beq.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003128:	4b2e      	ldr	r3, [pc, #184]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800312a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800312e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003136:	492b      	ldr	r1, [pc, #172]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003138:	4313      	orrs	r3, r2
 800313a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d011      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800314a:	4b26      	ldr	r3, [pc, #152]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800314c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003150:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003158:	4922      	ldr	r1, [pc, #136]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800315a:	4313      	orrs	r3, r2
 800315c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003164:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003168:	d101      	bne.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800316a:	2301      	movs	r3, #1
 800316c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0308 	and.w	r3, r3, #8
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800317a:	2301      	movs	r3, #1
 800317c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00a      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800318a:	4b16      	ldr	r3, [pc, #88]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800318c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003190:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003198:	4912      	ldr	r1, [pc, #72]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800319a:	4313      	orrs	r3, r2
 800319c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00b      	beq.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80031ac:	4b0d      	ldr	r3, [pc, #52]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031b2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031bc:	4909      	ldr	r1, [pc, #36]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d006      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f000 80d9 	beq.w	800338a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80031d8:	4b02      	ldr	r3, [pc, #8]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a01      	ldr	r2, [pc, #4]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031de:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80031e2:	e001      	b.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80031e4:	40023800 	.word	0x40023800
 80031e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031ea:	f7fe fa67 	bl	80016bc <HAL_GetTick>
 80031ee:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80031f0:	e008      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80031f2:	f7fe fa63 	bl	80016bc <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b64      	cmp	r3, #100	; 0x64
 80031fe:	d901      	bls.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e194      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003204:	4b6c      	ldr	r3, [pc, #432]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1f0      	bne.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0301 	and.w	r3, r3, #1
 8003218:	2b00      	cmp	r3, #0
 800321a:	d021      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003220:	2b00      	cmp	r3, #0
 8003222:	d11d      	bne.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003224:	4b64      	ldr	r3, [pc, #400]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003226:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800322a:	0c1b      	lsrs	r3, r3, #16
 800322c:	f003 0303 	and.w	r3, r3, #3
 8003230:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003232:	4b61      	ldr	r3, [pc, #388]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003234:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003238:	0e1b      	lsrs	r3, r3, #24
 800323a:	f003 030f 	and.w	r3, r3, #15
 800323e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	019a      	lsls	r2, r3, #6
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	041b      	lsls	r3, r3, #16
 800324a:	431a      	orrs	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	061b      	lsls	r3, r3, #24
 8003250:	431a      	orrs	r2, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	071b      	lsls	r3, r3, #28
 8003258:	4957      	ldr	r1, [pc, #348]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800325a:	4313      	orrs	r3, r2
 800325c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d004      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003270:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003274:	d00a      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800327e:	2b00      	cmp	r3, #0
 8003280:	d02e      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800328a:	d129      	bne.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800328c:	4b4a      	ldr	r3, [pc, #296]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800328e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003292:	0c1b      	lsrs	r3, r3, #16
 8003294:	f003 0303 	and.w	r3, r3, #3
 8003298:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800329a:	4b47      	ldr	r3, [pc, #284]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800329c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032a0:	0f1b      	lsrs	r3, r3, #28
 80032a2:	f003 0307 	and.w	r3, r3, #7
 80032a6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	019a      	lsls	r2, r3, #6
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	041b      	lsls	r3, r3, #16
 80032b2:	431a      	orrs	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	061b      	lsls	r3, r3, #24
 80032ba:	431a      	orrs	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	071b      	lsls	r3, r3, #28
 80032c0:	493d      	ldr	r1, [pc, #244]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80032c8:	4b3b      	ldr	r3, [pc, #236]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032ce:	f023 021f 	bic.w	r2, r3, #31
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d6:	3b01      	subs	r3, #1
 80032d8:	4937      	ldr	r1, [pc, #220]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d01d      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80032ec:	4b32      	ldr	r3, [pc, #200]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032f2:	0e1b      	lsrs	r3, r3, #24
 80032f4:	f003 030f 	and.w	r3, r3, #15
 80032f8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80032fa:	4b2f      	ldr	r3, [pc, #188]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003300:	0f1b      	lsrs	r3, r3, #28
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	019a      	lsls	r2, r3, #6
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	041b      	lsls	r3, r3, #16
 8003314:	431a      	orrs	r2, r3
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	061b      	lsls	r3, r3, #24
 800331a:	431a      	orrs	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	071b      	lsls	r3, r3, #28
 8003320:	4925      	ldr	r1, [pc, #148]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003322:	4313      	orrs	r3, r2
 8003324:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d011      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	019a      	lsls	r2, r3, #6
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	041b      	lsls	r3, r3, #16
 8003340:	431a      	orrs	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	061b      	lsls	r3, r3, #24
 8003348:	431a      	orrs	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	071b      	lsls	r3, r3, #28
 8003350:	4919      	ldr	r1, [pc, #100]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003352:	4313      	orrs	r3, r2
 8003354:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003358:	4b17      	ldr	r3, [pc, #92]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a16      	ldr	r2, [pc, #88]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800335e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003362:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003364:	f7fe f9aa 	bl	80016bc <HAL_GetTick>
 8003368:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800336a:	e008      	b.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800336c:	f7fe f9a6 	bl	80016bc <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b64      	cmp	r3, #100	; 0x64
 8003378:	d901      	bls.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e0d7      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800337e:	4b0e      	ldr	r3, [pc, #56]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d0f0      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	2b01      	cmp	r3, #1
 800338e:	f040 80cd 	bne.w	800352c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003392:	4b09      	ldr	r3, [pc, #36]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a08      	ldr	r2, [pc, #32]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003398:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800339c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800339e:	f7fe f98d 	bl	80016bc <HAL_GetTick>
 80033a2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80033a4:	e00a      	b.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80033a6:	f7fe f989 	bl	80016bc <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b64      	cmp	r3, #100	; 0x64
 80033b2:	d903      	bls.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e0ba      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80033b8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80033bc:	4b5e      	ldr	r3, [pc, #376]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80033c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033c8:	d0ed      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d003      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x682>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d009      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d02e      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d12a      	bne.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80033f2:	4b51      	ldr	r3, [pc, #324]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80033f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033f8:	0c1b      	lsrs	r3, r3, #16
 80033fa:	f003 0303 	and.w	r3, r3, #3
 80033fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003400:	4b4d      	ldr	r3, [pc, #308]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003406:	0f1b      	lsrs	r3, r3, #28
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	019a      	lsls	r2, r3, #6
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	041b      	lsls	r3, r3, #16
 8003418:	431a      	orrs	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	061b      	lsls	r3, r3, #24
 8003420:	431a      	orrs	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	071b      	lsls	r3, r3, #28
 8003426:	4944      	ldr	r1, [pc, #272]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003428:	4313      	orrs	r3, r2
 800342a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800342e:	4b42      	ldr	r3, [pc, #264]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003430:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003434:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343c:	3b01      	subs	r3, #1
 800343e:	021b      	lsls	r3, r3, #8
 8003440:	493d      	ldr	r1, [pc, #244]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003442:	4313      	orrs	r3, r2
 8003444:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d022      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003458:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800345c:	d11d      	bne.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800345e:	4b36      	ldr	r3, [pc, #216]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003464:	0e1b      	lsrs	r3, r3, #24
 8003466:	f003 030f 	and.w	r3, r3, #15
 800346a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800346c:	4b32      	ldr	r3, [pc, #200]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800346e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003472:	0f1b      	lsrs	r3, r3, #28
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	019a      	lsls	r2, r3, #6
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a1b      	ldr	r3, [r3, #32]
 8003484:	041b      	lsls	r3, r3, #16
 8003486:	431a      	orrs	r2, r3
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	061b      	lsls	r3, r3, #24
 800348c:	431a      	orrs	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	071b      	lsls	r3, r3, #28
 8003492:	4929      	ldr	r1, [pc, #164]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003494:	4313      	orrs	r3, r2
 8003496:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0308 	and.w	r3, r3, #8
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d028      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80034a6:	4b24      	ldr	r3, [pc, #144]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80034a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ac:	0e1b      	lsrs	r3, r3, #24
 80034ae:	f003 030f 	and.w	r3, r3, #15
 80034b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80034b4:	4b20      	ldr	r3, [pc, #128]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80034b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ba:	0c1b      	lsrs	r3, r3, #16
 80034bc:	f003 0303 	and.w	r3, r3, #3
 80034c0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	695b      	ldr	r3, [r3, #20]
 80034c6:	019a      	lsls	r2, r3, #6
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	041b      	lsls	r3, r3, #16
 80034cc:	431a      	orrs	r2, r3
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	061b      	lsls	r3, r3, #24
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	071b      	lsls	r3, r3, #28
 80034da:	4917      	ldr	r1, [pc, #92]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80034e2:	4b15      	ldr	r3, [pc, #84]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80034e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f0:	4911      	ldr	r1, [pc, #68]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80034f8:	4b0f      	ldr	r3, [pc, #60]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a0e      	ldr	r2, [pc, #56]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80034fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003502:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003504:	f7fe f8da 	bl	80016bc <HAL_GetTick>
 8003508:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800350a:	e008      	b.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800350c:	f7fe f8d6 	bl	80016bc <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	2b64      	cmp	r3, #100	; 0x64
 8003518:	d901      	bls.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e007      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800351e:	4b06      	ldr	r3, [pc, #24]	; (8003538 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003526:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800352a:	d1ef      	bne.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3720      	adds	r7, #32
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	40023800 	.word	0x40023800

0800353c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e022      	b.n	8003594 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	d105      	bne.n	8003566 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f7fd fdbf 	bl	80010e4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2203      	movs	r2, #3
 800356a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f814 	bl	800359c <HAL_SD_InitCard>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e00a      	b.n	8003594 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3708      	adds	r7, #8
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800359c:	b5b0      	push	{r4, r5, r7, lr}
 800359e:	b08e      	sub	sp, #56	; 0x38
 80035a0:	af04      	add	r7, sp, #16
 80035a2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80035a4:	2300      	movs	r3, #0
 80035a6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80035a8:	2300      	movs	r3, #0
 80035aa:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80035ac:	2300      	movs	r3, #0
 80035ae:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80035b0:	2300      	movs	r3, #0
 80035b2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80035b4:	2300      	movs	r3, #0
 80035b6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 80035b8:	2376      	movs	r3, #118	; 0x76
 80035ba:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681d      	ldr	r5, [r3, #0]
 80035c0:	466c      	mov	r4, sp
 80035c2:	f107 0314 	add.w	r3, r7, #20
 80035c6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80035ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80035ce:	f107 0308 	add.w	r3, r7, #8
 80035d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035d4:	4628      	mov	r0, r5
 80035d6:	f001 ffb1 	bl	800553c <SDMMC_Init>
 80035da:	4603      	mov	r3, r0
 80035dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80035e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e059      	b.n	80036a0 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035fa:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4618      	mov	r0, r3
 8003602:	f001 ffe5 	bl	80055d0 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003614:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8003616:	2002      	movs	r0, #2
 8003618:	f7fe f85c 	bl	80016d4 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 fff3 	bl	8004608 <SD_PowerON>
 8003622:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003624:	6a3b      	ldr	r3, [r7, #32]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00b      	beq.n	8003642 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003636:	6a3b      	ldr	r3, [r7, #32]
 8003638:	431a      	orrs	r2, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e02e      	b.n	80036a0 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 ff12 	bl	800446c <SD_InitCard>
 8003648:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800364a:	6a3b      	ldr	r3, [r7, #32]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00b      	beq.n	8003668 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800365c:	6a3b      	ldr	r3, [r7, #32]
 800365e:	431a      	orrs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e01b      	b.n	80036a0 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003670:	4618      	mov	r0, r3
 8003672:	f002 f83f 	bl	80056f4 <SDMMC_CmdBlockLength>
 8003676:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003678:	6a3b      	ldr	r3, [r7, #32]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00f      	beq.n	800369e <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a09      	ldr	r2, [pc, #36]	; (80036a8 <HAL_SD_InitCard+0x10c>)
 8003684:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800368a:	6a3b      	ldr	r3, [r7, #32]
 800368c:	431a      	orrs	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e000      	b.n	80036a0 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3728      	adds	r7, #40	; 0x28
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bdb0      	pop	{r4, r5, r7, pc}
 80036a8:	004005ff 	.word	0x004005ff

080036ac <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b08c      	sub	sp, #48	; 0x30
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
 80036b8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d107      	bne.n	80036d4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e0c3      	b.n	800385c <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	2b01      	cmp	r3, #1
 80036de:	f040 80bc 	bne.w	800385a <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80036e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	441a      	add	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d907      	bls.n	8003706 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036fa:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e0aa      	b.n	800385c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2203      	movs	r2, #3
 800370a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2200      	movs	r2, #0
 8003714:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8003724:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372a:	4a4e      	ldr	r2, [pc, #312]	; (8003864 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800372c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003732:	4a4d      	ldr	r2, [pc, #308]	; (8003868 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003734:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373a:	2200      	movs	r2, #0
 800373c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003742:	2200      	movs	r2, #0
 8003744:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003756:	689a      	ldr	r2, [r3, #8]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	3380      	adds	r3, #128	; 0x80
 800376c:	4619      	mov	r1, r3
 800376e:	68ba      	ldr	r2, [r7, #8]
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	025b      	lsls	r3, r3, #9
 8003774:	089b      	lsrs	r3, r3, #2
 8003776:	f7fe f991 	bl	8001a9c <HAL_DMA_Start_IT>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d017      	beq.n	80037b0 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800378e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a35      	ldr	r2, [pc, #212]	; (800386c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8003796:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800379c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e055      	b.n	800385c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0208 	orr.w	r2, r2, #8
 80037be:	62da      	str	r2, [r3, #44]	; 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d002      	beq.n	80037ce <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 80037c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ca:	025b      	lsls	r3, r3, #9
 80037cc:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80037ce:	f04f 33ff 	mov.w	r3, #4294967295
 80037d2:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	025b      	lsls	r3, r3, #9
 80037d8:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80037da:	2390      	movs	r3, #144	; 0x90
 80037dc:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80037de:	2302      	movs	r3, #2
 80037e0:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80037e2:	2300      	movs	r3, #0
 80037e4:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 80037e6:	2301      	movs	r3, #1
 80037e8:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f107 0210 	add.w	r2, r7, #16
 80037f2:	4611      	mov	r1, r2
 80037f4:	4618      	mov	r0, r3
 80037f6:	f001 ff51 	bl	800569c <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d90a      	bls.n	8003816 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2282      	movs	r2, #130	; 0x82
 8003804:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800380c:	4618      	mov	r0, r3
 800380e:	f001 ffb5 	bl	800577c <SDMMC_CmdReadMultiBlock>
 8003812:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003814:	e009      	b.n	800382a <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2281      	movs	r2, #129	; 0x81
 800381a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003822:	4618      	mov	r0, r3
 8003824:	f001 ff88 	bl	8005738 <SDMMC_CmdReadSingleBlock>
 8003828:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800382a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800382c:	2b00      	cmp	r3, #0
 800382e:	d012      	beq.n	8003856 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a0d      	ldr	r2, [pc, #52]	; (800386c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8003836:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800383c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800383e:	431a      	orrs	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e002      	b.n	800385c <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 8003856:	2300      	movs	r3, #0
 8003858:	e000      	b.n	800385c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800385a:	2302      	movs	r3, #2
  }
}
 800385c:	4618      	mov	r0, r3
 800385e:	3730      	adds	r7, #48	; 0x30
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	0800427b 	.word	0x0800427b
 8003868:	080042ed 	.word	0x080042ed
 800386c:	004005ff 	.word	0x004005ff

08003870 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08c      	sub	sp, #48	; 0x30
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
 800387c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d107      	bne.n	8003898 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800388c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e0c6      	b.n	8003a26 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	f040 80bf 	bne.w	8003a24 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80038ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	441a      	add	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d907      	bls.n	80038ca <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038be:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e0ad      	b.n	8003a26 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2203      	movs	r2, #3
 80038ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2200      	movs	r2, #0
 80038d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f042 021a 	orr.w	r2, r2, #26
 80038e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ee:	4a50      	ldr	r2, [pc, #320]	; (8003a30 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 80038f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f6:	4a4f      	ldr	r2, [pc, #316]	; (8003a34 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80038f8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038fe:	2200      	movs	r2, #0
 8003900:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003906:	2b01      	cmp	r3, #1
 8003908:	d002      	beq.n	8003910 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800390a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800390c:	025b      	lsls	r3, r3, #9
 800390e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	2b01      	cmp	r3, #1
 8003914:	d90a      	bls.n	800392c <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	22a0      	movs	r2, #160	; 0xa0
 800391a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003922:	4618      	mov	r0, r3
 8003924:	f001 ff6e 	bl	8005804 <SDMMC_CmdWriteMultiBlock>
 8003928:	62f8      	str	r0, [r7, #44]	; 0x2c
 800392a:	e009      	b.n	8003940 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2290      	movs	r2, #144	; 0x90
 8003930:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003938:	4618      	mov	r0, r3
 800393a:	f001 ff41 	bl	80057c0 <SDMMC_CmdWriteSingleBlock>
 800393e:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003942:	2b00      	cmp	r3, #0
 8003944:	d012      	beq.n	800396c <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a3b      	ldr	r2, [pc, #236]	; (8003a38 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800394c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003954:	431a      	orrs	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e05c      	b.n	8003a26 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f042 0208 	orr.w	r2, r2, #8
 800397a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003980:	2240      	movs	r2, #64	; 0x40
 8003982:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003994:	689a      	ldr	r2, [r3, #8]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	430a      	orrs	r2, r1
 800399e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80039a4:	68b9      	ldr	r1, [r7, #8]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	3380      	adds	r3, #128	; 0x80
 80039ac:	461a      	mov	r2, r3
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	025b      	lsls	r3, r3, #9
 80039b2:	089b      	lsrs	r3, r3, #2
 80039b4:	f7fe f872 	bl	8001a9c <HAL_DMA_Start_IT>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d01a      	beq.n	80039f4 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f022 021a 	bic.w	r2, r2, #26
 80039cc:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a19      	ldr	r2, [pc, #100]	; (8003a38 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80039d4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039da:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e018      	b.n	8003a26 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80039f4:	f04f 33ff 	mov.w	r3, #4294967295
 80039f8:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	025b      	lsls	r3, r3, #9
 80039fe:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8003a00:	2390      	movs	r3, #144	; 0x90
 8003a02:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8003a04:	2300      	movs	r3, #0
 8003a06:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f107 0210 	add.w	r2, r7, #16
 8003a18:	4611      	mov	r1, r2
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f001 fe3e 	bl	800569c <SDMMC_ConfigData>

      return HAL_OK;
 8003a20:	2300      	movs	r3, #0
 8003a22:	e000      	b.n	8003a26 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8003a24:	2302      	movs	r3, #2
  }
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3730      	adds	r7, #48	; 0x30
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	08004251 	.word	0x08004251
 8003a34:	080042ed 	.word	0x080042ed
 8003a38:	004005ff 	.word	0x004005ff

08003a3c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a48:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d008      	beq.n	8003a6a <HAL_SD_IRQHandler+0x2e>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f003 0308 	and.w	r3, r3, #8
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 ffef 	bl	8004a46 <SD_Read_IT>
 8003a68:	e15a      	b.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	f000 808d 	beq.w	8003b94 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a82:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	4b9a      	ldr	r3, [pc, #616]	; (8003cf8 <HAL_SD_IRQHandler+0x2bc>)
 8003a90:	400b      	ands	r3, r1
 8003a92:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 0201 	bic.w	r2, r2, #1
 8003aa2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f003 0308 	and.w	r3, r3, #8
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d039      	beq.n	8003b22 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d104      	bne.n	8003ac2 <HAL_SD_IRQHandler+0x86>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f003 0320 	and.w	r3, r3, #32
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d011      	beq.n	8003ae6 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f001 febe 	bl	8005848 <SDMMC_CmdStopTransfer>
 8003acc:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d008      	beq.n	8003ae6 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f000 f921 	bl	8003d28 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f240 523a 	movw	r2, #1338	; 0x53a
 8003aee:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d104      	bne.n	8003b12 <HAL_SD_IRQHandler+0xd6>
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d003      	beq.n	8003b1a <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f002 fb26 	bl	8006164 <HAL_SD_RxCpltCallback>
 8003b18:	e102      	b.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f002 fb18 	bl	8006150 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003b20:	e0fe      	b.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 80f9 	beq.w	8003d20 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f003 0320 	and.w	r3, r3, #32
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d011      	beq.n	8003b5c <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f001 fe83 	bl	8005848 <SDMMC_CmdStopTransfer>
 8003b42:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d008      	beq.n	8003b5c <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	431a      	orrs	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 f8e6 	bl	8003d28 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	f040 80dc 	bne.w	8003d20 <HAL_SD_IRQHandler+0x2e4>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f003 0302 	and.w	r3, r3, #2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f040 80d6 	bne.w	8003d20 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 0208 	bic.w	r2, r2, #8
 8003b82:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f002 fadf 	bl	8006150 <HAL_SD_TxCpltCallback>
}
 8003b92:	e0c5      	b.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d008      	beq.n	8003bb4 <HAL_SD_IRQHandler+0x178>
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f003 0308 	and.w	r3, r3, #8
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 ff9b 	bl	8004ae8 <SD_Write_IT>
 8003bb2:	e0b5      	b.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bba:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	f000 80ae 	beq.w	8003d20 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d005      	beq.n	8003bde <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd6:	f043 0202 	orr.w	r2, r3, #2
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003be4:	f003 0308 	and.w	r3, r3, #8
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d005      	beq.n	8003bf8 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf0:	f043 0208 	orr.w	r2, r3, #8
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bfe:	f003 0320 	and.w	r3, r3, #32
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d005      	beq.n	8003c12 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c0a:	f043 0220 	orr.w	r2, r3, #32
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c18:	f003 0310 	and.w	r3, r3, #16
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d005      	beq.n	8003c2c <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c24:	f043 0210 	orr.w	r2, r3, #16
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f240 523a 	movw	r2, #1338	; 0x53a
 8003c34:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8003c44:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f001 fdfc 	bl	8005848 <SDMMC_CmdStopTransfer>
 8003c50:	4602      	mov	r2, r0
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c56:	431a      	orrs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f003 0308 	and.w	r3, r3, #8
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00a      	beq.n	8003c7c <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f857 	bl	8003d28 <HAL_SD_ErrorCallback>
}
 8003c7a:	e051      	b.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d04c      	beq.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f003 0310 	and.w	r3, r3, #16
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d104      	bne.n	8003c9a <HAL_SD_IRQHandler+0x25e>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f003 0320 	and.w	r3, r3, #32
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d011      	beq.n	8003cbe <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c9e:	4a17      	ldr	r2, [pc, #92]	; (8003cfc <HAL_SD_IRQHandler+0x2c0>)
 8003ca0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7fd ff58 	bl	8001b5c <HAL_DMA_Abort_IT>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d036      	beq.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f000 fb6a 	bl	8004390 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003cbc:	e030      	b.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d104      	bne.n	8003cd2 <HAL_SD_IRQHandler+0x296>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d018      	beq.n	8003d04 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd6:	4a0a      	ldr	r2, [pc, #40]	; (8003d00 <HAL_SD_IRQHandler+0x2c4>)
 8003cd8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7fd ff3c 	bl	8001b5c <HAL_DMA_Abort_IT>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d01a      	beq.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f000 fb85 	bl	80043fe <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003cf4:	e014      	b.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
 8003cf6:	bf00      	nop
 8003cf8:	ffff3ec5 	.word	0xffff3ec5
 8003cfc:	08004391 	.word	0x08004391
 8003d00:	080043ff 	.word	0x080043ff
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	f002 fa0f 	bl	800613c <HAL_SD_AbortCallback>
}
 8003d1e:	e7ff      	b.n	8003d20 <HAL_SD_IRQHandler+0x2e4>
 8003d20:	bf00      	nop
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d4a:	0f9b      	lsrs	r3, r3, #30
 8003d4c:	b2da      	uxtb	r2, r3
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d56:	0e9b      	lsrs	r3, r3, #26
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	f003 030f 	and.w	r3, r3, #15
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d68:	0e1b      	lsrs	r3, r3, #24
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	f003 0303 	and.w	r3, r3, #3
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d7a:	0c1b      	lsrs	r3, r3, #16
 8003d7c:	b2da      	uxtb	r2, r3
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d86:	0a1b      	lsrs	r3, r3, #8
 8003d88:	b2da      	uxtb	r2, r3
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d92:	b2da      	uxtb	r2, r3
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d9c:	0d1b      	lsrs	r3, r3, #20
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003da8:	0c1b      	lsrs	r3, r3, #16
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	f003 030f 	and.w	r3, r3, #15
 8003db0:	b2da      	uxtb	r2, r3
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003dba:	0bdb      	lsrs	r3, r3, #15
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	b2da      	uxtb	r2, r3
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003dcc:	0b9b      	lsrs	r3, r3, #14
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	b2da      	uxtb	r2, r3
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003dde:	0b5b      	lsrs	r3, r3, #13
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003df0:	0b1b      	lsrs	r3, r3, #12
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	f003 0301 	and.w	r3, r3, #1
 8003df8:	b2da      	uxtb	r2, r3
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	2200      	movs	r2, #0
 8003e02:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d163      	bne.n	8003ed4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e10:	009a      	lsls	r2, r3, #2
 8003e12:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003e16:	4013      	ands	r3, r2
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003e1c:	0f92      	lsrs	r2, r2, #30
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e28:	0edb      	lsrs	r3, r3, #27
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e3a:	0e1b      	lsrs	r3, r3, #24
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	b2da      	uxtb	r2, r3
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e4c:	0d5b      	lsrs	r3, r3, #21
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	f003 0307 	and.w	r3, r3, #7
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e5e:	0c9b      	lsrs	r3, r3, #18
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	f003 0307 	and.w	r3, r3, #7
 8003e66:	b2da      	uxtb	r2, r3
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e70:	0bdb      	lsrs	r3, r3, #15
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	f003 0307 	and.w	r3, r3, #7
 8003e78:	b2da      	uxtb	r2, r3
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	1c5a      	adds	r2, r3, #1
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	7e1b      	ldrb	r3, [r3, #24]
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	f003 0307 	and.w	r3, r3, #7
 8003e92:	3302      	adds	r3, #2
 8003e94:	2201      	movs	r2, #1
 8003e96:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003e9e:	fb03 f202 	mul.w	r2, r3, r2
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	7a1b      	ldrb	r3, [r3, #8]
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	f003 030f 	and.w	r3, r3, #15
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	409a      	lsls	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003ec0:	0a52      	lsrs	r2, r2, #9
 8003ec2:	fb03 f202 	mul.w	r2, r3, r2
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ed0:	661a      	str	r2, [r3, #96]	; 0x60
 8003ed2:	e031      	b.n	8003f38 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d11d      	bne.n	8003f18 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ee0:	041b      	lsls	r3, r3, #16
 8003ee2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003eea:	0c1b      	lsrs	r3, r3, #16
 8003eec:	431a      	orrs	r2, r3
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	029a      	lsls	r2, r3, #10
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f0c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	661a      	str	r2, [r3, #96]	; 0x60
 8003f16:	e00f      	b.n	8003f38 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a58      	ldr	r2, [pc, #352]	; (8004080 <HAL_SD_GetCardCSD+0x344>)
 8003f1e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f24:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e09d      	b.n	8004074 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f3c:	0b9b      	lsrs	r3, r3, #14
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f4e:	09db      	lsrs	r3, r3, #7
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f56:	b2da      	uxtb	r2, r3
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f66:	b2da      	uxtb	r2, r3
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f70:	0fdb      	lsrs	r3, r3, #31
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f7c:	0f5b      	lsrs	r3, r3, #29
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	f003 0303 	and.w	r3, r3, #3
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f8e:	0e9b      	lsrs	r3, r3, #26
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	f003 0307 	and.w	r3, r3, #7
 8003f96:	b2da      	uxtb	r2, r3
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa0:	0d9b      	lsrs	r3, r3, #22
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	f003 030f 	and.w	r3, r3, #15
 8003fa8:	b2da      	uxtb	r2, r3
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fb2:	0d5b      	lsrs	r3, r3, #21
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	b2da      	uxtb	r2, r3
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fce:	0c1b      	lsrs	r3, r3, #16
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe2:	0bdb      	lsrs	r3, r3, #15
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	b2da      	uxtb	r2, r3
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ff6:	0b9b      	lsrs	r3, r3, #14
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	b2da      	uxtb	r2, r3
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800400a:	0b5b      	lsrs	r3, r3, #13
 800400c:	b2db      	uxtb	r3, r3
 800400e:	f003 0301 	and.w	r3, r3, #1
 8004012:	b2da      	uxtb	r2, r3
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800401e:	0b1b      	lsrs	r3, r3, #12
 8004020:	b2db      	uxtb	r3, r3
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	b2da      	uxtb	r2, r3
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004032:	0a9b      	lsrs	r3, r3, #10
 8004034:	b2db      	uxtb	r3, r3
 8004036:	f003 0303 	and.w	r3, r3, #3
 800403a:	b2da      	uxtb	r2, r3
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004046:	0a1b      	lsrs	r3, r3, #8
 8004048:	b2db      	uxtb	r3, r3
 800404a:	f003 0303 	and.w	r3, r3, #3
 800404e:	b2da      	uxtb	r2, r3
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800405a:	085b      	lsrs	r3, r3, #1
 800405c:	b2db      	uxtb	r3, r3
 800405e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004062:	b2da      	uxtb	r2, r3
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr
 8004080:	004005ff 	.word	0x004005ff

08004084 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80040dc:	b5b0      	push	{r4, r5, r7, lr}
 80040de:	b08e      	sub	sp, #56	; 0x38
 80040e0:	af04      	add	r7, sp, #16
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80040e6:	2300      	movs	r3, #0
 80040e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2203      	movs	r2, #3
 80040f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040f8:	2b03      	cmp	r3, #3
 80040fa:	d02e      	beq.n	800415a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004102:	d106      	bne.n	8004112 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004108:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	639a      	str	r2, [r3, #56]	; 0x38
 8004110:	e029      	b.n	8004166 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004118:	d10a      	bne.n	8004130 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 fb2a 	bl	8004774 <SD_WideBus_Enable>
 8004120:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004126:	6a3b      	ldr	r3, [r7, #32]
 8004128:	431a      	orrs	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	639a      	str	r2, [r3, #56]	; 0x38
 800412e:	e01a      	b.n	8004166 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d10a      	bne.n	800414c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 fb67 	bl	800480a <SD_WideBus_Disable>
 800413c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004142:	6a3b      	ldr	r3, [r7, #32]
 8004144:	431a      	orrs	r2, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	639a      	str	r2, [r3, #56]	; 0x38
 800414a:	e00c      	b.n	8004166 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004150:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	639a      	str	r2, [r3, #56]	; 0x38
 8004158:	e005      	b.n	8004166 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00b      	beq.n	8004186 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a26      	ldr	r2, [pc, #152]	; (800420c <HAL_SD_ConfigWideBusOperation+0x130>)
 8004174:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004184:	e01f      	b.n	80041c6 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	695b      	ldr	r3, [r3, #20]
 80041a0:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681d      	ldr	r5, [r3, #0]
 80041ac:	466c      	mov	r4, sp
 80041ae:	f107 0314 	add.w	r3, r7, #20
 80041b2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80041b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80041ba:	f107 0308 	add.w	r3, r7, #8
 80041be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041c0:	4628      	mov	r0, r5
 80041c2:	f001 f9bb 	bl	800553c <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80041ce:	4618      	mov	r0, r3
 80041d0:	f001 fa90 	bl	80056f4 <SDMMC_CmdBlockLength>
 80041d4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80041d6:	6a3b      	ldr	r3, [r7, #32]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00c      	beq.n	80041f6 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a0a      	ldr	r2, [pc, #40]	; (800420c <HAL_SD_ConfigWideBusOperation+0x130>)
 80041e2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041e8:	6a3b      	ldr	r3, [r7, #32]
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 80041fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004202:	4618      	mov	r0, r3
 8004204:	3728      	adds	r7, #40	; 0x28
 8004206:	46bd      	mov	sp, r7
 8004208:	bdb0      	pop	{r4, r5, r7, pc}
 800420a:	bf00      	nop
 800420c:	004005ff 	.word	0x004005ff

08004210 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004218:	2300      	movs	r3, #0
 800421a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800421c:	f107 030c 	add.w	r3, r7, #12
 8004220:	4619      	mov	r1, r3
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 fa7e 	bl	8004724 <SD_SendStatus>
 8004228:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d005      	beq.n	800423c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	0a5b      	lsrs	r3, r3, #9
 8004240:	f003 030f 	and.w	r3, r3, #15
 8004244:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004246:	693b      	ldr	r3, [r7, #16]
}
 8004248:	4618      	mov	r0, r3
 800424a:	3718      	adds	r7, #24
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800425c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800426c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800426e:	bf00      	nop
 8004270:	3714      	adds	r7, #20
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr

0800427a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800427a:	b580      	push	{r7, lr}
 800427c:	b084      	sub	sp, #16
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004286:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428c:	2b82      	cmp	r3, #130	; 0x82
 800428e:	d111      	bne.n	80042b4 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4618      	mov	r0, r3
 8004296:	f001 fad7 	bl	8005848 <SDMMC_CmdStopTransfer>
 800429a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d008      	beq.n	80042b4 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	431a      	orrs	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80042ae:	68f8      	ldr	r0, [r7, #12]
 80042b0:	f7ff fd3a 	bl	8003d28 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f022 0208 	bic.w	r2, r2, #8
 80042c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f240 523a 	movw	r2, #1338	; 0x53a
 80042cc:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2200      	movs	r2, #0
 80042da:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80042dc:	68f8      	ldr	r0, [r7, #12]
 80042de:	f001 ff41 	bl	8006164 <HAL_SD_RxCpltCallback>
#endif
}
 80042e2:	bf00      	nop
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
	...

080042ec <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b086      	sub	sp, #24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f7fd fdda 	bl	8001eb4 <HAL_DMA_GetError>
 8004300:	4603      	mov	r3, r0
 8004302:	2b02      	cmp	r3, #2
 8004304:	d03e      	beq.n	8004384 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800430c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004314:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d002      	beq.n	8004322 <SD_DMAError+0x36>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d12d      	bne.n	800437e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a19      	ldr	r2, [pc, #100]	; (800438c <SD_DMAError+0xa0>)
 8004328:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004338:	63da      	str	r2, [r3, #60]	; 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8004346:	6978      	ldr	r0, [r7, #20]
 8004348:	f7ff ff62 	bl	8004210 <HAL_SD_GetCardState>
 800434c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	2b06      	cmp	r3, #6
 8004352:	d002      	beq.n	800435a <SD_DMAError+0x6e>
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	2b05      	cmp	r3, #5
 8004358:	d10a      	bne.n	8004370 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4618      	mov	r0, r3
 8004360:	f001 fa72 	bl	8005848 <SDMMC_CmdStopTransfer>
 8004364:	4602      	mov	r2, r0
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800436a:	431a      	orrs	r2, r3
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	2200      	movs	r2, #0
 800437c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800437e:	6978      	ldr	r0, [r7, #20]
 8004380:	f7ff fcd2 	bl	8003d28 <HAL_SD_ErrorCallback>
#endif
  }
}
 8004384:	bf00      	nop
 8004386:	3718      	adds	r7, #24
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}
 800438c:	004005ff 	.word	0x004005ff

08004390 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800439c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f240 523a 	movw	r2, #1338	; 0x53a
 80043a6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	f7ff ff31 	bl	8004210 <HAL_SD_GetCardState>
 80043ae:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	2b06      	cmp	r3, #6
 80043c2:	d002      	beq.n	80043ca <SD_DMATxAbort+0x3a>
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	2b05      	cmp	r3, #5
 80043c8:	d10a      	bne.n	80043e0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4618      	mov	r0, r3
 80043d0:	f001 fa3a 	bl	8005848 <SDMMC_CmdStopTransfer>
 80043d4:	4602      	mov	r2, r0
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043da:	431a      	orrs	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d103      	bne.n	80043f0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f001 fea7 	bl	800613c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80043ee:	e002      	b.n	80043f6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f7ff fc99 	bl	8003d28 <HAL_SD_ErrorCallback>
}
 80043f6:	bf00      	nop
 80043f8:	3710      	adds	r7, #16
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}

080043fe <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80043fe:	b580      	push	{r7, lr}
 8004400:	b084      	sub	sp, #16
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800440a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f240 523a 	movw	r2, #1338	; 0x53a
 8004414:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f7ff fefa 	bl	8004210 <HAL_SD_GetCardState>
 800441c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	2b06      	cmp	r3, #6
 8004430:	d002      	beq.n	8004438 <SD_DMARxAbort+0x3a>
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	2b05      	cmp	r3, #5
 8004436:	d10a      	bne.n	800444e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4618      	mov	r0, r3
 800443e:	f001 fa03 	bl	8005848 <SDMMC_CmdStopTransfer>
 8004442:	4602      	mov	r2, r0
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004448:	431a      	orrs	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004452:	2b00      	cmp	r3, #0
 8004454:	d103      	bne.n	800445e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f001 fe70 	bl	800613c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800445c:	e002      	b.n	8004464 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	f7ff fc62 	bl	8003d28 <HAL_SD_ErrorCallback>
}
 8004464:	bf00      	nop
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800446c:	b5b0      	push	{r4, r5, r7, lr}
 800446e:	b094      	sub	sp, #80	; 0x50
 8004470:	af04      	add	r7, sp, #16
 8004472:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004474:	2301      	movs	r3, #1
 8004476:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4618      	mov	r0, r3
 800447e:	f001 f8b5 	bl	80055ec <SDMMC_GetPowerState>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d102      	bne.n	800448e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004488:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800448c:	e0b8      	b.n	8004600 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004492:	2b03      	cmp	r3, #3
 8004494:	d02f      	beq.n	80044f6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4618      	mov	r0, r3
 800449c:	f001 fadf 	bl	8005a5e <SDMMC_CmdSendCID>
 80044a0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80044a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d001      	beq.n	80044ac <SD_InitCard+0x40>
    {
      return errorstate;
 80044a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044aa:	e0a9      	b.n	8004600 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2100      	movs	r1, #0
 80044b2:	4618      	mov	r0, r3
 80044b4:	f001 f8df 	bl	8005676 <SDMMC_GetResponse>
 80044b8:	4602      	mov	r2, r0
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2104      	movs	r1, #4
 80044c4:	4618      	mov	r0, r3
 80044c6:	f001 f8d6 	bl	8005676 <SDMMC_GetResponse>
 80044ca:	4602      	mov	r2, r0
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2108      	movs	r1, #8
 80044d6:	4618      	mov	r0, r3
 80044d8:	f001 f8cd 	bl	8005676 <SDMMC_GetResponse>
 80044dc:	4602      	mov	r2, r0
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	210c      	movs	r1, #12
 80044e8:	4618      	mov	r0, r3
 80044ea:	f001 f8c4 	bl	8005676 <SDMMC_GetResponse>
 80044ee:	4602      	mov	r2, r0
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044fa:	2b03      	cmp	r3, #3
 80044fc:	d00d      	beq.n	800451a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f107 020e 	add.w	r2, r7, #14
 8004506:	4611      	mov	r1, r2
 8004508:	4618      	mov	r0, r3
 800450a:	f001 fae5 	bl	8005ad8 <SDMMC_CmdSetRelAdd>
 800450e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004510:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004512:	2b00      	cmp	r3, #0
 8004514:	d001      	beq.n	800451a <SD_InitCard+0xae>
    {
      return errorstate;
 8004516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004518:	e072      	b.n	8004600 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800451e:	2b03      	cmp	r3, #3
 8004520:	d036      	beq.n	8004590 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004522:	89fb      	ldrh	r3, [r7, #14]
 8004524:	461a      	mov	r2, r3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004532:	041b      	lsls	r3, r3, #16
 8004534:	4619      	mov	r1, r3
 8004536:	4610      	mov	r0, r2
 8004538:	f001 faaf 	bl	8005a9a <SDMMC_CmdSendCSD>
 800453c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800453e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004540:	2b00      	cmp	r3, #0
 8004542:	d001      	beq.n	8004548 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004544:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004546:	e05b      	b.n	8004600 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2100      	movs	r1, #0
 800454e:	4618      	mov	r0, r3
 8004550:	f001 f891 	bl	8005676 <SDMMC_GetResponse>
 8004554:	4602      	mov	r2, r0
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2104      	movs	r1, #4
 8004560:	4618      	mov	r0, r3
 8004562:	f001 f888 	bl	8005676 <SDMMC_GetResponse>
 8004566:	4602      	mov	r2, r0
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2108      	movs	r1, #8
 8004572:	4618      	mov	r0, r3
 8004574:	f001 f87f 	bl	8005676 <SDMMC_GetResponse>
 8004578:	4602      	mov	r2, r0
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	210c      	movs	r1, #12
 8004584:	4618      	mov	r0, r3
 8004586:	f001 f876 	bl	8005676 <SDMMC_GetResponse>
 800458a:	4602      	mov	r2, r0
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2104      	movs	r1, #4
 8004596:	4618      	mov	r0, r3
 8004598:	f001 f86d 	bl	8005676 <SDMMC_GetResponse>
 800459c:	4603      	mov	r3, r0
 800459e:	0d1a      	lsrs	r2, r3, #20
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80045a4:	f107 0310 	add.w	r3, r7, #16
 80045a8:	4619      	mov	r1, r3
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7ff fbc6 	bl	8003d3c <HAL_SD_GetCardCSD>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d002      	beq.n	80045bc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80045b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80045ba:	e021      	b.n	8004600 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6819      	ldr	r1, [r3, #0]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045c4:	041b      	lsls	r3, r3, #16
 80045c6:	2200      	movs	r2, #0
 80045c8:	461c      	mov	r4, r3
 80045ca:	4615      	mov	r5, r2
 80045cc:	4622      	mov	r2, r4
 80045ce:	462b      	mov	r3, r5
 80045d0:	4608      	mov	r0, r1
 80045d2:	f001 f95b 	bl	800588c <SDMMC_CmdSelDesel>
 80045d6:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80045d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <SD_InitCard+0x176>
  {
    return errorstate;
 80045de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045e0:	e00e      	b.n	8004600 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681d      	ldr	r5, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	466c      	mov	r4, sp
 80045ea:	f103 0210 	add.w	r2, r3, #16
 80045ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80045f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80045f4:	3304      	adds	r3, #4
 80045f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045f8:	4628      	mov	r0, r5
 80045fa:	f000 ff9f 	bl	800553c <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	4618      	mov	r0, r3
 8004602:	3740      	adds	r7, #64	; 0x40
 8004604:	46bd      	mov	sp, r7
 8004606:	bdb0      	pop	{r4, r5, r7, pc}

08004608 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004610:	2300      	movs	r3, #0
 8004612:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	617b      	str	r3, [r7, #20]
 8004618:	2300      	movs	r3, #0
 800461a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4618      	mov	r0, r3
 8004622:	f001 f956 	bl	80058d2 <SDMMC_CmdGoIdleState>
 8004626:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <SD_PowerON+0x2a>
  {
    return errorstate;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	e072      	b.n	8004718 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4618      	mov	r0, r3
 8004638:	f001 f969 	bl	800590e <SDMMC_CmdOperCond>
 800463c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00d      	beq.n	8004660 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4618      	mov	r0, r3
 8004650:	f001 f93f 	bl	80058d2 <SDMMC_CmdGoIdleState>
 8004654:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d004      	beq.n	8004666 <SD_PowerON+0x5e>
    {
      return errorstate;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	e05b      	b.n	8004718 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800466a:	2b01      	cmp	r3, #1
 800466c:	d137      	bne.n	80046de <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2100      	movs	r1, #0
 8004674:	4618      	mov	r0, r3
 8004676:	f001 f969 	bl	800594c <SDMMC_CmdAppCommand>
 800467a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d02d      	beq.n	80046de <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004682:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004686:	e047      	b.n	8004718 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2100      	movs	r1, #0
 800468e:	4618      	mov	r0, r3
 8004690:	f001 f95c 	bl	800594c <SDMMC_CmdAppCommand>
 8004694:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <SD_PowerON+0x98>
    {
      return errorstate;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	e03b      	b.n	8004718 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	491e      	ldr	r1, [pc, #120]	; (8004720 <SD_PowerON+0x118>)
 80046a6:	4618      	mov	r0, r3
 80046a8:	f001 f972 	bl	8005990 <SDMMC_CmdAppOperCommand>
 80046ac:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d002      	beq.n	80046ba <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80046b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80046b8:	e02e      	b.n	8004718 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2100      	movs	r1, #0
 80046c0:	4618      	mov	r0, r3
 80046c2:	f000 ffd8 	bl	8005676 <SDMMC_GetResponse>
 80046c6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	0fdb      	lsrs	r3, r3, #31
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d101      	bne.n	80046d4 <SD_PowerON+0xcc>
 80046d0:	2301      	movs	r3, #1
 80046d2:	e000      	b.n	80046d6 <SD_PowerON+0xce>
 80046d4:	2300      	movs	r3, #0
 80046d6:	613b      	str	r3, [r7, #16]

    count++;
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	3301      	adds	r3, #1
 80046dc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d802      	bhi.n	80046ee <SD_PowerON+0xe6>
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d0cc      	beq.n	8004688 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d902      	bls.n	80046fe <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80046f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80046fc:	e00c      	b.n	8004718 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d003      	beq.n	8004710 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	645a      	str	r2, [r3, #68]	; 0x44
 800470e:	e002      	b.n	8004716 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3718      	adds	r7, #24
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}
 8004720:	c1100000 	.word	0xc1100000

08004724 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d102      	bne.n	800473a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004734:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004738:	e018      	b.n	800476c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004742:	041b      	lsls	r3, r3, #16
 8004744:	4619      	mov	r1, r3
 8004746:	4610      	mov	r0, r2
 8004748:	f001 f9e7 	bl	8005b1a <SDMMC_CmdSendStatus>
 800474c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d001      	beq.n	8004758 <SD_SendStatus+0x34>
  {
    return errorstate;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	e009      	b.n	800476c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2100      	movs	r1, #0
 800475e:	4618      	mov	r0, r3
 8004760:	f000 ff89 	bl	8005676 <SDMMC_GetResponse>
 8004764:	4602      	mov	r2, r0
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b086      	sub	sp, #24
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800477c:	2300      	movs	r3, #0
 800477e:	60fb      	str	r3, [r7, #12]
 8004780:	2300      	movs	r3, #0
 8004782:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2100      	movs	r1, #0
 800478a:	4618      	mov	r0, r3
 800478c:	f000 ff73 	bl	8005676 <SDMMC_GetResponse>
 8004790:	4603      	mov	r3, r0
 8004792:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004796:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800479a:	d102      	bne.n	80047a2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800479c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80047a0:	e02f      	b.n	8004802 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80047a2:	f107 030c 	add.w	r3, r7, #12
 80047a6:	4619      	mov	r1, r3
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 f879 	bl	80048a0 <SD_FindSCR>
 80047ae:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d001      	beq.n	80047ba <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	e023      	b.n	8004802 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d01c      	beq.n	80047fe <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047cc:	041b      	lsls	r3, r3, #16
 80047ce:	4619      	mov	r1, r3
 80047d0:	4610      	mov	r0, r2
 80047d2:	f001 f8bb 	bl	800594c <SDMMC_CmdAppCommand>
 80047d6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	e00f      	b.n	8004802 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2102      	movs	r1, #2
 80047e8:	4618      	mov	r0, r3
 80047ea:	f001 f8f5 	bl	80059d8 <SDMMC_CmdBusWidth>
 80047ee:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	e003      	b.n	8004802 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80047fa:	2300      	movs	r3, #0
 80047fc:	e001      	b.n	8004802 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80047fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004802:	4618      	mov	r0, r3
 8004804:	3718      	adds	r7, #24
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b086      	sub	sp, #24
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004812:	2300      	movs	r3, #0
 8004814:	60fb      	str	r3, [r7, #12]
 8004816:	2300      	movs	r3, #0
 8004818:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2100      	movs	r1, #0
 8004820:	4618      	mov	r0, r3
 8004822:	f000 ff28 	bl	8005676 <SDMMC_GetResponse>
 8004826:	4603      	mov	r3, r0
 8004828:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800482c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004830:	d102      	bne.n	8004838 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004832:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004836:	e02f      	b.n	8004898 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004838:	f107 030c 	add.w	r3, r7, #12
 800483c:	4619      	mov	r1, r3
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f82e 	bl	80048a0 <SD_FindSCR>
 8004844:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d001      	beq.n	8004850 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	e023      	b.n	8004898 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d01c      	beq.n	8004894 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004862:	041b      	lsls	r3, r3, #16
 8004864:	4619      	mov	r1, r3
 8004866:	4610      	mov	r0, r2
 8004868:	f001 f870 	bl	800594c <SDMMC_CmdAppCommand>
 800486c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d001      	beq.n	8004878 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	e00f      	b.n	8004898 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2100      	movs	r1, #0
 800487e:	4618      	mov	r0, r3
 8004880:	f001 f8aa 	bl	80059d8 <SDMMC_CmdBusWidth>
 8004884:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d001      	beq.n	8004890 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	e003      	b.n	8004898 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004890:	2300      	movs	r3, #0
 8004892:	e001      	b.n	8004898 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004894:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004898:	4618      	mov	r0, r3
 800489a:	3718      	adds	r7, #24
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}

080048a0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80048a0:	b590      	push	{r4, r7, lr}
 80048a2:	b08f      	sub	sp, #60	; 0x3c
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80048aa:	f7fc ff07 	bl	80016bc <HAL_GetTick>
 80048ae:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80048b0:	2300      	movs	r3, #0
 80048b2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80048b4:	2300      	movs	r3, #0
 80048b6:	60bb      	str	r3, [r7, #8]
 80048b8:	2300      	movs	r3, #0
 80048ba:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2108      	movs	r1, #8
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 ff14 	bl	80056f4 <SDMMC_CmdBlockLength>
 80048cc:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80048ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d001      	beq.n	80048d8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80048d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d6:	e0b2      	b.n	8004a3e <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048e0:	041b      	lsls	r3, r3, #16
 80048e2:	4619      	mov	r1, r3
 80048e4:	4610      	mov	r0, r2
 80048e6:	f001 f831 	bl	800594c <SDMMC_CmdAppCommand>
 80048ea:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80048ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <SD_FindSCR+0x56>
  {
    return errorstate;
 80048f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f4:	e0a3      	b.n	8004a3e <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80048f6:	f04f 33ff 	mov.w	r3, #4294967295
 80048fa:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80048fc:	2308      	movs	r3, #8
 80048fe:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8004900:	2330      	movs	r3, #48	; 0x30
 8004902:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8004904:	2302      	movs	r3, #2
 8004906:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8004908:	2300      	movs	r3, #0
 800490a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800490c:	2301      	movs	r3, #1
 800490e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f107 0210 	add.w	r2, r7, #16
 8004918:	4611      	mov	r1, r2
 800491a:	4618      	mov	r0, r3
 800491c:	f000 febe 	bl	800569c <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4618      	mov	r0, r3
 8004926:	f001 f879 	bl	8005a1c <SDMMC_CmdSendSCR>
 800492a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800492c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492e:	2b00      	cmp	r3, #0
 8004930:	d02a      	beq.n	8004988 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8004932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004934:	e083      	b.n	8004a3e <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800493c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00f      	beq.n	8004964 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6819      	ldr	r1, [r3, #0]
 8004948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	f107 0208 	add.w	r2, r7, #8
 8004950:	18d4      	adds	r4, r2, r3
 8004952:	4608      	mov	r0, r1
 8004954:	f000 fe1e 	bl	8005594 <SDMMC_ReadFIFO>
 8004958:	4603      	mov	r3, r0
 800495a:	6023      	str	r3, [r4, #0]
      index++;
 800495c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800495e:	3301      	adds	r3, #1
 8004960:	637b      	str	r3, [r7, #52]	; 0x34
 8004962:	e006      	b.n	8004972 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800496a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d012      	beq.n	8004998 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8004972:	f7fc fea3 	bl	80016bc <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004980:	d102      	bne.n	8004988 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8004982:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004986:	e05a      	b.n	8004a3e <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800498e:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8004992:	2b00      	cmp	r3, #0
 8004994:	d0cf      	beq.n	8004936 <SD_FindSCR+0x96>
 8004996:	e000      	b.n	800499a <SD_FindSCR+0xfa>
      break;
 8004998:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049a0:	f003 0308 	and.w	r3, r3, #8
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d005      	beq.n	80049b4 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2208      	movs	r2, #8
 80049ae:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80049b0:	2308      	movs	r3, #8
 80049b2:	e044      	b.n	8004a3e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ba:	f003 0302 	and.w	r3, r3, #2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d005      	beq.n	80049ce <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2202      	movs	r2, #2
 80049c8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80049ca:	2302      	movs	r3, #2
 80049cc:	e037      	b.n	8004a3e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049d4:	f003 0320 	and.w	r3, r3, #32
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d005      	beq.n	80049e8 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2220      	movs	r2, #32
 80049e2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80049e4:	2320      	movs	r3, #32
 80049e6:	e02a      	b.n	8004a3e <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f240 523a 	movw	r2, #1338	; 0x53a
 80049f0:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	061a      	lsls	r2, r3, #24
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	021b      	lsls	r3, r3, #8
 80049fa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80049fe:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	0a1b      	lsrs	r3, r3, #8
 8004a04:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004a08:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	0e1b      	lsrs	r3, r3, #24
 8004a0e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a12:	601a      	str	r2, [r3, #0]
    scr++;
 8004a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a16:	3304      	adds	r3, #4
 8004a18:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	061a      	lsls	r2, r3, #24
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	021b      	lsls	r3, r3, #8
 8004a22:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004a26:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	0a1b      	lsrs	r3, r3, #8
 8004a2c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004a30:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	0e1b      	lsrs	r3, r3, #24
 8004a36:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a3a:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	373c      	adds	r7, #60	; 0x3c
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd90      	pop	{r4, r7, pc}

08004a46 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b086      	sub	sp, #24
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a52:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a58:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d03f      	beq.n	8004ae0 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004a60:	2300      	movs	r3, #0
 8004a62:	617b      	str	r3, [r7, #20]
 8004a64:	e033      	b.n	8004ace <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 fd92 	bl	8005594 <SDMMC_ReadFIFO>
 8004a70:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	b2da      	uxtb	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	3b01      	subs	r3, #1
 8004a84:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	0a1b      	lsrs	r3, r3, #8
 8004a8a:	b2da      	uxtb	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	3301      	adds	r3, #1
 8004a94:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	0c1b      	lsrs	r3, r3, #16
 8004aa0:	b2da      	uxtb	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	0e1b      	lsrs	r3, r3, #24
 8004ab6:	b2da      	uxtb	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	3301      	adds	r3, #1
 8004acc:	617b      	str	r3, [r7, #20]
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	2b07      	cmp	r3, #7
 8004ad2:	d9c8      	bls.n	8004a66 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8004ae0:	bf00      	nop
 8004ae2:	3718      	adds	r7, #24
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b086      	sub	sp, #24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a1b      	ldr	r3, [r3, #32]
 8004af4:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afa:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d043      	beq.n	8004b8a <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8004b02:	2300      	movs	r3, #0
 8004b04:	617b      	str	r3, [r7, #20]
 8004b06:	e037      	b.n	8004b78 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	781b      	ldrb	r3, [r3, #0]
 8004b0c:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	3301      	adds	r3, #1
 8004b12:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	3b01      	subs	r3, #1
 8004b18:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	021a      	lsls	r2, r3, #8
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	041a      	lsls	r2, r3, #16
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	3301      	adds	r3, #1
 8004b42:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	3b01      	subs	r3, #1
 8004b48:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	061a      	lsls	r2, r3, #24
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	3301      	adds	r3, #1
 8004b5a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f107 0208 	add.w	r2, r7, #8
 8004b6a:	4611      	mov	r1, r2
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f000 fd1e 	bl	80055ae <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	3301      	adds	r3, #1
 8004b76:	617b      	str	r3, [r7, #20]
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	2b07      	cmp	r3, #7
 8004b7c:	d9c4      	bls.n	8004b08 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	693a      	ldr	r2, [r7, #16]
 8004b88:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8004b8a:	bf00      	nop
 8004b8c:	3718      	adds	r7, #24
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}

08004b92 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b92:	b580      	push	{r7, lr}
 8004b94:	b082      	sub	sp, #8
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d101      	bne.n	8004ba4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e040      	b.n	8004c26 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d106      	bne.n	8004bba <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f7fc fc85 	bl	80014c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2224      	movs	r2, #36	; 0x24
 8004bbe:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0201 	bic.w	r2, r2, #1
 8004bce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 f8af 	bl	8004d34 <UART_SetConfig>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d101      	bne.n	8004be0 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e022      	b.n	8004c26 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d002      	beq.n	8004bee <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 fb07 	bl	80051fc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	685a      	ldr	r2, [r3, #4]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bfc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	689a      	ldr	r2, [r3, #8]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c0c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f042 0201 	orr.w	r2, r2, #1
 8004c1c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 fb8e 	bl	8005340 <UART_CheckIdleState>
 8004c24:	4603      	mov	r3, r0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b08a      	sub	sp, #40	; 0x28
 8004c32:	af02      	add	r7, sp, #8
 8004c34:	60f8      	str	r0, [r7, #12]
 8004c36:	60b9      	str	r1, [r7, #8]
 8004c38:	603b      	str	r3, [r7, #0]
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c42:	2b20      	cmp	r3, #32
 8004c44:	d171      	bne.n	8004d2a <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d002      	beq.n	8004c52 <HAL_UART_Transmit+0x24>
 8004c4c:	88fb      	ldrh	r3, [r7, #6]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e06a      	b.n	8004d2c <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2221      	movs	r2, #33	; 0x21
 8004c62:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c64:	f7fc fd2a 	bl	80016bc <HAL_GetTick>
 8004c68:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	88fa      	ldrh	r2, [r7, #6]
 8004c6e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	88fa      	ldrh	r2, [r7, #6]
 8004c76:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c82:	d108      	bne.n	8004c96 <HAL_UART_Transmit+0x68>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	691b      	ldr	r3, [r3, #16]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d104      	bne.n	8004c96 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	61bb      	str	r3, [r7, #24]
 8004c94:	e003      	b.n	8004c9e <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c9e:	e02c      	b.n	8004cfa <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	9300      	str	r3, [sp, #0]
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	2180      	movs	r1, #128	; 0x80
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	f000 fb7f 	bl	80053ae <UART_WaitOnFlagUntilTimeout>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d001      	beq.n	8004cba <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e038      	b.n	8004d2c <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d10b      	bne.n	8004cd8 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cc0:	69bb      	ldr	r3, [r7, #24]
 8004cc2:	881b      	ldrh	r3, [r3, #0]
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cce:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	3302      	adds	r3, #2
 8004cd4:	61bb      	str	r3, [r7, #24]
 8004cd6:	e007      	b.n	8004ce8 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	781a      	ldrb	r2, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d1cc      	bne.n	8004ca0 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	2140      	movs	r1, #64	; 0x40
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 fb4c 	bl	80053ae <UART_WaitOnFlagUntilTimeout>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d001      	beq.n	8004d20 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e005      	b.n	8004d2c <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2220      	movs	r2, #32
 8004d24:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004d26:	2300      	movs	r3, #0
 8004d28:	e000      	b.n	8004d2c <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004d2a:	2302      	movs	r3, #2
  }
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3720      	adds	r7, #32
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b088      	sub	sp, #32
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	431a      	orrs	r2, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	431a      	orrs	r2, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	69db      	ldr	r3, [r3, #28]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	4ba6      	ldr	r3, [pc, #664]	; (8004ff8 <UART_SetConfig+0x2c4>)
 8004d60:	4013      	ands	r3, r2
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	6812      	ldr	r2, [r2, #0]
 8004d66:	6979      	ldr	r1, [r7, #20]
 8004d68:	430b      	orrs	r3, r1
 8004d6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	68da      	ldr	r2, [r3, #12]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	697a      	ldr	r2, [r7, #20]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	697a      	ldr	r2, [r7, #20]
 8004da2:	430a      	orrs	r2, r1
 8004da4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a94      	ldr	r2, [pc, #592]	; (8004ffc <UART_SetConfig+0x2c8>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d120      	bne.n	8004df2 <UART_SetConfig+0xbe>
 8004db0:	4b93      	ldr	r3, [pc, #588]	; (8005000 <UART_SetConfig+0x2cc>)
 8004db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db6:	f003 0303 	and.w	r3, r3, #3
 8004dba:	2b03      	cmp	r3, #3
 8004dbc:	d816      	bhi.n	8004dec <UART_SetConfig+0xb8>
 8004dbe:	a201      	add	r2, pc, #4	; (adr r2, 8004dc4 <UART_SetConfig+0x90>)
 8004dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc4:	08004dd5 	.word	0x08004dd5
 8004dc8:	08004de1 	.word	0x08004de1
 8004dcc:	08004ddb 	.word	0x08004ddb
 8004dd0:	08004de7 	.word	0x08004de7
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	77fb      	strb	r3, [r7, #31]
 8004dd8:	e150      	b.n	800507c <UART_SetConfig+0x348>
 8004dda:	2302      	movs	r3, #2
 8004ddc:	77fb      	strb	r3, [r7, #31]
 8004dde:	e14d      	b.n	800507c <UART_SetConfig+0x348>
 8004de0:	2304      	movs	r3, #4
 8004de2:	77fb      	strb	r3, [r7, #31]
 8004de4:	e14a      	b.n	800507c <UART_SetConfig+0x348>
 8004de6:	2308      	movs	r3, #8
 8004de8:	77fb      	strb	r3, [r7, #31]
 8004dea:	e147      	b.n	800507c <UART_SetConfig+0x348>
 8004dec:	2310      	movs	r3, #16
 8004dee:	77fb      	strb	r3, [r7, #31]
 8004df0:	e144      	b.n	800507c <UART_SetConfig+0x348>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a83      	ldr	r2, [pc, #524]	; (8005004 <UART_SetConfig+0x2d0>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d132      	bne.n	8004e62 <UART_SetConfig+0x12e>
 8004dfc:	4b80      	ldr	r3, [pc, #512]	; (8005000 <UART_SetConfig+0x2cc>)
 8004dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e02:	f003 030c 	and.w	r3, r3, #12
 8004e06:	2b0c      	cmp	r3, #12
 8004e08:	d828      	bhi.n	8004e5c <UART_SetConfig+0x128>
 8004e0a:	a201      	add	r2, pc, #4	; (adr r2, 8004e10 <UART_SetConfig+0xdc>)
 8004e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e10:	08004e45 	.word	0x08004e45
 8004e14:	08004e5d 	.word	0x08004e5d
 8004e18:	08004e5d 	.word	0x08004e5d
 8004e1c:	08004e5d 	.word	0x08004e5d
 8004e20:	08004e51 	.word	0x08004e51
 8004e24:	08004e5d 	.word	0x08004e5d
 8004e28:	08004e5d 	.word	0x08004e5d
 8004e2c:	08004e5d 	.word	0x08004e5d
 8004e30:	08004e4b 	.word	0x08004e4b
 8004e34:	08004e5d 	.word	0x08004e5d
 8004e38:	08004e5d 	.word	0x08004e5d
 8004e3c:	08004e5d 	.word	0x08004e5d
 8004e40:	08004e57 	.word	0x08004e57
 8004e44:	2300      	movs	r3, #0
 8004e46:	77fb      	strb	r3, [r7, #31]
 8004e48:	e118      	b.n	800507c <UART_SetConfig+0x348>
 8004e4a:	2302      	movs	r3, #2
 8004e4c:	77fb      	strb	r3, [r7, #31]
 8004e4e:	e115      	b.n	800507c <UART_SetConfig+0x348>
 8004e50:	2304      	movs	r3, #4
 8004e52:	77fb      	strb	r3, [r7, #31]
 8004e54:	e112      	b.n	800507c <UART_SetConfig+0x348>
 8004e56:	2308      	movs	r3, #8
 8004e58:	77fb      	strb	r3, [r7, #31]
 8004e5a:	e10f      	b.n	800507c <UART_SetConfig+0x348>
 8004e5c:	2310      	movs	r3, #16
 8004e5e:	77fb      	strb	r3, [r7, #31]
 8004e60:	e10c      	b.n	800507c <UART_SetConfig+0x348>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a68      	ldr	r2, [pc, #416]	; (8005008 <UART_SetConfig+0x2d4>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d120      	bne.n	8004eae <UART_SetConfig+0x17a>
 8004e6c:	4b64      	ldr	r3, [pc, #400]	; (8005000 <UART_SetConfig+0x2cc>)
 8004e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e72:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004e76:	2b30      	cmp	r3, #48	; 0x30
 8004e78:	d013      	beq.n	8004ea2 <UART_SetConfig+0x16e>
 8004e7a:	2b30      	cmp	r3, #48	; 0x30
 8004e7c:	d814      	bhi.n	8004ea8 <UART_SetConfig+0x174>
 8004e7e:	2b20      	cmp	r3, #32
 8004e80:	d009      	beq.n	8004e96 <UART_SetConfig+0x162>
 8004e82:	2b20      	cmp	r3, #32
 8004e84:	d810      	bhi.n	8004ea8 <UART_SetConfig+0x174>
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d002      	beq.n	8004e90 <UART_SetConfig+0x15c>
 8004e8a:	2b10      	cmp	r3, #16
 8004e8c:	d006      	beq.n	8004e9c <UART_SetConfig+0x168>
 8004e8e:	e00b      	b.n	8004ea8 <UART_SetConfig+0x174>
 8004e90:	2300      	movs	r3, #0
 8004e92:	77fb      	strb	r3, [r7, #31]
 8004e94:	e0f2      	b.n	800507c <UART_SetConfig+0x348>
 8004e96:	2302      	movs	r3, #2
 8004e98:	77fb      	strb	r3, [r7, #31]
 8004e9a:	e0ef      	b.n	800507c <UART_SetConfig+0x348>
 8004e9c:	2304      	movs	r3, #4
 8004e9e:	77fb      	strb	r3, [r7, #31]
 8004ea0:	e0ec      	b.n	800507c <UART_SetConfig+0x348>
 8004ea2:	2308      	movs	r3, #8
 8004ea4:	77fb      	strb	r3, [r7, #31]
 8004ea6:	e0e9      	b.n	800507c <UART_SetConfig+0x348>
 8004ea8:	2310      	movs	r3, #16
 8004eaa:	77fb      	strb	r3, [r7, #31]
 8004eac:	e0e6      	b.n	800507c <UART_SetConfig+0x348>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a56      	ldr	r2, [pc, #344]	; (800500c <UART_SetConfig+0x2d8>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d120      	bne.n	8004efa <UART_SetConfig+0x1c6>
 8004eb8:	4b51      	ldr	r3, [pc, #324]	; (8005000 <UART_SetConfig+0x2cc>)
 8004eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ebe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004ec2:	2bc0      	cmp	r3, #192	; 0xc0
 8004ec4:	d013      	beq.n	8004eee <UART_SetConfig+0x1ba>
 8004ec6:	2bc0      	cmp	r3, #192	; 0xc0
 8004ec8:	d814      	bhi.n	8004ef4 <UART_SetConfig+0x1c0>
 8004eca:	2b80      	cmp	r3, #128	; 0x80
 8004ecc:	d009      	beq.n	8004ee2 <UART_SetConfig+0x1ae>
 8004ece:	2b80      	cmp	r3, #128	; 0x80
 8004ed0:	d810      	bhi.n	8004ef4 <UART_SetConfig+0x1c0>
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d002      	beq.n	8004edc <UART_SetConfig+0x1a8>
 8004ed6:	2b40      	cmp	r3, #64	; 0x40
 8004ed8:	d006      	beq.n	8004ee8 <UART_SetConfig+0x1b4>
 8004eda:	e00b      	b.n	8004ef4 <UART_SetConfig+0x1c0>
 8004edc:	2300      	movs	r3, #0
 8004ede:	77fb      	strb	r3, [r7, #31]
 8004ee0:	e0cc      	b.n	800507c <UART_SetConfig+0x348>
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	77fb      	strb	r3, [r7, #31]
 8004ee6:	e0c9      	b.n	800507c <UART_SetConfig+0x348>
 8004ee8:	2304      	movs	r3, #4
 8004eea:	77fb      	strb	r3, [r7, #31]
 8004eec:	e0c6      	b.n	800507c <UART_SetConfig+0x348>
 8004eee:	2308      	movs	r3, #8
 8004ef0:	77fb      	strb	r3, [r7, #31]
 8004ef2:	e0c3      	b.n	800507c <UART_SetConfig+0x348>
 8004ef4:	2310      	movs	r3, #16
 8004ef6:	77fb      	strb	r3, [r7, #31]
 8004ef8:	e0c0      	b.n	800507c <UART_SetConfig+0x348>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a44      	ldr	r2, [pc, #272]	; (8005010 <UART_SetConfig+0x2dc>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d125      	bne.n	8004f50 <UART_SetConfig+0x21c>
 8004f04:	4b3e      	ldr	r3, [pc, #248]	; (8005000 <UART_SetConfig+0x2cc>)
 8004f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f12:	d017      	beq.n	8004f44 <UART_SetConfig+0x210>
 8004f14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f18:	d817      	bhi.n	8004f4a <UART_SetConfig+0x216>
 8004f1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f1e:	d00b      	beq.n	8004f38 <UART_SetConfig+0x204>
 8004f20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f24:	d811      	bhi.n	8004f4a <UART_SetConfig+0x216>
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <UART_SetConfig+0x1fe>
 8004f2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f2e:	d006      	beq.n	8004f3e <UART_SetConfig+0x20a>
 8004f30:	e00b      	b.n	8004f4a <UART_SetConfig+0x216>
 8004f32:	2300      	movs	r3, #0
 8004f34:	77fb      	strb	r3, [r7, #31]
 8004f36:	e0a1      	b.n	800507c <UART_SetConfig+0x348>
 8004f38:	2302      	movs	r3, #2
 8004f3a:	77fb      	strb	r3, [r7, #31]
 8004f3c:	e09e      	b.n	800507c <UART_SetConfig+0x348>
 8004f3e:	2304      	movs	r3, #4
 8004f40:	77fb      	strb	r3, [r7, #31]
 8004f42:	e09b      	b.n	800507c <UART_SetConfig+0x348>
 8004f44:	2308      	movs	r3, #8
 8004f46:	77fb      	strb	r3, [r7, #31]
 8004f48:	e098      	b.n	800507c <UART_SetConfig+0x348>
 8004f4a:	2310      	movs	r3, #16
 8004f4c:	77fb      	strb	r3, [r7, #31]
 8004f4e:	e095      	b.n	800507c <UART_SetConfig+0x348>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a2f      	ldr	r2, [pc, #188]	; (8005014 <UART_SetConfig+0x2e0>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d125      	bne.n	8004fa6 <UART_SetConfig+0x272>
 8004f5a:	4b29      	ldr	r3, [pc, #164]	; (8005000 <UART_SetConfig+0x2cc>)
 8004f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f60:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004f64:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f68:	d017      	beq.n	8004f9a <UART_SetConfig+0x266>
 8004f6a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f6e:	d817      	bhi.n	8004fa0 <UART_SetConfig+0x26c>
 8004f70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f74:	d00b      	beq.n	8004f8e <UART_SetConfig+0x25a>
 8004f76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f7a:	d811      	bhi.n	8004fa0 <UART_SetConfig+0x26c>
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d003      	beq.n	8004f88 <UART_SetConfig+0x254>
 8004f80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f84:	d006      	beq.n	8004f94 <UART_SetConfig+0x260>
 8004f86:	e00b      	b.n	8004fa0 <UART_SetConfig+0x26c>
 8004f88:	2301      	movs	r3, #1
 8004f8a:	77fb      	strb	r3, [r7, #31]
 8004f8c:	e076      	b.n	800507c <UART_SetConfig+0x348>
 8004f8e:	2302      	movs	r3, #2
 8004f90:	77fb      	strb	r3, [r7, #31]
 8004f92:	e073      	b.n	800507c <UART_SetConfig+0x348>
 8004f94:	2304      	movs	r3, #4
 8004f96:	77fb      	strb	r3, [r7, #31]
 8004f98:	e070      	b.n	800507c <UART_SetConfig+0x348>
 8004f9a:	2308      	movs	r3, #8
 8004f9c:	77fb      	strb	r3, [r7, #31]
 8004f9e:	e06d      	b.n	800507c <UART_SetConfig+0x348>
 8004fa0:	2310      	movs	r3, #16
 8004fa2:	77fb      	strb	r3, [r7, #31]
 8004fa4:	e06a      	b.n	800507c <UART_SetConfig+0x348>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a1b      	ldr	r2, [pc, #108]	; (8005018 <UART_SetConfig+0x2e4>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d138      	bne.n	8005022 <UART_SetConfig+0x2ee>
 8004fb0:	4b13      	ldr	r3, [pc, #76]	; (8005000 <UART_SetConfig+0x2cc>)
 8004fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fb6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004fba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004fbe:	d017      	beq.n	8004ff0 <UART_SetConfig+0x2bc>
 8004fc0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004fc4:	d82a      	bhi.n	800501c <UART_SetConfig+0x2e8>
 8004fc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fca:	d00b      	beq.n	8004fe4 <UART_SetConfig+0x2b0>
 8004fcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fd0:	d824      	bhi.n	800501c <UART_SetConfig+0x2e8>
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <UART_SetConfig+0x2aa>
 8004fd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fda:	d006      	beq.n	8004fea <UART_SetConfig+0x2b6>
 8004fdc:	e01e      	b.n	800501c <UART_SetConfig+0x2e8>
 8004fde:	2300      	movs	r3, #0
 8004fe0:	77fb      	strb	r3, [r7, #31]
 8004fe2:	e04b      	b.n	800507c <UART_SetConfig+0x348>
 8004fe4:	2302      	movs	r3, #2
 8004fe6:	77fb      	strb	r3, [r7, #31]
 8004fe8:	e048      	b.n	800507c <UART_SetConfig+0x348>
 8004fea:	2304      	movs	r3, #4
 8004fec:	77fb      	strb	r3, [r7, #31]
 8004fee:	e045      	b.n	800507c <UART_SetConfig+0x348>
 8004ff0:	2308      	movs	r3, #8
 8004ff2:	77fb      	strb	r3, [r7, #31]
 8004ff4:	e042      	b.n	800507c <UART_SetConfig+0x348>
 8004ff6:	bf00      	nop
 8004ff8:	efff69f3 	.word	0xefff69f3
 8004ffc:	40011000 	.word	0x40011000
 8005000:	40023800 	.word	0x40023800
 8005004:	40004400 	.word	0x40004400
 8005008:	40004800 	.word	0x40004800
 800500c:	40004c00 	.word	0x40004c00
 8005010:	40005000 	.word	0x40005000
 8005014:	40011400 	.word	0x40011400
 8005018:	40007800 	.word	0x40007800
 800501c:	2310      	movs	r3, #16
 800501e:	77fb      	strb	r3, [r7, #31]
 8005020:	e02c      	b.n	800507c <UART_SetConfig+0x348>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a72      	ldr	r2, [pc, #456]	; (80051f0 <UART_SetConfig+0x4bc>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d125      	bne.n	8005078 <UART_SetConfig+0x344>
 800502c:	4b71      	ldr	r3, [pc, #452]	; (80051f4 <UART_SetConfig+0x4c0>)
 800502e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005032:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005036:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800503a:	d017      	beq.n	800506c <UART_SetConfig+0x338>
 800503c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005040:	d817      	bhi.n	8005072 <UART_SetConfig+0x33e>
 8005042:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005046:	d00b      	beq.n	8005060 <UART_SetConfig+0x32c>
 8005048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800504c:	d811      	bhi.n	8005072 <UART_SetConfig+0x33e>
 800504e:	2b00      	cmp	r3, #0
 8005050:	d003      	beq.n	800505a <UART_SetConfig+0x326>
 8005052:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005056:	d006      	beq.n	8005066 <UART_SetConfig+0x332>
 8005058:	e00b      	b.n	8005072 <UART_SetConfig+0x33e>
 800505a:	2300      	movs	r3, #0
 800505c:	77fb      	strb	r3, [r7, #31]
 800505e:	e00d      	b.n	800507c <UART_SetConfig+0x348>
 8005060:	2302      	movs	r3, #2
 8005062:	77fb      	strb	r3, [r7, #31]
 8005064:	e00a      	b.n	800507c <UART_SetConfig+0x348>
 8005066:	2304      	movs	r3, #4
 8005068:	77fb      	strb	r3, [r7, #31]
 800506a:	e007      	b.n	800507c <UART_SetConfig+0x348>
 800506c:	2308      	movs	r3, #8
 800506e:	77fb      	strb	r3, [r7, #31]
 8005070:	e004      	b.n	800507c <UART_SetConfig+0x348>
 8005072:	2310      	movs	r3, #16
 8005074:	77fb      	strb	r3, [r7, #31]
 8005076:	e001      	b.n	800507c <UART_SetConfig+0x348>
 8005078:	2310      	movs	r3, #16
 800507a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	69db      	ldr	r3, [r3, #28]
 8005080:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005084:	d15b      	bne.n	800513e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005086:	7ffb      	ldrb	r3, [r7, #31]
 8005088:	2b08      	cmp	r3, #8
 800508a:	d828      	bhi.n	80050de <UART_SetConfig+0x3aa>
 800508c:	a201      	add	r2, pc, #4	; (adr r2, 8005094 <UART_SetConfig+0x360>)
 800508e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005092:	bf00      	nop
 8005094:	080050b9 	.word	0x080050b9
 8005098:	080050c1 	.word	0x080050c1
 800509c:	080050c9 	.word	0x080050c9
 80050a0:	080050df 	.word	0x080050df
 80050a4:	080050cf 	.word	0x080050cf
 80050a8:	080050df 	.word	0x080050df
 80050ac:	080050df 	.word	0x080050df
 80050b0:	080050df 	.word	0x080050df
 80050b4:	080050d7 	.word	0x080050d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050b8:	f7fd fe28 	bl	8002d0c <HAL_RCC_GetPCLK1Freq>
 80050bc:	61b8      	str	r0, [r7, #24]
        break;
 80050be:	e013      	b.n	80050e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050c0:	f7fd fe38 	bl	8002d34 <HAL_RCC_GetPCLK2Freq>
 80050c4:	61b8      	str	r0, [r7, #24]
        break;
 80050c6:	e00f      	b.n	80050e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050c8:	4b4b      	ldr	r3, [pc, #300]	; (80051f8 <UART_SetConfig+0x4c4>)
 80050ca:	61bb      	str	r3, [r7, #24]
        break;
 80050cc:	e00c      	b.n	80050e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050ce:	f7fd fd4b 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 80050d2:	61b8      	str	r0, [r7, #24]
        break;
 80050d4:	e008      	b.n	80050e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050da:	61bb      	str	r3, [r7, #24]
        break;
 80050dc:	e004      	b.n	80050e8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80050de:	2300      	movs	r3, #0
 80050e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	77bb      	strb	r3, [r7, #30]
        break;
 80050e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d074      	beq.n	80051d8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	005a      	lsls	r2, r3, #1
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	085b      	lsrs	r3, r3, #1
 80050f8:	441a      	add	r2, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005102:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	2b0f      	cmp	r3, #15
 8005108:	d916      	bls.n	8005138 <UART_SetConfig+0x404>
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005110:	d212      	bcs.n	8005138 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	b29b      	uxth	r3, r3
 8005116:	f023 030f 	bic.w	r3, r3, #15
 800511a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	085b      	lsrs	r3, r3, #1
 8005120:	b29b      	uxth	r3, r3
 8005122:	f003 0307 	and.w	r3, r3, #7
 8005126:	b29a      	uxth	r2, r3
 8005128:	89fb      	ldrh	r3, [r7, #14]
 800512a:	4313      	orrs	r3, r2
 800512c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	89fa      	ldrh	r2, [r7, #14]
 8005134:	60da      	str	r2, [r3, #12]
 8005136:	e04f      	b.n	80051d8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	77bb      	strb	r3, [r7, #30]
 800513c:	e04c      	b.n	80051d8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800513e:	7ffb      	ldrb	r3, [r7, #31]
 8005140:	2b08      	cmp	r3, #8
 8005142:	d828      	bhi.n	8005196 <UART_SetConfig+0x462>
 8005144:	a201      	add	r2, pc, #4	; (adr r2, 800514c <UART_SetConfig+0x418>)
 8005146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800514a:	bf00      	nop
 800514c:	08005171 	.word	0x08005171
 8005150:	08005179 	.word	0x08005179
 8005154:	08005181 	.word	0x08005181
 8005158:	08005197 	.word	0x08005197
 800515c:	08005187 	.word	0x08005187
 8005160:	08005197 	.word	0x08005197
 8005164:	08005197 	.word	0x08005197
 8005168:	08005197 	.word	0x08005197
 800516c:	0800518f 	.word	0x0800518f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005170:	f7fd fdcc 	bl	8002d0c <HAL_RCC_GetPCLK1Freq>
 8005174:	61b8      	str	r0, [r7, #24]
        break;
 8005176:	e013      	b.n	80051a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005178:	f7fd fddc 	bl	8002d34 <HAL_RCC_GetPCLK2Freq>
 800517c:	61b8      	str	r0, [r7, #24]
        break;
 800517e:	e00f      	b.n	80051a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005180:	4b1d      	ldr	r3, [pc, #116]	; (80051f8 <UART_SetConfig+0x4c4>)
 8005182:	61bb      	str	r3, [r7, #24]
        break;
 8005184:	e00c      	b.n	80051a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005186:	f7fd fcef 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 800518a:	61b8      	str	r0, [r7, #24]
        break;
 800518c:	e008      	b.n	80051a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800518e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005192:	61bb      	str	r3, [r7, #24]
        break;
 8005194:	e004      	b.n	80051a0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005196:	2300      	movs	r3, #0
 8005198:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	77bb      	strb	r3, [r7, #30]
        break;
 800519e:	bf00      	nop
    }

    if (pclk != 0U)
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d018      	beq.n	80051d8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	085a      	lsrs	r2, r3, #1
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	441a      	add	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	2b0f      	cmp	r3, #15
 80051be:	d909      	bls.n	80051d4 <UART_SetConfig+0x4a0>
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051c6:	d205      	bcs.n	80051d4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	b29a      	uxth	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	60da      	str	r2, [r3, #12]
 80051d2:	e001      	b.n	80051d8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80051e4:	7fbb      	ldrb	r3, [r7, #30]
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3720      	adds	r7, #32
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	40007c00 	.word	0x40007c00
 80051f4:	40023800 	.word	0x40023800
 80051f8:	00f42400 	.word	0x00f42400

080051fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b083      	sub	sp, #12
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005208:	f003 0301 	and.w	r3, r3, #1
 800520c:	2b00      	cmp	r3, #0
 800520e:	d00a      	beq.n	8005226 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	430a      	orrs	r2, r1
 8005224:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	2b00      	cmp	r3, #0
 8005230:	d00a      	beq.n	8005248 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	430a      	orrs	r2, r1
 8005246:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524c:	f003 0304 	and.w	r3, r3, #4
 8005250:	2b00      	cmp	r3, #0
 8005252:	d00a      	beq.n	800526a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	430a      	orrs	r2, r1
 8005268:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526e:	f003 0308 	and.w	r3, r3, #8
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00a      	beq.n	800528c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	430a      	orrs	r2, r1
 800528a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005290:	f003 0310 	and.w	r3, r3, #16
 8005294:	2b00      	cmp	r3, #0
 8005296:	d00a      	beq.n	80052ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	430a      	orrs	r2, r1
 80052ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b2:	f003 0320 	and.w	r3, r3, #32
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00a      	beq.n	80052d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d01a      	beq.n	8005312 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052fa:	d10a      	bne.n	8005312 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	430a      	orrs	r2, r1
 8005310:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005316:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00a      	beq.n	8005334 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	430a      	orrs	r2, r1
 8005332:	605a      	str	r2, [r3, #4]
  }
}
 8005334:	bf00      	nop
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b086      	sub	sp, #24
 8005344:	af02      	add	r7, sp, #8
 8005346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005350:	f7fc f9b4 	bl	80016bc <HAL_GetTick>
 8005354:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0308 	and.w	r3, r3, #8
 8005360:	2b08      	cmp	r3, #8
 8005362:	d10e      	bne.n	8005382 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005364:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005368:	9300      	str	r3, [sp, #0]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 f81b 	bl	80053ae <UART_WaitOnFlagUntilTimeout>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e011      	b.n	80053a6 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2220      	movs	r2, #32
 8005386:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2220      	movs	r2, #32
 800538c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80053a4:	2300      	movs	r3, #0
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3710      	adds	r7, #16
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}

080053ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053ae:	b580      	push	{r7, lr}
 80053b0:	b09c      	sub	sp, #112	; 0x70
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	60f8      	str	r0, [r7, #12]
 80053b6:	60b9      	str	r1, [r7, #8]
 80053b8:	603b      	str	r3, [r7, #0]
 80053ba:	4613      	mov	r3, r2
 80053bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053be:	e0a7      	b.n	8005510 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c6:	f000 80a3 	beq.w	8005510 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053ca:	f7fc f977 	bl	80016bc <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d302      	bcc.n	80053e0 <UART_WaitOnFlagUntilTimeout+0x32>
 80053da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d13f      	bne.n	8005460 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053e8:	e853 3f00 	ldrex	r3, [r3]
 80053ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80053ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80053f4:	667b      	str	r3, [r7, #100]	; 0x64
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	461a      	mov	r2, r3
 80053fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005400:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005402:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005404:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005406:	e841 2300 	strex	r3, r2, [r1]
 800540a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800540c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1e6      	bne.n	80053e0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	3308      	adds	r3, #8
 8005418:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800541a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800541c:	e853 3f00 	ldrex	r3, [r3]
 8005420:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005424:	f023 0301 	bic.w	r3, r3, #1
 8005428:	663b      	str	r3, [r7, #96]	; 0x60
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	3308      	adds	r3, #8
 8005430:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005432:	64ba      	str	r2, [r7, #72]	; 0x48
 8005434:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005436:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005438:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800543a:	e841 2300 	strex	r3, r2, [r1]
 800543e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005440:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1e5      	bne.n	8005412 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2220      	movs	r2, #32
 800544a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2220      	movs	r2, #32
 8005450:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e068      	b.n	8005532 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0304 	and.w	r3, r3, #4
 800546a:	2b00      	cmp	r3, #0
 800546c:	d050      	beq.n	8005510 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	69db      	ldr	r3, [r3, #28]
 8005474:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005478:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800547c:	d148      	bne.n	8005510 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005486:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800548e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005490:	e853 3f00 	ldrex	r3, [r3]
 8005494:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005498:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800549c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	461a      	mov	r2, r3
 80054a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054a6:	637b      	str	r3, [r7, #52]	; 0x34
 80054a8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80054ae:	e841 2300 	strex	r3, r2, [r1]
 80054b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80054b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1e6      	bne.n	8005488 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	3308      	adds	r3, #8
 80054c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	e853 3f00 	ldrex	r3, [r3]
 80054c8:	613b      	str	r3, [r7, #16]
   return(result);
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	f023 0301 	bic.w	r3, r3, #1
 80054d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3308      	adds	r3, #8
 80054d8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80054da:	623a      	str	r2, [r7, #32]
 80054dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054de:	69f9      	ldr	r1, [r7, #28]
 80054e0:	6a3a      	ldr	r2, [r7, #32]
 80054e2:	e841 2300 	strex	r3, r2, [r1]
 80054e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d1e5      	bne.n	80054ba <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2220      	movs	r2, #32
 80054f2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2220      	movs	r2, #32
 80054f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2220      	movs	r2, #32
 8005500:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e010      	b.n	8005532 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	69da      	ldr	r2, [r3, #28]
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	4013      	ands	r3, r2
 800551a:	68ba      	ldr	r2, [r7, #8]
 800551c:	429a      	cmp	r2, r3
 800551e:	bf0c      	ite	eq
 8005520:	2301      	moveq	r3, #1
 8005522:	2300      	movne	r3, #0
 8005524:	b2db      	uxtb	r3, r3
 8005526:	461a      	mov	r2, r3
 8005528:	79fb      	ldrb	r3, [r7, #7]
 800552a:	429a      	cmp	r2, r3
 800552c:	f43f af48 	beq.w	80053c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3770      	adds	r7, #112	; 0x70
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
	...

0800553c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800553c:	b084      	sub	sp, #16
 800553e:	b480      	push	{r7}
 8005540:	b085      	sub	sp, #20
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
 8005546:	f107 001c 	add.w	r0, r7, #28
 800554a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800554e:	2300      	movs	r3, #0
 8005550:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8005552:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8005554:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8005556:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8005558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800555a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800555c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800555e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8005560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8005562:	431a      	orrs	r2, r3
             Init.ClockDiv
 8005564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8005566:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	4313      	orrs	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	685a      	ldr	r2, [r3, #4]
 8005572:	4b07      	ldr	r3, [pc, #28]	; (8005590 <SDMMC_Init+0x54>)
 8005574:	4013      	ands	r3, r2
 8005576:	68fa      	ldr	r2, [r7, #12]
 8005578:	431a      	orrs	r2, r3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3714      	adds	r7, #20
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	b004      	add	sp, #16
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	ffff8100 	.word	0xffff8100

08005594 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr

080055ae <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 80055ae:	b480      	push	{r7}
 80055b0:	b083      	sub	sp, #12
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
 80055b6:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80055c2:	2300      	movs	r3, #0
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	370c      	adds	r7, #12
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2203      	movs	r2, #3
 80055dc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 0303 	and.w	r3, r3, #3
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	370c      	adds	r7, #12
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8005608:	b480      	push	{r7}
 800560a:	b085      	sub	sp, #20
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005612:	2300      	movs	r3, #0
 8005614:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005626:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800562c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8005632:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	4313      	orrs	r3, r2
 8005638:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	68da      	ldr	r2, [r3, #12]
 800563e:	4b06      	ldr	r3, [pc, #24]	; (8005658 <SDMMC_SendCommand+0x50>)
 8005640:	4013      	ands	r3, r2
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	431a      	orrs	r2, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800564a:	2300      	movs	r3, #0
}
 800564c:	4618      	mov	r0, r3
 800564e:	3714      	adds	r7, #20
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr
 8005658:	fffff000 	.word	0xfffff000

0800565c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	b2db      	uxtb	r3, r3
}
 800566a:	4618      	mov	r0, r3
 800566c:	370c      	adds	r7, #12
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr

08005676 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8005676:	b480      	push	{r7}
 8005678:	b085      	sub	sp, #20
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
 800567e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	3314      	adds	r3, #20
 8005684:	461a      	mov	r2, r3
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	4413      	add	r3, r2
 800568a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
}  
 8005690:	4618      	mov	r0, r3
 8005692:	3714      	adds	r7, #20
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800569c:	b480      	push	{r7}
 800569e:	b085      	sub	sp, #20
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80056a6:	2300      	movs	r3, #0
 80056a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	685a      	ldr	r2, [r3, #4]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80056c2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80056c8:	431a      	orrs	r2, r3
                       Data->DPSM);
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80056ce:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056da:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	431a      	orrs	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80056e6:	2300      	movs	r3, #0

}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3714      	adds	r7, #20
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b088      	sub	sp, #32
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8005702:	2310      	movs	r3, #16
 8005704:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005706:	2340      	movs	r3, #64	; 0x40
 8005708:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800570a:	2300      	movs	r3, #0
 800570c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800570e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005712:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005714:	f107 0308 	add.w	r3, r7, #8
 8005718:	4619      	mov	r1, r3
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f7ff ff74 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8005720:	f241 3288 	movw	r2, #5000	; 0x1388
 8005724:	2110      	movs	r1, #16
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 fa1a 	bl	8005b60 <SDMMC_GetCmdResp1>
 800572c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800572e:	69fb      	ldr	r3, [r7, #28]
}
 8005730:	4618      	mov	r0, r3
 8005732:	3720      	adds	r7, #32
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b088      	sub	sp, #32
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8005746:	2311      	movs	r3, #17
 8005748:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800574a:	2340      	movs	r3, #64	; 0x40
 800574c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800574e:	2300      	movs	r3, #0
 8005750:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005752:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005756:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005758:	f107 0308 	add.w	r3, r7, #8
 800575c:	4619      	mov	r1, r3
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f7ff ff52 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8005764:	f241 3288 	movw	r2, #5000	; 0x1388
 8005768:	2111      	movs	r1, #17
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f9f8 	bl	8005b60 <SDMMC_GetCmdResp1>
 8005770:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005772:	69fb      	ldr	r3, [r7, #28]
}
 8005774:	4618      	mov	r0, r3
 8005776:	3720      	adds	r7, #32
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b088      	sub	sp, #32
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800578a:	2312      	movs	r3, #18
 800578c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800578e:	2340      	movs	r3, #64	; 0x40
 8005790:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005792:	2300      	movs	r3, #0
 8005794:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005796:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800579a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800579c:	f107 0308 	add.w	r3, r7, #8
 80057a0:	4619      	mov	r1, r3
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f7ff ff30 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80057a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ac:	2112      	movs	r1, #18
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 f9d6 	bl	8005b60 <SDMMC_GetCmdResp1>
 80057b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80057b6:	69fb      	ldr	r3, [r7, #28]
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3720      	adds	r7, #32
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b088      	sub	sp, #32
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80057ce:	2318      	movs	r3, #24
 80057d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80057d2:	2340      	movs	r3, #64	; 0x40
 80057d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80057d6:	2300      	movs	r3, #0
 80057d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80057da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057de:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80057e0:	f107 0308 	add.w	r3, r7, #8
 80057e4:	4619      	mov	r1, r3
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7ff ff0e 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80057ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80057f0:	2118      	movs	r1, #24
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f9b4 	bl	8005b60 <SDMMC_GetCmdResp1>
 80057f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80057fa:	69fb      	ldr	r3, [r7, #28]
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3720      	adds	r7, #32
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b088      	sub	sp, #32
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8005812:	2319      	movs	r3, #25
 8005814:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005816:	2340      	movs	r3, #64	; 0x40
 8005818:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800581a:	2300      	movs	r3, #0
 800581c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800581e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005822:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005824:	f107 0308 	add.w	r3, r7, #8
 8005828:	4619      	mov	r1, r3
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f7ff feec 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8005830:	f241 3288 	movw	r2, #5000	; 0x1388
 8005834:	2119      	movs	r1, #25
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 f992 	bl	8005b60 <SDMMC_GetCmdResp1>
 800583c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800583e:	69fb      	ldr	r3, [r7, #28]
}
 8005840:	4618      	mov	r0, r3
 8005842:	3720      	adds	r7, #32
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b088      	sub	sp, #32
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8005850:	2300      	movs	r3, #0
 8005852:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005854:	230c      	movs	r3, #12
 8005856:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005858:	2340      	movs	r3, #64	; 0x40
 800585a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800585c:	2300      	movs	r3, #0
 800585e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005860:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005864:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005866:	f107 0308 	add.w	r3, r7, #8
 800586a:	4619      	mov	r1, r3
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f7ff fecb 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8005872:	4a05      	ldr	r2, [pc, #20]	; (8005888 <SDMMC_CmdStopTransfer+0x40>)
 8005874:	210c      	movs	r1, #12
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f972 	bl	8005b60 <SDMMC_GetCmdResp1>
 800587c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800587e:	69fb      	ldr	r3, [r7, #28]
}
 8005880:	4618      	mov	r0, r3
 8005882:	3720      	adds	r7, #32
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	05f5e100 	.word	0x05f5e100

0800588c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b08a      	sub	sp, #40	; 0x28
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800589c:	2307      	movs	r3, #7
 800589e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80058a0:	2340      	movs	r3, #64	; 0x40
 80058a2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80058a4:	2300      	movs	r3, #0
 80058a6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80058a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058ac:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80058ae:	f107 0310 	add.w	r3, r7, #16
 80058b2:	4619      	mov	r1, r3
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f7ff fea7 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80058ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80058be:	2107      	movs	r1, #7
 80058c0:	68f8      	ldr	r0, [r7, #12]
 80058c2:	f000 f94d 	bl	8005b60 <SDMMC_GetCmdResp1>
 80058c6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80058c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3728      	adds	r7, #40	; 0x28
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}

080058d2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80058d2:	b580      	push	{r7, lr}
 80058d4:	b088      	sub	sp, #32
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80058da:	2300      	movs	r3, #0
 80058dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80058de:	2300      	movs	r3, #0
 80058e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80058e2:	2300      	movs	r3, #0
 80058e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80058e6:	2300      	movs	r3, #0
 80058e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80058ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058ee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80058f0:	f107 0308 	add.w	r3, r7, #8
 80058f4:	4619      	mov	r1, r3
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f7ff fe86 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 fb67 	bl	8005fd0 <SDMMC_GetCmdError>
 8005902:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005904:	69fb      	ldr	r3, [r7, #28]
}
 8005906:	4618      	mov	r0, r3
 8005908:	3720      	adds	r7, #32
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}

0800590e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800590e:	b580      	push	{r7, lr}
 8005910:	b088      	sub	sp, #32
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8005916:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800591a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800591c:	2308      	movs	r3, #8
 800591e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005920:	2340      	movs	r3, #64	; 0x40
 8005922:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005924:	2300      	movs	r3, #0
 8005926:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005928:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800592c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800592e:	f107 0308 	add.w	r3, r7, #8
 8005932:	4619      	mov	r1, r3
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f7ff fe67 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 fafa 	bl	8005f34 <SDMMC_GetCmdResp7>
 8005940:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005942:	69fb      	ldr	r3, [r7, #28]
}
 8005944:	4618      	mov	r0, r3
 8005946:	3720      	adds	r7, #32
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b088      	sub	sp, #32
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800595a:	2337      	movs	r3, #55	; 0x37
 800595c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800595e:	2340      	movs	r3, #64	; 0x40
 8005960:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005962:	2300      	movs	r3, #0
 8005964:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005966:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800596a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800596c:	f107 0308 	add.w	r3, r7, #8
 8005970:	4619      	mov	r1, r3
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f7ff fe48 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8005978:	f241 3288 	movw	r2, #5000	; 0x1388
 800597c:	2137      	movs	r1, #55	; 0x37
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f8ee 	bl	8005b60 <SDMMC_GetCmdResp1>
 8005984:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005986:	69fb      	ldr	r3, [r7, #28]
}
 8005988:	4618      	mov	r0, r3
 800598a:	3720      	adds	r7, #32
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b088      	sub	sp, #32
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
 8005998:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800599a:	683a      	ldr	r2, [r7, #0]
 800599c:	4b0d      	ldr	r3, [pc, #52]	; (80059d4 <SDMMC_CmdAppOperCommand+0x44>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80059a2:	2329      	movs	r3, #41	; 0x29
 80059a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80059a6:	2340      	movs	r3, #64	; 0x40
 80059a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80059aa:	2300      	movs	r3, #0
 80059ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80059ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059b2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80059b4:	f107 0308 	add.w	r3, r7, #8
 80059b8:	4619      	mov	r1, r3
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f7ff fe24 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 fa03 	bl	8005dcc <SDMMC_GetCmdResp3>
 80059c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80059c8:	69fb      	ldr	r3, [r7, #28]
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3720      	adds	r7, #32
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	80100000 	.word	0x80100000

080059d8 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b088      	sub	sp, #32
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80059e6:	2306      	movs	r3, #6
 80059e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80059ea:	2340      	movs	r3, #64	; 0x40
 80059ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80059ee:	2300      	movs	r3, #0
 80059f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80059f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80059f8:	f107 0308 	add.w	r3, r7, #8
 80059fc:	4619      	mov	r1, r3
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f7ff fe02 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8005a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a08:	2106      	movs	r1, #6
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 f8a8 	bl	8005b60 <SDMMC_GetCmdResp1>
 8005a10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005a12:	69fb      	ldr	r3, [r7, #28]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3720      	adds	r7, #32
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b088      	sub	sp, #32
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8005a24:	2300      	movs	r3, #0
 8005a26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8005a28:	2333      	movs	r3, #51	; 0x33
 8005a2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005a2c:	2340      	movs	r3, #64	; 0x40
 8005a2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005a30:	2300      	movs	r3, #0
 8005a32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005a34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a38:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005a3a:	f107 0308 	add.w	r3, r7, #8
 8005a3e:	4619      	mov	r1, r3
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f7ff fde1 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8005a46:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a4a:	2133      	movs	r1, #51	; 0x33
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 f887 	bl	8005b60 <SDMMC_GetCmdResp1>
 8005a52:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005a54:	69fb      	ldr	r3, [r7, #28]
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3720      	adds	r7, #32
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b088      	sub	sp, #32
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8005a66:	2300      	movs	r3, #0
 8005a68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8005a6e:	23c0      	movs	r3, #192	; 0xc0
 8005a70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005a72:	2300      	movs	r3, #0
 8005a74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005a76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a7a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005a7c:	f107 0308 	add.w	r3, r7, #8
 8005a80:	4619      	mov	r1, r3
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f7ff fdc0 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f957 	bl	8005d3c <SDMMC_GetCmdResp2>
 8005a8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005a90:	69fb      	ldr	r3, [r7, #28]
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3720      	adds	r7, #32
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b088      	sub	sp, #32
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
 8005aa2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8005aa8:	2309      	movs	r3, #9
 8005aaa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8005aac:	23c0      	movs	r3, #192	; 0xc0
 8005aae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005ab4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ab8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005aba:	f107 0308 	add.w	r3, r7, #8
 8005abe:	4619      	mov	r1, r3
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f7ff fda1 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f938 	bl	8005d3c <SDMMC_GetCmdResp2>
 8005acc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005ace:	69fb      	ldr	r3, [r7, #28]
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3720      	adds	r7, #32
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b088      	sub	sp, #32
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005aea:	2340      	movs	r3, #64	; 0x40
 8005aec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005aee:	2300      	movs	r3, #0
 8005af0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005af2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005af6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005af8:	f107 0308 	add.w	r3, r7, #8
 8005afc:	4619      	mov	r1, r3
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7ff fd82 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005b04:	683a      	ldr	r2, [r7, #0]
 8005b06:	2103      	movs	r1, #3
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f000 f99d 	bl	8005e48 <SDMMC_GetCmdResp6>
 8005b0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005b10:	69fb      	ldr	r3, [r7, #28]
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3720      	adds	r7, #32
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b088      	sub	sp, #32
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
 8005b22:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005b28:	230d      	movs	r3, #13
 8005b2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005b2c:	2340      	movs	r3, #64	; 0x40
 8005b2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005b30:	2300      	movs	r3, #0
 8005b32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005b34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b38:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005b3a:	f107 0308 	add.w	r3, r7, #8
 8005b3e:	4619      	mov	r1, r3
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f7ff fd61 	bl	8005608 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8005b46:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b4a:	210d      	movs	r1, #13
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f000 f807 	bl	8005b60 <SDMMC_GetCmdResp1>
 8005b52:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005b54:	69fb      	ldr	r3, [r7, #28]
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3720      	adds	r7, #32
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
	...

08005b60 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b088      	sub	sp, #32
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	460b      	mov	r3, r1
 8005b6a:	607a      	str	r2, [r7, #4]
 8005b6c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005b6e:	4b70      	ldr	r3, [pc, #448]	; (8005d30 <SDMMC_GetCmdResp1+0x1d0>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a70      	ldr	r2, [pc, #448]	; (8005d34 <SDMMC_GetCmdResp1+0x1d4>)
 8005b74:	fba2 2303 	umull	r2, r3, r2, r3
 8005b78:	0a5a      	lsrs	r2, r3, #9
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	fb02 f303 	mul.w	r3, r2, r3
 8005b80:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	1e5a      	subs	r2, r3, #1
 8005b86:	61fa      	str	r2, [r7, #28]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d102      	bne.n	8005b92 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005b8c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005b90:	e0c9      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b96:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d0ef      	beq.n	8005b82 <SDMMC_GetCmdResp1+0x22>
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d1ea      	bne.n	8005b82 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bb0:	f003 0304 	and.w	r3, r3, #4
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d004      	beq.n	8005bc2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2204      	movs	r2, #4
 8005bbc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005bbe:	2304      	movs	r3, #4
 8005bc0:	e0b1      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bc6:	f003 0301 	and.w	r3, r3, #1
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d004      	beq.n	8005bd8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e0a6      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	22c5      	movs	r2, #197	; 0xc5
 8005bdc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f7ff fd3c 	bl	800565c <SDMMC_GetCommandResponse>
 8005be4:	4603      	mov	r3, r0
 8005be6:	461a      	mov	r2, r3
 8005be8:	7afb      	ldrb	r3, [r7, #11]
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d001      	beq.n	8005bf2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e099      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8005bf2:	2100      	movs	r1, #0
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f7ff fd3e 	bl	8005676 <SDMMC_GetResponse>
 8005bfa:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005bfc:	697a      	ldr	r2, [r7, #20]
 8005bfe:	4b4e      	ldr	r3, [pc, #312]	; (8005d38 <SDMMC_GetCmdResp1+0x1d8>)
 8005c00:	4013      	ands	r3, r2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8005c06:	2300      	movs	r3, #0
 8005c08:	e08d      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	da02      	bge.n	8005c16 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005c10:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c14:	e087      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d001      	beq.n	8005c24 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005c20:	2340      	movs	r3, #64	; 0x40
 8005c22:	e080      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d001      	beq.n	8005c32 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8005c2e:	2380      	movs	r3, #128	; 0x80
 8005c30:	e079      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d002      	beq.n	8005c42 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8005c3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c40:	e071      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d002      	beq.n	8005c52 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8005c4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c50:	e069      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d002      	beq.n	8005c62 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8005c5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c60:	e061      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d002      	beq.n	8005c72 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8005c6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005c70:	e059      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d002      	beq.n	8005c82 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005c7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c80:	e051      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d002      	beq.n	8005c92 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005c8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c90:	e049      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d002      	beq.n	8005ca2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8005c9c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005ca0:	e041      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d002      	beq.n	8005cb2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8005cac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005cb0:	e039      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d002      	beq.n	8005cc2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005cbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005cc0:	e031      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d002      	beq.n	8005cd2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005ccc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005cd0:	e029      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d002      	beq.n	8005ce2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8005cdc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005ce0:	e021      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d002      	beq.n	8005cf2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005cec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005cf0:	e019      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d002      	beq.n	8005d02 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005cfc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005d00:	e011      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d002      	beq.n	8005d12 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8005d0c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005d10:	e009      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	f003 0308 	and.w	r3, r3, #8
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d002      	beq.n	8005d22 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8005d1c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8005d20:	e001      	b.n	8005d26 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005d22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3720      	adds	r7, #32
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	20000000 	.word	0x20000000
 8005d34:	10624dd3 	.word	0x10624dd3
 8005d38:	fdffe008 	.word	0xfdffe008

08005d3c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005d44:	4b1f      	ldr	r3, [pc, #124]	; (8005dc4 <SDMMC_GetCmdResp2+0x88>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a1f      	ldr	r2, [pc, #124]	; (8005dc8 <SDMMC_GetCmdResp2+0x8c>)
 8005d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d4e:	0a5b      	lsrs	r3, r3, #9
 8005d50:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d54:	fb02 f303 	mul.w	r3, r2, r3
 8005d58:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	1e5a      	subs	r2, r3, #1
 8005d5e:	60fa      	str	r2, [r7, #12]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d102      	bne.n	8005d6a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005d64:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005d68:	e026      	b.n	8005db8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d6e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d0ef      	beq.n	8005d5a <SDMMC_GetCmdResp2+0x1e>
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1ea      	bne.n	8005d5a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d88:	f003 0304 	and.w	r3, r3, #4
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d004      	beq.n	8005d9a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2204      	movs	r2, #4
 8005d94:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005d96:	2304      	movs	r3, #4
 8005d98:	e00e      	b.n	8005db8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d9e:	f003 0301 	and.w	r3, r3, #1
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d004      	beq.n	8005db0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2201      	movs	r2, #1
 8005daa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e003      	b.n	8005db8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	22c5      	movs	r2, #197	; 0xc5
 8005db4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8005db6:	2300      	movs	r3, #0
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3714      	adds	r7, #20
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr
 8005dc4:	20000000 	.word	0x20000000
 8005dc8:	10624dd3 	.word	0x10624dd3

08005dcc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005dd4:	4b1a      	ldr	r3, [pc, #104]	; (8005e40 <SDMMC_GetCmdResp3+0x74>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a1a      	ldr	r2, [pc, #104]	; (8005e44 <SDMMC_GetCmdResp3+0x78>)
 8005dda:	fba2 2303 	umull	r2, r3, r2, r3
 8005dde:	0a5b      	lsrs	r3, r3, #9
 8005de0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005de4:	fb02 f303 	mul.w	r3, r2, r3
 8005de8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	1e5a      	subs	r2, r3, #1
 8005dee:	60fa      	str	r2, [r7, #12]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d102      	bne.n	8005dfa <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005df4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005df8:	e01b      	b.n	8005e32 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dfe:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d0ef      	beq.n	8005dea <SDMMC_GetCmdResp3+0x1e>
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d1ea      	bne.n	8005dea <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e18:	f003 0304 	and.w	r3, r3, #4
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d004      	beq.n	8005e2a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2204      	movs	r2, #4
 8005e24:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005e26:	2304      	movs	r3, #4
 8005e28:	e003      	b.n	8005e32 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	22c5      	movs	r2, #197	; 0xc5
 8005e2e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3714      	adds	r7, #20
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	20000000 	.word	0x20000000
 8005e44:	10624dd3 	.word	0x10624dd3

08005e48 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b088      	sub	sp, #32
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	60f8      	str	r0, [r7, #12]
 8005e50:	460b      	mov	r3, r1
 8005e52:	607a      	str	r2, [r7, #4]
 8005e54:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005e56:	4b35      	ldr	r3, [pc, #212]	; (8005f2c <SDMMC_GetCmdResp6+0xe4>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a35      	ldr	r2, [pc, #212]	; (8005f30 <SDMMC_GetCmdResp6+0xe8>)
 8005e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e60:	0a5b      	lsrs	r3, r3, #9
 8005e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e66:	fb02 f303 	mul.w	r3, r2, r3
 8005e6a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	1e5a      	subs	r2, r3, #1
 8005e70:	61fa      	str	r2, [r7, #28]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d102      	bne.n	8005e7c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005e76:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005e7a:	e052      	b.n	8005f22 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e80:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d0ef      	beq.n	8005e6c <SDMMC_GetCmdResp6+0x24>
 8005e8c:	69bb      	ldr	r3, [r7, #24]
 8005e8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1ea      	bne.n	8005e6c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e9a:	f003 0304 	and.w	r3, r3, #4
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d004      	beq.n	8005eac <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2204      	movs	r2, #4
 8005ea6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005ea8:	2304      	movs	r3, #4
 8005eaa:	e03a      	b.n	8005f22 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eb0:	f003 0301 	and.w	r3, r3, #1
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d004      	beq.n	8005ec2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e02f      	b.n	8005f22 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f7ff fbca 	bl	800565c <SDMMC_GetCommandResponse>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	461a      	mov	r2, r3
 8005ecc:	7afb      	ldrb	r3, [r7, #11]
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d001      	beq.n	8005ed6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e025      	b.n	8005f22 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	22c5      	movs	r2, #197	; 0xc5
 8005eda:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8005edc:	2100      	movs	r1, #0
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	f7ff fbc9 	bl	8005676 <SDMMC_GetResponse>
 8005ee4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d106      	bne.n	8005efe <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	0c1b      	lsrs	r3, r3, #16
 8005ef4:	b29a      	uxth	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8005efa:	2300      	movs	r3, #0
 8005efc:	e011      	b.n	8005f22 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d002      	beq.n	8005f0e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005f08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005f0c:	e009      	b.n	8005f22 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d002      	beq.n	8005f1e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005f18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005f1c:	e001      	b.n	8005f22 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005f1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3720      	adds	r7, #32
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	20000000 	.word	0x20000000
 8005f30:	10624dd3 	.word	0x10624dd3

08005f34 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b085      	sub	sp, #20
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005f3c:	4b22      	ldr	r3, [pc, #136]	; (8005fc8 <SDMMC_GetCmdResp7+0x94>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a22      	ldr	r2, [pc, #136]	; (8005fcc <SDMMC_GetCmdResp7+0x98>)
 8005f42:	fba2 2303 	umull	r2, r3, r2, r3
 8005f46:	0a5b      	lsrs	r3, r3, #9
 8005f48:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f4c:	fb02 f303 	mul.w	r3, r2, r3
 8005f50:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	1e5a      	subs	r2, r3, #1
 8005f56:	60fa      	str	r2, [r7, #12]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d102      	bne.n	8005f62 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005f5c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005f60:	e02c      	b.n	8005fbc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f66:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d0ef      	beq.n	8005f52 <SDMMC_GetCmdResp7+0x1e>
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1ea      	bne.n	8005f52 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f80:	f003 0304 	and.w	r3, r3, #4
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d004      	beq.n	8005f92 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2204      	movs	r2, #4
 8005f8c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005f8e:	2304      	movs	r3, #4
 8005f90:	e014      	b.n	8005fbc <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d004      	beq.n	8005fa8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e009      	b.n	8005fbc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d002      	beq.n	8005fba <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2240      	movs	r2, #64	; 0x40
 8005fb8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005fba:	2300      	movs	r3, #0
  
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3714      	adds	r7, #20
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr
 8005fc8:	20000000 	.word	0x20000000
 8005fcc:	10624dd3 	.word	0x10624dd3

08005fd0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b085      	sub	sp, #20
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005fd8:	4b11      	ldr	r3, [pc, #68]	; (8006020 <SDMMC_GetCmdError+0x50>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a11      	ldr	r2, [pc, #68]	; (8006024 <SDMMC_GetCmdError+0x54>)
 8005fde:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe2:	0a5b      	lsrs	r3, r3, #9
 8005fe4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fe8:	fb02 f303 	mul.w	r3, r2, r3
 8005fec:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	1e5a      	subs	r2, r3, #1
 8005ff2:	60fa      	str	r2, [r7, #12]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d102      	bne.n	8005ffe <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005ff8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005ffc:	e009      	b.n	8006012 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006006:	2b00      	cmp	r3, #0
 8006008:	d0f1      	beq.n	8005fee <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	22c5      	movs	r2, #197	; 0xc5
 800600e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3714      	adds	r7, #20
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	20000000 	.word	0x20000000
 8006024:	10624dd3 	.word	0x10624dd3

08006028 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800602c:	4904      	ldr	r1, [pc, #16]	; (8006040 <MX_FATFS_Init+0x18>)
 800602e:	4805      	ldr	r0, [pc, #20]	; (8006044 <MX_FATFS_Init+0x1c>)
 8006030:	f000 ff1e 	bl	8006e70 <FATFS_LinkDriver>
 8006034:	4603      	mov	r3, r0
 8006036:	461a      	mov	r2, r3
 8006038:	4b03      	ldr	r3, [pc, #12]	; (8006048 <MX_FATFS_Init+0x20>)
 800603a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800603c:	bf00      	nop
 800603e:	bd80      	pop	{r7, pc}
 8006040:	20000364 	.word	0x20000364
 8006044:	0800788c 	.word	0x0800788c
 8006048:	20000360 	.word	0x20000360

0800604c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8006052:	2300      	movs	r3, #0
 8006054:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8006056:	f000 f896 	bl	8006186 <BSP_SD_IsDetected>
 800605a:	4603      	mov	r3, r0
 800605c:	2b01      	cmp	r3, #1
 800605e:	d001      	beq.n	8006064 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8006060:	2302      	movs	r3, #2
 8006062:	e012      	b.n	800608a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8006064:	480b      	ldr	r0, [pc, #44]	; (8006094 <BSP_SD_Init+0x48>)
 8006066:	f7fd fa69 	bl	800353c <HAL_SD_Init>
 800606a:	4603      	mov	r3, r0
 800606c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800606e:	79fb      	ldrb	r3, [r7, #7]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d109      	bne.n	8006088 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8006074:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006078:	4806      	ldr	r0, [pc, #24]	; (8006094 <BSP_SD_Init+0x48>)
 800607a:	f7fe f82f 	bl	80040dc <HAL_SD_ConfigWideBusOperation>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d001      	beq.n	8006088 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8006088:	79fb      	ldrb	r3, [r7, #7]
}
 800608a:	4618      	mov	r0, r3
 800608c:	3708      	adds	r7, #8
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	2000018c 	.word	0x2000018c

08006098 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b086      	sub	sp, #24
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80060a4:	2300      	movs	r3, #0
 80060a6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	68ba      	ldr	r2, [r7, #8]
 80060ac:	68f9      	ldr	r1, [r7, #12]
 80060ae:	4806      	ldr	r0, [pc, #24]	; (80060c8 <BSP_SD_ReadBlocks_DMA+0x30>)
 80060b0:	f7fd fafc 	bl	80036ac <HAL_SD_ReadBlocks_DMA>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d001      	beq.n	80060be <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80060be:	7dfb      	ldrb	r3, [r7, #23]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3718      	adds	r7, #24
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	2000018c 	.word	0x2000018c

080060cc <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b086      	sub	sp, #24
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80060d8:	2300      	movs	r3, #0
 80060da:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	68f9      	ldr	r1, [r7, #12]
 80060e2:	4806      	ldr	r0, [pc, #24]	; (80060fc <BSP_SD_WriteBlocks_DMA+0x30>)
 80060e4:	f7fd fbc4 	bl	8003870 <HAL_SD_WriteBlocks_DMA>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d001      	beq.n	80060f2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80060f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3718      	adds	r7, #24
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	2000018c 	.word	0x2000018c

08006100 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006104:	4805      	ldr	r0, [pc, #20]	; (800611c <BSP_SD_GetCardState+0x1c>)
 8006106:	f7fe f883 	bl	8004210 <HAL_SD_GetCardState>
 800610a:	4603      	mov	r3, r0
 800610c:	2b04      	cmp	r3, #4
 800610e:	bf14      	ite	ne
 8006110:	2301      	movne	r3, #1
 8006112:	2300      	moveq	r3, #0
 8006114:	b2db      	uxtb	r3, r3
}
 8006116:	4618      	mov	r0, r3
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	2000018c 	.word	0x2000018c

08006120 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8006128:	6879      	ldr	r1, [r7, #4]
 800612a:	4803      	ldr	r0, [pc, #12]	; (8006138 <BSP_SD_GetCardInfo+0x18>)
 800612c:	f7fd ffaa 	bl	8004084 <HAL_SD_GetCardInfo>
}
 8006130:	bf00      	nop
 8006132:	3708      	adds	r7, #8
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	2000018c 	.word	0x2000018c

0800613c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8006144:	f000 f818 	bl	8006178 <BSP_SD_AbortCallback>
}
 8006148:	bf00      	nop
 800614a:	3708      	adds	r7, #8
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8006158:	f000 f9a8 	bl	80064ac <BSP_SD_WriteCpltCallback>
}
 800615c:	bf00      	nop
 800615e:	3708      	adds	r7, #8
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800616c:	f000 f9aa 	bl	80064c4 <BSP_SD_ReadCpltCallback>
}
 8006170:	bf00      	nop
 8006172:	3708      	adds	r7, #8
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}

08006178 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8006178:	b480      	push	{r7}
 800617a:	af00      	add	r7, sp, #0

}
 800617c:	bf00      	nop
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b082      	sub	sp, #8
 800618a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800618c:	2301      	movs	r3, #1
 800618e:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8006190:	f000 f80c 	bl	80061ac <BSP_PlatformIsDetected>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800619a:	2300      	movs	r3, #0
 800619c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800619e:	79fb      	ldrb	r3, [r7, #7]
 80061a0:	b2db      	uxtb	r3, r3
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3708      	adds	r7, #8
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
	...

080061ac <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80061b2:	2301      	movs	r3, #1
 80061b4:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80061b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80061ba:	4806      	ldr	r0, [pc, #24]	; (80061d4 <BSP_PlatformIsDetected+0x28>)
 80061bc:	f7fc f912 	bl	80023e4 <HAL_GPIO_ReadPin>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d001      	beq.n	80061ca <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 80061c6:	2300      	movs	r3, #0
 80061c8:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80061ca:	79fb      	ldrb	r3, [r7, #7]
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3708      	adds	r7, #8
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	40020800 	.word	0x40020800

080061d8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 80061e0:	f7fb fa6c 	bl	80016bc <HAL_GetTick>
 80061e4:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 80061e6:	e006      	b.n	80061f6 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80061e8:	f7ff ff8a 	bl	8006100 <BSP_SD_GetCardState>
 80061ec:	4603      	mov	r3, r0
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d101      	bne.n	80061f6 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80061f2:	2300      	movs	r3, #0
 80061f4:	e009      	b.n	800620a <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 80061f6:	f7fb fa61 	bl	80016bc <HAL_GetTick>
 80061fa:	4602      	mov	r2, r0
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	1ad3      	subs	r3, r2, r3
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	429a      	cmp	r2, r3
 8006204:	d8f0      	bhi.n	80061e8 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8006206:	f04f 33ff 	mov.w	r3, #4294967295
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
	...

08006214 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
 800621a:	4603      	mov	r3, r0
 800621c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800621e:	4b0b      	ldr	r3, [pc, #44]	; (800624c <SD_CheckStatus+0x38>)
 8006220:	2201      	movs	r2, #1
 8006222:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8006224:	f7ff ff6c 	bl	8006100 <BSP_SD_GetCardState>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d107      	bne.n	800623e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800622e:	4b07      	ldr	r3, [pc, #28]	; (800624c <SD_CheckStatus+0x38>)
 8006230:	781b      	ldrb	r3, [r3, #0]
 8006232:	b2db      	uxtb	r3, r3
 8006234:	f023 0301 	bic.w	r3, r3, #1
 8006238:	b2da      	uxtb	r2, r3
 800623a:	4b04      	ldr	r3, [pc, #16]	; (800624c <SD_CheckStatus+0x38>)
 800623c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800623e:	4b03      	ldr	r3, [pc, #12]	; (800624c <SD_CheckStatus+0x38>)
 8006240:	781b      	ldrb	r3, [r3, #0]
 8006242:	b2db      	uxtb	r3, r3
}
 8006244:	4618      	mov	r0, r3
 8006246:	3708      	adds	r7, #8
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	20000009 	.word	0x20000009

08006250 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
 8006256:	4603      	mov	r3, r0
 8006258:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800625a:	f7ff fef7 	bl	800604c <BSP_SD_Init>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d107      	bne.n	8006274 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8006264:	79fb      	ldrb	r3, [r7, #7]
 8006266:	4618      	mov	r0, r3
 8006268:	f7ff ffd4 	bl	8006214 <SD_CheckStatus>
 800626c:	4603      	mov	r3, r0
 800626e:	461a      	mov	r2, r3
 8006270:	4b04      	ldr	r3, [pc, #16]	; (8006284 <SD_initialize+0x34>)
 8006272:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8006274:	4b03      	ldr	r3, [pc, #12]	; (8006284 <SD_initialize+0x34>)
 8006276:	781b      	ldrb	r3, [r3, #0]
 8006278:	b2db      	uxtb	r3, r3
}
 800627a:	4618      	mov	r0, r3
 800627c:	3708      	adds	r7, #8
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	20000009 	.word	0x20000009

08006288 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
 800628e:	4603      	mov	r3, r0
 8006290:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8006292:	79fb      	ldrb	r3, [r7, #7]
 8006294:	4618      	mov	r0, r3
 8006296:	f7ff ffbd 	bl	8006214 <SD_CheckStatus>
 800629a:	4603      	mov	r3, r0
}
 800629c:	4618      	mov	r0, r3
 800629e:	3708      	adds	r7, #8
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b086      	sub	sp, #24
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60b9      	str	r1, [r7, #8]
 80062ac:	607a      	str	r2, [r7, #4]
 80062ae:	603b      	str	r3, [r7, #0]
 80062b0:	4603      	mov	r3, r0
 80062b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80062b8:	f247 5030 	movw	r0, #30000	; 0x7530
 80062bc:	f7ff ff8c 	bl	80061d8 <SD_CheckStatusWithTimeout>
 80062c0:	4603      	mov	r3, r0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	da01      	bge.n	80062ca <SD_read+0x26>
  {
    return res;
 80062c6:	7dfb      	ldrb	r3, [r7, #23]
 80062c8:	e03b      	b.n	8006342 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 80062ca:	683a      	ldr	r2, [r7, #0]
 80062cc:	6879      	ldr	r1, [r7, #4]
 80062ce:	68b8      	ldr	r0, [r7, #8]
 80062d0:	f7ff fee2 	bl	8006098 <BSP_SD_ReadBlocks_DMA>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d132      	bne.n	8006340 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 80062da:	4b1c      	ldr	r3, [pc, #112]	; (800634c <SD_read+0xa8>)
 80062dc:	2200      	movs	r2, #0
 80062de:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 80062e0:	f7fb f9ec 	bl	80016bc <HAL_GetTick>
 80062e4:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80062e6:	bf00      	nop
 80062e8:	4b18      	ldr	r3, [pc, #96]	; (800634c <SD_read+0xa8>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d108      	bne.n	8006302 <SD_read+0x5e>
 80062f0:	f7fb f9e4 	bl	80016bc <HAL_GetTick>
 80062f4:	4602      	mov	r2, r0
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	f247 522f 	movw	r2, #29999	; 0x752f
 80062fe:	4293      	cmp	r3, r2
 8006300:	d9f2      	bls.n	80062e8 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8006302:	4b12      	ldr	r3, [pc, #72]	; (800634c <SD_read+0xa8>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d102      	bne.n	8006310 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	75fb      	strb	r3, [r7, #23]
 800630e:	e017      	b.n	8006340 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8006310:	4b0e      	ldr	r3, [pc, #56]	; (800634c <SD_read+0xa8>)
 8006312:	2200      	movs	r2, #0
 8006314:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8006316:	f7fb f9d1 	bl	80016bc <HAL_GetTick>
 800631a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800631c:	e007      	b.n	800632e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800631e:	f7ff feef 	bl	8006100 <BSP_SD_GetCardState>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d102      	bne.n	800632e <SD_read+0x8a>
          {
            res = RES_OK;
 8006328:	2300      	movs	r3, #0
 800632a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800632c:	e008      	b.n	8006340 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800632e:	f7fb f9c5 	bl	80016bc <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	f247 522f 	movw	r2, #29999	; 0x752f
 800633c:	4293      	cmp	r3, r2
 800633e:	d9ee      	bls.n	800631e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8006340:	7dfb      	ldrb	r3, [r7, #23]
}
 8006342:	4618      	mov	r0, r3
 8006344:	3718      	adds	r7, #24
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	2000059c 	.word	0x2000059c

08006350 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b086      	sub	sp, #24
 8006354:	af00      	add	r7, sp, #0
 8006356:	60b9      	str	r1, [r7, #8]
 8006358:	607a      	str	r2, [r7, #4]
 800635a:	603b      	str	r3, [r7, #0]
 800635c:	4603      	mov	r3, r0
 800635e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8006364:	4b24      	ldr	r3, [pc, #144]	; (80063f8 <SD_write+0xa8>)
 8006366:	2200      	movs	r2, #0
 8006368:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800636a:	f247 5030 	movw	r0, #30000	; 0x7530
 800636e:	f7ff ff33 	bl	80061d8 <SD_CheckStatusWithTimeout>
 8006372:	4603      	mov	r3, r0
 8006374:	2b00      	cmp	r3, #0
 8006376:	da01      	bge.n	800637c <SD_write+0x2c>
  {
    return res;
 8006378:	7dfb      	ldrb	r3, [r7, #23]
 800637a:	e038      	b.n	80063ee <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800637c:	683a      	ldr	r2, [r7, #0]
 800637e:	6879      	ldr	r1, [r7, #4]
 8006380:	68b8      	ldr	r0, [r7, #8]
 8006382:	f7ff fea3 	bl	80060cc <BSP_SD_WriteBlocks_DMA>
 8006386:	4603      	mov	r3, r0
 8006388:	2b00      	cmp	r3, #0
 800638a:	d12f      	bne.n	80063ec <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800638c:	f7fb f996 	bl	80016bc <HAL_GetTick>
 8006390:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8006392:	bf00      	nop
 8006394:	4b18      	ldr	r3, [pc, #96]	; (80063f8 <SD_write+0xa8>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d108      	bne.n	80063ae <SD_write+0x5e>
 800639c:	f7fb f98e 	bl	80016bc <HAL_GetTick>
 80063a0:	4602      	mov	r2, r0
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	f247 522f 	movw	r2, #29999	; 0x752f
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d9f2      	bls.n	8006394 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 80063ae:	4b12      	ldr	r3, [pc, #72]	; (80063f8 <SD_write+0xa8>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d102      	bne.n	80063bc <SD_write+0x6c>
      {
        res = RES_ERROR;
 80063b6:	2301      	movs	r3, #1
 80063b8:	75fb      	strb	r3, [r7, #23]
 80063ba:	e017      	b.n	80063ec <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 80063bc:	4b0e      	ldr	r3, [pc, #56]	; (80063f8 <SD_write+0xa8>)
 80063be:	2200      	movs	r2, #0
 80063c0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80063c2:	f7fb f97b 	bl	80016bc <HAL_GetTick>
 80063c6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80063c8:	e007      	b.n	80063da <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80063ca:	f7ff fe99 	bl	8006100 <BSP_SD_GetCardState>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d102      	bne.n	80063da <SD_write+0x8a>
          {
            res = RES_OK;
 80063d4:	2300      	movs	r3, #0
 80063d6:	75fb      	strb	r3, [r7, #23]
            break;
 80063d8:	e008      	b.n	80063ec <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80063da:	f7fb f96f 	bl	80016bc <HAL_GetTick>
 80063de:	4602      	mov	r2, r0
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	f247 522f 	movw	r2, #29999	; 0x752f
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d9ee      	bls.n	80063ca <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 80063ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3718      	adds	r7, #24
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	20000598 	.word	0x20000598

080063fc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b08c      	sub	sp, #48	; 0x30
 8006400:	af00      	add	r7, sp, #0
 8006402:	4603      	mov	r3, r0
 8006404:	603a      	str	r2, [r7, #0]
 8006406:	71fb      	strb	r3, [r7, #7]
 8006408:	460b      	mov	r3, r1
 800640a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006412:	4b25      	ldr	r3, [pc, #148]	; (80064a8 <SD_ioctl+0xac>)
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	b2db      	uxtb	r3, r3
 8006418:	f003 0301 	and.w	r3, r3, #1
 800641c:	2b00      	cmp	r3, #0
 800641e:	d001      	beq.n	8006424 <SD_ioctl+0x28>
 8006420:	2303      	movs	r3, #3
 8006422:	e03c      	b.n	800649e <SD_ioctl+0xa2>

  switch (cmd)
 8006424:	79bb      	ldrb	r3, [r7, #6]
 8006426:	2b03      	cmp	r3, #3
 8006428:	d834      	bhi.n	8006494 <SD_ioctl+0x98>
 800642a:	a201      	add	r2, pc, #4	; (adr r2, 8006430 <SD_ioctl+0x34>)
 800642c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006430:	08006441 	.word	0x08006441
 8006434:	08006449 	.word	0x08006449
 8006438:	08006461 	.word	0x08006461
 800643c:	0800647b 	.word	0x0800647b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8006440:	2300      	movs	r3, #0
 8006442:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006446:	e028      	b.n	800649a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8006448:	f107 030c 	add.w	r3, r7, #12
 800644c:	4618      	mov	r0, r3
 800644e:	f7ff fe67 	bl	8006120 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8006452:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006458:	2300      	movs	r3, #0
 800645a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800645e:	e01c      	b.n	800649a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8006460:	f107 030c 	add.w	r3, r7, #12
 8006464:	4618      	mov	r0, r3
 8006466:	f7ff fe5b 	bl	8006120 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800646a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800646c:	b29a      	uxth	r2, r3
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8006472:	2300      	movs	r3, #0
 8006474:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006478:	e00f      	b.n	800649a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800647a:	f107 030c 	add.w	r3, r7, #12
 800647e:	4618      	mov	r0, r3
 8006480:	f7ff fe4e 	bl	8006120 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006486:	0a5a      	lsrs	r2, r3, #9
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800648c:	2300      	movs	r3, #0
 800648e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006492:	e002      	b.n	800649a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8006494:	2304      	movs	r3, #4
 8006496:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800649a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3730      	adds	r7, #48	; 0x30
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	20000009 	.word	0x20000009

080064ac <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80064ac:	b480      	push	{r7}
 80064ae:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 80064b0:	4b03      	ldr	r3, [pc, #12]	; (80064c0 <BSP_SD_WriteCpltCallback+0x14>)
 80064b2:	2201      	movs	r2, #1
 80064b4:	601a      	str	r2, [r3, #0]
}
 80064b6:	bf00      	nop
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr
 80064c0:	20000598 	.word	0x20000598

080064c4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80064c4:	b480      	push	{r7}
 80064c6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80064c8:	4b03      	ldr	r3, [pc, #12]	; (80064d8 <BSP_SD_ReadCpltCallback+0x14>)
 80064ca:	2201      	movs	r2, #1
 80064cc:	601a      	str	r2, [r3, #0]
}
 80064ce:	bf00      	nop
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr
 80064d8:	2000059c 	.word	0x2000059c

080064dc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	4603      	mov	r3, r0
 80064e4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80064e6:	79fb      	ldrb	r3, [r7, #7]
 80064e8:	4a08      	ldr	r2, [pc, #32]	; (800650c <disk_status+0x30>)
 80064ea:	009b      	lsls	r3, r3, #2
 80064ec:	4413      	add	r3, r2
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	79fa      	ldrb	r2, [r7, #7]
 80064f4:	4905      	ldr	r1, [pc, #20]	; (800650c <disk_status+0x30>)
 80064f6:	440a      	add	r2, r1
 80064f8:	7a12      	ldrb	r2, [r2, #8]
 80064fa:	4610      	mov	r0, r2
 80064fc:	4798      	blx	r3
 80064fe:	4603      	mov	r3, r0
 8006500:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006502:	7bfb      	ldrb	r3, [r7, #15]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}
 800650c:	200005c8 	.word	0x200005c8

08006510 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b084      	sub	sp, #16
 8006514:	af00      	add	r7, sp, #0
 8006516:	4603      	mov	r3, r0
 8006518:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800651a:	2300      	movs	r3, #0
 800651c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800651e:	79fb      	ldrb	r3, [r7, #7]
 8006520:	4a0d      	ldr	r2, [pc, #52]	; (8006558 <disk_initialize+0x48>)
 8006522:	5cd3      	ldrb	r3, [r2, r3]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d111      	bne.n	800654c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006528:	79fb      	ldrb	r3, [r7, #7]
 800652a:	4a0b      	ldr	r2, [pc, #44]	; (8006558 <disk_initialize+0x48>)
 800652c:	2101      	movs	r1, #1
 800652e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006530:	79fb      	ldrb	r3, [r7, #7]
 8006532:	4a09      	ldr	r2, [pc, #36]	; (8006558 <disk_initialize+0x48>)
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	4413      	add	r3, r2
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	79fa      	ldrb	r2, [r7, #7]
 800653e:	4906      	ldr	r1, [pc, #24]	; (8006558 <disk_initialize+0x48>)
 8006540:	440a      	add	r2, r1
 8006542:	7a12      	ldrb	r2, [r2, #8]
 8006544:	4610      	mov	r0, r2
 8006546:	4798      	blx	r3
 8006548:	4603      	mov	r3, r0
 800654a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800654c:	7bfb      	ldrb	r3, [r7, #15]
}
 800654e:	4618      	mov	r0, r3
 8006550:	3710      	adds	r7, #16
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	200005c8 	.word	0x200005c8

0800655c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800655c:	b590      	push	{r4, r7, lr}
 800655e:	b087      	sub	sp, #28
 8006560:	af00      	add	r7, sp, #0
 8006562:	60b9      	str	r1, [r7, #8]
 8006564:	607a      	str	r2, [r7, #4]
 8006566:	603b      	str	r3, [r7, #0]
 8006568:	4603      	mov	r3, r0
 800656a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800656c:	7bfb      	ldrb	r3, [r7, #15]
 800656e:	4a0a      	ldr	r2, [pc, #40]	; (8006598 <disk_read+0x3c>)
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	4413      	add	r3, r2
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	689c      	ldr	r4, [r3, #8]
 8006578:	7bfb      	ldrb	r3, [r7, #15]
 800657a:	4a07      	ldr	r2, [pc, #28]	; (8006598 <disk_read+0x3c>)
 800657c:	4413      	add	r3, r2
 800657e:	7a18      	ldrb	r0, [r3, #8]
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	68b9      	ldr	r1, [r7, #8]
 8006586:	47a0      	blx	r4
 8006588:	4603      	mov	r3, r0
 800658a:	75fb      	strb	r3, [r7, #23]
  return res;
 800658c:	7dfb      	ldrb	r3, [r7, #23]
}
 800658e:	4618      	mov	r0, r3
 8006590:	371c      	adds	r7, #28
 8006592:	46bd      	mov	sp, r7
 8006594:	bd90      	pop	{r4, r7, pc}
 8006596:	bf00      	nop
 8006598:	200005c8 	.word	0x200005c8

0800659c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800659c:	b590      	push	{r4, r7, lr}
 800659e:	b087      	sub	sp, #28
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60b9      	str	r1, [r7, #8]
 80065a4:	607a      	str	r2, [r7, #4]
 80065a6:	603b      	str	r3, [r7, #0]
 80065a8:	4603      	mov	r3, r0
 80065aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80065ac:	7bfb      	ldrb	r3, [r7, #15]
 80065ae:	4a0a      	ldr	r2, [pc, #40]	; (80065d8 <disk_write+0x3c>)
 80065b0:	009b      	lsls	r3, r3, #2
 80065b2:	4413      	add	r3, r2
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	68dc      	ldr	r4, [r3, #12]
 80065b8:	7bfb      	ldrb	r3, [r7, #15]
 80065ba:	4a07      	ldr	r2, [pc, #28]	; (80065d8 <disk_write+0x3c>)
 80065bc:	4413      	add	r3, r2
 80065be:	7a18      	ldrb	r0, [r3, #8]
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	68b9      	ldr	r1, [r7, #8]
 80065c6:	47a0      	blx	r4
 80065c8:	4603      	mov	r3, r0
 80065ca:	75fb      	strb	r3, [r7, #23]
  return res;
 80065cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	371c      	adds	r7, #28
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd90      	pop	{r4, r7, pc}
 80065d6:	bf00      	nop
 80065d8:	200005c8 	.word	0x200005c8

080065dc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80065dc:	b480      	push	{r7}
 80065de:	b085      	sub	sp, #20
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	3301      	adds	r3, #1
 80065e8:	781b      	ldrb	r3, [r3, #0]
 80065ea:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80065ec:	89fb      	ldrh	r3, [r7, #14]
 80065ee:	021b      	lsls	r3, r3, #8
 80065f0:	b21a      	sxth	r2, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	b21b      	sxth	r3, r3
 80065f8:	4313      	orrs	r3, r2
 80065fa:	b21b      	sxth	r3, r3
 80065fc:	81fb      	strh	r3, [r7, #14]
	return rv;
 80065fe:	89fb      	ldrh	r3, [r7, #14]
}
 8006600:	4618      	mov	r0, r3
 8006602:	3714      	adds	r7, #20
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr

0800660c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800660c:	b480      	push	{r7}
 800660e:	b085      	sub	sp, #20
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	3303      	adds	r3, #3
 8006618:	781b      	ldrb	r3, [r3, #0]
 800661a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	021b      	lsls	r3, r3, #8
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	3202      	adds	r2, #2
 8006624:	7812      	ldrb	r2, [r2, #0]
 8006626:	4313      	orrs	r3, r2
 8006628:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	021b      	lsls	r3, r3, #8
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	3201      	adds	r2, #1
 8006632:	7812      	ldrb	r2, [r2, #0]
 8006634:	4313      	orrs	r3, r2
 8006636:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	021b      	lsls	r3, r3, #8
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	7812      	ldrb	r2, [r2, #0]
 8006640:	4313      	orrs	r3, r2
 8006642:	60fb      	str	r3, [r7, #12]
	return rv;
 8006644:	68fb      	ldr	r3, [r7, #12]
}
 8006646:	4618      	mov	r0, r3
 8006648:	3714      	adds	r7, #20
 800664a:	46bd      	mov	sp, r7
 800664c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006650:	4770      	bx	lr
	...

08006654 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006654:	b480      	push	{r7}
 8006656:	b085      	sub	sp, #20
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800665c:	2300      	movs	r3, #0
 800665e:	60fb      	str	r3, [r7, #12]
 8006660:	e010      	b.n	8006684 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006662:	4a0d      	ldr	r2, [pc, #52]	; (8006698 <clear_lock+0x44>)
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	011b      	lsls	r3, r3, #4
 8006668:	4413      	add	r3, r2
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	429a      	cmp	r2, r3
 8006670:	d105      	bne.n	800667e <clear_lock+0x2a>
 8006672:	4a09      	ldr	r2, [pc, #36]	; (8006698 <clear_lock+0x44>)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	011b      	lsls	r3, r3, #4
 8006678:	4413      	add	r3, r2
 800667a:	2200      	movs	r2, #0
 800667c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	3301      	adds	r3, #1
 8006682:	60fb      	str	r3, [r7, #12]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d9eb      	bls.n	8006662 <clear_lock+0xe>
	}
}
 800668a:	bf00      	nop
 800668c:	bf00      	nop
 800668e:	3714      	adds	r7, #20
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr
 8006698:	200005a8 	.word	0x200005a8

0800669c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b086      	sub	sp, #24
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80066a4:	2300      	movs	r3, #0
 80066a6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	78db      	ldrb	r3, [r3, #3]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d034      	beq.n	800671a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066b4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	7858      	ldrb	r0, [r3, #1]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80066c0:	2301      	movs	r3, #1
 80066c2:	697a      	ldr	r2, [r7, #20]
 80066c4:	f7ff ff6a 	bl	800659c <disk_write>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d002      	beq.n	80066d4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	73fb      	strb	r3, [r7, #15]
 80066d2:	e022      	b.n	800671a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a1b      	ldr	r3, [r3, #32]
 80066de:	697a      	ldr	r2, [r7, #20]
 80066e0:	1ad2      	subs	r2, r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d217      	bcs.n	800671a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	789b      	ldrb	r3, [r3, #2]
 80066ee:	613b      	str	r3, [r7, #16]
 80066f0:	e010      	b.n	8006714 <sync_window+0x78>
					wsect += fs->fsize;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	699b      	ldr	r3, [r3, #24]
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	4413      	add	r3, r2
 80066fa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	7858      	ldrb	r0, [r3, #1]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006706:	2301      	movs	r3, #1
 8006708:	697a      	ldr	r2, [r7, #20]
 800670a:	f7ff ff47 	bl	800659c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	3b01      	subs	r3, #1
 8006712:	613b      	str	r3, [r7, #16]
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d8eb      	bhi.n	80066f2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800671a:	7bfb      	ldrb	r3, [r7, #15]
}
 800671c:	4618      	mov	r0, r3
 800671e:	3718      	adds	r7, #24
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800672e:	2300      	movs	r3, #0
 8006730:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006736:	683a      	ldr	r2, [r7, #0]
 8006738:	429a      	cmp	r2, r3
 800673a:	d01b      	beq.n	8006774 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f7ff ffad 	bl	800669c <sync_window>
 8006742:	4603      	mov	r3, r0
 8006744:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006746:	7bfb      	ldrb	r3, [r7, #15]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d113      	bne.n	8006774 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	7858      	ldrb	r0, [r3, #1]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006756:	2301      	movs	r3, #1
 8006758:	683a      	ldr	r2, [r7, #0]
 800675a:	f7ff feff 	bl	800655c <disk_read>
 800675e:	4603      	mov	r3, r0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d004      	beq.n	800676e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006764:	f04f 33ff 	mov.w	r3, #4294967295
 8006768:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800676a:	2301      	movs	r3, #1
 800676c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	683a      	ldr	r2, [r7, #0]
 8006772:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8006774:	7bfb      	ldrb	r3, [r7, #15]
}
 8006776:	4618      	mov	r0, r3
 8006778:	3710      	adds	r7, #16
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}

0800677e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800677e:	b480      	push	{r7}
 8006780:	b087      	sub	sp, #28
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006786:	f04f 33ff 	mov.w	r3, #4294967295
 800678a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d031      	beq.n	80067f8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	617b      	str	r3, [r7, #20]
 800679a:	e002      	b.n	80067a2 <get_ldnumber+0x24>
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	3301      	adds	r3, #1
 80067a0:	617b      	str	r3, [r7, #20]
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	781b      	ldrb	r3, [r3, #0]
 80067a6:	2b20      	cmp	r3, #32
 80067a8:	d903      	bls.n	80067b2 <get_ldnumber+0x34>
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	2b3a      	cmp	r3, #58	; 0x3a
 80067b0:	d1f4      	bne.n	800679c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	2b3a      	cmp	r3, #58	; 0x3a
 80067b8:	d11c      	bne.n	80067f4 <get_ldnumber+0x76>
			tp = *path;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	1c5a      	adds	r2, r3, #1
 80067c4:	60fa      	str	r2, [r7, #12]
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	3b30      	subs	r3, #48	; 0x30
 80067ca:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	2b09      	cmp	r3, #9
 80067d0:	d80e      	bhi.n	80067f0 <get_ldnumber+0x72>
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d10a      	bne.n	80067f0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d107      	bne.n	80067f0 <get_ldnumber+0x72>
					vol = (int)i;
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	3301      	adds	r3, #1
 80067e8:	617b      	str	r3, [r7, #20]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	e002      	b.n	80067fa <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80067f4:	2300      	movs	r3, #0
 80067f6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80067f8:	693b      	ldr	r3, [r7, #16]
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	371c      	adds	r7, #28
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr
	...

08006808 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	70da      	strb	r2, [r3, #3]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f04f 32ff 	mov.w	r2, #4294967295
 800681e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006820:	6839      	ldr	r1, [r7, #0]
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f7ff ff7e 	bl	8006724 <move_window>
 8006828:	4603      	mov	r3, r0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d001      	beq.n	8006832 <check_fs+0x2a>
 800682e:	2304      	movs	r3, #4
 8006830:	e038      	b.n	80068a4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	3330      	adds	r3, #48	; 0x30
 8006836:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800683a:	4618      	mov	r0, r3
 800683c:	f7ff fece 	bl	80065dc <ld_word>
 8006840:	4603      	mov	r3, r0
 8006842:	461a      	mov	r2, r3
 8006844:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006848:	429a      	cmp	r2, r3
 800684a:	d001      	beq.n	8006850 <check_fs+0x48>
 800684c:	2303      	movs	r3, #3
 800684e:	e029      	b.n	80068a4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006856:	2be9      	cmp	r3, #233	; 0xe9
 8006858:	d009      	beq.n	800686e <check_fs+0x66>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006860:	2beb      	cmp	r3, #235	; 0xeb
 8006862:	d11e      	bne.n	80068a2 <check_fs+0x9a>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800686a:	2b90      	cmp	r3, #144	; 0x90
 800686c:	d119      	bne.n	80068a2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	3330      	adds	r3, #48	; 0x30
 8006872:	3336      	adds	r3, #54	; 0x36
 8006874:	4618      	mov	r0, r3
 8006876:	f7ff fec9 	bl	800660c <ld_dword>
 800687a:	4603      	mov	r3, r0
 800687c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006880:	4a0a      	ldr	r2, [pc, #40]	; (80068ac <check_fs+0xa4>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d101      	bne.n	800688a <check_fs+0x82>
 8006886:	2300      	movs	r3, #0
 8006888:	e00c      	b.n	80068a4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	3330      	adds	r3, #48	; 0x30
 800688e:	3352      	adds	r3, #82	; 0x52
 8006890:	4618      	mov	r0, r3
 8006892:	f7ff febb 	bl	800660c <ld_dword>
 8006896:	4603      	mov	r3, r0
 8006898:	4a05      	ldr	r2, [pc, #20]	; (80068b0 <check_fs+0xa8>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d101      	bne.n	80068a2 <check_fs+0x9a>
 800689e:	2300      	movs	r3, #0
 80068a0:	e000      	b.n	80068a4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80068a2:	2302      	movs	r3, #2
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3708      	adds	r7, #8
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	00544146 	.word	0x00544146
 80068b0:	33544146 	.word	0x33544146

080068b4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b096      	sub	sp, #88	; 0x58
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	4613      	mov	r3, r2
 80068c0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	2200      	movs	r2, #0
 80068c6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80068c8:	68f8      	ldr	r0, [r7, #12]
 80068ca:	f7ff ff58 	bl	800677e <get_ldnumber>
 80068ce:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80068d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	da01      	bge.n	80068da <find_volume+0x26>
 80068d6:	230b      	movs	r3, #11
 80068d8:	e22d      	b.n	8006d36 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80068da:	4aa1      	ldr	r2, [pc, #644]	; (8006b60 <find_volume+0x2ac>)
 80068dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068e2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80068e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d101      	bne.n	80068ee <find_volume+0x3a>
 80068ea:	230c      	movs	r3, #12
 80068ec:	e223      	b.n	8006d36 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068f2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80068f4:	79fb      	ldrb	r3, [r7, #7]
 80068f6:	f023 0301 	bic.w	r3, r3, #1
 80068fa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80068fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d01a      	beq.n	800693a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006906:	785b      	ldrb	r3, [r3, #1]
 8006908:	4618      	mov	r0, r3
 800690a:	f7ff fde7 	bl	80064dc <disk_status>
 800690e:	4603      	mov	r3, r0
 8006910:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006914:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006918:	f003 0301 	and.w	r3, r3, #1
 800691c:	2b00      	cmp	r3, #0
 800691e:	d10c      	bne.n	800693a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006920:	79fb      	ldrb	r3, [r7, #7]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d007      	beq.n	8006936 <find_volume+0x82>
 8006926:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800692a:	f003 0304 	and.w	r3, r3, #4
 800692e:	2b00      	cmp	r3, #0
 8006930:	d001      	beq.n	8006936 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006932:	230a      	movs	r3, #10
 8006934:	e1ff      	b.n	8006d36 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8006936:	2300      	movs	r3, #0
 8006938:	e1fd      	b.n	8006d36 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800693a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800693c:	2200      	movs	r2, #0
 800693e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006940:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006942:	b2da      	uxtb	r2, r3
 8006944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006946:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800694a:	785b      	ldrb	r3, [r3, #1]
 800694c:	4618      	mov	r0, r3
 800694e:	f7ff fddf 	bl	8006510 <disk_initialize>
 8006952:	4603      	mov	r3, r0
 8006954:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006958:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800695c:	f003 0301 	and.w	r3, r3, #1
 8006960:	2b00      	cmp	r3, #0
 8006962:	d001      	beq.n	8006968 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006964:	2303      	movs	r3, #3
 8006966:	e1e6      	b.n	8006d36 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006968:	79fb      	ldrb	r3, [r7, #7]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d007      	beq.n	800697e <find_volume+0xca>
 800696e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006972:	f003 0304 	and.w	r3, r3, #4
 8006976:	2b00      	cmp	r3, #0
 8006978:	d001      	beq.n	800697e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800697a:	230a      	movs	r3, #10
 800697c:	e1db      	b.n	8006d36 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800697e:	2300      	movs	r3, #0
 8006980:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006982:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006984:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006986:	f7ff ff3f 	bl	8006808 <check_fs>
 800698a:	4603      	mov	r3, r0
 800698c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006990:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006994:	2b02      	cmp	r3, #2
 8006996:	d149      	bne.n	8006a2c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006998:	2300      	movs	r3, #0
 800699a:	643b      	str	r3, [r7, #64]	; 0x40
 800699c:	e01e      	b.n	80069dc <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800699e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80069a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069a6:	011b      	lsls	r3, r3, #4
 80069a8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80069ac:	4413      	add	r3, r2
 80069ae:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80069b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b2:	3304      	adds	r3, #4
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d006      	beq.n	80069c8 <find_volume+0x114>
 80069ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069bc:	3308      	adds	r3, #8
 80069be:	4618      	mov	r0, r3
 80069c0:	f7ff fe24 	bl	800660c <ld_dword>
 80069c4:	4602      	mov	r2, r0
 80069c6:	e000      	b.n	80069ca <find_volume+0x116>
 80069c8:	2200      	movs	r2, #0
 80069ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	3358      	adds	r3, #88	; 0x58
 80069d0:	443b      	add	r3, r7
 80069d2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80069d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069d8:	3301      	adds	r3, #1
 80069da:	643b      	str	r3, [r7, #64]	; 0x40
 80069dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069de:	2b03      	cmp	r3, #3
 80069e0:	d9dd      	bls.n	800699e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80069e2:	2300      	movs	r3, #0
 80069e4:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80069e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d002      	beq.n	80069f2 <find_volume+0x13e>
 80069ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069ee:	3b01      	subs	r3, #1
 80069f0:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80069f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	3358      	adds	r3, #88	; 0x58
 80069f8:	443b      	add	r3, r7
 80069fa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80069fe:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006a00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d005      	beq.n	8006a12 <find_volume+0x15e>
 8006a06:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006a08:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006a0a:	f7ff fefd 	bl	8006808 <check_fs>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	e000      	b.n	8006a14 <find_volume+0x160>
 8006a12:	2303      	movs	r3, #3
 8006a14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006a18:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d905      	bls.n	8006a2c <find_volume+0x178>
 8006a20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a22:	3301      	adds	r3, #1
 8006a24:	643b      	str	r3, [r7, #64]	; 0x40
 8006a26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a28:	2b03      	cmp	r3, #3
 8006a2a:	d9e2      	bls.n	80069f2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006a2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a30:	2b04      	cmp	r3, #4
 8006a32:	d101      	bne.n	8006a38 <find_volume+0x184>
 8006a34:	2301      	movs	r3, #1
 8006a36:	e17e      	b.n	8006d36 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006a38:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d901      	bls.n	8006a44 <find_volume+0x190>
 8006a40:	230d      	movs	r3, #13
 8006a42:	e178      	b.n	8006d36 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a46:	3330      	adds	r3, #48	; 0x30
 8006a48:	330b      	adds	r3, #11
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f7ff fdc6 	bl	80065dc <ld_word>
 8006a50:	4603      	mov	r3, r0
 8006a52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a56:	d001      	beq.n	8006a5c <find_volume+0x1a8>
 8006a58:	230d      	movs	r3, #13
 8006a5a:	e16c      	b.n	8006d36 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a5e:	3330      	adds	r3, #48	; 0x30
 8006a60:	3316      	adds	r3, #22
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7ff fdba 	bl	80065dc <ld_word>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006a6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d106      	bne.n	8006a80 <find_volume+0x1cc>
 8006a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a74:	3330      	adds	r3, #48	; 0x30
 8006a76:	3324      	adds	r3, #36	; 0x24
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7ff fdc7 	bl	800660c <ld_dword>
 8006a7e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8006a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a82:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006a84:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a88:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8006a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a8e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a92:	789b      	ldrb	r3, [r3, #2]
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d005      	beq.n	8006aa4 <find_volume+0x1f0>
 8006a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a9a:	789b      	ldrb	r3, [r3, #2]
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d001      	beq.n	8006aa4 <find_volume+0x1f0>
 8006aa0:	230d      	movs	r3, #13
 8006aa2:	e148      	b.n	8006d36 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa6:	789b      	ldrb	r3, [r3, #2]
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006aac:	fb02 f303 	mul.w	r3, r2, r3
 8006ab0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ab4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006abc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac0:	895b      	ldrh	r3, [r3, #10]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d008      	beq.n	8006ad8 <find_volume+0x224>
 8006ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac8:	895b      	ldrh	r3, [r3, #10]
 8006aca:	461a      	mov	r2, r3
 8006acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ace:	895b      	ldrh	r3, [r3, #10]
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	4013      	ands	r3, r2
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d001      	beq.n	8006adc <find_volume+0x228>
 8006ad8:	230d      	movs	r3, #13
 8006ada:	e12c      	b.n	8006d36 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ade:	3330      	adds	r3, #48	; 0x30
 8006ae0:	3311      	adds	r3, #17
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7ff fd7a 	bl	80065dc <ld_word>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	461a      	mov	r2, r3
 8006aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aee:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006af2:	891b      	ldrh	r3, [r3, #8]
 8006af4:	f003 030f 	and.w	r3, r3, #15
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d001      	beq.n	8006b02 <find_volume+0x24e>
 8006afe:	230d      	movs	r3, #13
 8006b00:	e119      	b.n	8006d36 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b04:	3330      	adds	r3, #48	; 0x30
 8006b06:	3313      	adds	r3, #19
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f7ff fd67 	bl	80065dc <ld_word>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006b12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d106      	bne.n	8006b26 <find_volume+0x272>
 8006b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b1a:	3330      	adds	r3, #48	; 0x30
 8006b1c:	3320      	adds	r3, #32
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f7ff fd74 	bl	800660c <ld_dword>
 8006b24:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b28:	3330      	adds	r3, #48	; 0x30
 8006b2a:	330e      	adds	r3, #14
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f7ff fd55 	bl	80065dc <ld_word>
 8006b32:	4603      	mov	r3, r0
 8006b34:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006b36:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <find_volume+0x28c>
 8006b3c:	230d      	movs	r3, #13
 8006b3e:	e0fa      	b.n	8006d36 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006b40:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006b42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b44:	4413      	add	r3, r2
 8006b46:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b48:	8912      	ldrh	r2, [r2, #8]
 8006b4a:	0912      	lsrs	r2, r2, #4
 8006b4c:	b292      	uxth	r2, r2
 8006b4e:	4413      	add	r3, r2
 8006b50:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006b52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d204      	bcs.n	8006b64 <find_volume+0x2b0>
 8006b5a:	230d      	movs	r3, #13
 8006b5c:	e0eb      	b.n	8006d36 <find_volume+0x482>
 8006b5e:	bf00      	nop
 8006b60:	200005a0 	.word	0x200005a0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006b64:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b68:	1ad3      	subs	r3, r2, r3
 8006b6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b6c:	8952      	ldrh	r2, [r2, #10]
 8006b6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b72:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d101      	bne.n	8006b7e <find_volume+0x2ca>
 8006b7a:	230d      	movs	r3, #13
 8006b7c:	e0db      	b.n	8006d36 <find_volume+0x482>
		fmt = FS_FAT32;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b86:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d802      	bhi.n	8006b94 <find_volume+0x2e0>
 8006b8e:	2302      	movs	r3, #2
 8006b90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b96:	f640 72f5 	movw	r2, #4085	; 0xff5
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d802      	bhi.n	8006ba4 <find_volume+0x2f0>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba6:	1c9a      	adds	r2, r3, #2
 8006ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006baa:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8006bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006bb0:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006bb2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006bb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bb6:	441a      	add	r2, r3
 8006bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bba:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8006bbc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc0:	441a      	add	r2, r3
 8006bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bc4:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8006bc6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006bca:	2b03      	cmp	r3, #3
 8006bcc:	d11e      	bne.n	8006c0c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bd0:	3330      	adds	r3, #48	; 0x30
 8006bd2:	332a      	adds	r3, #42	; 0x2a
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	f7ff fd01 	bl	80065dc <ld_word>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d001      	beq.n	8006be4 <find_volume+0x330>
 8006be0:	230d      	movs	r3, #13
 8006be2:	e0a8      	b.n	8006d36 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006be6:	891b      	ldrh	r3, [r3, #8]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d001      	beq.n	8006bf0 <find_volume+0x33c>
 8006bec:	230d      	movs	r3, #13
 8006bee:	e0a2      	b.n	8006d36 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf2:	3330      	adds	r3, #48	; 0x30
 8006bf4:	332c      	adds	r3, #44	; 0x2c
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7ff fd08 	bl	800660c <ld_dword>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c00:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c04:	695b      	ldr	r3, [r3, #20]
 8006c06:	009b      	lsls	r3, r3, #2
 8006c08:	647b      	str	r3, [r7, #68]	; 0x44
 8006c0a:	e01f      	b.n	8006c4c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c0e:	891b      	ldrh	r3, [r3, #8]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d101      	bne.n	8006c18 <find_volume+0x364>
 8006c14:	230d      	movs	r3, #13
 8006c16:	e08e      	b.n	8006d36 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c1a:	6a1a      	ldr	r2, [r3, #32]
 8006c1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c1e:	441a      	add	r2, r3
 8006c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c22:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006c24:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006c28:	2b02      	cmp	r3, #2
 8006c2a:	d103      	bne.n	8006c34 <find_volume+0x380>
 8006c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c2e:	695b      	ldr	r3, [r3, #20]
 8006c30:	005b      	lsls	r3, r3, #1
 8006c32:	e00a      	b.n	8006c4a <find_volume+0x396>
 8006c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c36:	695a      	ldr	r2, [r3, #20]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	005b      	lsls	r3, r3, #1
 8006c3c:	4413      	add	r3, r2
 8006c3e:	085a      	lsrs	r2, r3, #1
 8006c40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c42:	695b      	ldr	r3, [r3, #20]
 8006c44:	f003 0301 	and.w	r3, r3, #1
 8006c48:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8006c4a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c4e:	699a      	ldr	r2, [r3, #24]
 8006c50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c52:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006c56:	0a5b      	lsrs	r3, r3, #9
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d201      	bcs.n	8006c60 <find_volume+0x3ac>
 8006c5c:	230d      	movs	r3, #13
 8006c5e:	e06a      	b.n	8006d36 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c62:	f04f 32ff 	mov.w	r2, #4294967295
 8006c66:	611a      	str	r2, [r3, #16]
 8006c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c6a:	691a      	ldr	r2, [r3, #16]
 8006c6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c6e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8006c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c72:	2280      	movs	r2, #128	; 0x80
 8006c74:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8006c76:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006c7a:	2b03      	cmp	r3, #3
 8006c7c:	d149      	bne.n	8006d12 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c80:	3330      	adds	r3, #48	; 0x30
 8006c82:	3330      	adds	r3, #48	; 0x30
 8006c84:	4618      	mov	r0, r3
 8006c86:	f7ff fca9 	bl	80065dc <ld_word>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d140      	bne.n	8006d12 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006c90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c92:	3301      	adds	r3, #1
 8006c94:	4619      	mov	r1, r3
 8006c96:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006c98:	f7ff fd44 	bl	8006724 <move_window>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d137      	bne.n	8006d12 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8006ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006caa:	3330      	adds	r3, #48	; 0x30
 8006cac:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f7ff fc93 	bl	80065dc <ld_word>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	461a      	mov	r2, r3
 8006cba:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d127      	bne.n	8006d12 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006cc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cc4:	3330      	adds	r3, #48	; 0x30
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f7ff fca0 	bl	800660c <ld_dword>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	4a1c      	ldr	r2, [pc, #112]	; (8006d40 <find_volume+0x48c>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d11e      	bne.n	8006d12 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cd6:	3330      	adds	r3, #48	; 0x30
 8006cd8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f7ff fc95 	bl	800660c <ld_dword>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	4a17      	ldr	r2, [pc, #92]	; (8006d44 <find_volume+0x490>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d113      	bne.n	8006d12 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8006cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cec:	3330      	adds	r3, #48	; 0x30
 8006cee:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f7ff fc8a 	bl	800660c <ld_dword>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cfc:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d00:	3330      	adds	r3, #48	; 0x30
 8006d02:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8006d06:	4618      	mov	r0, r3
 8006d08:	f7ff fc80 	bl	800660c <ld_dword>
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d10:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8006d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d14:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8006d18:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006d1a:	4b0b      	ldr	r3, [pc, #44]	; (8006d48 <find_volume+0x494>)
 8006d1c:	881b      	ldrh	r3, [r3, #0]
 8006d1e:	3301      	adds	r3, #1
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	4b09      	ldr	r3, [pc, #36]	; (8006d48 <find_volume+0x494>)
 8006d24:	801a      	strh	r2, [r3, #0]
 8006d26:	4b08      	ldr	r3, [pc, #32]	; (8006d48 <find_volume+0x494>)
 8006d28:	881a      	ldrh	r2, [r3, #0]
 8006d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d2c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8006d2e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006d30:	f7ff fc90 	bl	8006654 <clear_lock>
#endif
	return FR_OK;
 8006d34:	2300      	movs	r3, #0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3758      	adds	r7, #88	; 0x58
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	41615252 	.word	0x41615252
 8006d44:	61417272 	.word	0x61417272
 8006d48:	200005a4 	.word	0x200005a4

08006d4c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b088      	sub	sp, #32
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	4613      	mov	r3, r2
 8006d58:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8006d5e:	f107 0310 	add.w	r3, r7, #16
 8006d62:	4618      	mov	r0, r3
 8006d64:	f7ff fd0b 	bl	800677e <get_ldnumber>
 8006d68:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	da01      	bge.n	8006d74 <f_mount+0x28>
 8006d70:	230b      	movs	r3, #11
 8006d72:	e02b      	b.n	8006dcc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006d74:	4a17      	ldr	r2, [pc, #92]	; (8006dd4 <f_mount+0x88>)
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d7c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8006d7e:	69bb      	ldr	r3, [r7, #24]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d005      	beq.n	8006d90 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006d84:	69b8      	ldr	r0, [r7, #24]
 8006d86:	f7ff fc65 	bl	8006654 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d002      	beq.n	8006d9c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	490d      	ldr	r1, [pc, #52]	; (8006dd4 <f_mount+0x88>)
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <f_mount+0x66>
 8006dac:	79fb      	ldrb	r3, [r7, #7]
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d001      	beq.n	8006db6 <f_mount+0x6a>
 8006db2:	2300      	movs	r3, #0
 8006db4:	e00a      	b.n	8006dcc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006db6:	f107 010c 	add.w	r1, r7, #12
 8006dba:	f107 0308 	add.w	r3, r7, #8
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	f7ff fd77 	bl	80068b4 <find_volume>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8006dca:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3720      	adds	r7, #32
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	200005a0 	.word	0x200005a0

08006dd8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b087      	sub	sp, #28
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	60f8      	str	r0, [r7, #12]
 8006de0:	60b9      	str	r1, [r7, #8]
 8006de2:	4613      	mov	r3, r2
 8006de4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006de6:	2301      	movs	r3, #1
 8006de8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006dea:	2300      	movs	r3, #0
 8006dec:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8006dee:	4b1f      	ldr	r3, [pc, #124]	; (8006e6c <FATFS_LinkDriverEx+0x94>)
 8006df0:	7a5b      	ldrb	r3, [r3, #9]
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d131      	bne.n	8006e5c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006df8:	4b1c      	ldr	r3, [pc, #112]	; (8006e6c <FATFS_LinkDriverEx+0x94>)
 8006dfa:	7a5b      	ldrb	r3, [r3, #9]
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	461a      	mov	r2, r3
 8006e00:	4b1a      	ldr	r3, [pc, #104]	; (8006e6c <FATFS_LinkDriverEx+0x94>)
 8006e02:	2100      	movs	r1, #0
 8006e04:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8006e06:	4b19      	ldr	r3, [pc, #100]	; (8006e6c <FATFS_LinkDriverEx+0x94>)
 8006e08:	7a5b      	ldrb	r3, [r3, #9]
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	4a17      	ldr	r2, [pc, #92]	; (8006e6c <FATFS_LinkDriverEx+0x94>)
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	4413      	add	r3, r2
 8006e12:	68fa      	ldr	r2, [r7, #12]
 8006e14:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8006e16:	4b15      	ldr	r3, [pc, #84]	; (8006e6c <FATFS_LinkDriverEx+0x94>)
 8006e18:	7a5b      	ldrb	r3, [r3, #9]
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	4b13      	ldr	r3, [pc, #76]	; (8006e6c <FATFS_LinkDriverEx+0x94>)
 8006e20:	4413      	add	r3, r2
 8006e22:	79fa      	ldrb	r2, [r7, #7]
 8006e24:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006e26:	4b11      	ldr	r3, [pc, #68]	; (8006e6c <FATFS_LinkDriverEx+0x94>)
 8006e28:	7a5b      	ldrb	r3, [r3, #9]
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	1c5a      	adds	r2, r3, #1
 8006e2e:	b2d1      	uxtb	r1, r2
 8006e30:	4a0e      	ldr	r2, [pc, #56]	; (8006e6c <FATFS_LinkDriverEx+0x94>)
 8006e32:	7251      	strb	r1, [r2, #9]
 8006e34:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006e36:	7dbb      	ldrb	r3, [r7, #22]
 8006e38:	3330      	adds	r3, #48	; 0x30
 8006e3a:	b2da      	uxtb	r2, r3
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	3301      	adds	r3, #1
 8006e44:	223a      	movs	r2, #58	; 0x3a
 8006e46:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	3302      	adds	r3, #2
 8006e4c:	222f      	movs	r2, #47	; 0x2f
 8006e4e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	3303      	adds	r3, #3
 8006e54:	2200      	movs	r2, #0
 8006e56:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8006e5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	371c      	adds	r7, #28
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	200005c8 	.word	0x200005c8

08006e70 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	6839      	ldr	r1, [r7, #0]
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f7ff ffaa 	bl	8006dd8 <FATFS_LinkDriverEx>
 8006e84:	4603      	mov	r3, r0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3708      	adds	r7, #8
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
	...

08006e90 <__errno>:
 8006e90:	4b01      	ldr	r3, [pc, #4]	; (8006e98 <__errno+0x8>)
 8006e92:	6818      	ldr	r0, [r3, #0]
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	2000000c 	.word	0x2000000c

08006e9c <__libc_init_array>:
 8006e9c:	b570      	push	{r4, r5, r6, lr}
 8006e9e:	4d0d      	ldr	r5, [pc, #52]	; (8006ed4 <__libc_init_array+0x38>)
 8006ea0:	4c0d      	ldr	r4, [pc, #52]	; (8006ed8 <__libc_init_array+0x3c>)
 8006ea2:	1b64      	subs	r4, r4, r5
 8006ea4:	10a4      	asrs	r4, r4, #2
 8006ea6:	2600      	movs	r6, #0
 8006ea8:	42a6      	cmp	r6, r4
 8006eaa:	d109      	bne.n	8006ec0 <__libc_init_array+0x24>
 8006eac:	4d0b      	ldr	r5, [pc, #44]	; (8006edc <__libc_init_array+0x40>)
 8006eae:	4c0c      	ldr	r4, [pc, #48]	; (8006ee0 <__libc_init_array+0x44>)
 8006eb0:	f000 fca8 	bl	8007804 <_init>
 8006eb4:	1b64      	subs	r4, r4, r5
 8006eb6:	10a4      	asrs	r4, r4, #2
 8006eb8:	2600      	movs	r6, #0
 8006eba:	42a6      	cmp	r6, r4
 8006ebc:	d105      	bne.n	8006eca <__libc_init_array+0x2e>
 8006ebe:	bd70      	pop	{r4, r5, r6, pc}
 8006ec0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ec4:	4798      	blx	r3
 8006ec6:	3601      	adds	r6, #1
 8006ec8:	e7ee      	b.n	8006ea8 <__libc_init_array+0xc>
 8006eca:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ece:	4798      	blx	r3
 8006ed0:	3601      	adds	r6, #1
 8006ed2:	e7f2      	b.n	8006eba <__libc_init_array+0x1e>
 8006ed4:	080078dc 	.word	0x080078dc
 8006ed8:	080078dc 	.word	0x080078dc
 8006edc:	080078dc 	.word	0x080078dc
 8006ee0:	080078e0 	.word	0x080078e0

08006ee4 <memset>:
 8006ee4:	4402      	add	r2, r0
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d100      	bne.n	8006eee <memset+0xa>
 8006eec:	4770      	bx	lr
 8006eee:	f803 1b01 	strb.w	r1, [r3], #1
 8006ef2:	e7f9      	b.n	8006ee8 <memset+0x4>

08006ef4 <_vsniprintf_r>:
 8006ef4:	b530      	push	{r4, r5, lr}
 8006ef6:	4614      	mov	r4, r2
 8006ef8:	2c00      	cmp	r4, #0
 8006efa:	b09b      	sub	sp, #108	; 0x6c
 8006efc:	4605      	mov	r5, r0
 8006efe:	461a      	mov	r2, r3
 8006f00:	da05      	bge.n	8006f0e <_vsniprintf_r+0x1a>
 8006f02:	238b      	movs	r3, #139	; 0x8b
 8006f04:	6003      	str	r3, [r0, #0]
 8006f06:	f04f 30ff 	mov.w	r0, #4294967295
 8006f0a:	b01b      	add	sp, #108	; 0x6c
 8006f0c:	bd30      	pop	{r4, r5, pc}
 8006f0e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006f12:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006f16:	bf14      	ite	ne
 8006f18:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f1c:	4623      	moveq	r3, r4
 8006f1e:	9302      	str	r3, [sp, #8]
 8006f20:	9305      	str	r3, [sp, #20]
 8006f22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006f26:	9100      	str	r1, [sp, #0]
 8006f28:	9104      	str	r1, [sp, #16]
 8006f2a:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006f2e:	4669      	mov	r1, sp
 8006f30:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006f32:	f000 f875 	bl	8007020 <_svfiprintf_r>
 8006f36:	1c43      	adds	r3, r0, #1
 8006f38:	bfbc      	itt	lt
 8006f3a:	238b      	movlt	r3, #139	; 0x8b
 8006f3c:	602b      	strlt	r3, [r5, #0]
 8006f3e:	2c00      	cmp	r4, #0
 8006f40:	d0e3      	beq.n	8006f0a <_vsniprintf_r+0x16>
 8006f42:	9b00      	ldr	r3, [sp, #0]
 8006f44:	2200      	movs	r2, #0
 8006f46:	701a      	strb	r2, [r3, #0]
 8006f48:	e7df      	b.n	8006f0a <_vsniprintf_r+0x16>
	...

08006f4c <vsniprintf>:
 8006f4c:	b507      	push	{r0, r1, r2, lr}
 8006f4e:	9300      	str	r3, [sp, #0]
 8006f50:	4613      	mov	r3, r2
 8006f52:	460a      	mov	r2, r1
 8006f54:	4601      	mov	r1, r0
 8006f56:	4803      	ldr	r0, [pc, #12]	; (8006f64 <vsniprintf+0x18>)
 8006f58:	6800      	ldr	r0, [r0, #0]
 8006f5a:	f7ff ffcb 	bl	8006ef4 <_vsniprintf_r>
 8006f5e:	b003      	add	sp, #12
 8006f60:	f85d fb04 	ldr.w	pc, [sp], #4
 8006f64:	2000000c 	.word	0x2000000c

08006f68 <__ssputs_r>:
 8006f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f6c:	688e      	ldr	r6, [r1, #8]
 8006f6e:	429e      	cmp	r6, r3
 8006f70:	4682      	mov	sl, r0
 8006f72:	460c      	mov	r4, r1
 8006f74:	4690      	mov	r8, r2
 8006f76:	461f      	mov	r7, r3
 8006f78:	d838      	bhi.n	8006fec <__ssputs_r+0x84>
 8006f7a:	898a      	ldrh	r2, [r1, #12]
 8006f7c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f80:	d032      	beq.n	8006fe8 <__ssputs_r+0x80>
 8006f82:	6825      	ldr	r5, [r4, #0]
 8006f84:	6909      	ldr	r1, [r1, #16]
 8006f86:	eba5 0901 	sub.w	r9, r5, r1
 8006f8a:	6965      	ldr	r5, [r4, #20]
 8006f8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f90:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f94:	3301      	adds	r3, #1
 8006f96:	444b      	add	r3, r9
 8006f98:	106d      	asrs	r5, r5, #1
 8006f9a:	429d      	cmp	r5, r3
 8006f9c:	bf38      	it	cc
 8006f9e:	461d      	movcc	r5, r3
 8006fa0:	0553      	lsls	r3, r2, #21
 8006fa2:	d531      	bpl.n	8007008 <__ssputs_r+0xa0>
 8006fa4:	4629      	mov	r1, r5
 8006fa6:	f000 fb63 	bl	8007670 <_malloc_r>
 8006faa:	4606      	mov	r6, r0
 8006fac:	b950      	cbnz	r0, 8006fc4 <__ssputs_r+0x5c>
 8006fae:	230c      	movs	r3, #12
 8006fb0:	f8ca 3000 	str.w	r3, [sl]
 8006fb4:	89a3      	ldrh	r3, [r4, #12]
 8006fb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fba:	81a3      	strh	r3, [r4, #12]
 8006fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8006fc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fc4:	6921      	ldr	r1, [r4, #16]
 8006fc6:	464a      	mov	r2, r9
 8006fc8:	f000 fabe 	bl	8007548 <memcpy>
 8006fcc:	89a3      	ldrh	r3, [r4, #12]
 8006fce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006fd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fd6:	81a3      	strh	r3, [r4, #12]
 8006fd8:	6126      	str	r6, [r4, #16]
 8006fda:	6165      	str	r5, [r4, #20]
 8006fdc:	444e      	add	r6, r9
 8006fde:	eba5 0509 	sub.w	r5, r5, r9
 8006fe2:	6026      	str	r6, [r4, #0]
 8006fe4:	60a5      	str	r5, [r4, #8]
 8006fe6:	463e      	mov	r6, r7
 8006fe8:	42be      	cmp	r6, r7
 8006fea:	d900      	bls.n	8006fee <__ssputs_r+0x86>
 8006fec:	463e      	mov	r6, r7
 8006fee:	6820      	ldr	r0, [r4, #0]
 8006ff0:	4632      	mov	r2, r6
 8006ff2:	4641      	mov	r1, r8
 8006ff4:	f000 fab6 	bl	8007564 <memmove>
 8006ff8:	68a3      	ldr	r3, [r4, #8]
 8006ffa:	1b9b      	subs	r3, r3, r6
 8006ffc:	60a3      	str	r3, [r4, #8]
 8006ffe:	6823      	ldr	r3, [r4, #0]
 8007000:	4433      	add	r3, r6
 8007002:	6023      	str	r3, [r4, #0]
 8007004:	2000      	movs	r0, #0
 8007006:	e7db      	b.n	8006fc0 <__ssputs_r+0x58>
 8007008:	462a      	mov	r2, r5
 800700a:	f000 fba5 	bl	8007758 <_realloc_r>
 800700e:	4606      	mov	r6, r0
 8007010:	2800      	cmp	r0, #0
 8007012:	d1e1      	bne.n	8006fd8 <__ssputs_r+0x70>
 8007014:	6921      	ldr	r1, [r4, #16]
 8007016:	4650      	mov	r0, sl
 8007018:	f000 fabe 	bl	8007598 <_free_r>
 800701c:	e7c7      	b.n	8006fae <__ssputs_r+0x46>
	...

08007020 <_svfiprintf_r>:
 8007020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007024:	4698      	mov	r8, r3
 8007026:	898b      	ldrh	r3, [r1, #12]
 8007028:	061b      	lsls	r3, r3, #24
 800702a:	b09d      	sub	sp, #116	; 0x74
 800702c:	4607      	mov	r7, r0
 800702e:	460d      	mov	r5, r1
 8007030:	4614      	mov	r4, r2
 8007032:	d50e      	bpl.n	8007052 <_svfiprintf_r+0x32>
 8007034:	690b      	ldr	r3, [r1, #16]
 8007036:	b963      	cbnz	r3, 8007052 <_svfiprintf_r+0x32>
 8007038:	2140      	movs	r1, #64	; 0x40
 800703a:	f000 fb19 	bl	8007670 <_malloc_r>
 800703e:	6028      	str	r0, [r5, #0]
 8007040:	6128      	str	r0, [r5, #16]
 8007042:	b920      	cbnz	r0, 800704e <_svfiprintf_r+0x2e>
 8007044:	230c      	movs	r3, #12
 8007046:	603b      	str	r3, [r7, #0]
 8007048:	f04f 30ff 	mov.w	r0, #4294967295
 800704c:	e0d1      	b.n	80071f2 <_svfiprintf_r+0x1d2>
 800704e:	2340      	movs	r3, #64	; 0x40
 8007050:	616b      	str	r3, [r5, #20]
 8007052:	2300      	movs	r3, #0
 8007054:	9309      	str	r3, [sp, #36]	; 0x24
 8007056:	2320      	movs	r3, #32
 8007058:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800705c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007060:	2330      	movs	r3, #48	; 0x30
 8007062:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800720c <_svfiprintf_r+0x1ec>
 8007066:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800706a:	f04f 0901 	mov.w	r9, #1
 800706e:	4623      	mov	r3, r4
 8007070:	469a      	mov	sl, r3
 8007072:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007076:	b10a      	cbz	r2, 800707c <_svfiprintf_r+0x5c>
 8007078:	2a25      	cmp	r2, #37	; 0x25
 800707a:	d1f9      	bne.n	8007070 <_svfiprintf_r+0x50>
 800707c:	ebba 0b04 	subs.w	fp, sl, r4
 8007080:	d00b      	beq.n	800709a <_svfiprintf_r+0x7a>
 8007082:	465b      	mov	r3, fp
 8007084:	4622      	mov	r2, r4
 8007086:	4629      	mov	r1, r5
 8007088:	4638      	mov	r0, r7
 800708a:	f7ff ff6d 	bl	8006f68 <__ssputs_r>
 800708e:	3001      	adds	r0, #1
 8007090:	f000 80aa 	beq.w	80071e8 <_svfiprintf_r+0x1c8>
 8007094:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007096:	445a      	add	r2, fp
 8007098:	9209      	str	r2, [sp, #36]	; 0x24
 800709a:	f89a 3000 	ldrb.w	r3, [sl]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f000 80a2 	beq.w	80071e8 <_svfiprintf_r+0x1c8>
 80070a4:	2300      	movs	r3, #0
 80070a6:	f04f 32ff 	mov.w	r2, #4294967295
 80070aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070ae:	f10a 0a01 	add.w	sl, sl, #1
 80070b2:	9304      	str	r3, [sp, #16]
 80070b4:	9307      	str	r3, [sp, #28]
 80070b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070ba:	931a      	str	r3, [sp, #104]	; 0x68
 80070bc:	4654      	mov	r4, sl
 80070be:	2205      	movs	r2, #5
 80070c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070c4:	4851      	ldr	r0, [pc, #324]	; (800720c <_svfiprintf_r+0x1ec>)
 80070c6:	f7f9 f8ab 	bl	8000220 <memchr>
 80070ca:	9a04      	ldr	r2, [sp, #16]
 80070cc:	b9d8      	cbnz	r0, 8007106 <_svfiprintf_r+0xe6>
 80070ce:	06d0      	lsls	r0, r2, #27
 80070d0:	bf44      	itt	mi
 80070d2:	2320      	movmi	r3, #32
 80070d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070d8:	0711      	lsls	r1, r2, #28
 80070da:	bf44      	itt	mi
 80070dc:	232b      	movmi	r3, #43	; 0x2b
 80070de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070e2:	f89a 3000 	ldrb.w	r3, [sl]
 80070e6:	2b2a      	cmp	r3, #42	; 0x2a
 80070e8:	d015      	beq.n	8007116 <_svfiprintf_r+0xf6>
 80070ea:	9a07      	ldr	r2, [sp, #28]
 80070ec:	4654      	mov	r4, sl
 80070ee:	2000      	movs	r0, #0
 80070f0:	f04f 0c0a 	mov.w	ip, #10
 80070f4:	4621      	mov	r1, r4
 80070f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070fa:	3b30      	subs	r3, #48	; 0x30
 80070fc:	2b09      	cmp	r3, #9
 80070fe:	d94e      	bls.n	800719e <_svfiprintf_r+0x17e>
 8007100:	b1b0      	cbz	r0, 8007130 <_svfiprintf_r+0x110>
 8007102:	9207      	str	r2, [sp, #28]
 8007104:	e014      	b.n	8007130 <_svfiprintf_r+0x110>
 8007106:	eba0 0308 	sub.w	r3, r0, r8
 800710a:	fa09 f303 	lsl.w	r3, r9, r3
 800710e:	4313      	orrs	r3, r2
 8007110:	9304      	str	r3, [sp, #16]
 8007112:	46a2      	mov	sl, r4
 8007114:	e7d2      	b.n	80070bc <_svfiprintf_r+0x9c>
 8007116:	9b03      	ldr	r3, [sp, #12]
 8007118:	1d19      	adds	r1, r3, #4
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	9103      	str	r1, [sp, #12]
 800711e:	2b00      	cmp	r3, #0
 8007120:	bfbb      	ittet	lt
 8007122:	425b      	neglt	r3, r3
 8007124:	f042 0202 	orrlt.w	r2, r2, #2
 8007128:	9307      	strge	r3, [sp, #28]
 800712a:	9307      	strlt	r3, [sp, #28]
 800712c:	bfb8      	it	lt
 800712e:	9204      	strlt	r2, [sp, #16]
 8007130:	7823      	ldrb	r3, [r4, #0]
 8007132:	2b2e      	cmp	r3, #46	; 0x2e
 8007134:	d10c      	bne.n	8007150 <_svfiprintf_r+0x130>
 8007136:	7863      	ldrb	r3, [r4, #1]
 8007138:	2b2a      	cmp	r3, #42	; 0x2a
 800713a:	d135      	bne.n	80071a8 <_svfiprintf_r+0x188>
 800713c:	9b03      	ldr	r3, [sp, #12]
 800713e:	1d1a      	adds	r2, r3, #4
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	9203      	str	r2, [sp, #12]
 8007144:	2b00      	cmp	r3, #0
 8007146:	bfb8      	it	lt
 8007148:	f04f 33ff 	movlt.w	r3, #4294967295
 800714c:	3402      	adds	r4, #2
 800714e:	9305      	str	r3, [sp, #20]
 8007150:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800721c <_svfiprintf_r+0x1fc>
 8007154:	7821      	ldrb	r1, [r4, #0]
 8007156:	2203      	movs	r2, #3
 8007158:	4650      	mov	r0, sl
 800715a:	f7f9 f861 	bl	8000220 <memchr>
 800715e:	b140      	cbz	r0, 8007172 <_svfiprintf_r+0x152>
 8007160:	2340      	movs	r3, #64	; 0x40
 8007162:	eba0 000a 	sub.w	r0, r0, sl
 8007166:	fa03 f000 	lsl.w	r0, r3, r0
 800716a:	9b04      	ldr	r3, [sp, #16]
 800716c:	4303      	orrs	r3, r0
 800716e:	3401      	adds	r4, #1
 8007170:	9304      	str	r3, [sp, #16]
 8007172:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007176:	4826      	ldr	r0, [pc, #152]	; (8007210 <_svfiprintf_r+0x1f0>)
 8007178:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800717c:	2206      	movs	r2, #6
 800717e:	f7f9 f84f 	bl	8000220 <memchr>
 8007182:	2800      	cmp	r0, #0
 8007184:	d038      	beq.n	80071f8 <_svfiprintf_r+0x1d8>
 8007186:	4b23      	ldr	r3, [pc, #140]	; (8007214 <_svfiprintf_r+0x1f4>)
 8007188:	bb1b      	cbnz	r3, 80071d2 <_svfiprintf_r+0x1b2>
 800718a:	9b03      	ldr	r3, [sp, #12]
 800718c:	3307      	adds	r3, #7
 800718e:	f023 0307 	bic.w	r3, r3, #7
 8007192:	3308      	adds	r3, #8
 8007194:	9303      	str	r3, [sp, #12]
 8007196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007198:	4433      	add	r3, r6
 800719a:	9309      	str	r3, [sp, #36]	; 0x24
 800719c:	e767      	b.n	800706e <_svfiprintf_r+0x4e>
 800719e:	fb0c 3202 	mla	r2, ip, r2, r3
 80071a2:	460c      	mov	r4, r1
 80071a4:	2001      	movs	r0, #1
 80071a6:	e7a5      	b.n	80070f4 <_svfiprintf_r+0xd4>
 80071a8:	2300      	movs	r3, #0
 80071aa:	3401      	adds	r4, #1
 80071ac:	9305      	str	r3, [sp, #20]
 80071ae:	4619      	mov	r1, r3
 80071b0:	f04f 0c0a 	mov.w	ip, #10
 80071b4:	4620      	mov	r0, r4
 80071b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071ba:	3a30      	subs	r2, #48	; 0x30
 80071bc:	2a09      	cmp	r2, #9
 80071be:	d903      	bls.n	80071c8 <_svfiprintf_r+0x1a8>
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d0c5      	beq.n	8007150 <_svfiprintf_r+0x130>
 80071c4:	9105      	str	r1, [sp, #20]
 80071c6:	e7c3      	b.n	8007150 <_svfiprintf_r+0x130>
 80071c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80071cc:	4604      	mov	r4, r0
 80071ce:	2301      	movs	r3, #1
 80071d0:	e7f0      	b.n	80071b4 <_svfiprintf_r+0x194>
 80071d2:	ab03      	add	r3, sp, #12
 80071d4:	9300      	str	r3, [sp, #0]
 80071d6:	462a      	mov	r2, r5
 80071d8:	4b0f      	ldr	r3, [pc, #60]	; (8007218 <_svfiprintf_r+0x1f8>)
 80071da:	a904      	add	r1, sp, #16
 80071dc:	4638      	mov	r0, r7
 80071de:	f3af 8000 	nop.w
 80071e2:	1c42      	adds	r2, r0, #1
 80071e4:	4606      	mov	r6, r0
 80071e6:	d1d6      	bne.n	8007196 <_svfiprintf_r+0x176>
 80071e8:	89ab      	ldrh	r3, [r5, #12]
 80071ea:	065b      	lsls	r3, r3, #25
 80071ec:	f53f af2c 	bmi.w	8007048 <_svfiprintf_r+0x28>
 80071f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071f2:	b01d      	add	sp, #116	; 0x74
 80071f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071f8:	ab03      	add	r3, sp, #12
 80071fa:	9300      	str	r3, [sp, #0]
 80071fc:	462a      	mov	r2, r5
 80071fe:	4b06      	ldr	r3, [pc, #24]	; (8007218 <_svfiprintf_r+0x1f8>)
 8007200:	a904      	add	r1, sp, #16
 8007202:	4638      	mov	r0, r7
 8007204:	f000 f87a 	bl	80072fc <_printf_i>
 8007208:	e7eb      	b.n	80071e2 <_svfiprintf_r+0x1c2>
 800720a:	bf00      	nop
 800720c:	080078a0 	.word	0x080078a0
 8007210:	080078aa 	.word	0x080078aa
 8007214:	00000000 	.word	0x00000000
 8007218:	08006f69 	.word	0x08006f69
 800721c:	080078a6 	.word	0x080078a6

08007220 <_printf_common>:
 8007220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007224:	4616      	mov	r6, r2
 8007226:	4699      	mov	r9, r3
 8007228:	688a      	ldr	r2, [r1, #8]
 800722a:	690b      	ldr	r3, [r1, #16]
 800722c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007230:	4293      	cmp	r3, r2
 8007232:	bfb8      	it	lt
 8007234:	4613      	movlt	r3, r2
 8007236:	6033      	str	r3, [r6, #0]
 8007238:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800723c:	4607      	mov	r7, r0
 800723e:	460c      	mov	r4, r1
 8007240:	b10a      	cbz	r2, 8007246 <_printf_common+0x26>
 8007242:	3301      	adds	r3, #1
 8007244:	6033      	str	r3, [r6, #0]
 8007246:	6823      	ldr	r3, [r4, #0]
 8007248:	0699      	lsls	r1, r3, #26
 800724a:	bf42      	ittt	mi
 800724c:	6833      	ldrmi	r3, [r6, #0]
 800724e:	3302      	addmi	r3, #2
 8007250:	6033      	strmi	r3, [r6, #0]
 8007252:	6825      	ldr	r5, [r4, #0]
 8007254:	f015 0506 	ands.w	r5, r5, #6
 8007258:	d106      	bne.n	8007268 <_printf_common+0x48>
 800725a:	f104 0a19 	add.w	sl, r4, #25
 800725e:	68e3      	ldr	r3, [r4, #12]
 8007260:	6832      	ldr	r2, [r6, #0]
 8007262:	1a9b      	subs	r3, r3, r2
 8007264:	42ab      	cmp	r3, r5
 8007266:	dc26      	bgt.n	80072b6 <_printf_common+0x96>
 8007268:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800726c:	1e13      	subs	r3, r2, #0
 800726e:	6822      	ldr	r2, [r4, #0]
 8007270:	bf18      	it	ne
 8007272:	2301      	movne	r3, #1
 8007274:	0692      	lsls	r2, r2, #26
 8007276:	d42b      	bmi.n	80072d0 <_printf_common+0xb0>
 8007278:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800727c:	4649      	mov	r1, r9
 800727e:	4638      	mov	r0, r7
 8007280:	47c0      	blx	r8
 8007282:	3001      	adds	r0, #1
 8007284:	d01e      	beq.n	80072c4 <_printf_common+0xa4>
 8007286:	6823      	ldr	r3, [r4, #0]
 8007288:	68e5      	ldr	r5, [r4, #12]
 800728a:	6832      	ldr	r2, [r6, #0]
 800728c:	f003 0306 	and.w	r3, r3, #6
 8007290:	2b04      	cmp	r3, #4
 8007292:	bf08      	it	eq
 8007294:	1aad      	subeq	r5, r5, r2
 8007296:	68a3      	ldr	r3, [r4, #8]
 8007298:	6922      	ldr	r2, [r4, #16]
 800729a:	bf0c      	ite	eq
 800729c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072a0:	2500      	movne	r5, #0
 80072a2:	4293      	cmp	r3, r2
 80072a4:	bfc4      	itt	gt
 80072a6:	1a9b      	subgt	r3, r3, r2
 80072a8:	18ed      	addgt	r5, r5, r3
 80072aa:	2600      	movs	r6, #0
 80072ac:	341a      	adds	r4, #26
 80072ae:	42b5      	cmp	r5, r6
 80072b0:	d11a      	bne.n	80072e8 <_printf_common+0xc8>
 80072b2:	2000      	movs	r0, #0
 80072b4:	e008      	b.n	80072c8 <_printf_common+0xa8>
 80072b6:	2301      	movs	r3, #1
 80072b8:	4652      	mov	r2, sl
 80072ba:	4649      	mov	r1, r9
 80072bc:	4638      	mov	r0, r7
 80072be:	47c0      	blx	r8
 80072c0:	3001      	adds	r0, #1
 80072c2:	d103      	bne.n	80072cc <_printf_common+0xac>
 80072c4:	f04f 30ff 	mov.w	r0, #4294967295
 80072c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072cc:	3501      	adds	r5, #1
 80072ce:	e7c6      	b.n	800725e <_printf_common+0x3e>
 80072d0:	18e1      	adds	r1, r4, r3
 80072d2:	1c5a      	adds	r2, r3, #1
 80072d4:	2030      	movs	r0, #48	; 0x30
 80072d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80072da:	4422      	add	r2, r4
 80072dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80072e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80072e4:	3302      	adds	r3, #2
 80072e6:	e7c7      	b.n	8007278 <_printf_common+0x58>
 80072e8:	2301      	movs	r3, #1
 80072ea:	4622      	mov	r2, r4
 80072ec:	4649      	mov	r1, r9
 80072ee:	4638      	mov	r0, r7
 80072f0:	47c0      	blx	r8
 80072f2:	3001      	adds	r0, #1
 80072f4:	d0e6      	beq.n	80072c4 <_printf_common+0xa4>
 80072f6:	3601      	adds	r6, #1
 80072f8:	e7d9      	b.n	80072ae <_printf_common+0x8e>
	...

080072fc <_printf_i>:
 80072fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007300:	7e0f      	ldrb	r7, [r1, #24]
 8007302:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007304:	2f78      	cmp	r7, #120	; 0x78
 8007306:	4691      	mov	r9, r2
 8007308:	4680      	mov	r8, r0
 800730a:	460c      	mov	r4, r1
 800730c:	469a      	mov	sl, r3
 800730e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007312:	d807      	bhi.n	8007324 <_printf_i+0x28>
 8007314:	2f62      	cmp	r7, #98	; 0x62
 8007316:	d80a      	bhi.n	800732e <_printf_i+0x32>
 8007318:	2f00      	cmp	r7, #0
 800731a:	f000 80d8 	beq.w	80074ce <_printf_i+0x1d2>
 800731e:	2f58      	cmp	r7, #88	; 0x58
 8007320:	f000 80a3 	beq.w	800746a <_printf_i+0x16e>
 8007324:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007328:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800732c:	e03a      	b.n	80073a4 <_printf_i+0xa8>
 800732e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007332:	2b15      	cmp	r3, #21
 8007334:	d8f6      	bhi.n	8007324 <_printf_i+0x28>
 8007336:	a101      	add	r1, pc, #4	; (adr r1, 800733c <_printf_i+0x40>)
 8007338:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800733c:	08007395 	.word	0x08007395
 8007340:	080073a9 	.word	0x080073a9
 8007344:	08007325 	.word	0x08007325
 8007348:	08007325 	.word	0x08007325
 800734c:	08007325 	.word	0x08007325
 8007350:	08007325 	.word	0x08007325
 8007354:	080073a9 	.word	0x080073a9
 8007358:	08007325 	.word	0x08007325
 800735c:	08007325 	.word	0x08007325
 8007360:	08007325 	.word	0x08007325
 8007364:	08007325 	.word	0x08007325
 8007368:	080074b5 	.word	0x080074b5
 800736c:	080073d9 	.word	0x080073d9
 8007370:	08007497 	.word	0x08007497
 8007374:	08007325 	.word	0x08007325
 8007378:	08007325 	.word	0x08007325
 800737c:	080074d7 	.word	0x080074d7
 8007380:	08007325 	.word	0x08007325
 8007384:	080073d9 	.word	0x080073d9
 8007388:	08007325 	.word	0x08007325
 800738c:	08007325 	.word	0x08007325
 8007390:	0800749f 	.word	0x0800749f
 8007394:	682b      	ldr	r3, [r5, #0]
 8007396:	1d1a      	adds	r2, r3, #4
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	602a      	str	r2, [r5, #0]
 800739c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073a4:	2301      	movs	r3, #1
 80073a6:	e0a3      	b.n	80074f0 <_printf_i+0x1f4>
 80073a8:	6820      	ldr	r0, [r4, #0]
 80073aa:	6829      	ldr	r1, [r5, #0]
 80073ac:	0606      	lsls	r6, r0, #24
 80073ae:	f101 0304 	add.w	r3, r1, #4
 80073b2:	d50a      	bpl.n	80073ca <_printf_i+0xce>
 80073b4:	680e      	ldr	r6, [r1, #0]
 80073b6:	602b      	str	r3, [r5, #0]
 80073b8:	2e00      	cmp	r6, #0
 80073ba:	da03      	bge.n	80073c4 <_printf_i+0xc8>
 80073bc:	232d      	movs	r3, #45	; 0x2d
 80073be:	4276      	negs	r6, r6
 80073c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073c4:	485e      	ldr	r0, [pc, #376]	; (8007540 <_printf_i+0x244>)
 80073c6:	230a      	movs	r3, #10
 80073c8:	e019      	b.n	80073fe <_printf_i+0x102>
 80073ca:	680e      	ldr	r6, [r1, #0]
 80073cc:	602b      	str	r3, [r5, #0]
 80073ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80073d2:	bf18      	it	ne
 80073d4:	b236      	sxthne	r6, r6
 80073d6:	e7ef      	b.n	80073b8 <_printf_i+0xbc>
 80073d8:	682b      	ldr	r3, [r5, #0]
 80073da:	6820      	ldr	r0, [r4, #0]
 80073dc:	1d19      	adds	r1, r3, #4
 80073de:	6029      	str	r1, [r5, #0]
 80073e0:	0601      	lsls	r1, r0, #24
 80073e2:	d501      	bpl.n	80073e8 <_printf_i+0xec>
 80073e4:	681e      	ldr	r6, [r3, #0]
 80073e6:	e002      	b.n	80073ee <_printf_i+0xf2>
 80073e8:	0646      	lsls	r6, r0, #25
 80073ea:	d5fb      	bpl.n	80073e4 <_printf_i+0xe8>
 80073ec:	881e      	ldrh	r6, [r3, #0]
 80073ee:	4854      	ldr	r0, [pc, #336]	; (8007540 <_printf_i+0x244>)
 80073f0:	2f6f      	cmp	r7, #111	; 0x6f
 80073f2:	bf0c      	ite	eq
 80073f4:	2308      	moveq	r3, #8
 80073f6:	230a      	movne	r3, #10
 80073f8:	2100      	movs	r1, #0
 80073fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80073fe:	6865      	ldr	r5, [r4, #4]
 8007400:	60a5      	str	r5, [r4, #8]
 8007402:	2d00      	cmp	r5, #0
 8007404:	bfa2      	ittt	ge
 8007406:	6821      	ldrge	r1, [r4, #0]
 8007408:	f021 0104 	bicge.w	r1, r1, #4
 800740c:	6021      	strge	r1, [r4, #0]
 800740e:	b90e      	cbnz	r6, 8007414 <_printf_i+0x118>
 8007410:	2d00      	cmp	r5, #0
 8007412:	d04d      	beq.n	80074b0 <_printf_i+0x1b4>
 8007414:	4615      	mov	r5, r2
 8007416:	fbb6 f1f3 	udiv	r1, r6, r3
 800741a:	fb03 6711 	mls	r7, r3, r1, r6
 800741e:	5dc7      	ldrb	r7, [r0, r7]
 8007420:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007424:	4637      	mov	r7, r6
 8007426:	42bb      	cmp	r3, r7
 8007428:	460e      	mov	r6, r1
 800742a:	d9f4      	bls.n	8007416 <_printf_i+0x11a>
 800742c:	2b08      	cmp	r3, #8
 800742e:	d10b      	bne.n	8007448 <_printf_i+0x14c>
 8007430:	6823      	ldr	r3, [r4, #0]
 8007432:	07de      	lsls	r6, r3, #31
 8007434:	d508      	bpl.n	8007448 <_printf_i+0x14c>
 8007436:	6923      	ldr	r3, [r4, #16]
 8007438:	6861      	ldr	r1, [r4, #4]
 800743a:	4299      	cmp	r1, r3
 800743c:	bfde      	ittt	le
 800743e:	2330      	movle	r3, #48	; 0x30
 8007440:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007444:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007448:	1b52      	subs	r2, r2, r5
 800744a:	6122      	str	r2, [r4, #16]
 800744c:	f8cd a000 	str.w	sl, [sp]
 8007450:	464b      	mov	r3, r9
 8007452:	aa03      	add	r2, sp, #12
 8007454:	4621      	mov	r1, r4
 8007456:	4640      	mov	r0, r8
 8007458:	f7ff fee2 	bl	8007220 <_printf_common>
 800745c:	3001      	adds	r0, #1
 800745e:	d14c      	bne.n	80074fa <_printf_i+0x1fe>
 8007460:	f04f 30ff 	mov.w	r0, #4294967295
 8007464:	b004      	add	sp, #16
 8007466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800746a:	4835      	ldr	r0, [pc, #212]	; (8007540 <_printf_i+0x244>)
 800746c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007470:	6829      	ldr	r1, [r5, #0]
 8007472:	6823      	ldr	r3, [r4, #0]
 8007474:	f851 6b04 	ldr.w	r6, [r1], #4
 8007478:	6029      	str	r1, [r5, #0]
 800747a:	061d      	lsls	r5, r3, #24
 800747c:	d514      	bpl.n	80074a8 <_printf_i+0x1ac>
 800747e:	07df      	lsls	r7, r3, #31
 8007480:	bf44      	itt	mi
 8007482:	f043 0320 	orrmi.w	r3, r3, #32
 8007486:	6023      	strmi	r3, [r4, #0]
 8007488:	b91e      	cbnz	r6, 8007492 <_printf_i+0x196>
 800748a:	6823      	ldr	r3, [r4, #0]
 800748c:	f023 0320 	bic.w	r3, r3, #32
 8007490:	6023      	str	r3, [r4, #0]
 8007492:	2310      	movs	r3, #16
 8007494:	e7b0      	b.n	80073f8 <_printf_i+0xfc>
 8007496:	6823      	ldr	r3, [r4, #0]
 8007498:	f043 0320 	orr.w	r3, r3, #32
 800749c:	6023      	str	r3, [r4, #0]
 800749e:	2378      	movs	r3, #120	; 0x78
 80074a0:	4828      	ldr	r0, [pc, #160]	; (8007544 <_printf_i+0x248>)
 80074a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80074a6:	e7e3      	b.n	8007470 <_printf_i+0x174>
 80074a8:	0659      	lsls	r1, r3, #25
 80074aa:	bf48      	it	mi
 80074ac:	b2b6      	uxthmi	r6, r6
 80074ae:	e7e6      	b.n	800747e <_printf_i+0x182>
 80074b0:	4615      	mov	r5, r2
 80074b2:	e7bb      	b.n	800742c <_printf_i+0x130>
 80074b4:	682b      	ldr	r3, [r5, #0]
 80074b6:	6826      	ldr	r6, [r4, #0]
 80074b8:	6961      	ldr	r1, [r4, #20]
 80074ba:	1d18      	adds	r0, r3, #4
 80074bc:	6028      	str	r0, [r5, #0]
 80074be:	0635      	lsls	r5, r6, #24
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	d501      	bpl.n	80074c8 <_printf_i+0x1cc>
 80074c4:	6019      	str	r1, [r3, #0]
 80074c6:	e002      	b.n	80074ce <_printf_i+0x1d2>
 80074c8:	0670      	lsls	r0, r6, #25
 80074ca:	d5fb      	bpl.n	80074c4 <_printf_i+0x1c8>
 80074cc:	8019      	strh	r1, [r3, #0]
 80074ce:	2300      	movs	r3, #0
 80074d0:	6123      	str	r3, [r4, #16]
 80074d2:	4615      	mov	r5, r2
 80074d4:	e7ba      	b.n	800744c <_printf_i+0x150>
 80074d6:	682b      	ldr	r3, [r5, #0]
 80074d8:	1d1a      	adds	r2, r3, #4
 80074da:	602a      	str	r2, [r5, #0]
 80074dc:	681d      	ldr	r5, [r3, #0]
 80074de:	6862      	ldr	r2, [r4, #4]
 80074e0:	2100      	movs	r1, #0
 80074e2:	4628      	mov	r0, r5
 80074e4:	f7f8 fe9c 	bl	8000220 <memchr>
 80074e8:	b108      	cbz	r0, 80074ee <_printf_i+0x1f2>
 80074ea:	1b40      	subs	r0, r0, r5
 80074ec:	6060      	str	r0, [r4, #4]
 80074ee:	6863      	ldr	r3, [r4, #4]
 80074f0:	6123      	str	r3, [r4, #16]
 80074f2:	2300      	movs	r3, #0
 80074f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074f8:	e7a8      	b.n	800744c <_printf_i+0x150>
 80074fa:	6923      	ldr	r3, [r4, #16]
 80074fc:	462a      	mov	r2, r5
 80074fe:	4649      	mov	r1, r9
 8007500:	4640      	mov	r0, r8
 8007502:	47d0      	blx	sl
 8007504:	3001      	adds	r0, #1
 8007506:	d0ab      	beq.n	8007460 <_printf_i+0x164>
 8007508:	6823      	ldr	r3, [r4, #0]
 800750a:	079b      	lsls	r3, r3, #30
 800750c:	d413      	bmi.n	8007536 <_printf_i+0x23a>
 800750e:	68e0      	ldr	r0, [r4, #12]
 8007510:	9b03      	ldr	r3, [sp, #12]
 8007512:	4298      	cmp	r0, r3
 8007514:	bfb8      	it	lt
 8007516:	4618      	movlt	r0, r3
 8007518:	e7a4      	b.n	8007464 <_printf_i+0x168>
 800751a:	2301      	movs	r3, #1
 800751c:	4632      	mov	r2, r6
 800751e:	4649      	mov	r1, r9
 8007520:	4640      	mov	r0, r8
 8007522:	47d0      	blx	sl
 8007524:	3001      	adds	r0, #1
 8007526:	d09b      	beq.n	8007460 <_printf_i+0x164>
 8007528:	3501      	adds	r5, #1
 800752a:	68e3      	ldr	r3, [r4, #12]
 800752c:	9903      	ldr	r1, [sp, #12]
 800752e:	1a5b      	subs	r3, r3, r1
 8007530:	42ab      	cmp	r3, r5
 8007532:	dcf2      	bgt.n	800751a <_printf_i+0x21e>
 8007534:	e7eb      	b.n	800750e <_printf_i+0x212>
 8007536:	2500      	movs	r5, #0
 8007538:	f104 0619 	add.w	r6, r4, #25
 800753c:	e7f5      	b.n	800752a <_printf_i+0x22e>
 800753e:	bf00      	nop
 8007540:	080078b1 	.word	0x080078b1
 8007544:	080078c2 	.word	0x080078c2

08007548 <memcpy>:
 8007548:	440a      	add	r2, r1
 800754a:	4291      	cmp	r1, r2
 800754c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007550:	d100      	bne.n	8007554 <memcpy+0xc>
 8007552:	4770      	bx	lr
 8007554:	b510      	push	{r4, lr}
 8007556:	f811 4b01 	ldrb.w	r4, [r1], #1
 800755a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800755e:	4291      	cmp	r1, r2
 8007560:	d1f9      	bne.n	8007556 <memcpy+0xe>
 8007562:	bd10      	pop	{r4, pc}

08007564 <memmove>:
 8007564:	4288      	cmp	r0, r1
 8007566:	b510      	push	{r4, lr}
 8007568:	eb01 0402 	add.w	r4, r1, r2
 800756c:	d902      	bls.n	8007574 <memmove+0x10>
 800756e:	4284      	cmp	r4, r0
 8007570:	4623      	mov	r3, r4
 8007572:	d807      	bhi.n	8007584 <memmove+0x20>
 8007574:	1e43      	subs	r3, r0, #1
 8007576:	42a1      	cmp	r1, r4
 8007578:	d008      	beq.n	800758c <memmove+0x28>
 800757a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800757e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007582:	e7f8      	b.n	8007576 <memmove+0x12>
 8007584:	4402      	add	r2, r0
 8007586:	4601      	mov	r1, r0
 8007588:	428a      	cmp	r2, r1
 800758a:	d100      	bne.n	800758e <memmove+0x2a>
 800758c:	bd10      	pop	{r4, pc}
 800758e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007592:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007596:	e7f7      	b.n	8007588 <memmove+0x24>

08007598 <_free_r>:
 8007598:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800759a:	2900      	cmp	r1, #0
 800759c:	d044      	beq.n	8007628 <_free_r+0x90>
 800759e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075a2:	9001      	str	r0, [sp, #4]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	f1a1 0404 	sub.w	r4, r1, #4
 80075aa:	bfb8      	it	lt
 80075ac:	18e4      	addlt	r4, r4, r3
 80075ae:	f000 f913 	bl	80077d8 <__malloc_lock>
 80075b2:	4a1e      	ldr	r2, [pc, #120]	; (800762c <_free_r+0x94>)
 80075b4:	9801      	ldr	r0, [sp, #4]
 80075b6:	6813      	ldr	r3, [r2, #0]
 80075b8:	b933      	cbnz	r3, 80075c8 <_free_r+0x30>
 80075ba:	6063      	str	r3, [r4, #4]
 80075bc:	6014      	str	r4, [r2, #0]
 80075be:	b003      	add	sp, #12
 80075c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80075c4:	f000 b90e 	b.w	80077e4 <__malloc_unlock>
 80075c8:	42a3      	cmp	r3, r4
 80075ca:	d908      	bls.n	80075de <_free_r+0x46>
 80075cc:	6825      	ldr	r5, [r4, #0]
 80075ce:	1961      	adds	r1, r4, r5
 80075d0:	428b      	cmp	r3, r1
 80075d2:	bf01      	itttt	eq
 80075d4:	6819      	ldreq	r1, [r3, #0]
 80075d6:	685b      	ldreq	r3, [r3, #4]
 80075d8:	1949      	addeq	r1, r1, r5
 80075da:	6021      	streq	r1, [r4, #0]
 80075dc:	e7ed      	b.n	80075ba <_free_r+0x22>
 80075de:	461a      	mov	r2, r3
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	b10b      	cbz	r3, 80075e8 <_free_r+0x50>
 80075e4:	42a3      	cmp	r3, r4
 80075e6:	d9fa      	bls.n	80075de <_free_r+0x46>
 80075e8:	6811      	ldr	r1, [r2, #0]
 80075ea:	1855      	adds	r5, r2, r1
 80075ec:	42a5      	cmp	r5, r4
 80075ee:	d10b      	bne.n	8007608 <_free_r+0x70>
 80075f0:	6824      	ldr	r4, [r4, #0]
 80075f2:	4421      	add	r1, r4
 80075f4:	1854      	adds	r4, r2, r1
 80075f6:	42a3      	cmp	r3, r4
 80075f8:	6011      	str	r1, [r2, #0]
 80075fa:	d1e0      	bne.n	80075be <_free_r+0x26>
 80075fc:	681c      	ldr	r4, [r3, #0]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	6053      	str	r3, [r2, #4]
 8007602:	4421      	add	r1, r4
 8007604:	6011      	str	r1, [r2, #0]
 8007606:	e7da      	b.n	80075be <_free_r+0x26>
 8007608:	d902      	bls.n	8007610 <_free_r+0x78>
 800760a:	230c      	movs	r3, #12
 800760c:	6003      	str	r3, [r0, #0]
 800760e:	e7d6      	b.n	80075be <_free_r+0x26>
 8007610:	6825      	ldr	r5, [r4, #0]
 8007612:	1961      	adds	r1, r4, r5
 8007614:	428b      	cmp	r3, r1
 8007616:	bf04      	itt	eq
 8007618:	6819      	ldreq	r1, [r3, #0]
 800761a:	685b      	ldreq	r3, [r3, #4]
 800761c:	6063      	str	r3, [r4, #4]
 800761e:	bf04      	itt	eq
 8007620:	1949      	addeq	r1, r1, r5
 8007622:	6021      	streq	r1, [r4, #0]
 8007624:	6054      	str	r4, [r2, #4]
 8007626:	e7ca      	b.n	80075be <_free_r+0x26>
 8007628:	b003      	add	sp, #12
 800762a:	bd30      	pop	{r4, r5, pc}
 800762c:	200005d4 	.word	0x200005d4

08007630 <sbrk_aligned>:
 8007630:	b570      	push	{r4, r5, r6, lr}
 8007632:	4e0e      	ldr	r6, [pc, #56]	; (800766c <sbrk_aligned+0x3c>)
 8007634:	460c      	mov	r4, r1
 8007636:	6831      	ldr	r1, [r6, #0]
 8007638:	4605      	mov	r5, r0
 800763a:	b911      	cbnz	r1, 8007642 <sbrk_aligned+0x12>
 800763c:	f000 f8bc 	bl	80077b8 <_sbrk_r>
 8007640:	6030      	str	r0, [r6, #0]
 8007642:	4621      	mov	r1, r4
 8007644:	4628      	mov	r0, r5
 8007646:	f000 f8b7 	bl	80077b8 <_sbrk_r>
 800764a:	1c43      	adds	r3, r0, #1
 800764c:	d00a      	beq.n	8007664 <sbrk_aligned+0x34>
 800764e:	1cc4      	adds	r4, r0, #3
 8007650:	f024 0403 	bic.w	r4, r4, #3
 8007654:	42a0      	cmp	r0, r4
 8007656:	d007      	beq.n	8007668 <sbrk_aligned+0x38>
 8007658:	1a21      	subs	r1, r4, r0
 800765a:	4628      	mov	r0, r5
 800765c:	f000 f8ac 	bl	80077b8 <_sbrk_r>
 8007660:	3001      	adds	r0, #1
 8007662:	d101      	bne.n	8007668 <sbrk_aligned+0x38>
 8007664:	f04f 34ff 	mov.w	r4, #4294967295
 8007668:	4620      	mov	r0, r4
 800766a:	bd70      	pop	{r4, r5, r6, pc}
 800766c:	200005d8 	.word	0x200005d8

08007670 <_malloc_r>:
 8007670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007674:	1ccd      	adds	r5, r1, #3
 8007676:	f025 0503 	bic.w	r5, r5, #3
 800767a:	3508      	adds	r5, #8
 800767c:	2d0c      	cmp	r5, #12
 800767e:	bf38      	it	cc
 8007680:	250c      	movcc	r5, #12
 8007682:	2d00      	cmp	r5, #0
 8007684:	4607      	mov	r7, r0
 8007686:	db01      	blt.n	800768c <_malloc_r+0x1c>
 8007688:	42a9      	cmp	r1, r5
 800768a:	d905      	bls.n	8007698 <_malloc_r+0x28>
 800768c:	230c      	movs	r3, #12
 800768e:	603b      	str	r3, [r7, #0]
 8007690:	2600      	movs	r6, #0
 8007692:	4630      	mov	r0, r6
 8007694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007698:	4e2e      	ldr	r6, [pc, #184]	; (8007754 <_malloc_r+0xe4>)
 800769a:	f000 f89d 	bl	80077d8 <__malloc_lock>
 800769e:	6833      	ldr	r3, [r6, #0]
 80076a0:	461c      	mov	r4, r3
 80076a2:	bb34      	cbnz	r4, 80076f2 <_malloc_r+0x82>
 80076a4:	4629      	mov	r1, r5
 80076a6:	4638      	mov	r0, r7
 80076a8:	f7ff ffc2 	bl	8007630 <sbrk_aligned>
 80076ac:	1c43      	adds	r3, r0, #1
 80076ae:	4604      	mov	r4, r0
 80076b0:	d14d      	bne.n	800774e <_malloc_r+0xde>
 80076b2:	6834      	ldr	r4, [r6, #0]
 80076b4:	4626      	mov	r6, r4
 80076b6:	2e00      	cmp	r6, #0
 80076b8:	d140      	bne.n	800773c <_malloc_r+0xcc>
 80076ba:	6823      	ldr	r3, [r4, #0]
 80076bc:	4631      	mov	r1, r6
 80076be:	4638      	mov	r0, r7
 80076c0:	eb04 0803 	add.w	r8, r4, r3
 80076c4:	f000 f878 	bl	80077b8 <_sbrk_r>
 80076c8:	4580      	cmp	r8, r0
 80076ca:	d13a      	bne.n	8007742 <_malloc_r+0xd2>
 80076cc:	6821      	ldr	r1, [r4, #0]
 80076ce:	3503      	adds	r5, #3
 80076d0:	1a6d      	subs	r5, r5, r1
 80076d2:	f025 0503 	bic.w	r5, r5, #3
 80076d6:	3508      	adds	r5, #8
 80076d8:	2d0c      	cmp	r5, #12
 80076da:	bf38      	it	cc
 80076dc:	250c      	movcc	r5, #12
 80076de:	4629      	mov	r1, r5
 80076e0:	4638      	mov	r0, r7
 80076e2:	f7ff ffa5 	bl	8007630 <sbrk_aligned>
 80076e6:	3001      	adds	r0, #1
 80076e8:	d02b      	beq.n	8007742 <_malloc_r+0xd2>
 80076ea:	6823      	ldr	r3, [r4, #0]
 80076ec:	442b      	add	r3, r5
 80076ee:	6023      	str	r3, [r4, #0]
 80076f0:	e00e      	b.n	8007710 <_malloc_r+0xa0>
 80076f2:	6822      	ldr	r2, [r4, #0]
 80076f4:	1b52      	subs	r2, r2, r5
 80076f6:	d41e      	bmi.n	8007736 <_malloc_r+0xc6>
 80076f8:	2a0b      	cmp	r2, #11
 80076fa:	d916      	bls.n	800772a <_malloc_r+0xba>
 80076fc:	1961      	adds	r1, r4, r5
 80076fe:	42a3      	cmp	r3, r4
 8007700:	6025      	str	r5, [r4, #0]
 8007702:	bf18      	it	ne
 8007704:	6059      	strne	r1, [r3, #4]
 8007706:	6863      	ldr	r3, [r4, #4]
 8007708:	bf08      	it	eq
 800770a:	6031      	streq	r1, [r6, #0]
 800770c:	5162      	str	r2, [r4, r5]
 800770e:	604b      	str	r3, [r1, #4]
 8007710:	4638      	mov	r0, r7
 8007712:	f104 060b 	add.w	r6, r4, #11
 8007716:	f000 f865 	bl	80077e4 <__malloc_unlock>
 800771a:	f026 0607 	bic.w	r6, r6, #7
 800771e:	1d23      	adds	r3, r4, #4
 8007720:	1af2      	subs	r2, r6, r3
 8007722:	d0b6      	beq.n	8007692 <_malloc_r+0x22>
 8007724:	1b9b      	subs	r3, r3, r6
 8007726:	50a3      	str	r3, [r4, r2]
 8007728:	e7b3      	b.n	8007692 <_malloc_r+0x22>
 800772a:	6862      	ldr	r2, [r4, #4]
 800772c:	42a3      	cmp	r3, r4
 800772e:	bf0c      	ite	eq
 8007730:	6032      	streq	r2, [r6, #0]
 8007732:	605a      	strne	r2, [r3, #4]
 8007734:	e7ec      	b.n	8007710 <_malloc_r+0xa0>
 8007736:	4623      	mov	r3, r4
 8007738:	6864      	ldr	r4, [r4, #4]
 800773a:	e7b2      	b.n	80076a2 <_malloc_r+0x32>
 800773c:	4634      	mov	r4, r6
 800773e:	6876      	ldr	r6, [r6, #4]
 8007740:	e7b9      	b.n	80076b6 <_malloc_r+0x46>
 8007742:	230c      	movs	r3, #12
 8007744:	603b      	str	r3, [r7, #0]
 8007746:	4638      	mov	r0, r7
 8007748:	f000 f84c 	bl	80077e4 <__malloc_unlock>
 800774c:	e7a1      	b.n	8007692 <_malloc_r+0x22>
 800774e:	6025      	str	r5, [r4, #0]
 8007750:	e7de      	b.n	8007710 <_malloc_r+0xa0>
 8007752:	bf00      	nop
 8007754:	200005d4 	.word	0x200005d4

08007758 <_realloc_r>:
 8007758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800775c:	4680      	mov	r8, r0
 800775e:	4614      	mov	r4, r2
 8007760:	460e      	mov	r6, r1
 8007762:	b921      	cbnz	r1, 800776e <_realloc_r+0x16>
 8007764:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007768:	4611      	mov	r1, r2
 800776a:	f7ff bf81 	b.w	8007670 <_malloc_r>
 800776e:	b92a      	cbnz	r2, 800777c <_realloc_r+0x24>
 8007770:	f7ff ff12 	bl	8007598 <_free_r>
 8007774:	4625      	mov	r5, r4
 8007776:	4628      	mov	r0, r5
 8007778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800777c:	f000 f838 	bl	80077f0 <_malloc_usable_size_r>
 8007780:	4284      	cmp	r4, r0
 8007782:	4607      	mov	r7, r0
 8007784:	d802      	bhi.n	800778c <_realloc_r+0x34>
 8007786:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800778a:	d812      	bhi.n	80077b2 <_realloc_r+0x5a>
 800778c:	4621      	mov	r1, r4
 800778e:	4640      	mov	r0, r8
 8007790:	f7ff ff6e 	bl	8007670 <_malloc_r>
 8007794:	4605      	mov	r5, r0
 8007796:	2800      	cmp	r0, #0
 8007798:	d0ed      	beq.n	8007776 <_realloc_r+0x1e>
 800779a:	42bc      	cmp	r4, r7
 800779c:	4622      	mov	r2, r4
 800779e:	4631      	mov	r1, r6
 80077a0:	bf28      	it	cs
 80077a2:	463a      	movcs	r2, r7
 80077a4:	f7ff fed0 	bl	8007548 <memcpy>
 80077a8:	4631      	mov	r1, r6
 80077aa:	4640      	mov	r0, r8
 80077ac:	f7ff fef4 	bl	8007598 <_free_r>
 80077b0:	e7e1      	b.n	8007776 <_realloc_r+0x1e>
 80077b2:	4635      	mov	r5, r6
 80077b4:	e7df      	b.n	8007776 <_realloc_r+0x1e>
	...

080077b8 <_sbrk_r>:
 80077b8:	b538      	push	{r3, r4, r5, lr}
 80077ba:	4d06      	ldr	r5, [pc, #24]	; (80077d4 <_sbrk_r+0x1c>)
 80077bc:	2300      	movs	r3, #0
 80077be:	4604      	mov	r4, r0
 80077c0:	4608      	mov	r0, r1
 80077c2:	602b      	str	r3, [r5, #0]
 80077c4:	f7f9 fe06 	bl	80013d4 <_sbrk>
 80077c8:	1c43      	adds	r3, r0, #1
 80077ca:	d102      	bne.n	80077d2 <_sbrk_r+0x1a>
 80077cc:	682b      	ldr	r3, [r5, #0]
 80077ce:	b103      	cbz	r3, 80077d2 <_sbrk_r+0x1a>
 80077d0:	6023      	str	r3, [r4, #0]
 80077d2:	bd38      	pop	{r3, r4, r5, pc}
 80077d4:	200005dc 	.word	0x200005dc

080077d8 <__malloc_lock>:
 80077d8:	4801      	ldr	r0, [pc, #4]	; (80077e0 <__malloc_lock+0x8>)
 80077da:	f000 b811 	b.w	8007800 <__retarget_lock_acquire_recursive>
 80077de:	bf00      	nop
 80077e0:	200005e0 	.word	0x200005e0

080077e4 <__malloc_unlock>:
 80077e4:	4801      	ldr	r0, [pc, #4]	; (80077ec <__malloc_unlock+0x8>)
 80077e6:	f000 b80c 	b.w	8007802 <__retarget_lock_release_recursive>
 80077ea:	bf00      	nop
 80077ec:	200005e0 	.word	0x200005e0

080077f0 <_malloc_usable_size_r>:
 80077f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077f4:	1f18      	subs	r0, r3, #4
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	bfbc      	itt	lt
 80077fa:	580b      	ldrlt	r3, [r1, r0]
 80077fc:	18c0      	addlt	r0, r0, r3
 80077fe:	4770      	bx	lr

08007800 <__retarget_lock_acquire_recursive>:
 8007800:	4770      	bx	lr

08007802 <__retarget_lock_release_recursive>:
 8007802:	4770      	bx	lr

08007804 <_init>:
 8007804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007806:	bf00      	nop
 8007808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800780a:	bc08      	pop	{r3}
 800780c:	469e      	mov	lr, r3
 800780e:	4770      	bx	lr

08007810 <_fini>:
 8007810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007812:	bf00      	nop
 8007814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007816:	bc08      	pop	{r3}
 8007818:	469e      	mov	lr, r3
 800781a:	4770      	bx	lr
