/**********************************************************************************************************************
 *  COPYRIGHT
 *  -------------------------------------------------------------------------------------------------------------------
 *  \verbatim
 *
 *                 This software is copyright protected and proprietary to Vector Informatik GmbH.
 *                 Vector Informatik GmbH grants to you only those rights as set out in the license conditions.
 *                 All other rights remain with Vector Informatik GmbH.
 *  \endverbatim
 *  -------------------------------------------------------------------------------------------------------------------
 *  LICENSE
 *  -------------------------------------------------------------------------------------------------------------------
 *            Module: EthTrcv
 *           Program: MSR_Vector_SLP4
 *          Customer: Zeekr Automobile (Ningbo Hangzhou Bay New Zoon) Co., Ltd
 *       Expiry Date: Not restricted
 *  Ordered Derivat.: TC397_StepB
 *    License Scope : The usage is restricted to CBD2101138_D00
 *
 *  -------------------------------------------------------------------------------------------------------------------
 *  FILE DESCRIPTION
 *  -------------------------------------------------------------------------------------------------------------------
 *              File: EthTrcv_30_Generic_MemMap.h
 *   Generation Time: 2025-09-04 10:40:14
 *           Project: TC37X_VCU - Version 1.0
 *          Delivery: CBD2101138_D00
 *      Tool Version: DaVinci Configurator  5.24.40 SP2
 *
 *
 *********************************************************************************************************************/


/**********************************************************************************************************************
 * DO NOT CHANGE THIS COMMENT!           <USERBLOCK ETHTRCV_30_GENERIC_COMPILER_ABSTRACTION_DEFINES>
 *********************************************************************************************************************/
/*******  CODE sections **********************************************************************************************/
#ifdef ETHTRCV_30_GENERIC_START_SEC_CODE
# undef ETHTRCV_30_GENERIC_START_SEC_CODE    /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_CODE
#endif
#ifdef ETHTRCV_30_GENERIC_STOP_SEC_CODE
# undef ETHTRCV_30_GENERIC_STOP_SEC_CODE     /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_CODE
#endif
/**********************************************************************************************************************
 * DO NOT CHANGE THIS COMMENT!           </USERBLOCK>
 *********************************************************************************************************************/
 

/**********************************************************************************************************************
 * DO NOT CHANGE THIS COMMENT!           <USERBLOCK ETHTRCV_30_GEN_COMPILER_ABSTRACTION_DEFINES>
 *********************************************************************************************************************/
/*******  CODE sections **********************************************************************************************/

#ifdef ETHTRCV_30_GEN_START_SEC_CODE
  #undef ETHTRCV_30_GEN_START_SEC_CODE                        /* PRQA S 0841 */ /* MD_MSR_19.6 */
  #define START_SEC_CODE                                                   /* mapped to default code section */
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_CODE
  #undef ETHTRCV_30_GEN_STOP_SEC_CODE                         /* PRQA S 0841 */ /* MD_MSR_19.6 */
  #define STOP_SEC_CODE                                                    /* default code stop section */
#endif

/*******  CONST sections  ********************************************************************************************/

#ifdef ETHTRCV_30_GEN_START_SEC_CONST_8BIT
# undef ETHTRCV_30_GEN_START_SEC_CONST_8BIT                   /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_CONST_8BIT                                              /* mapped to default const 8bit section */
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_CONST_8BIT
# undef ETHTRCV_30_GEN_STOP_SEC_CONST_8BIT                    /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_CONST                                                    /* default const stop section */
#endif

#ifdef ETHTRCV_30_GEN_START_SEC_CONST_16BIT
# undef ETHTRCV_30_GEN_START_SEC_CONST_16BIT                  /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_CONST_16BIT
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_CONST_16BIT
# undef ETHTRCV_30_GEN_STOP_SEC_CONST_16BIT                   /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_CONST
#endif

#ifdef ETHTRCV_30_GEN_START_SEC_CONST_32BIT
# undef ETHTRCV_30_GEN_START_SEC_CONST_32BIT                  /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_CONST_32BIT
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_CONST_32BIT
# undef ETHTRCV_30_GEN_STOP_SEC_CONST_32BIT                   /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_CONST
#endif

#ifdef ETHTRCV_30_GEN_START_SEC_CONST_UNSPECIFIED
# undef ETHTRCV_30_GEN_START_SEC_CONST_UNSPECIFIED            /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_CONST_UNSPECIFIED
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_CONST_UNSPECIFIED
# undef ETHTRCV_30_GEN_STOP_SEC_CONST_UNSPECIFIED             /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_CONST
#endif

#ifdef ETHTRCV_30_GEN_START_SEC_PBCFG
# undef ETHTRCV_30_GEN_START_SEC_PBCFG            /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_CONST_PBCFG
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_PBCFG
# undef ETHTRCV_30_GEN_STOP_SEC_PBCFG             /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_CONST
#endif

#ifdef ETHTRCV_30_GEN_START_SEC_PBCFG_ROOT
# undef ETHTRCV_30_GEN_START_SEC_PBCFG_ROOT            /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_CONST_PBCFG
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_PBCFG_ROOT
# undef ETHTRCV_30_GEN_STOP_SEC_PBCFG_ROOT             /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_CONST
#endif

/*******  VAR sections  **********************************************************************************************/

/* VAR NOINIT sections */

#ifdef ETHTRCV_30_GEN_START_SEC_VAR_NOINIT_8BIT
# undef ETHTRCV_30_GEN_START_SEC_VAR_NOINIT_8BIT              /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_VAR_NOINIT_8BIT
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_VAR_NOINIT_8BIT
# undef ETHTRCV_30_GEN_STOP_SEC_VAR_NOINIT_8BIT               /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_VAR
#endif

#ifdef ETHTRCV_30_GEN_START_SEC_VAR_NOINIT_16BIT
# undef ETHTRCV_30_GEN_START_SEC_VAR_NOINIT_16BIT             /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_VAR_NOINIT_16BIT
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_VAR_NOINIT_16BIT
# undef ETHTRCV_30_GEN_STOP_SEC_VAR_NOINIT_16BIT              /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_VAR
#endif

#ifdef ETHTRCV_30_GEN_START_SEC_VAR_NOINIT_32BIT
# undef ETHTRCV_30_GEN_START_SEC_VAR_NOINIT_32BIT             /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_VAR_NOINIT_32BIT
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_VAR_NOINIT_32BIT
# undef ETHTRCV_30_GEN_STOP_SEC_VAR_NOINIT_32BIT              /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_VAR
#endif

#ifdef ETHTRCV_30_GEN_START_SEC_VAR_NOINIT_UNSPECIFIED
# undef ETHTRCV_30_GEN_START_SEC_VAR_NOINIT_UNSPECIFIED       /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_VAR_NOINIT_UNSPECIFIED
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_VAR_NOINIT_UNSPECIFIED
# undef ETHTRCV_30_GEN_STOP_SEC_VAR_NOINIT_UNSPECIFIED        /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_VAR
#endif

/* VAR ZERO INIT sections */

#ifdef ETHTRCV_30_GEN_START_SEC_VAR_ZERO_INIT_8BIT
# undef ETHTRCV_30_GEN_START_SEC_VAR_ZERO_INIT_8BIT           /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_VAR_ZERO_INIT_8BIT
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_VAR_ZERO_INIT_8BIT
# undef ETHTRCV_30_GEN_STOP_SEC_VAR_ZERO_INIT_8BIT            /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_VAR
#endif

#ifdef ETHTRCV_30_GEN_START_SEC_VAR_ZERO_INIT_UNSPECIFIED
# undef ETHTRCV_30_GEN_START_SEC_VAR_ZERO_INIT_UNSPECIFIED    /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define START_SEC_VAR_ZERO_INIT_UNSPECIFIED
#endif
#ifdef ETHTRCV_30_GEN_STOP_SEC_VAR_ZERO_INIT_UNSPECIFIED
# undef ETHTRCV_30_GEN_STOP_SEC_VAR_ZERO_INIT_UNSPECIFIED     /* PRQA S 0841 */ /* MD_MSR_19.6 */
# define STOP_SEC_VAR
#endif
/**********************************************************************************************************************
 * DO NOT CHANGE THIS COMMENT!           </USERBLOCK>
 *********************************************************************************************************************/

 


 
/**********************************************************************************************************************
 *  END OF FILE: EthTrcv_30_Generic_MemMap.h
 *********************************************************************************************************************/
 
#if 0
#endif


