#ifndef PORTABLE_WORDSIZES
#ifdef __MW_TARGET_USE_HARDWARE_RESOURCES_H__
#ifndef __MW_TARGET_HARDWARE_RESOURCES_H__
#define __MW_TARGET_HARDWARE_RESOURCES_H__

#define MW_MULTI_TASKING_MODE 0
#include "mbdt_board_init.h"
#include "s32k3_trigger_config.h"

#define MW_USECODERTARGET 1
#define MW_TARGETHARDWARE NXP S32K3xx
#define MW_CONNECTIONINFO_SERIALINTERFACE_BAUDRATE 115200
#define MW_CONNECTIONINFO_SERIALINTERFACE_COMPORT COM1
#define MW_CONNECTIONINFO_SERIALINTERFACE_VERBOSE 0
#define MW_EXTMODE_CONFIGURATION Serial Interface
#define MW_RTOS Baremetal
#define MW_SCHEDULER_INTERRUPT_SOURCE 0
#define MW_CLOCKING_CPUCLOCKRATEMHZ 160
#define MW_REFCONFIG_LOCATION Browse for Referenced Configuration location
#define MW_REFCONFIG_BROWSE 
#define MW_HARDWARE_TYPE S32K344-Q257
#define MW_CONFIGURATION_TOOL S32 Config Tool
#define MW_HARDWARE_SELECTDEFAULTLOC -1
#define MW_HARDWARE_ENABLECUSTOMTEMPLATE 0
#define MW_HARDWARE_SAVETEMPLATE 
#define MW_HARDWARE_OPENTEMPLATE 
#define MW_DEFAULT_LOC mbdtbx_s32k3/devices/S32K344-Q257/s32ds_default_project_config/S32K344-Q257.mex
#define MW_BROWSE_CONFIG 
#define MW_RESTORE_CONFIG 
#define MW_OPEN_HW 
#define MW_UPDATE_HW 
#define MW_INITIALIZATION_ENABLE 0
#define MW_INITIALIZATION_LOCATION Initialization stored in model
#define MW_INITIALIZATION_BROWSE 
#define MW_INITIALIZATION_CONFIGURE 
#define MW_INITIALIZATION_SEQUENCE 
#define MW_LINKER_ENABLE 1
#define MW_LINKER_LOCATION TJA1042_Loop_Example_Config/Project_Settings/Linker_Files/linker_flash_s32k344.ld
#define MW_LINKER_BROWSE 
#define MW_LINKER_OPEN 
#define MW_STARTUP_ENABLE 0
#define MW_STARTUP_LOCATION Browse for the startup code folder location...
#define MW_STARTUP_BROWSE 
#define MW_STARTUP_OPEN 
#define MW_TIMERS_STEPTIMER 1
#define MW_TIMERS_STEPGPTCHANNEL StepTimer
#define MW_TIMERS_STEPTIMERFREQ 40 MHz
#define MW_TIMERS_PROFILERTIMER 1
#define MW_TIMERS_PROFILERGPTCHANNEL ProfilerTimer
#define MW_TIMERS_PROFILERTIMERFREQ 40 MHz
#define MW_OPEN_TIMERS 
#define MW_REFRESH_TIMERS 
#define MW_DOWNLOAD_TYPE 0
#define MW_JLINK_LOCATION Browse J-Link location...
#define MW_JLINK_BROWSE 
#define MW_TARGET_MEMORY -1
#define MW_S32DS_CONFIGTOOLS_LOCATION tools/S32ConfigTools.2024.R1.7
#define MW_TOOLSPATHS_BROWSES32CT 
#define MW_TOOLSPATHS_BROWSEEBT 
#define MW_TOOLSPATHS_BROWSERTD 
#define MW_TOOLSPATHS_BROWSES32DS 
#define MW_TRESOS_TOOLS_LOCATION C:/EB/tresos
#define MW_SDK_LOCATION S32K3_RTD/SW32K3_S32M27x_RTD_R21-11_5.0.0
#define MW_TOOLS_S32DSLOCATION Browse for S32 Design Studio location
#define MW_S32DSPROJECT_OPEN 
#define MW_S32DSPROJECT_EXPORT 
#define MW_PIL_INTERFACE 0
#define MW_PIL_HARDWAREUART -1
#define MW_PIL_COMPORT -1
#define MW_PIL_BAUDRATE 10
#define MW_OPEN_PIL 
#define MW_UPDATE_PIL 
#define MW_EXT_HARDWAREUART -1
#define MW_EXT_COMPORT -1
#define MW_EXT_BAUDRATE 10
#define MW_OPEN_EXT 
#define MW_UPDATE_EXT 
#define MW_ADC_INFO /*
/Adc - Adc 
/Adc/AdcConfigSet - AdcConfigSet 
/Adc/AdcConfigSet/AdcHwTrigger - AdcHwTrigger_0 AdcHwTrigger_1 AdcHwTrigger_2 
/Adc/AdcConfigSet/AdcHwTrigger_0/AdcHwTrigSrc - BCTU_EMIOS_0_0 
/Adc/AdcConfigSet/AdcHwTrigger_0/Index - 0 
/Adc/AdcConfigSet/AdcHwTrigger_1/AdcHwTrigSrc - BCTU_EMIOS_0_1 
/Adc/AdcConfigSet/AdcHwTrigger_1/Index - 1 
/Adc/AdcConfigSet/AdcHwTrigger_2/AdcHwTrigSrc - BCTU_EMIOS_1_0 
/Adc/AdcConfigSet/AdcHwTrigger_2/Index - 2 
/Adc/AdcConfigSet/AdcHwUnit - AdcHwUnit_0 AdcHwUnit_1 
/Adc/AdcConfigSet/AdcHwUnit_0//SdadcCalibAverage - 1 
/Adc/AdcConfigSet/AdcHwUnit_0//SdadcCalibSkipped - 0 
/Adc/AdcConfigSet/AdcHwUnit_0//SdadcDecimaRate - DECIMATION_RATE_120 
/Adc/AdcConfigSet/AdcHwUnit_0//SdadcFifoThreshold - 0 
/Adc/AdcConfigSet/AdcHwUnit_0//SdadcOutputSetDelay - 0 
/Adc/AdcConfigSet/AdcHwUnit_0/ADC_POT_0/AdcChannelHighLimit - 4095 
/Adc/AdcConfigSet/AdcHwUnit_0/ADC_POT_0/AdcChannelId - 34 
/Adc/AdcConfigSet/AdcHwUnit_0/ADC_POT_0/AdcChannelName - S10_ChanNum34 
/Adc/AdcConfigSet/AdcHwUnit_0/ADC_POT_0/AdcEnablePresampling - true 
/Adc/AdcConfigSet/AdcHwUnit_0/ADC_POT_0/AdcEnableThresholds - false 
/Adc/AdcConfigSet/AdcHwUnit_0/ADC_POT_0/AdcLogicalChannelId - 0 
/Adc/AdcConfigSet/AdcHwUnit_0/ADC_POT_0/AdcWdogNotification - Adc_Adc1WdogNotification 
/Adc/AdcConfigSet/AdcHwUnit_0/ADC_POT_0/Index - 0 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcAlternateGroupConvTimings - AdcAlternateGroupConvTimings 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration0 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration1 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration2 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcAlternateGroupConvTimings/AdcGroupAltHardwareAverageEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcAlternateGroupConvTimings/AdcGroupAltHardwareAverageSelect - SAMPLES_4 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcDmaErrorNotification - NULL_PTR 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcEnableChDisableChGroup - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcEnableHalfInterrupt - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcEnableOptimizeDmaStreamingGroups - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcExtDMAChanEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcExtraNotification - NULL_PTR 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupAccessMode - ADC_ACCESS_MODE_SINGLE 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupConversionConfiguration - AdcGroupConversionConfiguration 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupConversionConfiguration/AdcGroupHardwareAverageEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupConversionConfiguration/AdcGroupHardwareAverageSelect - SAMPLES_4 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupConversionConfiguration/AdcSamplingDuration0 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupConversionConfiguration/AdcSamplingDuration1 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupConversionConfiguration/AdcSamplingDuration2 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupConversionMode - ADC_CONV_MODE_ONESHOT 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupConversionType - ADC_CONV_TYPE_NORMAL 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupDefinition - /Adc/Adc/AdcConfigSet/AdcHwUnit_0/ADC_POT_0 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupHwTriggerSource - /Adc/Adc/AdcConfigSet/AdcHwTrigger_0 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupId - 0 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcGroupTriggSrc - ADC_TRIGG_SRC_SW 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcNotification - Adc_Adc0Group0Notification 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcStreamResultGroup - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcStreamingBufferMode - ADC_STREAM_BUFFER_LINEAR 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcStreamingNumSamples - 1 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcWithoutDma - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/AdcWithoutInterrupts - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_0/Index - 0 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcAlternateGroupConvTimings - AdcAlternateGroupConvTimings 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration0 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration1 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration2 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcAlternateGroupConvTimings/AdcGroupAltHardwareAverageEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcAlternateGroupConvTimings/AdcGroupAltHardwareAverageSelect - SAMPLES_4 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcDmaErrorNotification - NULL_PTR 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcEnableChDisableChGroup - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcEnableHalfInterrupt - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcEnableOptimizeDmaStreamingGroups - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcExtDMAChanEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcExtraNotification - NULL_PTR 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupAccessMode - ADC_ACCESS_MODE_STREAMING 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupConversionConfiguration - AdcGroupConversionConfiguration 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupConversionConfiguration/AdcGroupHardwareAverageEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupConversionConfiguration/AdcGroupHardwareAverageSelect - SAMPLES_4 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupConversionConfiguration/AdcSamplingDuration0 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupConversionConfiguration/AdcSamplingDuration1 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupConversionConfiguration/AdcSamplingDuration2 - 22 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupConversionMode - ADC_CONV_MODE_CONTINUOUS 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupConversionType - ADC_CONV_TYPE_NORMAL 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupDefinition - /Adc/Adc/AdcConfigSet/AdcHwUnit_0/ADC_POT_0 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupHwTriggerSource - /Adc/Adc/AdcConfigSet/AdcHwTrigger_0 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupId - 2 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcGroupTriggSrc - ADC_TRIGG_SRC_SW 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcNotification - Adc_Adc0Group1Notification 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcStreamResultGroup - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcStreamingBufferMode - ADC_STREAM_BUFFER_LINEAR 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcStreamingNumSamples - 1 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcWithoutDma - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/AdcWithoutInterrupts - false 
/Adc/AdcConfigSet/AdcHwUnit_0/Adc0Group_1/Index - 1 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcAltHighSpeedEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcAltPowerDownDelay - 15 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcAltPrescale - 2 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcAutoClockOff - false 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcBypassSampling - false 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcCalibrationPrescale - 1 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcChannel - ADC_POT_0 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcGroup - Adc0Group_0 Adc0Group_1 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcHighSpeedEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcHwUnitBypassResolution - false 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcHwUnitDmaClearSource - DMA_REQ_CLEAR_ON_ACK 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcHwUnitId - ADC1 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcHwUnitOverwriteEn - false 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcHwUnitResolution - RESOLUTION_14 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcHwUnitUsrGain - 0 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcHwUnitUsrOffset - 0 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcLogicalUnitId - 0 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcMuxDelay - 15 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcPowerDownDelay - 15 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcPresamplingInternalSignal0 - VREFL 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcPresamplingInternalSignal1 - VREFL 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcPresamplingInternalSignal2 - VREFL 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcPrescale - 1 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcSarHwUnitVref - 53 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcSelfTestThresholdConfiguration - AdcSelfTestThresholdConfiguration 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcSelfTestThresholdConfiguration/AdcSTAW0RSelfTestHighThresholdValue - 13929 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcSelfTestThresholdConfiguration/AdcSTAW0RSelfTestLowThresholdValue - 6784 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcSelfTestThresholdConfiguration/AdcSTAW1RSelfTestLowThresholdValue - 16377 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcSelfTestThresholdConfiguration/AdcSTAW2RSelfTestLowThresholdValue - 16377 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcSelfTestThresholdConfiguration/AdcSTAW4RSelfTestHighThresholdValue - 100 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcSelfTestThresholdConfiguration/AdcSTAW5RSelfTestHighThresholdValue - 100 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcSelfTestThresholdConfiguration/Index - 0 
/Adc/AdcConfigSet/AdcHwUnit_0/AdcTransferType - ADC_INTERRUPT 
/Adc/AdcConfigSet/AdcHwUnit_0/Index - 0 
/Adc/AdcConfigSet/AdcHwUnit_0/SdAdcHwUnitSpecificConfiguration -  
/Adc/AdcConfigSet/AdcHwUnit_1//SdadcCalibAverage - 1 
/Adc/AdcConfigSet/AdcHwUnit_1//SdadcCalibSkipped - 0 
/Adc/AdcConfigSet/AdcHwUnit_1//SdadcDecimaRate - DECIMATION_RATE_120 
/Adc/AdcConfigSet/AdcHwUnit_1//SdadcFifoThreshold - 0 
/Adc/AdcConfigSet/AdcHwUnit_1//SdadcOutputSetDelay - 0 
/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1/AdcChannelHighLimit - 4095 
/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1/AdcChannelId - 43 
/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1/AdcChannelName - S19_ChanNum43 
/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1/AdcEnablePresampling - false 
/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1/AdcEnableThresholds - false 
/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1/AdcLogicalChannelId - 0 
/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1/AdcWdogNotification - NULL_PTR 
/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1/Index - 0 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcAlternateGroupConvTimings - AdcAlternateGroupConvTimings 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration0 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration1 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration2 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcAlternateGroupConvTimings/AdcGroupAltHardwareAverageEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcAlternateGroupConvTimings/AdcGroupAltHardwareAverageSelect - SAMPLES_4 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcDmaErrorNotification - NULL_PTR 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcEnableChDisableChGroup - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcEnableHalfInterrupt - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcEnableOptimizeDmaStreamingGroups - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcExtDMAChanEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcExtraNotification - NULL_PTR 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupAccessMode - ADC_ACCESS_MODE_SINGLE 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupConversionConfiguration - AdcGroupConversionConfiguration 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupConversionConfiguration/AdcGroupHardwareAverageEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupConversionConfiguration/AdcGroupHardwareAverageSelect - SAMPLES_4 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupConversionConfiguration/AdcSamplingDuration0 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupConversionConfiguration/AdcSamplingDuration1 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupConversionConfiguration/AdcSamplingDuration2 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupConversionMode - ADC_CONV_MODE_ONESHOT 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupConversionType - ADC_CONV_TYPE_NORMAL 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupDefinition - /Adc/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupHwTriggerSource - /Adc/Adc/AdcConfigSet/AdcHwTrigger_0 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupId - 1 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcGroupTriggSrc - ADC_TRIGG_SRC_SW 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcNotification - Adc_Adc1Group0Notification 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcStreamResultGroup - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcStreamingBufferMode - ADC_STREAM_BUFFER_LINEAR 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcStreamingNumSamples - 1 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcWithoutDma - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/AdcWithoutInterrupts - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_0/Index - 0 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcAlternateGroupConvTimings - AdcAlternateGroupConvTimings 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration0 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration1 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcAlternateGroupConvTimings/AdcAltGroupSamplingDuration2 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcAlternateGroupConvTimings/AdcGroupAltHardwareAverageEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcAlternateGroupConvTimings/AdcGroupAltHardwareAverageSelect - SAMPLES_4 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcDmaErrorNotification - NULL_PTR 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcEnableChDisableChGroup - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcEnableHalfInterrupt - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcEnableOptimizeDmaStreamingGroups - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcExtDMAChanEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcExtraNotification - NULL_PTR 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupAccessMode - ADC_ACCESS_MODE_STREAMING 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupConversionConfiguration - AdcGroupConversionConfiguration 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupConversionConfiguration/AdcGroupHardwareAverageEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupConversionConfiguration/AdcGroupHardwareAverageSelect - SAMPLES_4 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupConversionConfiguration/AdcSamplingDuration0 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupConversionConfiguration/AdcSamplingDuration1 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupConversionConfiguration/AdcSamplingDuration2 - 22 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupConversionMode - ADC_CONV_MODE_CONTINUOUS 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupConversionType - ADC_CONV_TYPE_NORMAL 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupDefinition - /Adc/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupHwTriggerSource - /Adc/Adc/AdcConfigSet/AdcHwTrigger_0 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupId - 3 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcGroupTriggSrc - ADC_TRIGG_SRC_SW 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcNotification - Adc_Adc1Group1Notification 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcStreamResultGroup - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcStreamingBufferMode - ADC_STREAM_BUFFER_LINEAR 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcStreamingNumSamples - 3 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcWithoutDma - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/AdcWithoutInterrupts - false 
/Adc/AdcConfigSet/AdcHwUnit_1/Adc1Group_1/Index - 1 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcAltHighSpeedEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcAltPowerDownDelay - 15 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcAltPrescale - 2 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcAutoClockOff - false 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcBypassSampling - false 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcCalibrationPrescale - 1 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcChannel - ADC_POT_1 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcGroup - Adc1Group_0 Adc1Group_1 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcHighSpeedEnable - false 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcHwUnitBypassResolution - false 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcHwUnitDmaClearSource - DMA_REQ_CLEAR_ON_ACK 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcHwUnitId - ADC2 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcHwUnitOverwriteEn - false 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcHwUnitResolution - RESOLUTION_14 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcHwUnitUsrGain - 0 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcHwUnitUsrOffset - 0 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcLogicalUnitId - 1 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcMuxDelay - 15 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcPowerDownDelay - 15 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcPresamplingInternalSignal0 - VREFL 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcPresamplingInternalSignal1 - VREFL 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcPresamplingInternalSignal2 - VREFL 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcPrescale - 1 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcSarHwUnitVref - 53 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcSelfTestThresholdConfiguration - AdcSelfTestThresholdConfiguration 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcSelfTestThresholdConfiguration/AdcSTAW0RSelfTestHighThresholdValue - 13929 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcSelfTestThresholdConfiguration/AdcSTAW0RSelfTestLowThresholdValue - 6784 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcSelfTestThresholdConfiguration/AdcSTAW1RSelfTestLowThresholdValue - 16377 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcSelfTestThresholdConfiguration/AdcSTAW2RSelfTestLowThresholdValue - 16377 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcSelfTestThresholdConfiguration/AdcSTAW4RSelfTestHighThresholdValue - 100 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcSelfTestThresholdConfiguration/AdcSTAW5RSelfTestHighThresholdValue - 100 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcSelfTestThresholdConfiguration/Index - 0 
/Adc/AdcConfigSet/AdcHwUnit_1/AdcTransferType - ADC_INTERRUPT 
/Adc/AdcConfigSet/AdcHwUnit_1/Index - 1 
/Adc/AdcConfigSet/AdcHwUnit_1/SdAdcHwUnitSpecificConfiguration -  
/Adc/AdcConfigSet/BctuHwUnit - BctuHwUnit_0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuAdcNotifications - BctuAdcNotifications_0 BctuAdcNotifications_1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuAdcNotifications_0/BctuAdcNewDataNotification - Adc0_CtuNewDataNotification 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuAdcNotifications_0/BctuAdcNotificationsAdcIndex - /Adc/Adc/AdcConfigSet/AdcHwUnit_0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuAdcNotifications_0/BctuDataOverrunNotification - Adc0_CtuDataOverrunNotification 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuAdcNotifications_0/BctuListLastConversionNotification - Adc0_CtuListLastNotification 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuAdcNotifications_0/Index - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuAdcNotifications_1/BctuAdcNewDataNotification - Adc1_CtuNewDataNotification 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuAdcNotifications_1/BctuAdcNotificationsAdcIndex - /Adc/Adc/AdcConfigSet/AdcHwUnit_1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuAdcNotifications_1/BctuDataOverrunNotification - Adc1_CtuDataOverrunNotification 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuAdcNotifications_1/BctuListLastConversionNotification - Adc1_ListLastNotification 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuAdcNotifications_1/Index - 1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuFifoDmaRawData - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuGlobalHwTriggers - true 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuHwUnitId - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger - BctuInternalTrigger_0 BctuInternalTrigger_1 BctuInternalTrigger_2 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_0/BctuAdcChannelSingle - /Adc/Adc/AdcConfigSet/AdcHwUnit_0/ADC_POT_0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_0/BctuAdcTargetMask - 2 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_0/BctuConversionListStartIndex - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_0/BctuDataDestination - BCTU_ADC_DATA_REG 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_0/BctuHwTriggerEnable - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_0/BctuTriggerConversionMode - SINGLE 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_0/BctuTriggerLoop - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_0/BctuTriggerSource - /Adc/Adc/AdcConfigSet/AdcHwTrigger_0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_0/Index - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_1/BctuAdcChannelSingle - /Adc/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_1/BctuAdcTargetMask - 4 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_1/BctuConversionListStartIndex - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_1/BctuDataDestination - BCTU_ADC_DATA_REG 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_1/BctuHwTriggerEnable - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_1/BctuTriggerConversionMode - SINGLE 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_1/BctuTriggerLoop - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_1/BctuTriggerSource - /Adc/Adc/AdcConfigSet/AdcHwTrigger_1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_1/Index - 1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_2/BctuAdcChannelSingle - /Adc/Adc/AdcConfigSet/AdcHwUnit_1/ADC_POT_1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_2/BctuAdcTargetMask - 6 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_2/BctuConversionListStartIndex - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_2/BctuDataDestination - BCTU_ADC_DATA_REG 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_2/BctuHwTriggerEnable - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_2/BctuTriggerConversionMode - LIST 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_2/BctuTriggerLoop - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_2/BctuTriggerSource - /Adc/Adc/AdcConfigSet/AdcHwTrigger_2 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuInternalTrigger_2/Index - 2 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuListItems - BctuListItems_0 BctuListItems_1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuListItems_0/BctuAdcChannelList - S10_ChanNum34 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuListItems_0/BctuLastChannel - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuListItems_0/BctuNextChannelWaitOnTrig - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuListItems_0/Index - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuListItems_1/BctuAdcChannelList - S19_ChanNum43 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuListItems_1/BctuLastChannel - true 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuListItems_1/BctuNextChannelWaitOnTrig - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuListItems_1/Index - 1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuLogicalUnitId - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuLowPowerMode - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuNewDataDMAEnableMask - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos - BctuResultFifos_0 BctuResultFifos_1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_0/BctuFifoDmaBuffer - BctuDmaFifo1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_0/BctuFifoDmaEnable - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_0/BctuFifoNotificationsEnable - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_0/BctuOverrunNotification - Adc_Fifo1_OverrunNotification 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_0/BctuResultFifoIndex - BCTU_FIFO1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_0/BctuUnderrunNotification - Adc_Fifo1_UnderrunNotification 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_0/BctuWatermarkNotification - Adc_Fifo1_WaterMarkNotification 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_0/BctuWatermarkValue - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_0/Index - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_1/BctuFifoDmaBuffer - BctuDmaFifo1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_1/BctuFifoDmaEnable - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_1/BctuFifoNotificationsEnable - false 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_1/BctuOverrunNotification - NULL_PTR 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_1/BctuResultFifoIndex - BCTU_FIFO2 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_1/BctuUnderrunNotification - NULL_PTR 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_1/BctuWatermarkNotification - NULL_PTR 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_1/BctuWatermarkValue - 0 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuResultFifos_1/Index - 1 
/Adc/AdcConfigSet/BctuHwUnit_0/BctuTriggerNotification - NULL_PTR 
/Adc/AdcConfigSet/BctuHwUnit_0/Index - 0 
/Adc/AdcGeneral - AdcGeneral 
/Adc/AdcGeneral/AdcDeInitApi - true 
/Adc/AdcGeneral/AdcDevErrorDetect - true 
/Adc/AdcGeneral/AdcEnableLimitCheck - true 
/Adc/AdcGeneral/AdcEnableQueuing - true 
/Adc/AdcGeneral/AdcEnableStartStopGroupApi - true 
/Adc/AdcGeneral/AdcGrpNotifCapability - true 
/Adc/AdcGeneral/AdcHwTriggerApi - false 
/Adc/AdcGeneral/AdcLowPowerStatesSupport - false 
/Adc/AdcGeneral/AdcPriorityImplementation - ADC_PRIORITY_NONE 
/Adc/AdcGeneral/AdcPriorityQueueMaxDepth - 1 
/Adc/AdcGeneral/AdcReadGroupApi - true 
/Adc/AdcGeneral/AdcResultAlignment - ADC_ALIGN_RIGHT 
/Adc/AdcGeneral/AdcVersionInfoApi - true 
/Adc/AdcInterrupt - AdcInterrupt_0 AdcInterrupt_1 AdcInterrupt_2 AdcInterrupt_3 AdcInterrupt_4 AdcInterrupt_5 
/Adc/AdcInterrupt_0/AdcInterruptEnable - false 
/Adc/AdcInterrupt_0/AdcInterruptSource - ADC0_EOC 
/Adc/AdcInterrupt_0/Index - 0 
/Adc/AdcInterrupt_1/AdcInterruptEnable - false 
/Adc/AdcInterrupt_1/AdcInterruptSource - ADC0_WD 
/Adc/AdcInterrupt_1/Index - 1 
/Adc/AdcInterrupt_2/AdcInterruptEnable - true 
/Adc/AdcInterrupt_2/AdcInterruptSource - ADC1_EOC 
/Adc/AdcInterrupt_2/Index - 2 
/Adc/AdcInterrupt_3/AdcInterruptEnable - false 
/Adc/AdcInterrupt_3/AdcInterruptSource - ADC1_WD 
/Adc/AdcInterrupt_3/Index - 3 
/Adc/AdcInterrupt_4/AdcInterruptEnable - true 
/Adc/AdcInterrupt_4/AdcInterruptSource - ADC2_EOC 
/Adc/AdcInterrupt_4/Index - 4 
/Adc/AdcInterrupt_5/AdcInterruptEnable - false 
/Adc/AdcInterrupt_5/AdcInterruptSource - ADC2_WD 
/Adc/AdcInterrupt_5/Index - 5 
/Adc/AdcPublishedInformation - AdcPublishedInformation 
/Adc/AdcPublishedInformation/AdcChannelValueSigned - false 
/Adc/AdcPublishedInformation/AdcGroupFirstChannelFixed - false 
/Adc/AdcPublishedInformation/AdcMaxChannelResolution - 14 
/Adc/AutosarExt - AutosarExt 
/Adc/AutosarExt/AdcBypassAbortChainCheck - false 
/Adc/AutosarExt/AdcConvTimeOnce - false 
/Adc/AutosarExt/AdcCtuHardwareTriggerOptimization - false 
/Adc/AutosarExt/AdcEnableApplyCalibration - false 
/Adc/AutosarExt/AdcEnableAsyncCalibration - false 
/Adc/AutosarExt/AdcEnableCalibration - true 
/Adc/AutosarExt/AdcEnableChDisableChApi - true 
/Adc/AutosarExt/AdcEnableCtuControlModeApi - true 
/Adc/AutosarExt/AdcEnableCtuTrigAutosarExtApi - false 
/Adc/AutosarExt/AdcEnableDmaErrorNotification - false 
/Adc/AutosarExt/AdcEnableDmaTransferMode - false 
/Adc/AutosarExt/AdcEnableDualClockMode - false 
/Adc/AutosarExt/AdcEnableGroupDependentChannelNames - false 
/Adc/AutosarExt/AdcEnableGroupStreamingResultReorder - false 
/Adc/AutosarExt/AdcEnableInitialNotification - false 
/Adc/AutosarExt/AdcEnableReadRawDataApi - false 
/Adc/AutosarExt/AdcEnableSelfTest - false 
/Adc/AutosarExt/AdcEnableSetChannel - false 
/Adc/AutosarExt/AdcEnableThresholdConfigurationApi - true 
/Adc/AutosarExt/AdcEnableUserModeSupport - false 
/Adc/AutosarExt/AdcEnableWatchdogApi - true 
/Adc/AutosarExt/AdcGetInjectedConvStatusApi - false 
/Adc/AutosarExt/AdcMultiPartitionSupport - false 
/Adc/AutosarExt/AdcOptimizeDmaStreamingGroups - false 
/Adc/AutosarExt/AdcOptimizeOneShotHwTriggerConversions - false 
/Adc/AutosarExt/AdcPreSamplingOnce - true 
/Adc/AutosarExt/AdcSarEnableTempsenseApi - false 
/Adc/AutosarExt/AdcSarIpDevErrorDetect - false 
/Adc/AutosarExt/AdcSarPowerOnTempSense - false 
/Adc/AutosarExt/AdcSarTempSenseVsupply - 53 
/Adc/AutosarExt/AdcSetHwUnitPowerModeApi - true 
/Adc/AutosarExt/AdcTimeoutMethod - OSIF_COUNTER_DUMMY 
/Adc/AutosarExt/AdcTimeoutVal - 3000 
/Adc/AutosarExt/AdcUseHardwareNormalGroups - false 
/Adc/AutosarExt/AdcUseSoftwareInjectedGroups - false 
/Adc/AutosarExt/BctuIpDevErrorDetect - false 
/Adc/AutosarExt/CtuEnableDmaTransferMode - false 
/Adc/AutosarExt/SdAdcDspssSchedMode - DSPSS_SAMPLE_THRESHOLD_MODE 
/Adc/AutosarExt/SdadcDspssEnable - false 
/Adc/AutosarExt/SdadcDspssErrorNotifCapability - false 
/Adc/AutosarExt/SdadcEnable - false 
/Adc/AutosarExt/SdadcIpDevErrorDetect - false 
/Adc/CommonPublishedInformation - CommonPublishedInformation 
/Adc/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Adc/CommonPublishedInformation/ArReleaseMinorVersion - 7 
/Adc/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Adc/CommonPublishedInformation/ModuleId - 123 
/Adc/CommonPublishedInformation/SwMajorVersion - 5 
/Adc/CommonPublishedInformation/SwMinorVersion - 0 
/Adc/CommonPublishedInformation/SwPatchVersion - 0 
/Adc/CommonPublishedInformation/VendorApiInfix -  
/Adc/CommonPublishedInformation/VendorId - 43 
/Adc/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-POST-BUILD 
/Adc/POST_BUILD_VARIANT_USED - true 

*/
#define MW_DETAILS_ADC 
#define MW_OPEN_ADC 
#define MW_UPDATE_ADC 
#define MW_RESTORE_ADC 
#define MW_CAN_43_FLEXCAN_INFO /*
/Can - Can 
/Can/CanConfigSet - CanConfigSet 
/Can/CanConfigSet/CanController - CanController_0 CanController_1 
/Can/CanConfigSet/CanController_0/CanAutoBusOffRecovery - false 
/Can/CanConfigSet/CanController_0/CanBusoffProcessing - POLLING 
/Can/CanConfigSet/CanController_0/CanControllerActivation - true 
/Can/CanConfigSet/CanController_0/CanControllerBaseAddress - 0 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig - CanControllerBaudrateConfig_0 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanAdvancedSetting - false 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanBaudrateTypeSuport - NORMAL_CBT 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanBusLength - 40 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerBaudRate - 500.0 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerBaudRateConfigID - 0 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerFdBaudrateConfig - CanControllerFdBaudrateConfig 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerFdBaudrateConfig/CanControllerFdBaudRate - 2000 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerFdBaudrateConfig/CanControllerFdPrescaller - 2 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerFdBaudrateConfig/CanControllerFdSyncSeg - 1 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerFdBaudrateConfig/CanControllerPrescallerAlternateFd - 1 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerFdBaudrateConfig/CanControllerPropSeg - 5 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerFdBaudrateConfig/CanControllerSeg1 - 2 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerFdBaudrateConfig/CanControllerSeg2 - 2 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerFdBaudrateConfig/CanControllerSyncJumpWidth - 2 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerFdBaudrateConfig/CanControllerTxBitRateSwitch - true 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerFdBaudrateConfig/Index - 0 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerPrescaller - 2 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerPrescallerAlternate - 10 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerPropSeg - 11 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerSeg1 - 18 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerSeg2 - 10 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerSyncJumpWidth - 10 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanControllerSyncSeg - 1 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanPropDelayTranceiver - 150.0 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/CanTxArbitrationStartDelay - 12 
/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0/Index - 0 
/Can/CanConfigSet/CanController_0/CanControllerDefaultBaudrate - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_0/CanControllerBaudrateConfig_0 
/Can/CanConfigSet/CanController_0/CanControllerEdgeFilter - false 
/Can/CanConfigSet/CanController_0/CanControllerFdISO - true 
/Can/CanConfigSet/CanController_0/CanControllerId - 0 
/Can/CanConfigSet/CanController_0/CanControllerPrExcEn - false 
/Can/CanConfigSet/CanController_0/CanCpuClockRef - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/FLEXCAN_PE_CLK0_2 
/Can/CanConfigSet/CanController_0/CanCpuClockRefAlternate - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/FLEXCAN_PE_CLK0_2 
/Can/CanConfigSet/CanController_0/CanHwChannel - FLEXCAN_0 
/Can/CanConfigSet/CanController_0/CanLoopBackMode - false 
/Can/CanConfigSet/CanController_0/CanRamBlock - CanRamBlock 
/Can/CanConfigSet/CanController_0/CanRamBlock/CanRamBlockUnified - CanRamBlockUnified 
/Can/CanConfigSet/CanController_0/CanRamBlock/CanRamBlockUnified/CanBlockUnifiedPayloadLength - CAN_16_BYTES_PAYLOAD 
/Can/CanConfigSet/CanController_0/CanRamBlock/Choice - CanRamBlockUnified 
/Can/CanConfigSet/CanController_0/CanRamBlock/Index - 0 
/Can/CanConfigSet/CanController_0/CanRxFiFo - CanRxFiFo 
/Can/CanConfigSet/CanController_0/CanRxFiFo/CanEnhanceFiFo - CanRxFiFo 
/Can/CanConfigSet/CanController_0/CanRxFiFo/CanRxFiFo/CanEnhanceFiFoDmaEnable - false 
/Can/CanConfigSet/CanController_0/CanRxFiFo/CanRxFiFo/CanEnhancedSchemeType - MASK_FILTER_SCHEME 
/Can/CanConfigSet/CanController_0/CanRxFiFo/CanRxFiFo/CanFiFoDmaErrorNotif - NULL_PTR 
/Can/CanConfigSet/CanController_0/CanRxFiFo/CanRxFiFo/CanFiFoOverflowNotif - MBDT_FlexCAN0_FifoOverflowNotif 
/Can/CanConfigSet/CanController_0/CanRxFiFo/CanRxFiFo/NumberMBTransferDMA - 1 
/Can/CanConfigSet/CanController_0/CanRxFiFo/Choice - CanEnhanceFiFo 
/Can/CanConfigSet/CanController_0/CanRxFiFo/Index - 0 
/Can/CanConfigSet/CanController_0/CanRxProcessing - MIXED 
/Can/CanConfigSet/CanController_0/CanTrippleSamplingEnable - false 
/Can/CanConfigSet/CanController_0/CanTxProcessing - MIXED 
/Can/CanConfigSet/CanController_0/CanWakeupFunctionalityAPI - false 
/Can/CanConfigSet/CanController_0/CanWakeupProcessing - POLLING 
/Can/CanConfigSet/CanController_0/CanWakeupSupport - false 
/Can/CanConfigSet/CanController_0/Index - 0 
/Can/CanConfigSet/CanController_1/CanAutoBusOffRecovery - false 
/Can/CanConfigSet/CanController_1/CanBusoffProcessing - POLLING 
/Can/CanConfigSet/CanController_1/CanControllerActivation - true 
/Can/CanConfigSet/CanController_1/CanControllerBaseAddress - 0 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig - CanControllerBaudrateConfig_0 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanAdvancedSetting - false 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanBaudrateTypeSuport - NORMAL_CBT 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanBusLength - 40 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanControllerBaudRate - 500.0 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanControllerBaudRateConfigID - 0 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanControllerPrescaller - 4 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanControllerPrescallerAlternate - 10 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanControllerPropSeg - 6 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanControllerSeg1 - 8 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanControllerSeg2 - 5 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanControllerSyncJumpWidth - 4 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanControllerSyncSeg - 1 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanPropDelayTranceiver - 150.0 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/CanTxArbitrationStartDelay - 12 
/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0/Index - 0 
/Can/CanConfigSet/CanController_1/CanControllerDefaultBaudrate - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_1/CanControllerBaudrateConfig_0 
/Can/CanConfigSet/CanController_1/CanControllerEdgeFilter - false 
/Can/CanConfigSet/CanController_1/CanControllerFdISO - true 
/Can/CanConfigSet/CanController_1/CanControllerId - 1 
/Can/CanConfigSet/CanController_1/CanControllerPrExcEn - false 
/Can/CanConfigSet/CanController_1/CanCpuClockRef - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/FLEXCAN_PE_CLK3_5 
/Can/CanConfigSet/CanController_1/CanCpuClockRefAlternate - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/FLEXCAN_PE_CLK0_2 
/Can/CanConfigSet/CanController_1/CanHwChannel - FLEXCAN_4 
/Can/CanConfigSet/CanController_1/CanLoopBackMode - false 
/Can/CanConfigSet/CanController_1/CanRxFiFo - CanRxFiFo 
/Can/CanConfigSet/CanController_1/CanRxFiFo/CanLegacyFiFo - CanRxFiFo 
/Can/CanConfigSet/CanController_1/CanRxFiFo/CanRxFiFo/CanFiFoDmaErrorNotif - NULL_PTR 
/Can/CanConfigSet/CanController_1/CanRxFiFo/CanRxFiFo/CanFiFoOverflowNotif - MBDT_FlexCAN4_FifoOverflowNotif 
/Can/CanConfigSet/CanController_1/CanRxFiFo/CanRxFiFo/CanFiFoWarnNotif - MBDT_FlexCAN4_FifoWarnNotif 
/Can/CanConfigSet/CanController_1/CanRxFiFo/CanRxFiFo/CanIdAcceptanceMode - FORMAT_A 
/Can/CanConfigSet/CanController_1/CanRxFiFo/CanRxFiFo/CanLegacyFIFOGlobalMask0 - 0 
/Can/CanConfigSet/CanController_1/CanRxFiFo/CanRxFiFo/CanLegacyFIFOGlobalMask1 - 0 
/Can/CanConfigSet/CanController_1/CanRxFiFo/CanRxFiFo/CanLegacyFIFOGlobalMask2 - 0 
/Can/CanConfigSet/CanController_1/CanRxFiFo/CanRxFiFo/CanLegacyFIFOGlobalMask3 - 0 
/Can/CanConfigSet/CanController_1/CanRxFiFo/CanRxFiFo/CanLegacyFiFoDmaEnable - false 
/Can/CanConfigSet/CanController_1/CanRxFiFo/Choice - CanLegacyFiFo 
/Can/CanConfigSet/CanController_1/CanRxFiFo/Index - 0 
/Can/CanConfigSet/CanController_1/CanRxProcessing - MIXED 
/Can/CanConfigSet/CanController_1/CanTrippleSamplingEnable - false 
/Can/CanConfigSet/CanController_1/CanTxProcessing - MIXED 
/Can/CanConfigSet/CanController_1/CanWakeupFunctionalityAPI - false 
/Can/CanConfigSet/CanController_1/CanWakeupProcessing - POLLING 
/Can/CanConfigSet/CanController_1/CanWakeupSupport - false 
/Can/CanConfigSet/CanController_1/Index - 1 
/Can/CanConfigSet/CanHardwareObject - CanHardwareObject_Can0_Rx_Ext_Interrupt CanHardwareObject_Can0_Rx_FIFO CanHardwareObject_Can0_Rx_Std_Polling CanHardwareObject_Can0_Tx_Interrupt CanHardwareObject_Can0_Tx_Polling CanHardwareObject_Can4_Rx_Ext_Interrupt CanHardwareObject_Can4_Rx_FIFO CanHardwareObject_Can4_Rx_Std_Polling CanHardwareObject_Can4_Tx_Interrupt CanHardwareObject_Can4_Tx_Polling 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/CanControllerRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/CanHandleType - BASIC 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/CanHardwareObjectUsesPolling - false 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/CanHwFilter - CanHwFilter_0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/CanHwFilter_0/CanHwFilterCode - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/CanHwFilter_0/CanHwFilterMask - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/CanHwFilter_0/Index - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/CanHwObjectCount - 1 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/CanIdType - EXTENDED 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/CanObjectId - 2 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/CanObjectType - RECEIVE 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Ext_Interrupt/Index - 2 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanControllerRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHandleType - BASIC 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHardwareObjectUsesPolling - false 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter - CanHwFilter_0 CanHwFilter_1 CanHwFilter_2 CanHwFilter_3 CanHwFilter_4 CanHwFilter_5 CanHwFilter_6 CanHwFilter_7 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_0/CanHwFilterCode - 1008 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_0/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_0/Index - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_1/CanHwFilterCode - 1009 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_1/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_1/Index - 1 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_2/CanHwFilterCode - 1010 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_2/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_2/Index - 2 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_3/CanHwFilterCode - 1011 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_3/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_3/Index - 3 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_4/CanHwFilterCode - 1012 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_4/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_4/Index - 4 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_5/CanHwFilterCode - 1013 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_5/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_5/Index - 5 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_6/CanHwFilterCode - 1014 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_6/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_6/Index - 6 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_7/CanHwFilterCode - 1015 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_7/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwFilter_7/Index - 7 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanHwObjectCount - 6 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanIdType - EXTENDED 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanObjectId - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/CanObjectType - RECEIVE 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_FIFO/Index - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanControllerRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanHandleType - BASIC 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanHardwareObjectUsesPolling - true 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanHwFilter - CanHwFilter_0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanHwFilter_0/CanHwFilterCode - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanHwFilter_0/CanHwFilterMask - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanHwFilter_0/Index - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanHwObjectCount - 1 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanIdType - STANDARD 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanMainFunctionRWPeriodRef - /Can_43_FLEXCAN/Can/CanGeneral/CanMainFunctionRWPeriods_0 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanObjectId - 1 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/CanObjectType - RECEIVE 
/Can/CanConfigSet/CanHardwareObject_Can0_Rx_Std_Polling/Index - 1 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/CanControllerRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_0 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/CanHandleType - BASIC 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/CanHardwareObjectUsesPolling - false 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/CanHwFilter - CanHwFilter_0 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/CanHwFilter_0/CanHwFilterCode - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/CanHwFilter_0/CanHwFilterMask - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/CanHwFilter_0/Index - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/CanHwObjectCount - 1 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/CanIdType - MIXED 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/CanObjectId - 7 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/CanObjectType - TRANSMIT 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Interrupt/Index - 7 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanControllerRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_0 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanHandleType - BASIC 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanHardwareObjectUsesPolling - true 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanHwFilter - CanHwFilter_0 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanHwFilter_0/CanHwFilterCode - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanHwFilter_0/CanHwFilterMask - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanHwFilter_0/Index - 0 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanHwObjectCount - 1 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanIdType - MIXED 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanMainFunctionRWPeriodRef - /Can_43_FLEXCAN/Can/CanGeneral/CanMainFunctionRWPeriods_0 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanObjectId - 6 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/CanObjectType - TRANSMIT 
/Can/CanConfigSet/CanHardwareObject_Can0_Tx_Polling/Index - 6 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/CanControllerRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_1 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/CanHandleType - BASIC 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/CanHardwareObjectUsesPolling - false 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/CanHwFilter - CanHwFilter_0 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/CanHwFilter_0/CanHwFilterCode - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/CanHwFilter_0/CanHwFilterMask - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/CanHwFilter_0/Index - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/CanHwObjectCount - 1 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/CanIdType - EXTENDED 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/CanObjectId - 5 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/CanObjectType - RECEIVE 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Ext_Interrupt/Index - 5 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanControllerRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_1 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHandleType - BASIC 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHardwareObjectUsesPolling - false 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter - CanHwFilter_0 CanHwFilter_1 CanHwFilter_2 CanHwFilter_3 CanHwFilter_4 CanHwFilter_5 CanHwFilter_6 CanHwFilter_7 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_0/CanHwFilterCode - 1008 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_0/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_0/Index - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_1/CanHwFilterCode - 1009 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_1/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_1/Index - 1 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_2/CanHwFilterCode - 1010 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_2/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_2/Index - 2 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_3/CanHwFilterCode - 1011 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_3/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_3/Index - 3 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_4/CanHwFilterCode - 1012 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_4/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_4/Index - 4 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_5/CanHwFilterCode - 1013 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_5/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_5/Index - 5 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_6/CanHwFilterCode - 1014 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_6/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_6/Index - 6 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_7/CanHwFilterCode - 1015 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_7/CanHwFilterMask - 536870911 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwFilter_7/Index - 7 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanHwObjectCount - 6 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanIdType - EXTENDED 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanObjectId - 3 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/CanObjectType - RECEIVE 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_FIFO/Index - 3 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanControllerRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_1 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanHandleType - BASIC 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanHardwareObjectUsesPolling - true 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanHwFilter - CanHwFilter_0 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanHwFilter_0/CanHwFilterCode - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanHwFilter_0/CanHwFilterMask - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanHwFilter_0/Index - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanHwObjectCount - 1 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanIdType - STANDARD 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanMainFunctionRWPeriodRef - /Can_43_FLEXCAN/Can/CanGeneral/CanMainFunctionRWPeriods_0 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanObjectId - 4 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/CanObjectType - RECEIVE 
/Can/CanConfigSet/CanHardwareObject_Can4_Rx_Std_Polling/Index - 4 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/CanControllerRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_1 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/CanHandleType - BASIC 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/CanHardwareObjectUsesPolling - false 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/CanHwFilter - CanHwFilter_0 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/CanHwFilter_0/CanHwFilterCode - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/CanHwFilter_0/CanHwFilterMask - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/CanHwFilter_0/Index - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/CanHwObjectCount - 1 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/CanIdType - MIXED 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/CanObjectId - 9 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/CanObjectType - TRANSMIT 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Interrupt/Index - 9 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanControllerRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_1 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanHandleType - BASIC 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanHardwareObjectUsesPolling - true 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanHwFilter - CanHwFilter_0 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanHwFilter_0/CanHwFilterCode - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanHwFilter_0/CanHwFilterMask - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanHwFilter_0/Index - 0 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanHwObjectCount - 1 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanIdType - MIXED 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanMainFunctionRWPeriodRef - /Can_43_FLEXCAN/Can/CanGeneral/CanMainFunctionRWPeriods_0 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanObjectId - 8 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/CanObjectType - TRANSMIT 
/Can/CanConfigSet/CanHardwareObject_Can4_Tx_Polling/Index - 8 
/Can/CanGeneral - CanGeneral 
/Can/CanGeneral/CanApiEnableMbAbort - true 
/Can/CanGeneral/CanDevErrorDetect - true 
/Can/CanGeneral/CanEnableDualClockMode - false 
/Can/CanGeneral/CanEnableSecurityEventReporting - false 
/Can/CanGeneral/CanEnableUserModeSupport - false 
/Can/CanGeneral/CanGlobalTimeSupport - false 
/Can/CanGeneral/CanIndex - 0 
/Can/CanGeneral/CanMBCountExtensionSupport - false 
/Can/CanGeneral/CanMainFunctionModePeriod - 0.001 
/Can/CanGeneral/CanMainFunctionRWPeriods - CanMainFunctionRWPeriods_0 
/Can/CanGeneral/CanMainFunctionRWPeriods_0/CanMainFunctionPeriod - 0.001 
/Can/CanGeneral/CanMainFunctionRWPeriods_0/Index - 0 
/Can/CanGeneral/CanMultiPartitionSupport - false 
/Can/CanGeneral/CanMultiplexedTransmission - true 
/Can/CanGeneral/CanSetBaudrateApi - true 
/Can/CanGeneral/CanTimeoutDuration - 1.0 
/Can/CanGeneral/CanTimeoutMethod - OSIF_COUNTER_DUMMY 
/Can/CanGeneral/CanVersionInfoApi - true 
/Can/CommonPublishedInformation - CommonPublishedInformation 
/Can/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Can/CommonPublishedInformation/ArReleaseMinorVersion - 7 
/Can/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Can/CommonPublishedInformation/ModuleId - 80 
/Can/CommonPublishedInformation/SwMajorVersion - 3 
/Can/CommonPublishedInformation/SwMinorVersion - 0 
/Can/CommonPublishedInformation/SwPatchVersion - 0 
/Can/CommonPublishedInformation/VendorApiInfix - FLEXCAN 
/Can/CommonPublishedInformation/VendorId - 43 
/Can/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-PRE-COMPILE 
/Can/POST_BUILD_VARIANT_USED - false 

*/
#define MW_DETAILS_CAN_43_FLEXCAN 
#define MW_OPEN_CAN_43_FLEXCAN 
#define MW_UPDATE_CAN_43_FLEXCAN 
#define MW_RESTORE_CAN_43_FLEXCAN 
#define MW_CANIF_INFO /*
/CanIf - CanIf 
/CanIf/CanIfCtrlDrvCfg - CanIfCtrlDrvCfg_0 
/CanIf/CanIfCtrlDrvCfg_0/CanIfCtrlCfg - CanIfCtrlCfg_0 CanIfCtrlCfg_1 
/CanIf/CanIfCtrlDrvCfg_0/CanIfCtrlCfg_0/CanIfCtrlCanCtrlRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_0 
/CanIf/CanIfCtrlDrvCfg_0/CanIfCtrlCfg_0/CanIfCtrlId - 0 
/CanIf/CanIfCtrlDrvCfg_0/CanIfCtrlCfg_0/Index - 0 
/CanIf/CanIfCtrlDrvCfg_0/CanIfCtrlCfg_1/CanIfCtrlCanCtrlRef - /Can_43_FLEXCAN/Can/CanConfigSet/CanController_1 
/CanIf/CanIfCtrlDrvCfg_0/CanIfCtrlCfg_1/CanIfCtrlId - 1 
/CanIf/CanIfCtrlDrvCfg_0/CanIfCtrlCfg_1/Index - 1 
/CanIf/CanIfCtrlDrvCfg_0/CanIfCtrlDrvNameRef - /Can_43_FLEXCAN/Can/CanGeneral 
/CanIf/CanIfCtrlDrvCfg_0/Index - 0 
/CanIf/CanIfDispatchCfg - CanIfDispatchCfg 
/CanIf/CanIfDispatchCfg/CanIfDispatchUserCtrlBusOffUL - CDD 
/CanIf/CanIfInitCfg - CanIfInitCfg 
/CanIf/CanIfPublicCfg - CanIfPublicCfg 
/CanIf/CanIfPublicCfg/CanIfDevErrorDetect - false 
/CanIf/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-PRE-COMPILE 
/CanIf/POST_BUILD_VARIANT_USED - false 

*/
#define MW_DETAILS_CANIF 
#define MW_OPEN_CANIF 
#define MW_UPDATE_CANIF 
#define MW_RESTORE_CANIF 
#define MW_DIO_INFO /*
/Dio - Dio 
/Dio/CommonPublishedInformation - CommonPublishedInformation 
/Dio/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Dio/CommonPublishedInformation/ArReleaseMinorVersion - 4 
/Dio/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Dio/CommonPublishedInformation/ModuleId - 120 
/Dio/CommonPublishedInformation/SwMajorVersion - 2 
/Dio/CommonPublishedInformation/SwMinorVersion - 0 
/Dio/CommonPublishedInformation/SwPatchVersion - 0 
/Dio/CommonPublishedInformation/VendorApiInfix -  
/Dio/CommonPublishedInformation/VendorId - 43 
/Dio/DioConfig - DioConfig 
/Dio/DioConfig/DioPort - PTA_H PTB_H PTC_H PTD_L PTE_L 
/Dio/DioConfig/PTA_H/DioChannel - RGBLED0_BLUE RGBLED0_GREEN RGBLED0_RED 
/Dio/DioConfig/PTA_H/DioPortId - 1 
/Dio/DioConfig/PTA_H/Index - 0 
/Dio/DioConfig/PTA_H/RGBLED0_BLUE/DioChannelId - 15 
/Dio/DioConfig/PTA_H/RGBLED0_BLUE/Index - 0 
/Dio/DioConfig/PTA_H/RGBLED0_BLUE/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTA_H/RGBLED0_GREEN/DioChannelId - 14 
/Dio/DioConfig/PTA_H/RGBLED0_GREEN/Index - 1 
/Dio/DioConfig/PTA_H/RGBLED0_GREEN/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTA_H/RGBLED0_RED/DioChannelId - 13 
/Dio/DioConfig/PTA_H/RGBLED0_RED/Index - 2 
/Dio/DioConfig/PTA_H/RGBLED0_RED/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTB_H/DioChannel - RGBLED1_GREEN RGBLED1_RED USER_SW0 USER_SW1 
/Dio/DioConfig/PTB_H/DioPortId - 3 
/Dio/DioConfig/PTB_H/Index - 1 
/Dio/DioConfig/PTB_H/RGBLED1_GREEN/DioChannelId - 9 
/Dio/DioConfig/PTB_H/RGBLED1_GREEN/Index - 0 
/Dio/DioConfig/PTB_H/RGBLED1_GREEN/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTB_H/RGBLED1_RED/DioChannelId - 2 
/Dio/DioConfig/PTB_H/RGBLED1_RED/Index - 1 
/Dio/DioConfig/PTB_H/RGBLED1_RED/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTB_H/USER_SW0/DioChannelId - 10 
/Dio/DioConfig/PTB_H/USER_SW0/Index - 2 
/Dio/DioConfig/PTB_H/USER_SW0/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTB_H/USER_SW1/DioChannelId - 3 
/Dio/DioConfig/PTB_H/USER_SW1/Index - 3 
/Dio/DioConfig/PTB_H/USER_SW1/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTC_H/CanController_0_EN/DioChannelId - 5 
/Dio/DioConfig/PTC_H/CanController_0_EN/Index - 0 
/Dio/DioConfig/PTC_H/CanController_0_EN/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTC_H/CanController_0_ERRN/DioChannelId - 7 
/Dio/DioConfig/PTC_H/CanController_0_ERRN/Index - 1 
/Dio/DioConfig/PTC_H/CanController_0_ERRN/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTC_H/CanController_0_STB/DioChannelId - 4 
/Dio/DioConfig/PTC_H/CanController_0_STB/Index - 2 
/Dio/DioConfig/PTC_H/CanController_0_STB/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTC_H/DioChannel - CanController_0_EN CanController_0_ERRN CanController_0_STB 
/Dio/DioConfig/PTC_H/DioPortId - 5 
/Dio/DioConfig/PTC_H/Index - 2 
/Dio/DioConfig/PTD_L/CanController_1_EN/DioChannelId - 15 
/Dio/DioConfig/PTD_L/CanController_1_EN/Index - 0 
/Dio/DioConfig/PTD_L/CanController_1_EN/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTD_L/CanController_1_STB/DioChannelId - 13 
/Dio/DioConfig/PTD_L/CanController_1_STB/Index - 1 
/Dio/DioConfig/PTD_L/CanController_1_STB/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTD_L/DioChannel - CanController_1_EN CanController_1_STB 
/Dio/DioConfig/PTD_L/DioPortId - 6 
/Dio/DioConfig/PTD_L/Index - 3 
/Dio/DioConfig/PTE_L/CanController_1_ERRN/DioChannelId - 8 
/Dio/DioConfig/PTE_L/CanController_1_ERRN/Index - 0 
/Dio/DioConfig/PTE_L/CanController_1_ERRN/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioConfig/PTE_L/DioChannel - CanController_1_ERRN RGBLED1_BLUE 
/Dio/DioConfig/PTE_L/DioPortId - 8 
/Dio/DioConfig/PTE_L/Index - 4 
/Dio/DioConfig/PTE_L/RGBLED1_BLUE/DioChannelId - 12 
/Dio/DioConfig/PTE_L/RGBLED1_BLUE/Index - 1 
/Dio/DioConfig/PTE_L/RGBLED1_BLUE/PDACSlot - VIRTUAL_WRAPPER_PDAC0 
/Dio/DioGeneral - DioGeneral 
/Dio/DioGeneral/DioDevErrorDetect - true 
/Dio/DioGeneral/DioEnableUserModeSupport - false 
/Dio/DioGeneral/DioFlipChannelApi - true 
/Dio/DioGeneral/DioMaskedWritePortApi - true 
/Dio/DioGeneral/DioMultiPartitionSupport - false 
/Dio/DioGeneral/DioReadZeroForUndefinedPortPins - false 
/Dio/DioGeneral/DioReversePortBits - false 
/Dio/DioGeneral/DioVersionInfoApi - true 
/Dio/DioGeneral/DioVirtWrapperSupport - false 
/Dio/DioGeneral/SIUL2DioIPDevErrorDetect - true 
/Dio/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-PRE-COMPILE 
/Dio/POST_BUILD_VARIANT_USED - false 

*/
#define MW_DETAILS_DIO 
#define MW_OPEN_DIO 
#define MW_UPDATE_DIO 
#define MW_RESTORE_DIO 
#define MW_FEE_INFO /*
/Fee - Fee 
/Fee/CommonPublishedInformation - CommonPublishedInformation 
/Fee/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Fee/CommonPublishedInformation/ArReleaseMinorVersion - 7 
/Fee/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Fee/CommonPublishedInformation/ModuleId - 21 
/Fee/CommonPublishedInformation/SwMajorVersion - 5 
/Fee/CommonPublishedInformation/SwMinorVersion - 0 
/Fee/CommonPublishedInformation/SwPatchVersion - 0 
/Fee/CommonPublishedInformation/VendorId - 43 
/Fee/FeeBlockConfiguration - FeeBlockConfiguration_0 FeeBlockConfiguration_1 
/Fee/FeeBlockConfiguration_0/FeeBlockAssignment - APPLICATION 
/Fee/FeeBlockConfiguration_0/FeeBlockNumber - 1 
/Fee/FeeBlockConfiguration_0/FeeBlockSize - 32 
/Fee/FeeBlockConfiguration_0/FeeClusterGroupRef - /Fee/Fee/FeeClusterGroup_0 
/Fee/FeeBlockConfiguration_0/FeeImmediateData - false 
/Fee/FeeBlockConfiguration_0/FeeMemAccAddressArea - /MemAcc/MemAcc/MemAccAddressAreaConfiguration_0 
/Fee/FeeBlockConfiguration_0/FeeNumberOfWriteCycles - 0 
/Fee/FeeBlockConfiguration_0/Index - 0 
/Fee/FeeBlockConfiguration_1/FeeBlockAssignment - APPLICATION 
/Fee/FeeBlockConfiguration_1/FeeBlockNumber - 2 
/Fee/FeeBlockConfiguration_1/FeeBlockSize - 32 
/Fee/FeeBlockConfiguration_1/FeeClusterGroupRef - /Fee/Fee/FeeClusterGroup_0 
/Fee/FeeBlockConfiguration_1/FeeImmediateData - false 
/Fee/FeeBlockConfiguration_1/FeeMemAccAddressArea - /MemAcc/MemAcc/MemAccAddressAreaConfiguration_0 
/Fee/FeeBlockConfiguration_1/FeeNumberOfWriteCycles - 0 
/Fee/FeeBlockConfiguration_1/Index - 1 
/Fee/FeeClusterGroup - FeeClusterGroup_0 
/Fee/FeeClusterGroup_0/FeeCluster - FeeCluster_0 FeeCluster_1 
/Fee/FeeClusterGroup_0/FeeCluster_0/FeeSubAddressArea - FeeSubAddressArea_0 
/Fee/FeeClusterGroup_0/FeeCluster_0/FeeSubAddressArea_0/FeeSubAddressAreaIndex - 0 
/Fee/FeeClusterGroup_0/FeeCluster_0/FeeSubAddressArea_0/FeeSubAddressAreaRef - /MemAcc/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0 
/Fee/FeeClusterGroup_0/FeeCluster_0/FeeSubAddressArea_0/Index - 0 
/Fee/FeeClusterGroup_0/FeeCluster_0/Index - 0 
/Fee/FeeClusterGroup_0/FeeCluster_1/FeeSubAddressArea - FeeSubAddressArea_0 
/Fee/FeeClusterGroup_0/FeeCluster_1/FeeSubAddressArea_0/FeeSubAddressAreaIndex - 0 
/Fee/FeeClusterGroup_0/FeeCluster_1/FeeSubAddressArea_0/FeeSubAddressAreaRef - /MemAcc/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_1 
/Fee/FeeClusterGroup_0/FeeCluster_1/FeeSubAddressArea_0/Index - 0 
/Fee/FeeClusterGroup_0/FeeCluster_1/Index - 1 
/Fee/FeeClusterGroup_0/Index - 0 
/Fee/FeeGeneral - FeeGeneral 
/Fee/FeeGeneral/FeeBlockAlwaysAvailable - false 
/Fee/FeeGeneral/FeeBufferAlignmentValue - /MemAcc/MemAcc/MemAccAddressAreaConfiguration_0 
/Fee/FeeGeneral/FeeClusterFormatNotification - MBDT_Fee_ClusterFormatDuringInit_Notification 
/Fee/FeeGeneral/FeeConfigAssignment - APPLICATION 
/Fee/FeeGeneral/FeeDataBufferSize - 96 
/Fee/FeeGeneral/FeeDevErrorDetect - false 
/Fee/FeeGeneral/FeeEnableUserModeSupport - false 
/Fee/FeeGeneral/FeeLegacyEraseMode - false 
/Fee/FeeGeneral/FeeMainFunctionPeriod - 0.1 
/Fee/FeeGeneral/FeeMarkEmptyBlocksInvalid - false 
/Fee/FeeGeneral/FeeMaximumNumberBlocks - 1 
/Fee/FeeGeneral/FeeMinimumReadPageSize - 1 
/Fee/FeeGeneral/FeeNvmJobEndNotification - MBDT_Fee_NvmJobEnd_Notification 
/Fee/FeeGeneral/FeeNvmJobErrorNotification - MBDT_Fee_NvmJobError_Notification 
/Fee/FeeGeneral/FeePollingMode - false 
/Fee/FeeGeneral/FeeSubAddressAreaEraseRetries - 3 
/Fee/FeeGeneral/FeeSubAddressAreaRetirement - false 
/Fee/FeeGeneral/FeeSwapForeignBlocksEnabled - false 
/Fee/FeeGeneral/FeeVersionInfoApi - true 
/Fee/FeeGeneral/FeeVirtualPageSize - 32 
/Fee/FeePublishedInformation - FeePublishedInformation 
/Fee/FeePublishedInformation/FeeBlockOverhead - 0 
/Fee/FeePublishedInformation/FeePageOverhead - 0 
/Fee/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-PRE-COMPILE 
/Fee/POST_BUILD_VARIANT_USED - false 

*/
#define MW_DETAILS_FEE 
#define MW_OPEN_FEE 
#define MW_UPDATE_FEE 
#define MW_RESTORE_FEE 
#define MW_GPT_INFO /*
/Gpt - Gpt 
/Gpt/CommonPublishedInformation - CommonPublishedInformation 
/Gpt/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Gpt/CommonPublishedInformation/ArReleaseMinorVersion - 4 
/Gpt/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Gpt/CommonPublishedInformation/ModuleId - 100 
/Gpt/CommonPublishedInformation/SwMajorVersion - 2 
/Gpt/CommonPublishedInformation/SwMinorVersion - 0 
/Gpt/CommonPublishedInformation/SwPatchVersion - 0 
/Gpt/CommonPublishedInformation/VendorId - 43 
/Gpt/GptAutosarExt - GptAutosarExt 
/Gpt/GptAutosarExt/ChainModeApi - false 
/Gpt/GptAutosarExt/GptChangeNextTimeoutValueApi - false 
/Gpt/GptAutosarExt/GptEnableDualClockMode - false 
/Gpt/GptAutosarExt/GptEnableTriggers - false 
/Gpt/GptAutosarExt/GptEnableUserModeSupport - false 
/Gpt/GptAutosarExt/GptStandbyWakeupSupport - false 
/Gpt/GptChannelConfigSet - GptChannelConfigSet 
/Gpt/GptChannelConfigSet/GptChannelConfiguration - GptChannelConfiguration_0 GptChannelConfiguration_1 ProfilerTimer StepTimer 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_0/GptChannelClkSrcRef - /Gpt/Gpt/GptDriverConfiguration/GptClockReferencePoint_0 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_0/GptChannelId - 0 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_0/GptChannelMode - GPT_CH_MODE_CONTINUOUS 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_0/GptChannelTickValueMax - 4294967295 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_0/GptEnableWakeup - false 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_0/GptHwIp - PIT 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_0/GptModuleRef - /Gpt/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_0 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_0/GptNotification - Gpt_PitNotification 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_0/Index - 0 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_1/GptChannelClkSrcRef - /Gpt/Gpt/GptDriverConfiguration/GptClockReferencePoint_0 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_1/GptChannelId - 1 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_1/GptChannelMode - GPT_CH_MODE_ONESHOT 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_1/GptChannelTickValueMax - 4294967295 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_1/GptEnableWakeup - true 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_1/GptHwIp - PIT 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_1/GptModuleRef - /Gpt/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_1 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_1/GptWakeupConfiguration - GptWakeupConfiguration 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_1/GptWakeupConfiguration/GptWakeupSourceRef - /EcuM/EcuM/EcuMConfiguration_0/EcuMCommonConfiguration/EcuMWakeupSource_0 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_1/GptWakeupConfiguration/Index - 0 
/Gpt/GptChannelConfigSet/GptChannelConfiguration_1/Index - 1 
/Gpt/GptChannelConfigSet/GptPit - GptPit_0 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels - GptPitChannels_0 GptPitChannels_1 GptPitChannels_2 GptPitChannels_3 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_0/ChainMode - false 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_0/GptPitChannel - CH_0 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_0/Index - 0 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_1/ChainMode - false 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_1/GptPitChannel - CH_RTI 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_1/Index - 1 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_2/ChainMode - false 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_2/GptPitChannel - CH_2 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_2/Index - 2 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_3/ChainMode - false 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_3/GptPitChannel - CH_3 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_3/Index - 3 
/Gpt/GptChannelConfigSet/GptPit_0/GptPitModule - PIT_0 
/Gpt/GptChannelConfigSet/GptPit_0/Index - 0 
/Gpt/GptChannelConfigSet/GptPit_0/PitFreezeEnable - false 
/Gpt/GptChannelConfigSet/ProfilerTimer/GptChannelClkSrcRef - /Gpt/Gpt/GptDriverConfiguration/GptClockReferencePoint_0 
/Gpt/GptChannelConfigSet/ProfilerTimer/GptChannelId - 3 
/Gpt/GptChannelConfigSet/ProfilerTimer/GptChannelMode - GPT_CH_MODE_CONTINUOUS 
/Gpt/GptChannelConfigSet/ProfilerTimer/GptChannelTickValueMax - 4294967295 
/Gpt/GptChannelConfigSet/ProfilerTimer/GptEnableWakeup - false 
/Gpt/GptChannelConfigSet/ProfilerTimer/GptHwIp - PIT 
/Gpt/GptChannelConfigSet/ProfilerTimer/GptModuleRef - /Gpt/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_3 
/Gpt/GptChannelConfigSet/ProfilerTimer/Index - 3 
/Gpt/GptChannelConfigSet/StepTimer/GptChannelClkSrcRef - /Gpt/Gpt/GptDriverConfiguration/GptClockReferencePoint_0 
/Gpt/GptChannelConfigSet/StepTimer/GptChannelId - 2 
/Gpt/GptChannelConfigSet/StepTimer/GptChannelMode - GPT_CH_MODE_CONTINUOUS 
/Gpt/GptChannelConfigSet/StepTimer/GptChannelTickValueMax - 4294967295 
/Gpt/GptChannelConfigSet/StepTimer/GptEnableWakeup - false 
/Gpt/GptChannelConfigSet/StepTimer/GptHwIp - PIT 
/Gpt/GptChannelConfigSet/StepTimer/GptModuleRef - /Gpt/Gpt/GptChannelConfigSet/GptPit_0/GptPitChannels_2 
/Gpt/GptChannelConfigSet/StepTimer/GptNotification - MBDT_Step_Handler 
/Gpt/GptChannelConfigSet/StepTimer/Index - 2 
/Gpt/GptConfigurationOfOptApiServices - GptConfigurationOfOptApiServices 
/Gpt/GptConfigurationOfOptApiServices/GptDeinitApi - true 
/Gpt/GptConfigurationOfOptApiServices/GptEnableDisableNotificationApi - true 
/Gpt/GptConfigurationOfOptApiServices/GptPredefTimerFunctionalityApi - true 
/Gpt/GptConfigurationOfOptApiServices/GptTimeElapsedApi - true 
/Gpt/GptConfigurationOfOptApiServices/GptTimeRemainingApi - true 
/Gpt/GptConfigurationOfOptApiServices/GptVersionInfoApi - true 
/Gpt/GptConfigurationOfOptApiServices/GptWakeupFunctionalityApi - true 
/Gpt/GptDriverConfiguration - GptDriverConfiguration 
/Gpt/GptDriverConfiguration/GptClockReferencePoint - GptClockReferencePoint_0 
/Gpt/GptDriverConfiguration/GptClockReferencePoint_0/GptClockReference - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/GPT_CLK 
/Gpt/GptDriverConfiguration/GptClockReferencePoint_0/Index - 0 
/Gpt/GptDriverConfiguration/GptDevErrorDetect - true 
/Gpt/GptDriverConfiguration/GptMultiPartitionSupport - false 
/Gpt/GptDriverConfiguration/GptPredefTimer100us32bitEnable - false 
/Gpt/GptDriverConfiguration/GptPredefTimer1usEnablingGrade - GPT_PREDEF_TIMER_1US_DISABLED 
/Gpt/GptDriverConfiguration/GptReportWakeupSource - true 
/Gpt/GptDriverConfiguration/GptTimeoutDuration - 65535 
/Gpt/GptDriverConfiguration/GptTimeoutMethod - OSIF_COUNTER_SYSTEM 
/Gpt/GptHwConfiguration - GptHwConfiguration_0 GptHwConfiguration_1 GptHwConfiguration_10 GptHwConfiguration_11 GptHwConfiguration_12 GptHwConfiguration_13 GptHwConfiguration_14 GptHwConfiguration_15 GptHwConfiguration_16 GptHwConfiguration_17 GptHwConfiguration_18 GptHwConfiguration_19 GptHwConfiguration_2 GptHwConfiguration_20 GptHwConfiguration_21 GptHwConfiguration_22 GptHwConfiguration_23 GptHwConfiguration_24 GptHwConfiguration_25 GptHwConfiguration_26 GptHwConfiguration_27 GptHwConfiguration_28 GptHwConfiguration_29 GptHwConfiguration_3 GptHwConfiguration_30 GptHwConfiguration_31 GptHwConfiguration_32 GptHwConfiguration_33 GptHwConfiguration_34 GptHwConfiguration_35 GptHwConfiguration_36 GptHwConfiguration_37 GptHwConfiguration_38 GptHwConfiguration_39 GptHwConfiguration_4 GptHwConfiguration_40 GptHwConfiguration_41 GptHwConfiguration_42 GptHwConfiguration_43 GptHwConfiguration_44 GptHwConfiguration_45 GptHwConfiguration_5 GptHwConfiguration_6 GptHwConfiguration_7 GptHwConfiguration_8 GptHwConfiguration_9 
/Gpt/GptHwConfiguration_0/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_0/GptIsrEnable - false 
/Gpt/GptHwConfiguration_0/GptIsrHwId - STM_0_CH_0 
/Gpt/GptHwConfiguration_0/Index - 0 
/Gpt/GptHwConfiguration_1/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_1/GptIsrEnable - false 
/Gpt/GptHwConfiguration_1/GptIsrHwId - STM_0_CH_1 
/Gpt/GptHwConfiguration_1/Index - 1 
/Gpt/GptHwConfiguration_10/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_10/GptIsrEnable - false 
/Gpt/GptHwConfiguration_10/GptIsrHwId - PIT_0_CH_1 
/Gpt/GptHwConfiguration_10/Index - 10 
/Gpt/GptHwConfiguration_11/GptChannelIsUsed - true 
/Gpt/GptHwConfiguration_11/GptIsrEnable - true 
/Gpt/GptHwConfiguration_11/GptIsrHwId - PIT_0_CH_2 
/Gpt/GptHwConfiguration_11/Index - 11 
/Gpt/GptHwConfiguration_12/GptChannelIsUsed - true 
/Gpt/GptHwConfiguration_12/GptIsrEnable - true 
/Gpt/GptHwConfiguration_12/GptIsrHwId - PIT_0_CH_3 
/Gpt/GptHwConfiguration_12/Index - 12 
/Gpt/GptHwConfiguration_13/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_13/GptIsrEnable - false 
/Gpt/GptHwConfiguration_13/GptIsrHwId - PIT_1_CH_0 
/Gpt/GptHwConfiguration_13/Index - 13 
/Gpt/GptHwConfiguration_14/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_14/GptIsrEnable - false 
/Gpt/GptHwConfiguration_14/GptIsrHwId - PIT_1_CH_1 
/Gpt/GptHwConfiguration_14/Index - 14 
/Gpt/GptHwConfiguration_15/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_15/GptIsrEnable - false 
/Gpt/GptHwConfiguration_15/GptIsrHwId - PIT_1_CH_2 
/Gpt/GptHwConfiguration_15/Index - 15 
/Gpt/GptHwConfiguration_16/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_16/GptIsrEnable - false 
/Gpt/GptHwConfiguration_16/GptIsrHwId - PIT_1_CH_3 
/Gpt/GptHwConfiguration_16/Index - 16 
/Gpt/GptHwConfiguration_17/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_17/GptIsrEnable - false 
/Gpt/GptHwConfiguration_17/GptIsrHwId - PIT_2_CH_0 
/Gpt/GptHwConfiguration_17/Index - 17 
/Gpt/GptHwConfiguration_18/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_18/GptIsrEnable - false 
/Gpt/GptHwConfiguration_18/GptIsrHwId - PIT_2_CH_1 
/Gpt/GptHwConfiguration_18/Index - 18 
/Gpt/GptHwConfiguration_19/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_19/GptIsrEnable - false 
/Gpt/GptHwConfiguration_19/GptIsrHwId - PIT_2_CH_2 
/Gpt/GptHwConfiguration_19/Index - 19 
/Gpt/GptHwConfiguration_2/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_2/GptIsrEnable - false 
/Gpt/GptHwConfiguration_2/GptIsrHwId - STM_0_CH_2 
/Gpt/GptHwConfiguration_2/Index - 2 
/Gpt/GptHwConfiguration_20/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_20/GptIsrEnable - false 
/Gpt/GptHwConfiguration_20/GptIsrHwId - PIT_2_CH_3 
/Gpt/GptHwConfiguration_20/Index - 20 
/Gpt/GptHwConfiguration_21/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_21/GptIsrEnable - false 
/Gpt/GptHwConfiguration_21/GptIsrHwId - EMIOS_0_CH_0 
/Gpt/GptHwConfiguration_21/Index - 21 
/Gpt/GptHwConfiguration_22/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_22/GptIsrEnable - false 
/Gpt/GptHwConfiguration_22/GptIsrHwId - EMIOS_0_CH_1 
/Gpt/GptHwConfiguration_22/Index - 22 
/Gpt/GptHwConfiguration_23/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_23/GptIsrEnable - false 
/Gpt/GptHwConfiguration_23/GptIsrHwId - EMIOS_0_CH_2 
/Gpt/GptHwConfiguration_23/Index - 23 
/Gpt/GptHwConfiguration_24/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_24/GptIsrEnable - false 
/Gpt/GptHwConfiguration_24/GptIsrHwId - EMIOS_0_CH_3 
/Gpt/GptHwConfiguration_24/Index - 24 
/Gpt/GptHwConfiguration_25/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_25/GptIsrEnable - false 
/Gpt/GptHwConfiguration_25/GptIsrHwId - EMIOS_0_CH_4 
/Gpt/GptHwConfiguration_25/Index - 25 
/Gpt/GptHwConfiguration_26/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_26/GptIsrEnable - false 
/Gpt/GptHwConfiguration_26/GptIsrHwId - EMIOS_0_CH_5 
/Gpt/GptHwConfiguration_26/Index - 26 
/Gpt/GptHwConfiguration_27/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_27/GptIsrEnable - false 
/Gpt/GptHwConfiguration_27/GptIsrHwId - EMIOS_0_CH_6 
/Gpt/GptHwConfiguration_27/Index - 27 
/Gpt/GptHwConfiguration_28/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_28/GptIsrEnable - false 
/Gpt/GptHwConfiguration_28/GptIsrHwId - EMIOS_0_CH_7 
/Gpt/GptHwConfiguration_28/Index - 28 
/Gpt/GptHwConfiguration_29/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_29/GptIsrEnable - false 
/Gpt/GptHwConfiguration_29/GptIsrHwId - EMIOS_0_CH_8 
/Gpt/GptHwConfiguration_29/Index - 29 
/Gpt/GptHwConfiguration_3/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_3/GptIsrEnable - false 
/Gpt/GptHwConfiguration_3/GptIsrHwId - STM_0_CH_3 
/Gpt/GptHwConfiguration_3/Index - 3 
/Gpt/GptHwConfiguration_30/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_30/GptIsrEnable - false 
/Gpt/GptHwConfiguration_30/GptIsrHwId - EMIOS_0_CH_16 
/Gpt/GptHwConfiguration_30/Index - 30 
/Gpt/GptHwConfiguration_31/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_31/GptIsrEnable - false 
/Gpt/GptHwConfiguration_31/GptIsrHwId - EMIOS_0_CH_22 
/Gpt/GptHwConfiguration_31/Index - 31 
/Gpt/GptHwConfiguration_32/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_32/GptIsrEnable - false 
/Gpt/GptHwConfiguration_32/GptIsrHwId - EMIOS_0_CH_23 
/Gpt/GptHwConfiguration_32/Index - 32 
/Gpt/GptHwConfiguration_33/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_33/GptIsrEnable - false 
/Gpt/GptHwConfiguration_33/GptIsrHwId - EMIOS_1_CH_0 
/Gpt/GptHwConfiguration_33/Index - 33 
/Gpt/GptHwConfiguration_34/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_34/GptIsrEnable - false 
/Gpt/GptHwConfiguration_34/GptIsrHwId - EMIOS_1_CH_8 
/Gpt/GptHwConfiguration_34/Index - 34 
/Gpt/GptHwConfiguration_35/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_35/GptIsrEnable - false 
/Gpt/GptHwConfiguration_35/GptIsrHwId - EMIOS_1_CH_16 
/Gpt/GptHwConfiguration_35/Index - 35 
/Gpt/GptHwConfiguration_36/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_36/GptIsrEnable - false 
/Gpt/GptHwConfiguration_36/GptIsrHwId - EMIOS_1_CH_22 
/Gpt/GptHwConfiguration_36/Index - 36 
/Gpt/GptHwConfiguration_37/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_37/GptIsrEnable - false 
/Gpt/GptHwConfiguration_37/GptIsrHwId - EMIOS_1_CH_23 
/Gpt/GptHwConfiguration_37/Index - 37 
/Gpt/GptHwConfiguration_38/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_38/GptIsrEnable - false 
/Gpt/GptHwConfiguration_38/GptIsrHwId - EMIOS_2_CH_0 
/Gpt/GptHwConfiguration_38/Index - 38 
/Gpt/GptHwConfiguration_39/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_39/GptIsrEnable - false 
/Gpt/GptHwConfiguration_39/GptIsrHwId - EMIOS_2_CH_8 
/Gpt/GptHwConfiguration_39/Index - 39 
/Gpt/GptHwConfiguration_4/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_4/GptIsrEnable - false 
/Gpt/GptHwConfiguration_4/GptIsrHwId - STM_1_CH_0 
/Gpt/GptHwConfiguration_4/Index - 4 
/Gpt/GptHwConfiguration_40/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_40/GptIsrEnable - false 
/Gpt/GptHwConfiguration_40/GptIsrHwId - EMIOS_2_CH_16 
/Gpt/GptHwConfiguration_40/Index - 40 
/Gpt/GptHwConfiguration_41/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_41/GptIsrEnable - false 
/Gpt/GptHwConfiguration_41/GptIsrHwId - EMIOS_2_CH_22 
/Gpt/GptHwConfiguration_41/Index - 41 
/Gpt/GptHwConfiguration_42/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_42/GptIsrEnable - false 
/Gpt/GptHwConfiguration_42/GptIsrHwId - EMIOS_2_CH_23 
/Gpt/GptHwConfiguration_42/Index - 42 
/Gpt/GptHwConfiguration_43/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_43/GptIsrEnable - false 
/Gpt/GptHwConfiguration_43/GptIsrHwId - RTC_0_CH_0 
/Gpt/GptHwConfiguration_43/Index - 43 
/Gpt/GptHwConfiguration_44/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_44/GptIsrEnable - false 
/Gpt/GptHwConfiguration_44/GptIsrHwId - STM_0_PREDEF 
/Gpt/GptHwConfiguration_44/Index - 44 
/Gpt/GptHwConfiguration_45/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_45/GptIsrEnable - false 
/Gpt/GptHwConfiguration_45/GptIsrHwId - STM_1_PREDEF 
/Gpt/GptHwConfiguration_45/Index - 45 
/Gpt/GptHwConfiguration_5/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_5/GptIsrEnable - false 
/Gpt/GptHwConfiguration_5/GptIsrHwId - STM_1_CH_1 
/Gpt/GptHwConfiguration_5/Index - 5 
/Gpt/GptHwConfiguration_6/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_6/GptIsrEnable - false 
/Gpt/GptHwConfiguration_6/GptIsrHwId - STM_1_CH_2 
/Gpt/GptHwConfiguration_6/Index - 6 
/Gpt/GptHwConfiguration_7/GptChannelIsUsed - false 
/Gpt/GptHwConfiguration_7/GptIsrEnable - false 
/Gpt/GptHwConfiguration_7/GptIsrHwId - STM_1_CH_3 
/Gpt/GptHwConfiguration_7/Index - 7 
/Gpt/GptHwConfiguration_8/GptChannelIsUsed - true 
/Gpt/GptHwConfiguration_8/GptIsrEnable - true 
/Gpt/GptHwConfiguration_8/GptIsrHwId - PIT_0_CH_RTI 
/Gpt/GptHwConfiguration_8/Index - 8 
/Gpt/GptHwConfiguration_9/GptChannelIsUsed - true 
/Gpt/GptHwConfiguration_9/GptIsrEnable - true 
/Gpt/GptHwConfiguration_9/GptIsrHwId - PIT_0_CH_0 
/Gpt/GptHwConfiguration_9/Index - 9 
/Gpt/GptPredefTimerConfiguration - GptPredefTimerConfiguration 
/Gpt/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-POST-BUILD 
/Gpt/POST_BUILD_VARIANT_USED - true 

*/
#define MW_DETAILS_GPT 
#define MW_OPEN_GPT 
#define MW_UPDATE_GPT 
#define MW_RESTORE_GPT 
#define MW_I2C_INFO /*
/I2c - I2c 
/I2c/CommonPublishedInformation - CommonPublishedInformation 
/I2c/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/I2c/CommonPublishedInformation/ArReleaseMinorVersion - 7 
/I2c/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/I2c/CommonPublishedInformation/ModuleId - 255 
/I2c/CommonPublishedInformation/SwMajorVersion - 3 
/I2c/CommonPublishedInformation/SwMinorVersion - 0 
/I2c/CommonPublishedInformation/SwPatchVersion - 0 
/I2c/CommonPublishedInformation/VendorApiInfix -  
/I2c/CommonPublishedInformation/VendorId - 43 
/I2c/GeneralConfiguration - GeneralConfiguration 
/I2c/GeneralConfiguration/I2cCallback - MBDT_I2c_Callback 
/I2c/GeneralConfiguration/I2cDevErrorDetect - true 
/I2c/GeneralConfiguration/I2cDisableDemReportErrorStatus - true 
/I2c/GeneralConfiguration/I2cDmaOptimize - false 
/I2c/GeneralConfiguration/I2cDmaUsed - false 
/I2c/GeneralConfiguration/I2cEnableUserModeSupport - false 
/I2c/GeneralConfiguration/I2cFlexIOUsed - true 
/I2c/GeneralConfiguration/I2cMultipartitionSupport - false 
/I2c/GeneralConfiguration/I2cTimeoutDuration - 65535 
/I2c/GeneralConfiguration/I2cTimeoutMethod - OSIF_COUNTER_DUMMY 
/I2c/GeneralConfiguration/I2cVersionInfoApi - true 
/I2c/GeneralConfiguration/VendorId - 0 
/I2c/I2cGlobalConfig - I2cGlobalConfig 
/I2c/I2cGlobalConfig/I2cChannel - I2cChannel_0 I2cChannel_1 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cChannelId - 0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cFlexIOConfiguration - I2c_FlexIOChannel0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cHwChannel - FLEXIO_0_CH_2_3 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration - I2cMasterConfiguration 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cAsyncMethod - LPI2C_USING_INTERRUPTS 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cBusIdleTimeout - 0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cClockHighPeriod - 1 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cClockLowPeriod - 3 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cDataValidDelay - 1 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cGlitchFilterSCL - 0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cGlitchFilterSDA - 0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cHighSpeedModeConfiguration - I2cHighSpeedModeConfiguration 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cHighSpeedModeConfiguration/I2cClockHighPeriod - 1 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cHighSpeedModeConfiguration/I2cClockLowPeriod - 3 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cHighSpeedModeConfiguration/I2cDataValidDelay - 1 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cHighSpeedModeConfiguration/I2cMasterCode - 0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cHighSpeedModeConfiguration/I2cSetupHoldDelay - 2 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cMasterFilterEnable - false 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cPinLowTimeout - 0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cPrescaler - LPI2C_MASTER_PRESC_DIV_1 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cMasterConfiguration/I2cSetupHoldDelay - 2 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cSlaveConfiguration - I2cSlaveConfiguration 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cSlaveConfiguration/I2cAsyncMethod - LPI2C_USING_INTERRUPTS 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cSlaveConfiguration/I2cGlitchFilterSCL - 0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cSlaveConfiguration/I2cGlitchFilterSDA - 0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cSlaveConfiguration/I2cSlaveAddress - 0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cSlaveConfiguration/I2cSlaveFilterEnable - true 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cSlaveConfiguration/I2cSlaveIs10BitAddress - false 
/I2c/I2cGlobalConfig/I2cChannel_0/I2cSlaveConfiguration/Lpi2cSlaveListening - false 
/I2c/I2cGlobalConfig/I2cChannel_0/I2c_FlexIOChannel0/FlexIO_clock - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK 
/I2c/I2cGlobalConfig/I2cChannel_0/I2c_FlexIOChannel0/I2cAsyncMethod - FLEXIO_I2C_USING_INTERRUPTS 
/I2c/I2cGlobalConfig/I2cChannel_0/I2c_FlexIOChannel0/I2cDmaRxChannelRef - /Mcl/Mcl/MclConfig/dmaLogicChannel_Type_0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2c_FlexIOChannel0/I2cDmaTxChannelRef - /Mcl/Mcl/MclConfig/dmaLogicChannel_Type_0 
/I2c/I2cGlobalConfig/I2cChannel_0/I2c_FlexIOChannel0/I2cFlexIOChannelPrescaler - DIV_16 
/I2c/I2cGlobalConfig/I2cChannel_0/I2c_FlexIOChannel0/I2cFlexIOCompareValue - 55 
/I2c/I2cGlobalConfig/I2cChannel_0/I2c_FlexIOChannel0/SclFlexioRef - /Mcl/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Scl 
/I2c/I2cGlobalConfig/I2cChannel_0/I2c_FlexIOChannel0/SdaFlexioRef - /Mcl/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Sda 
/I2c/I2cGlobalConfig/I2cChannel_0/Index - 0 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cChannelId - 1 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cFlexIOConfiguration - I2cFlexIOConfiguration 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cFlexIOConfiguration/FlexIO_clock - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cFlexIOConfiguration/I2cAsyncMethod - FLEXIO_I2C_USING_INTERRUPTS 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cFlexIOConfiguration/I2cDmaRxChannelRef - /Mcl/Mcl/MclConfig/dmaLogicChannel_Type_0 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cFlexIOConfiguration/I2cDmaTxChannelRef - /Mcl/Mcl/MclConfig/dmaLogicChannel_Type_0 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cFlexIOConfiguration/I2cFlexIOChannelPrescaler - DIV_1 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cFlexIOConfiguration/I2cFlexIOCompareValue - 8 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cFlexIOConfiguration/SclFlexioRef - /Mcl/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cFlexIOConfiguration/SdaFlexioRef - /Mcl/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cHwChannel - LPI2C_1 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration - I2cMasterConfiguration 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cAsyncMethod - LPI2C_USING_INTERRUPTS 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cBusIdleTimeout - 0 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cClockHighPeriod - 1 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cClockLowPeriod - 3 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cDataValidDelay - 1 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cGlitchFilterSCL - 0 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cGlitchFilterSDA - 0 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cHighSpeedModeConfiguration - I2cHighSpeedModeConfiguration 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cHighSpeedModeConfiguration/I2cClockHighPeriod - 1 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cHighSpeedModeConfiguration/I2cClockLowPeriod - 3 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cHighSpeedModeConfiguration/I2cDataValidDelay - 1 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cHighSpeedModeConfiguration/I2cMasterCode - 0 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cHighSpeedModeConfiguration/I2cSetupHoldDelay - 2 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cMasterFilterEnable - false 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cPinLowTimeout - 0 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cPrescaler - LPI2C_MASTER_PRESC_DIV_1 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterConfiguration/I2cSetupHoldDelay - 2 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cMasterSlaveConfiguration - SLAVE_MODE 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cOperatingMode - LPI2C_STANDARD_MODE 
/I2c/I2cGlobalConfig/I2cChannel_1/I2cSlaveConfiguration - I2c_Lpi2cSlaveChannel1 
/I2c/I2cGlobalConfig/I2cChannel_1/I2c_Lpi2cSlaveChannel1/I2cAsyncMethod - LPI2C_USING_INTERRUPTS 
/I2c/I2cGlobalConfig/I2cChannel_1/I2c_Lpi2cSlaveChannel1/I2cGlitchFilterSCL - 0 
/I2c/I2cGlobalConfig/I2cChannel_1/I2c_Lpi2cSlaveChannel1/I2cGlitchFilterSDA - 0 
/I2c/I2cGlobalConfig/I2cChannel_1/I2c_Lpi2cSlaveChannel1/I2cSlaveAddress - 50 
/I2c/I2cGlobalConfig/I2cChannel_1/I2c_Lpi2cSlaveChannel1/I2cSlaveFilterEnable - true 
/I2c/I2cGlobalConfig/I2cChannel_1/I2c_Lpi2cSlaveChannel1/I2cSlaveIs10BitAddress - false 
/I2c/I2cGlobalConfig/I2cChannel_1/I2c_Lpi2cSlaveChannel1/Lpi2cSlaveListening - false 
/I2c/I2cGlobalConfig/I2cChannel_1/Index - 1 
/I2c/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-POST-BUILD 
/I2c/POST_BUILD_VARIANT_USED - true 

*/
#define MW_DETAILS_I2C 
#define MW_OPEN_I2C 
#define MW_UPDATE_I2C 
#define MW_RESTORE_I2C 
#define MW_ICU_INFO /*
/Icu - Icu 
/Icu/CommonPublishedInformation - CommonPublishedInformation 
/Icu/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Icu/CommonPublishedInformation/ArReleaseMinorVersion - 4 
/Icu/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Icu/CommonPublishedInformation/ModuleId - 122 
/Icu/CommonPublishedInformation/SwMajorVersion - 2 
/Icu/CommonPublishedInformation/SwMinorVersion - 0 
/Icu/CommonPublishedInformation/SwPatchVersion - 0 
/Icu/CommonPublishedInformation/VendorId - 43 
/Icu/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-POST-BUILD 
/Icu/IcuAutosarExt - IcuAutosarExt 
/Icu/IcuAutosarExt/IcuEnableDualClockMode - false 
/Icu/IcuAutosarExt/IcuGetCaptureRegisterValueApi - false 
/Icu/IcuAutosarExt/IcuGetInputLevelApi - false 
/Icu/IcuAutosarExt/IcuOverflowNotificationApi - true 
/Icu/IcuAutosarExt/IcuSaicEdgeCapturing - false 
/Icu/IcuAutosarExt/IcuSetInitialCounterValue - false 
/Icu/IcuAutosarExt/IcuSetMaxCounterValue - false 
/Icu/IcuAutosarExt/IcuSupportSAICModeApi - false 
/Icu/IcuAutosarExt/IcuWkpuStandbyWakeupSupport - false 
/Icu/IcuConfigSet - IcuConfigSet 
/Icu/IcuConfigSet/IcuChannel - IcuChannel_0 IcuChannel_1 IcuChannel_2 IcuChannel_3 
/Icu/IcuConfigSet/IcuChannel_0/IcuChannelId - 0 
/Icu/IcuConfigSet/IcuChannel_0/IcuChannelRef - /Icu/Icu/IcuConfigSet/IcuSiul2_0/IcuSiul2Channels_0 
/Icu/IcuConfigSet/IcuChannel_0/IcuDMAChannelEnable - false 
/Icu/IcuConfigSet/IcuChannel_0/IcuDefaultStartEdge - ICU_RISING_EDGE 
/Icu/IcuConfigSet/IcuChannel_0/IcuMeasurementMode - ICU_MODE_SIGNAL_EDGE_DETECT 
/Icu/IcuConfigSet/IcuChannel_0/IcuOverflowNotification - NULL_PTR 
/Icu/IcuConfigSet/IcuChannel_0/IcuSignalEdgeDetection - IcuSignalEdgeDetection 
/Icu/IcuConfigSet/IcuChannel_0/IcuSignalEdgeDetection/IcuSignalNotification - MBDT_USER_SW0_callback 
/Icu/IcuConfigSet/IcuChannel_0/IcuSignalEdgeDetection/Index - 0 
/Icu/IcuConfigSet/IcuChannel_0/IcuWakeupCapability - false 
/Icu/IcuConfigSet/IcuChannel_0/Index - 0 
/Icu/IcuConfigSet/IcuChannel_1/IcuChannelId - 1 
/Icu/IcuConfigSet/IcuChannel_1/IcuChannelRef - /Icu/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1 
/Icu/IcuConfigSet/IcuChannel_1/IcuDMAChannelEnable - false 
/Icu/IcuConfigSet/IcuChannel_1/IcuDefaultStartEdge - ICU_RISING_EDGE 
/Icu/IcuConfigSet/IcuChannel_1/IcuMeasurementMode - ICU_MODE_SIGNAL_MEASUREMENT 
/Icu/IcuConfigSet/IcuChannel_1/IcuOverflowNotification - MBDT_ICU_OverflowNotif 
/Icu/IcuConfigSet/IcuChannel_1/IcuSignalMeasurement - IcuSignalMeasurement 
/Icu/IcuConfigSet/IcuChannel_1/IcuSignalMeasurement/IcuSignalMeasurementProperty - ICU_DUTY_CYCLE 
/Icu/IcuConfigSet/IcuChannel_1/IcuSignalMeasurement/Index - 0 
/Icu/IcuConfigSet/IcuChannel_1/IcuWakeupCapability - false 
/Icu/IcuConfigSet/IcuChannel_1/Index - 1 
/Icu/IcuConfigSet/IcuChannel_2/IcuChannelId - 2 
/Icu/IcuConfigSet/IcuChannel_2/IcuChannelRef - /Icu/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2 
/Icu/IcuConfigSet/IcuChannel_2/IcuDMAChannelEnable - false 
/Icu/IcuConfigSet/IcuChannel_2/IcuDefaultStartEdge - ICU_RISING_EDGE 
/Icu/IcuConfigSet/IcuChannel_2/IcuMeasurementMode - ICU_MODE_TIMESTAMP 
/Icu/IcuConfigSet/IcuChannel_2/IcuOverflowNotification - MBDT_ICU_OverflowNotif 
/Icu/IcuConfigSet/IcuChannel_2/IcuTimestampMeasurement - IcuTimestampMeasurement 
/Icu/IcuConfigSet/IcuChannel_2/IcuTimestampMeasurement/IcuTimestampMeasurementProperty - ICU_CIRCULAR_BUFFER 
/Icu/IcuConfigSet/IcuChannel_2/IcuTimestampMeasurement/IcuTimestampNotification - MBDT_ICU_Timestamp_Callback 
/Icu/IcuConfigSet/IcuChannel_2/IcuTimestampMeasurement/Index - 0 
/Icu/IcuConfigSet/IcuChannel_2/IcuWakeupCapability - false 
/Icu/IcuConfigSet/IcuChannel_2/Index - 2 
/Icu/IcuConfigSet/IcuChannel_3/IcuChannelId - 3 
/Icu/IcuConfigSet/IcuChannel_3/IcuChannelRef - /Icu/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3 
/Icu/IcuConfigSet/IcuChannel_3/IcuDMAChannelEnable - false 
/Icu/IcuConfigSet/IcuChannel_3/IcuDefaultStartEdge - ICU_RISING_EDGE 
/Icu/IcuConfigSet/IcuChannel_3/IcuMeasurementMode - ICU_MODE_EDGE_COUNTER 
/Icu/IcuConfigSet/IcuChannel_3/IcuOverflowNotification - NULL_PTR 
/Icu/IcuConfigSet/IcuChannel_3/IcuWakeupCapability - false 
/Icu/IcuConfigSet/IcuChannel_3/Index - 3 
/Icu/IcuConfigSet/IcuHwInterruptConfigList - IcuHwInterruptConfigList_0 IcuHwInterruptConfigList_1 IcuHwInterruptConfigList_2 IcuHwInterruptConfigList_3 
/Icu/IcuConfigSet/IcuHwInterruptConfigList_0/IcuIsrHwId - SIUL2_0_IRQ_CH_13 
/Icu/IcuConfigSet/IcuHwInterruptConfigList_0/Index - 0 
/Icu/IcuConfigSet/IcuHwInterruptConfigList_1/IcuIsrHwId - EMIOS_2_CH_1 
/Icu/IcuConfigSet/IcuHwInterruptConfigList_1/Index - 1 
/Icu/IcuConfigSet/IcuHwInterruptConfigList_2/IcuIsrHwId - EMIOS_2_CH_2 
/Icu/IcuConfigSet/IcuHwInterruptConfigList_2/Index - 2 
/Icu/IcuConfigSet/IcuHwInterruptConfigList_3/IcuIsrHwId - EMIOS_0_CH_3 
/Icu/IcuConfigSet/IcuHwInterruptConfigList_3/Index - 3 
/Icu/IcuConfigSet/IcuMaxChannel - 4 
/Icu/IcuConfigSet/IcuSiul2 - IcuSiul2_0 
/Icu/IcuConfigSet/IcuSiul2_0/IcuEXT_ISR_AlternateInterruptFilterClockPrescaler - 0 
/Icu/IcuConfigSet/IcuSiul2_0/IcuEXT_ISR_InterruptFilterClockPrescaler - 0 
/Icu/IcuConfigSet/IcuSiul2_0/IcuSiul2Channels - IcuSiul2Channels_0 
/Icu/IcuConfigSet/IcuSiul2_0/IcuSiul2Channels_0/IcuSiul2Channel - 13 
/Icu/IcuConfigSet/IcuSiul2_0/IcuSiul2Channels_0/Icu_EXT_ISR_IFERDigitalFilter - false 
/Icu/IcuConfigSet/IcuSiul2_0/IcuSiul2Channels_0/Icu_EXT_ISR_IFMCDigitalFilter - 0 
/Icu/IcuConfigSet/IcuSiul2_0/IcuSiul2Channels_0/Index - 0 
/Icu/IcuConfigSet/IcuSiul2_0/IcuSiul2Instance - 0 
/Icu/IcuConfigSet/IcuSiul2_0/Index - 0 
/Icu/IcuConfigSet/IcueMios - IcueMios_0 IcueMios_2 
/Icu/IcuConfigSet/IcueMios_0/IcueMiosChannels - IcueMios_0_Channel_3 
/Icu/IcuConfigSet/IcueMios_0/IcueMiosModule - 0 
/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3/IcuEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_1 
/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3/IcuEmiosBusSelect - EMIOS_ICU_BUS_INTERNAL_COUNTER 
/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3/IcuEmiosDigitalFilter - EMIOS_DIGITAL_FILTER_BYPASSED 
/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3/IcuEmiosFilterClockSelect - false 
/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3/IcuEmiosFreeze - false 
/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3/IcuEmiosPrescaler - EMIOS_PRESCALER_DIVIDE_1 
/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3/IcuEmiosPrescaler_Alternate - EMIOS_PRESCALER_DIVIDE_1 
/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3/IcuSignalMeasureWithoutInterrupt - false 
/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3/IcuSubModeforMeasurement - IPWM 
/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3/IcueMiosChannel - 3 
/Icu/IcuConfigSet/IcueMios_0/IcueMios_0_Channel_3/Index - 0 
/Icu/IcuConfigSet/IcueMios_0/Index - 0 
/Icu/IcuConfigSet/IcueMios_2/IcueMiosChannels - IcueMios_2_Channel_1 IcueMios_2_Channel_2 
/Icu/IcuConfigSet/IcueMios_2/IcueMiosModule - 2 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1/IcuEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_1 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1/IcuEmiosBusSelect - EMIOS_ICU_BUS_DIVERSE 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1/IcuEmiosDigitalFilter - EMIOS_DIGITAL_FILTER_BYPASSED 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1/IcuEmiosFilterClockSelect - false 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1/IcuEmiosFreeze - false 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1/IcuEmiosPrescaler - EMIOS_PRESCALER_DIVIDE_1 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1/IcuEmiosPrescaler_Alternate - EMIOS_PRESCALER_DIVIDE_1 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1/IcuSignalMeasureWithoutInterrupt - false 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1/IcuSubModeforMeasurement - IPWM 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1/IcueMiosChannel - 1 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_1/Index - 0 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2/IcuEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_1 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2/IcuEmiosBusSelect - EMIOS_ICU_BUS_DIVERSE 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2/IcuEmiosDigitalFilter - EMIOS_DIGITAL_FILTER_BYPASSED 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2/IcuEmiosFilterClockSelect - false 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2/IcuEmiosFreeze - false 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2/IcuEmiosPrescaler - EMIOS_PRESCALER_DIVIDE_1 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2/IcuEmiosPrescaler_Alternate - EMIOS_PRESCALER_DIVIDE_1 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2/IcuSignalMeasureWithoutInterrupt - false 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2/IcuSubModeforMeasurement - IPWM 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2/IcueMiosChannel - 2 
/Icu/IcuConfigSet/IcueMios_2/IcueMios_2_Channel_2/Index - 1 
/Icu/IcuConfigSet/IcueMios_2/Index - 1 
/Icu/IcuGeneral - IcuGeneral 
/Icu/IcuGeneral/IcuDevErrorDetect - true 
/Icu/IcuGeneral/IcuEnableUserModeSupport - false 
/Icu/IcuGeneral/IcuMultiPartitionSupport - false 
/Icu/IcuGeneral/IcuReportWakeupSource - true 
/Icu/IcuOptionalApis - IcuOptionalApis 
/Icu/IcuOptionalApis/IcuDeInitApi - true 
/Icu/IcuOptionalApis/IcuDisableWakeupApi - true 
/Icu/IcuOptionalApis/IcuEdgeCountApi - true 
/Icu/IcuOptionalApis/IcuEdgeDetectApi - true 
/Icu/IcuOptionalApis/IcuEnableWakeupApi - true 
/Icu/IcuOptionalApis/IcuGetDutyCycleValuesApi - true 
/Icu/IcuOptionalApis/IcuGetInputStateApi - true 
/Icu/IcuOptionalApis/IcuGetTimeElapsedApi - true 
/Icu/IcuOptionalApis/IcuGetVersionInfoApi - true 
/Icu/IcuOptionalApis/IcuSetModeApi - true 
/Icu/IcuOptionalApis/IcuSignalMeasurementApi - true 
/Icu/IcuOptionalApis/IcuTimestampApi - true 
/Icu/IcuOptionalApis/IcuWakeupFunctionalityApi - true 
/Icu/POST_BUILD_VARIANT_USED - true 

*/
#define MW_DETAILS_ICU 
#define MW_OPEN_ICU 
#define MW_UPDATE_ICU 
#define MW_RESTORE_ICU 
#define MW_LIN_43_LPUART_FLEXIO_INFO /*
/Lin - Lin 
/Lin/AutosarExt - AutosarExt 
/Lin/AutosarExt/LinDisableDemReportErrorStatus - false 
/Lin/AutosarExt/LinEnableUserModeSupport - false 
/Lin/AutosarExt/LinFrameTimeoutDisable - true 
/Lin/CommonPublishedInformation - CommonPublishedInformation 
/Lin/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Lin/CommonPublishedInformation/ArReleaseMinorVersion - 7 
/Lin/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Lin/CommonPublishedInformation/ModuleId - 82 
/Lin/CommonPublishedInformation/SwMajorVersion - 3 
/Lin/CommonPublishedInformation/SwMinorVersion - 0 
/Lin/CommonPublishedInformation/SwPatchVersion - 0 
/Lin/CommonPublishedInformation/VendorId - 43 
/Lin/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-POST-BUILD 
/Lin/LinGeneral - LinGeneral 
/Lin/LinGeneral/LinDevErrorDetect - false 
/Lin/LinGeneral/LinIndex - 0 
/Lin/LinGeneral/LinMultiPartitionSupport - false 
/Lin/LinGeneral/LinTimeoutDuration - 65535 
/Lin/LinGeneral/LinTimeoutMethod - OSIF_COUNTER_DUMMY 
/Lin/LinGeneral/LinVersionInfoApi - true 
/Lin/LinGlobalConfig - LinGlobalConfig 
/Lin/LinGlobalConfig/LinChannel - LinChannel_0 LinChannel_1 
/Lin/LinGlobalConfig/LinChannel_0/BreakLength - BL_13 
/Lin/LinGlobalConfig/LinChannel_0/DetectedBreakLength - BL_11 
/Lin/LinGlobalConfig/LinChannel_0/Index - 0 
/Lin/LinGlobalConfig/LinChannel_0/LinChannelBaudRate - 19200 
/Lin/LinGlobalConfig/LinChannel_0/LinChannelId - 0 
/Lin/LinGlobalConfig/LinChannel_0/LinChannelWakeupSupport - false 
/Lin/LinGlobalConfig/LinChannel_0/LinClockRef - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/FLEXIO_CLK 
/Lin/LinGlobalConfig/LinChannel_0/LinFlexioRxControllerRef - /Mcl/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx 
/Lin/LinGlobalConfig/LinChannel_0/LinFlexioTxControllerRef - /Mcl/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Tx 
/Lin/LinGlobalConfig/LinChannel_0/LinHeaderTimeout - 44 
/Lin/LinGlobalConfig/LinChannel_0/LinHwChannel - FLEXIO_IP_0 
/Lin/LinGlobalConfig/LinChannel_0/LinNodeType - MASTER 
/Lin/LinGlobalConfig/LinChannel_0/LinResponseTimeout - 14 
/Lin/LinGlobalConfig/LinChannel_1/BreakLength - BL_13 
/Lin/LinGlobalConfig/LinChannel_1/DetectedBreakLength - BL_11 
/Lin/LinGlobalConfig/LinChannel_1/Index - 1 
/Lin/LinGlobalConfig/LinChannel_1/LinChannelBaudRate - 19200 
/Lin/LinGlobalConfig/LinChannel_1/LinChannelId - 1 
/Lin/LinGlobalConfig/LinChannel_1/LinChannelWakeupSupport - false 
/Lin/LinGlobalConfig/LinChannel_1/LinClockRef - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/UART_CLK 
/Lin/LinGlobalConfig/LinChannel_1/LinHeaderTimeout - 44 
/Lin/LinGlobalConfig/LinChannel_1/LinHwChannel - LPUART_IP_5 
/Lin/LinGlobalConfig/LinChannel_1/LinNodeType - SLAVE 
/Lin/LinGlobalConfig/LinChannel_1/LinResponseTimeout - 14 
/Lin/POST_BUILD_VARIANT_USED - true 

*/
#define MW_DETAILS_LIN_43_LPUART_FLEXIO 
#define MW_OPEN_LIN_43_LPUART_FLEXIO 
#define MW_UPDATE_LIN_43_LPUART_FLEXIO 
#define MW_RESTORE_LIN_43_LPUART_FLEXIO 
#define MW_MCL_INFO /*
/Mcl - Mcl 
/Mcl/CommonPublishedInformation - CommonPublishedInformation 
/Mcl/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-POST-BUILD 
/Mcl/MclConfig - MclConfig 
/Mcl/MclConfig/EmiosCommon - EmiosCommon_0 EmiosCommon_1 EmiosCommon_2 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclClkDivVal - 1 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclEnableFreezState - true 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclEnableGlobalTimeBase - true 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclInstances - EMIOS_0 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus - EmiosMclMasterBus_0 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0/EmiosMclChannelAllowDebugMode - true 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0/EmiosMclDefaultPeriod - 16000 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0/EmiosMclFirstOffsetValue - 0 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0/EmiosMclMasterBusAltPrescaler - DIV_1 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0/EmiosMclMasterBusModeType - MCB_UP_COUNTER 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0/EmiosMclMasterBusNumber - EMIOS_CH_23 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0/EmiosMclMasterBusPrescaler - DIV_1 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0/EmiosMclPwmExclusiveAccess - true 
/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0/Index - 0 
/Mcl/MclConfig/EmiosCommon_0/Index - 0 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclClkDivVal - 1 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclEnableFreezState - true 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclEnableGlobalTimeBase - true 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclInstances - EMIOS_1 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus - EmiosMclMasterBus_0 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0/EmiosMclChannelAllowDebugMode - true 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0/EmiosMclDefaultPeriod - 16000 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0/EmiosMclFirstOffsetValue - 0 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0/EmiosMclMasterBusAltPrescaler - DIV_1 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0/EmiosMclMasterBusModeType - MCB_UP_COUNTER 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0/EmiosMclMasterBusNumber - EMIOS_CH_23 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0/EmiosMclMasterBusPrescaler - DIV_1 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0/EmiosMclPwmExclusiveAccess - true 
/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0/Index - 0 
/Mcl/MclConfig/EmiosCommon_1/Index - 1 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclClkDivVal - 160 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclEnableFreezState - true 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclEnableGlobalTimeBase - true 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclInstances - EMIOS_2 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus - EmiosMclMasterBus_0 EmiosMclMasterBus_1 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_0/EmiosMclChannelAllowDebugMode - true 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_0/EmiosMclDefaultPeriod - 40000 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_0/EmiosMclFirstOffsetValue - 0 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_0/EmiosMclMasterBusAltPrescaler - DIV_10 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_0/EmiosMclMasterBusModeType - MCB_UP_COUNTER 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_0/EmiosMclMasterBusNumber - EMIOS_CH_23 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_0/EmiosMclMasterBusPrescaler - DIV_10 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_0/EmiosMclPwmExclusiveAccess - true 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_0/Index - 0 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_1/EmiosMclChannelAllowDebugMode - true 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_1/EmiosMclDefaultPeriod - 65535 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_1/EmiosMclFirstOffsetValue - 0 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_1/EmiosMclMasterBusAltPrescaler - DIV_10 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_1/EmiosMclMasterBusModeType - MCB_UP_COUNTER 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_1/EmiosMclMasterBusNumber - EMIOS_CH_0 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_1/EmiosMclMasterBusPrescaler - DIV_10 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_1/EmiosMclPwmExclusiveAccess - false 
/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_1/Index - 1 
/Mcl/MclConfig/EmiosCommon_2/Index - 2 
/Mcl/MclConfig/FlexioCommon - FlexioCommon_0 
/Mcl/MclConfig/FlexioCommon_0/FlexioDebugEnable - false 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclInstances - FLEXIO_0 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels - FlexioMclLogicChannels_Rx FlexioMclLogicChannels_Scl FlexioMclLogicChannels_Sda FlexioMclLogicChannels_Tx 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx/FlexioMclAddChannelEnable - false 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx/FlexioMclAddChannelId - CHANNEL_0 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx/FlexioMclAddPinEnable - false 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx/FlexioMclAddPinId - PIN_1 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx/FlexioMclChannelId - CHANNEL_0 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx/FlexioMclPinId - PIN_28 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx/Index - 0 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Scl/FlexioMclAddChannelEnable - false 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Scl/FlexioMclAddChannelId - CHANNEL_2 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Scl/FlexioMclAddPinEnable - false 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Scl/FlexioMclAddPinId - PIN_3 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Scl/FlexioMclChannelId - CHANNEL_2 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Scl/FlexioMclPinId - PIN_4 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Scl/Index - 2 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Sda/FlexioMclAddChannelEnable - false 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Sda/FlexioMclAddChannelId - CHANNEL_3 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Sda/FlexioMclAddPinEnable - false 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Sda/FlexioMclAddPinId - PIN_4 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Sda/FlexioMclChannelId - CHANNEL_3 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Sda/FlexioMclPinId - PIN_5 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Sda/Index - 3 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Tx/FlexioMclAddChannelEnable - false 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Tx/FlexioMclAddChannelId - CHANNEL_1 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Tx/FlexioMclAddPinEnable - false 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Tx/FlexioMclAddPinId - PIN_2 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Tx/FlexioMclChannelId - CHANNEL_1 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Tx/FlexioMclPinId - PIN_27 
/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Tx/Index - 1 
/Mcl/MclConfig/FlexioCommon_0/Index - 0 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/Index - 2 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType - dmaLogicChannel_ConfigType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType - dmaLogicChannel_GlobalConfigType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalControlType - dmaLogicChannelConfig_GlobalControlType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalControlType/dmaGlobalControl_enBufferedWrites - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalControlType/dmaGlobalControl_enMasterIdReplication - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalInterruptType - dmaLogicChannelConfig_GlobalInterruptType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalInterruptType/dmaGlobalInterrupt_enDmaErrorInterrupt - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType - dmaLogicChannelConfig_GlobalPriorityType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_GroupPriority - DMA_IP_GROUP_PRIO0 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_LevelPriority - DMA_IP_LEVEL_PRIO0 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_disPreempt - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_enPreemption - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalRequestType - dmaLogicChannelConfig_GlobalRequestType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalRequestType/dmaGlobalRequest_enDmaRequest - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_ScatterGatherConfigType - dmaLogicChannel_ScatterGatherConfigType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType - dmaLogicChannel_TransferConfigType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType - dmaLogicChannelConfig_TransferControlType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_DestinationStoreAddressType - 0U 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_bandwidthControl - DMA_IP_BWC_ENGINE_NO_STALL 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_disDmaAutoHwReq - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_enDmaHalfMajorInterrupt - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_enDmaMajorInterrupt - true 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_enEndOfPacketSignal - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType - dmaLogicChannelConfig_TransferDestinationType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaLogicChannelConfig_DestinationLastAddressAdjustmentType - 0 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaLogicChannelConfig_DestinationModuloType - 0 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaLogicChannelConfig_DestinationSignedOffsetType - 2 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaTransferConfig_TransferSizeType - DMA_IP_TRANSFER_SIZE_2_BYTE 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType - dmaLogicChannelConfig_TransferMajorLoopType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType/dmaLogicChannelConfig_MajorLoopCountType - 1 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType/dmaLogicChannelConfig_enMajorLoopLinkCh - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType/dynamic_dmaLogicChannelConfig_MajorLoopLinkChValueType - /Mcl/Mcl/MclConfig/dmaLogicChannel_16_Tx 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType - dmaLogicChannelConfig_TransferMinorLoopType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_MinorLoopSizeType - 32 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_OffsetValueType - 0 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_enDestinationOffset - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_enMinorLoopLinkCh - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_enSourceOffset - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dynamic_dmaLogicChannelConfig_MinorLoopLinkChValueType - /Mcl/Mcl/MclConfig/dmaLogicChannel_16_Tx 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType - dmaLogicChannelConfig_TransferSourceType 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaLogicChannelConfig_SourceLastAddressAdjustmentType - 0 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaLogicChannelConfig_SourceModuloType - 0 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaLogicChannelConfig_SourceSignedOffsetType - 2 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaTransferConfig_TransferSizeType - DMA_IP_TRANSFER_SIZE_2_BYTE 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_EcucPartitionRef - /EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_EnableGlobalConfig - true 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_EnableScatterGather - false 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_EnableTransferConfig - true 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_ErrorInterruptCallback - NULL_PTR 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_HwChId - DMA_IP_HW_CH_0 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_HwInstId - DMA_IP_HW_INST_0 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_InterruptCallback - MBDT_DmaCh0_Callback 
/Mcl/MclConfig/dmaLogicChannel_0_Transfer/dmaLogicChannel_LogicName - DMA_LOGIC_CH_0_TRANSFER 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/Index - 0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType - dmaLogicChannel_ConfigType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType - dmaLogicChannel_GlobalConfigType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalControlType - dmaLogicChannelConfig_GlobalControlType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalControlType/dmaGlobalControl_enBufferedWrites - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalControlType/dmaGlobalControl_enMasterIdReplication - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalInterruptType - dmaLogicChannelConfig_GlobalInterruptType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalInterruptType/dmaGlobalInterrupt_enDmaErrorInterrupt - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType - dmaLogicChannelConfig_GlobalPriorityType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_GroupPriority - DMA_IP_GROUP_PRIO0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_LevelPriority - DMA_IP_LEVEL_PRIO0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_disPreempt - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_enPreemption - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalRequestType - dmaLogicChannelConfig_GlobalRequestType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalRequestType/dmaGlobalRequest_enDmaRequest - true 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_ScatterGatherConfigType - dmaLogicChannel_ScatterGatherConfigType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType - dmaLogicChannel_TransferConfigType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType - dmaLogicChannelConfig_TransferControlType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_DestinationStoreAddressType - 0U 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_bandwidthControl - DMA_IP_BWC_ENGINE_NO_STALL 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_disDmaAutoHwReq - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_enDmaHalfMajorInterrupt - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_enDmaMajorInterrupt - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_enEndOfPacketSignal - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType - dmaLogicChannelConfig_TransferDestinationType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaLogicChannelConfig_DestinationLastAddressAdjustmentType - 0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaLogicChannelConfig_DestinationModuloType - 0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaLogicChannelConfig_DestinationSignedOffsetType - 0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaTransferConfig_TransferSizeType - DMA_IP_TRANSFER_SIZE_1_BYTE 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType - dmaLogicChannelConfig_TransferMajorLoopType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType/dmaLogicChannelConfig_MajorLoopCountType - 1 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType/dmaLogicChannelConfig_enMajorLoopLinkCh - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType/dynamic_dmaLogicChannelConfig_MajorLoopLinkChValueType - /Mcl/Mcl/MclConfig/dmaLogicChannel_16_Tx 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType - dmaLogicChannelConfig_TransferMinorLoopType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_MinorLoopSizeType - 0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_OffsetValueType - 0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_enDestinationOffset - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_enMinorLoopLinkCh - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_enSourceOffset - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dynamic_dmaLogicChannelConfig_MinorLoopLinkChValueType - /Mcl/Mcl/MclConfig/dmaLogicChannel_16_Tx 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType - dmaLogicChannelConfig_TransferSourceType 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaLogicChannelConfig_SourceLastAddressAdjustmentType - 0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaLogicChannelConfig_SourceModuloType - 0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaLogicChannelConfig_SourceSignedOffsetType - 0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaTransferConfig_TransferSizeType - DMA_IP_TRANSFER_SIZE_1_BYTE 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_EcucPartitionRef - /EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_EnableGlobalConfig - true 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_EnableScatterGather - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_EnableTransferConfig - false 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_ErrorInterruptCallback - NULL_PTR 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_HwChId - DMA_IP_HW_CH_16 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_HwInstId - DMA_IP_HW_INST_0 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_InterruptCallback - Lpuart_3_Uart_Ip_DmaTxCompleteCallback 
/Mcl/MclConfig/dmaLogicChannel_16_Tx/dmaLogicChannel_LogicName - DMA_LOGIC_CH_16_TX 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/Index - 1 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType - dmaLogicChannel_ConfigType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType - dmaLogicChannel_GlobalConfigType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalControlType - dmaLogicChannelConfig_GlobalControlType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalControlType/dmaGlobalControl_enBufferedWrites - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalControlType/dmaGlobalControl_enMasterIdReplication - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalInterruptType - dmaLogicChannelConfig_GlobalInterruptType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalInterruptType/dmaGlobalInterrupt_enDmaErrorInterrupt - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType - dmaLogicChannelConfig_GlobalPriorityType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_GroupPriority - DMA_IP_GROUP_PRIO0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_LevelPriority - DMA_IP_LEVEL_PRIO0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_disPreempt - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalPriorityType/dmaGlobalPriority_enPreemption - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalRequestType - dmaLogicChannelConfig_GlobalRequestType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_GlobalConfigType/dmaLogicChannelConfig_GlobalRequestType/dmaGlobalRequest_enDmaRequest - true 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_ScatterGatherConfigType - dmaLogicChannel_ScatterGatherConfigType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType - dmaLogicChannel_TransferConfigType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType - dmaLogicChannelConfig_TransferControlType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_DestinationStoreAddressType - 0U 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_bandwidthControl - DMA_IP_BWC_ENGINE_NO_STALL 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_disDmaAutoHwReq - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_enDmaHalfMajorInterrupt - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_enDmaMajorInterrupt - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferControlType/dmaLogicChannelConfig_enEndOfPacketSignal - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType - dmaLogicChannelConfig_TransferDestinationType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaLogicChannelConfig_DestinationLastAddressAdjustmentType - 0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaLogicChannelConfig_DestinationModuloType - 0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaLogicChannelConfig_DestinationSignedOffsetType - 0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferDestinationType/dmaTransferConfig_TransferSizeType - DMA_IP_TRANSFER_SIZE_1_BYTE 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType - dmaLogicChannelConfig_TransferMajorLoopType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType/dmaLogicChannelConfig_MajorLoopCountType - 1 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType/dmaLogicChannelConfig_enMajorLoopLinkCh - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMajorLoopType/dynamic_dmaLogicChannelConfig_MajorLoopLinkChValueType - /Mcl/Mcl/MclConfig/dmaLogicChannel_16_Tx 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType - dmaLogicChannelConfig_TransferMinorLoopType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_MinorLoopSizeType - 0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_OffsetValueType - 0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_enDestinationOffset - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_enMinorLoopLinkCh - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dmaLogicChannelConfig_enSourceOffset - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferMinorLoopType/dynamic_dmaLogicChannelConfig_MinorLoopLinkChValueType - /Mcl/Mcl/MclConfig/dmaLogicChannel_16_Tx 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType - dmaLogicChannelConfig_TransferSourceType 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaLogicChannelConfig_SourceLastAddressAdjustmentType - 0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaLogicChannelConfig_SourceModuloType - 0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaLogicChannelConfig_SourceSignedOffsetType - 0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ConfigType/dmaLogicChannel_TransferConfigType/dmaLogicChannelConfig_TransferSourceType/dmaTransferConfig_TransferSizeType - DMA_IP_TRANSFER_SIZE_1_BYTE 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_EcucPartitionRef - /EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_EnableGlobalConfig - true 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_EnableScatterGather - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_EnableTransferConfig - false 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_ErrorInterruptCallback - NULL_PTR 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_HwChId - DMA_IP_HW_CH_17 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_HwInstId - DMA_IP_HW_INST_0 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_InterruptCallback - Lpuart_3_Uart_Ip_DmaRxCompleteCallback 
/Mcl/MclConfig/dmaLogicChannel_17_Rx/dmaLogicChannel_LogicName - DMA_LOGIC_CH_17_RX 
/Mcl/MclConfig/dmaLogicChannel_Type - dmaLogicChannel_0_Transfer dmaLogicChannel_16_Tx dmaLogicChannel_17_Rx 
/Mcl/MclConfig/dmaLogicInstance_ConfigType - dmaLogicInstance_ConfigType_0 
/Mcl/MclConfig/dmaLogicInstance_ConfigType_0/Index - 0 
/Mcl/MclConfig/dmaLogicInstance_ConfigType_0/dmaLogicInstance_EcucPartitionRef - /EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0 
/Mcl/MclConfig/dmaLogicInstance_ConfigType_0/dmaLogicInstance_IdName - DMA_LOGIC_INST_0 
/Mcl/MclConfig/dmaLogicInstance_ConfigType_0/dmaLogicInstance_enChLinking - false 
/Mcl/MclConfig/dmaLogicInstance_ConfigType_0/dmaLogicInstance_enDebug - false 
/Mcl/MclConfig/dmaLogicInstance_ConfigType_0/dmaLogicInstance_enGlMasterIdReplication - false 
/Mcl/MclConfig/dmaLogicInstance_ConfigType_0/dmaLogicInstance_enHaltAfterError - false 
/Mcl/MclConfig/dmaLogicInstance_ConfigType_0/dmaLogicInstance_enRoundRobin - true 
/Mcl/MclConfig/dmaLogicInstance_ConfigType_0/dmaLogicInstance_hwId - DMA_IP_HW_INST_0 
/Mcl/MclConfig/lcuConfiguration - lcuConfiguration_0 
/Mcl/MclConfig/lcuConfiguration_0/Index - 0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg - lcuInstanceCfg_0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/Index - 0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst - lcuLogicCellCfg_lst_0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/Index - 0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/lcuLogicCell_EcucPartitionRef - /EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/lcuLogicCell_ForceSignalCfg - lcuLogicCell_ForceSignalCfg_0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/lcuLogicCell_ForceSignalCfg_0/Index - 0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/lcuLogicCell_ForceSignalCfg_0/lcuLogicCell_ForceSignalSelect - LCU_IP_FORCE_SEL_INPUT0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/lcuLogicCell_ForceSignalCfg_0/lcuLogicCell_combEnable - false 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/lcuLogicCell_ForceSignalCfg_0/lcuLogicCell_forcePol - false 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/lcuLogicCell_HwLcID - LCU_IP_HW_LC_0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/lcuLogicCell_SwSyncSel - LCU_IP_SYNC_SEL_INPUT0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/lcuLogicCell_forceFilter - 0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/lcuLogicCell_usingCombinationalForcePath - false 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCellCfg_lst_0/lcuLogicCell_usingForcePolarity - false 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCell_UsingForceSignal - false 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicCell_UsingSyncSignal - false 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicInstance_HwInstID - LCU_IP_HW_INST_0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicInstance_LogicName - LCU_LOGIC_INSTANCE_0 
/Mcl/MclConfig/lcuConfiguration_0/lcuInstanceCfg_0/lcuLogicInstance_OperationMode - INTERRUPT 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuInputConfiguration - mclLcuInputConfiguration_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuInputConfiguration_0/Index - 0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuInputConfiguration_0/lcuLogicInput_HwInputID - LCU_IP_HW_INPUT_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuInputConfiguration_0/lcuLogicInput_HwInstID - LCU_IP_HW_INST_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuInputConfiguration_0/lcuLogicInput_HwLcID - LCU_IP_HW_LC_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuInputConfiguration_0/lcuLogicInput_LogicName - LCU_LOGIC_INPUT_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuInputConfiguration_0/lcuLogicInput_MuxSelect - LCU_IP_MUX_SEL_LOGIC_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuInputConfiguration_0/lcuLogicInput_SwOverrideMode - LCU_IP_SW_SYNC_IMMEDIATE 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuInputConfiguration_0/lcuLogicInput_SwOverrideValue - LCU_IP_SW_OVERRIDE_LOGIC_LOW 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuInputConfiguration_0/lcuLogicInput_UsingSwOverride - false 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration - mclLcuOutputConfiguration_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/Index - 0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_DebugMode - false 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_ForceSignalConfiguration - lcuLogicOutput_ForceSignalConfiguration 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_ForceSignalConfiguration/lcuLogicOutput_ForceClearMode - LCU_IP_CLEAR_FORCE_SIGNAL_IMMEDIATE 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_ForceSignalConfiguration/lcuLogicOutput_ForceDmaEnable - false 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_ForceSignalConfiguration/lcuLogicOutput_ForceIntEnable - false 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_ForceSignalConfiguration/lcuLogicOutput_ForceSignalSelect - lcuLogicOutput_ForceSignalSelect_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_ForceSignalConfiguration/lcuLogicOutput_ForceSignalSelect_0/Index - 0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_ForceSignalConfiguration/lcuLogicOutput_ForceSignalSelect_0/lcuLogicOutput_ForceSignal - LCU_IP_FORCE_SEL_INPUT0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_ForceSignalConfiguration/lcuLogicOutput_ForceSignalSelect_0/lcuLogicOutput_ForceSignalAffect - false 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_ForceSignalConfiguration/lcuLogicOutput_ForceSyncSelect - LCU_IP_SYNC_SEL_INPUT0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_HwInstID - LCU_IP_HW_INST_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_HwLcID - LCU_IP_HW_LC_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_HwOutputID - LCU_IP_HW_OUTPUT_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_InterruptCallback - NULL_PTR 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_InvertOutput - false 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_LogicName - LCU_LOGIC_OUTPUT_0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_LutControl - 0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_LutDmaEnable - false 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_LutFallFilter - 0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_LutIntEnable - false 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_LutRiseFilter - 0 
/Mcl/MclConfig/lcuConfiguration_0/mclLcuOutputConfiguration_0/lcuLogicOutput_UsingForceSignal - false 
/Mcl/MclConfig/trgmuxInstaceList - trgmuxInstaceList_0 
/Mcl/MclConfig/trgmuxInstaceList_0/Index - 0 
/Mcl/MclConfig/trgmuxInstaceList_0/trgmuxHardwareInstance - TRGMUX_IP_HW_INST_0 
/Mcl/MclConfig/trgmuxLogicGroup - trgmuxLogicGroup_0 
/Mcl/MclConfig/trgmuxLogicGroup_0/Index - 0 
/Mcl/MclConfig/trgmuxLogicGroup_0/trgmuxLogicGroupHardwareInstance - TRGMUX_IP_HW_INST_0 
/Mcl/MclConfig/trgmuxLogicGroup_0/trgmuxLogicGroup_Lock - false 
/Mcl/MclConfig/trgmuxLogicGroup_0/trgmuxLogicGroup_Name - TRGMUX_IP_ADC12_0 
/Mcl/MclConfig/trgmuxLogicGroup_0/trgmuxLogicTrigger - trgmuxLogicTrigger_0 
/Mcl/MclConfig/trgmuxLogicGroup_0/trgmuxLogicTrigger_0/Index - 0 
/Mcl/MclConfig/trgmuxLogicGroup_0/trgmuxLogicTrigger_0/trgmuxLogicTrigger_EcucPartitionRef - /EcuC/EcuC/EcucPartitionCollection_0/EcucPartition_0 
/Mcl/MclConfig/trgmuxLogicGroup_0/trgmuxLogicTrigger_0/trgmuxLogicTrigger_Input - TRGMUX_IP_INPUT_LOGIC0_VSS 
/Mcl/MclConfig/trgmuxLogicGroup_0/trgmuxLogicTrigger_0/trgmuxLogicTrigger_Name - TRGMUX_LOGIC_GROUP_0_TRIGGER_0 
/Mcl/MclConfig/trgmuxLogicGroup_0/trgmuxLogicTrigger_0/trgmuxLogicTrigger_Output - TRGMUX_IP_OUTPUT_ADC12_0_EXTRG_NORMAL_CONV 
/Mcl/MclGeneral - MclGeneral 
/Mcl/MclGeneral/MclCache - MclCache 
/Mcl/MclGeneral/MclCache/MclEnableCache - true 
/Mcl/MclGeneral/MclDma - MclDma 
/Mcl/MclGeneral/MclDma/MclEnableDma - true 
/Mcl/MclGeneral/MclEmiosCommon - MclEmiosCommon 
/Mcl/MclGeneral/MclEmiosCommon/MclEnableEmiosCommon - true 
/Mcl/MclGeneral/MclEnableDemReportErrorStatus - false 
/Mcl/MclGeneral/MclEnableDevErrorDetect - true 
/Mcl/MclGeneral/MclEnableMultipartitionSupport - false 
/Mcl/MclGeneral/MclEnableUserModeSupport - false 
/Mcl/MclGeneral/MclEnableVirtualAddressMappingSupport - false 
/Mcl/MclGeneral/MclFlexioCommon - MclFlexioCommon 
/Mcl/MclGeneral/MclFlexioCommon/MclEnableFlexioCommon - true 
/Mcl/MclGeneral/MclLcuConfig - MclLcuConfig 
/Mcl/MclGeneral/MclLcuConfig/MclEnableLcu - true 
/Mcl/MclGeneral/MclLcuConfig/MclEnableLcuAsyncFunc - false 
/Mcl/MclGeneral/MclLcuConfig/MclEnableLcuSyncFunc - false 
/Mcl/MclGeneral/MclTrgMux - MclTrgMux 
/Mcl/MclGeneral/MclTrgMux/MclEnableTrgMux - true 
/Mcl/MclGeneral/Mcl_VersionInfoApi - true 
/Mcl/POST_BUILD_VARIANT_USED - true 

*/
#define MW_DETAILS_MCL 
#define MW_OPEN_MCL 
#define MW_UPDATE_MCL 
#define MW_RESTORE_MCL 
#define MW_MCU_INFO /*
/Mcu - Mcu 
/Mcu/CommonPublishedInformation - CommonPublishedInformation 
/Mcu/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-PRE-COMPILE 
/Mcu/McuCoreControlConfiguration - McuCoreControlConfiguration 
/Mcu/McuCoreControlConfiguration/McuCoreBootAddressControl - false 
/Mcu/McuDebugConfiguration - McuDebugConfiguration 
/Mcu/McuDebugConfiguration/McuDisableCmuApi - true 
/Mcu/McuDebugConfiguration/McuDisableDemReportErrorStatus - true 
/Mcu/McuDebugConfiguration/McuEmiosConfigureGprenApi - false 
/Mcu/McuDebugConfiguration/McuGetClockFrequencyApi - true 
/Mcu/McuDebugConfiguration/McuGetMidrStructureApi - false 
/Mcu/McuDebugConfiguration/McuGetPowerDomainApi - false 
/Mcu/McuDebugConfiguration/McuGetPowerModeStateApi - false 
/Mcu/McuDebugConfiguration/McuGetSystemStateApi - false 
/Mcu/McuDebugConfiguration/McuSscmGetMemConfigApi - false 
/Mcu/McuDebugConfiguration/McuSscmGetStatusApi - false 
/Mcu/McuDebugConfiguration/McuSscmGetUoptApi - false 
/Mcu/McuGeneralConfiguration - McuGeneralConfiguration 
/Mcu/McuGeneralConfiguration/McuAlternateResetIsrUsed - false 
/Mcu/McuGeneralConfiguration/McuCalloutBeforePerformReset - false 
/Mcu/McuGeneralConfiguration/McuCmuErrorIsrUsed - false 
/Mcu/McuGeneralConfiguration/McuControlledClocksConfiguration - McuControlledClocksConfiguration 
/Mcu/McuGeneralConfiguration/McuControlledClocksConfiguration/McuFircUnderMcuControl - true 
/Mcu/McuGeneralConfiguration/McuControlledClocksConfiguration/McuFxoscUnderMcuControl - true 
/Mcu/McuGeneralConfiguration/McuControlledClocksConfiguration/McuPll0UnderMcuControl - true 
/Mcu/McuGeneralConfiguration/McuControlledClocksConfiguration/McuSircUnderMcuControl - true 
/Mcu/McuGeneralConfiguration/McuControlledClocksConfiguration/McuSxoscUnderMcuControl - true 
/Mcu/McuGeneralConfiguration/McuDevErrorDetect - false 
/Mcu/McuGeneralConfiguration/McuDisableFlashWaitStatesConfig - true 
/Mcu/McuGeneralConfiguration/McuDisablePmcInit - false 
/Mcu/McuGeneralConfiguration/McuDisableRamWaitStatesConfig - true 
/Mcu/McuGeneralConfiguration/McuDisableRgmInit - false 
/Mcu/McuGeneralConfiguration/McuEnableUserModeSupport - false 
/Mcu/McuGeneralConfiguration/McuEnterLowPowerMode - true 
/Mcu/McuGeneralConfiguration/McuGetRamStateApi - false 
/Mcu/McuGeneralConfiguration/McuInitClock - true 
/Mcu/McuGeneralConfiguration/McuNoPll - false 
/Mcu/McuGeneralConfiguration/McuPerformResetApi - false 
/Mcu/McuGeneralConfiguration/McuPerformResetCallout - NULL_PTR 
/Mcu/McuGeneralConfiguration/McuRegisterValuesOptimization - DISABLED 
/Mcu/McuGeneralConfiguration/McuTimeout - 50000 
/Mcu/McuGeneralConfiguration/McuTimeoutMethod - OSIF_COUNTER_DUMMY 
/Mcu/McuGeneralConfiguration/McuVersionInfoApi - false 
/Mcu/McuGeneralConfiguration/McuVoltageErrorIsrUsed - false 
/Mcu/McuModuleConfiguration - McuModuleConfiguration 
/Mcu/McuModuleConfiguration/McuClockSettingConfig - McuClockSettingConfig_0 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK/Index - 0 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK/McuClockFrequencySelect - CORE_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/Configuration - McuClockSettingConfig_0 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/FLEXCAN_PE_CLK0_2/Index - 1 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/FLEXCAN_PE_CLK0_2/McuClockFrequencySelect - FLEXCAN_PE_CLK0_2 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/FLEXCAN_PE_CLK3_5/Index - 2 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/FLEXCAN_PE_CLK3_5/McuClockFrequencySelect - FLEXCAN_PE_CLK3_5 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/FLEXIO_CLK/Index - 6 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/FLEXIO_CLK/McuClockFrequencySelect - CORE_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/GPT_CLK/Index - 3 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/GPT_CLK/McuClockFrequencySelect - AIPS_SLOW_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/Index - 0 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig - McuCgm0SettingConfig 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0 - McuCgm0ClockMux0 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div0Trigger - COMMON_TRIGGER_DIVIDER_UPDATE 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div1Trigger - COMMON_TRIGGER_DIVIDER_UPDATE 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div1_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div2Trigger - COMMON_TRIGGER_DIVIDER_UPDATE 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div2_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div3Trigger - COMMON_TRIGGER_DIVIDER_UPDATE 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div3_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div4Trigger - COMMON_TRIGGER_DIVIDER_UPDATE 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div4_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div5Trigger - COMMON_TRIGGER_DIVIDER_UPDATE 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div5_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div6Trigger - COMMON_TRIGGER_DIVIDER_UPDATE 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0Div6_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClkMux0_Source - PLL_PHI0_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux0/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux1 - McuCgm0ClockMux1 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux1/McuClkMux1Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux1/McuClkMux1_Source - FIRC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux1/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux10 - McuCgm0ClockMux10 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux10/McuClkMux10Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux10/McuClkMux10_Source - FIRC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux10/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux11 - McuCgm0ClockMux11 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux11/McuClkMux11Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux11/McuClkMux11_Source - FIRC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux11/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux2 - McuCgm0ClockMux2 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux2/McuClkMux2Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux2/McuClkMux2_Source - FIRC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux2/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux3 - McuCgm0ClockMux3 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux3/McuClkMux3Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux3/McuClkMux3_Source - AIPS_PLAT_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux3/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux4 - McuCgm0ClockMux4 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux4/McuClkMux4Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux4/McuClkMux4_Source - AIPS_PLAT_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux4/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux5 - McuCgm0ClockMux5 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux5/McuClkMux5Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux5/McuClkMux5_Source - FIRC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux5/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux6 - McuCgm0ClockMux6 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux6/McuClkMux6Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux6/McuClkMux6_Source - FXOSC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux6/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux7 - McuCgm0ClockMux7 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux7/McuClkMux7Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux7/McuClkMux7_Source - FIRC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux7/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux8 - McuCgm0ClockMux8 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux8/McuClkMux8Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux8/McuClkMux8_Source - FIRC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux8/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux9 - McuCgm0ClockMux9 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux9/McuClkMux9Div0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux9/McuClkMux9_Source - FIRC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0ClockMux9/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0PcfsConfig - McuCgm0PcfsConfig_0 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0PcfsConfig_0/Index - 0 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0PcfsConfig_0/McuClockPcfsUnderMcuControl - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuCgm0SettingConfig/McuCgm0PcfsConfig_0/McuPCFS_Name - PCFS_8 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor - McuClkMonitor_0 McuClkMonitor_1 McuClkMonitor_2 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_0/Index - 0 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_0/McuClkMonitorEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_0/McuClockMonitorUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_0/McuCmuName - CMU_FC_0_FXOSC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_0/McuFHHAsyncEventEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_0/McuFHHInterruptEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_0/McuFLLAsyncEventEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_0/McuFLLInterruptEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_1/Index - 1 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_1/McuClkMonitorEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_1/McuClockMonitorUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_1/McuCmuName - CMU_FC_3_CORE_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_1/McuFHHAsyncEventEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_1/McuFHHInterruptEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_1/McuFLLAsyncEventEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_1/McuFLLInterruptEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_2/Index - 2 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_2/McuClkMonitorEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_2/McuClockMonitorUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_2/McuCmuName - CMU_FC_4_AIPS_PLAT_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_2/McuFHHAsyncEventEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_2/McuFHHInterruptEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_2/McuFLLAsyncEventEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClkMonitor_2/McuFLLInterruptEn - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClockReferencePoint - CORE_CLK FLEXCAN_PE_CLK0_2 FLEXCAN_PE_CLK3_5 FLEXIO_CLK GPT_CLK SPI_CLK UART_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuFIRC - McuFIRC 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuFIRC/McuFircDivSel - Div_by_1 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuFIRC/McuFircStandbyEnable - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuFIRC/McuFircUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuFXOSC - McuFXOSC 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuFXOSC/McuFxoscALCEnable - Enabled 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuFXOSC/McuFxoscBypass - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuFXOSC/McuFxoscMainComparator - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuFXOSC/McuFxoscPowerDownCtr - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuFXOSC/McuFxoscUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0 - McuPll_0 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPLLEnabled - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPLLUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPllClockSelection - FXOSC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPll_Configuration - McuPll_Configuration 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPll_Configuration/McuPllFdSdm2 - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPll_Configuration/McuPllFdSdm3 - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPll_Configuration/McuPllFdSdmen - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPll_Configuration/McuPllFmSpreadctl - Down_Spread 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPll_Configuration/McuPllFmSscgbyp - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPll_Configuration/McuPllOdiv0_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPll_Configuration/McuPllOdiv1_En - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuPll_0/McuPll_Parameter - McuPll_Parameter 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuRtcClockSelect - McuRtcClockSelect 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuRtcClockSelect/McuClockMuxUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuRtcClockSelect/McuRtc_Source - SXOSC_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuSIRC - McuSIRC 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuSIRC/McuSircStandbyEnable - false 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuSIRC/McuSircUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuSXOSC - McuSXOSC 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuSXOSC/McuSxoscPowerDownCtr - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuSXOSC/McuSxoscUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/SPI_CLK/Index - 4 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/SPI_CLK/McuClockFrequencySelect - AIPS_SLOW_CLK 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/UART_CLK/Index - 5 
/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/UART_CLK/McuClockFrequencySelect - AIPS_SLOW_CLK 
/Mcu/McuModuleConfiguration/McuClockSrcFailureNotification - DISABLED 
/Mcu/McuModuleConfiguration/McuModeSettingConf - McuModeSettingConf_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/Index - 0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuCoreLockStepEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuDcmGprConfiguration - McuDcmGprConfiguration 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuDcmGprConfiguration/McuBootBaseAddress - 0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuDcmGprConfiguration/McuDCM_SCAN_BYP_STDBY_EXTControl - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuDcmGprConfiguration/McuDcmGprUnderMcuControl - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuDcmGprConfiguration/McuFIRC_TRIM_BYP_STDBY_EXTControl - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuDcmGprConfiguration/McuGlobalPadkeepingEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuDcmGprConfiguration/McuPMC_TRIM_RGM_DCF_BYP_STDBY_EXTControl - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuEnableSleepOnExit - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuMainCoreSelect - CM7_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuMode - 0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration - McuPartitionConfiguration 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition0Config - McuPartition0Config 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition0Config/McuCore0Configuration - McuCore0Configuration 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition0Config/McuCore0Configuration/McuCoreBootAddress - 0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition0Config/McuCore0Configuration/McuCoreBootAddressLinkerSym -  
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition0Config/McuCore0Configuration/McuCoreClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition0Config/McuCore0Configuration/McuCoreUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition0Config/McuPartitionClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition0Config/McuPartitionPowerUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition0Config/McuPartitionUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition0Config/McuPrtnCofb1UnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition1Config - McuPartition1Config 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition1Config/McuPartitionClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition1Config/McuPartitionPowerUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition1Config/McuPartitionUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition1Config/McuPrtnCofb0UnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition1Config/McuPrtnCofb1UnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition1Config/McuPrtnCofb2UnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition1Config/McuPrtnCofb3UnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition2Config - McuPartition2Config 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition2Config/McuPartitionClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition2Config/McuPartitionPowerUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition2Config/McuPartitionUnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition2Config/McuPrtnCofb0UnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPartition2Config/McuPrtnCofb1UnderMcuControl - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral - McuPeripheral_0 McuPeripheral_1 McuPeripheral_10 McuPeripheral_100 McuPeripheral_101 McuPeripheral_102 McuPeripheral_103 McuPeripheral_104 McuPeripheral_105 McuPeripheral_11 McuPeripheral_12 McuPeripheral_13 McuPeripheral_14 McuPeripheral_15 McuPeripheral_16 McuPeripheral_17 McuPeripheral_18 McuPeripheral_19 McuPeripheral_2 McuPeripheral_20 McuPeripheral_21 McuPeripheral_22 McuPeripheral_23 McuPeripheral_24 McuPeripheral_25 McuPeripheral_26 McuPeripheral_27 McuPeripheral_28 McuPeripheral_29 McuPeripheral_3 McuPeripheral_30 McuPeripheral_31 McuPeripheral_32 McuPeripheral_33 McuPeripheral_34 McuPeripheral_35 McuPeripheral_36 McuPeripheral_37 McuPeripheral_38 McuPeripheral_39 McuPeripheral_4 McuPeripheral_40 McuPeripheral_41 McuPeripheral_42 McuPeripheral_43 McuPeripheral_44 McuPeripheral_45 McuPeripheral_46 McuPeripheral_47 McuPeripheral_48 McuPeripheral_49 McuPeripheral_5 McuPeripheral_50 McuPeripheral_51 McuPeripheral_52 McuPeripheral_53 McuPeripheral_54 McuPeripheral_55 McuPeripheral_56 McuPeripheral_57 McuPeripheral_58 McuPeripheral_59 McuPeripheral_6 McuPeripheral_60 McuPeripheral_61 McuPeripheral_62 McuPeripheral_63 McuPeripheral_64 McuPeripheral_65 McuPeripheral_66 McuPeripheral_67 McuPeripheral_68 McuPeripheral_69 McuPeripheral_7 McuPeripheral_70 McuPeripheral_71 McuPeripheral_72 McuPeripheral_73 McuPeripheral_74 McuPeripheral_75 McuPeripheral_76 McuPeripheral_77 McuPeripheral_78 McuPeripheral_79 McuPeripheral_8 McuPeripheral_80 McuPeripheral_81 McuPeripheral_82 McuPeripheral_83 McuPeripheral_84 McuPeripheral_85 McuPeripheral_86 McuPeripheral_87 McuPeripheral_88 McuPeripheral_89 McuPeripheral_9 McuPeripheral_90 McuPeripheral_91 McuPeripheral_92 McuPeripheral_93 McuPeripheral_94 McuPeripheral_95 McuPeripheral_96 McuPeripheral_97 McuPeripheral_98 McuPeripheral_99 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_0/Index - 0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_0/McuModeEntrySlot - PRTN0_COFB1_REQ32 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_0/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_0/McuPeripheralName - TRGMUX 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_1/Index - 1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_1/McuModeEntrySlot - PRTN0_COFB1_REQ33 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_1/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_1/McuPeripheralName - BCTU 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_10/Index - 10 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_10/McuModeEntrySlot - PRTN0_COFB1_REQ44 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_10/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_10/McuPeripheralName - PIT_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_100/Index - 100 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_100/McuModeEntrySlot - PRTN2_COFB1_REQ42 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_100/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_100/McuPeripheralName - LPUART_15 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_101/Index - 101 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_101/McuModeEntrySlot - PRTN2_COFB1_REQ47 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_101/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_101/McuPeripheralName - LPSPI_4 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_102/Index - 102 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_102/McuModeEntrySlot - PRTN2_COFB1_REQ48 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_102/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_102/McuPeripheralName - LPSPI_5 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_103/Index - 103 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_103/McuModeEntrySlot - PRTN2_COFB1_REQ51 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_103/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_103/McuPeripheralName - QuadSPI 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_104/Index - 104 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_104/McuModeEntrySlot - PRTN2_COFB1_REQ55 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_104/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_104/McuPeripheralName - SAI_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_105/Index - 105 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_105/McuModeEntrySlot - PRTN2_COFB1_REQ58 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_105/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_105/McuPeripheralName - LPCMP_2 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_11/Index - 11 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_11/McuModeEntrySlot - PRTN0_COFB1_REQ45 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_11/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_11/McuPeripheralName - PIT_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_12/Index - 12 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_12/McuModeEntrySlot - PRTN1_COFB0_REQ3 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_12/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_12/McuPeripheralName - EDMA 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_13/Index - 13 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_13/McuModeEntrySlot - PRTN1_COFB0_REQ4 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_13/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_13/McuPeripheralName - EDMA_TCD_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_14/Index - 14 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_14/McuModeEntrySlot - PRTN1_COFB0_REQ5 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_14/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_14/McuPeripheralName - EDMA_TCD_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_15/Index - 15 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_15/McuModeEntrySlot - PRTN1_COFB0_REQ6 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_15/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_15/McuPeripheralName - EDMA_TCD_2 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_16/Index - 16 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_16/McuModeEntrySlot - PRTN1_COFB0_REQ7 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_16/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_16/McuPeripheralName - EDMA_TCD_3 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_17/Index - 17 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_17/McuModeEntrySlot - PRTN1_COFB0_REQ8 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_17/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_17/McuPeripheralName - EDMA_TCD_4 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_18/Index - 18 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_18/McuModeEntrySlot - PRTN1_COFB0_REQ9 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_18/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_18/McuPeripheralName - EDMA_TCD_5 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_19/Index - 19 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_19/McuModeEntrySlot - PRTN1_COFB0_REQ10 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_19/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_19/McuPeripheralName - EDMA_TCD_6 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_2/Index - 2 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_2/McuModeEntrySlot - PRTN0_COFB1_REQ34 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_2/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_2/McuPeripheralName - EMIOS_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_20/Index - 20 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_20/McuModeEntrySlot - PRTN1_COFB0_REQ11 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_20/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_20/McuPeripheralName - EDMA_TCD_7 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_21/Index - 21 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_21/McuModeEntrySlot - PRTN1_COFB0_REQ12 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_21/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_21/McuPeripheralName - EDMA_TCD_8 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_22/Index - 22 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_22/McuModeEntrySlot - PRTN1_COFB0_REQ13 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_22/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_22/McuPeripheralName - EDMA_TCD_9 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_23/Index - 23 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_23/McuModeEntrySlot - PRTN1_COFB0_REQ14 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_23/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_23/McuPeripheralName - EDMA_TCD_10 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_24/Index - 24 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_24/McuModeEntrySlot - PRTN1_COFB0_REQ15 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_24/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_24/McuPeripheralName - EDMA_TCD_11 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_25/Index - 25 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_25/McuModeEntrySlot - PRTN1_COFB0_REQ21 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_25/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_25/McuPeripheralName - SDA_AP 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_26/Index - 26 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_26/McuModeEntrySlot - PRTN1_COFB0_REQ22 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_26/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_26/McuPeripheralName - EIM_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_27/Index - 27 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_27/McuModeEntrySlot - PRTN1_COFB0_REQ23 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_27/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_27/McuPeripheralName - ERM_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_28/Index - 28 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_28/McuModeEntrySlot - PRTN1_COFB0_REQ24 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_28/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_28/McuPeripheralName - MSCM 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_29/Index - 29 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_29/McuModeEntrySlot - PRTN1_COFB0_REQ28 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_29/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_29/McuPeripheralName - SWT_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_3/Index - 3 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_3/McuModeEntrySlot - PRTN0_COFB1_REQ35 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_3/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_3/McuPeripheralName - EMIOS_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_30/Index - 30 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_30/McuModeEntrySlot - PRTN1_COFB0_REQ29 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_30/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_30/McuPeripheralName - STM_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_31/Index - 31 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_31/McuModeEntrySlot - PRTN1_COFB0_REQ31 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_31/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_31/McuPeripheralName - INTM 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_32/Index - 32 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_32/McuModeEntrySlot - PRTN1_COFB1_REQ32 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_32/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_32/McuPeripheralName - DMAMUX_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_33/Index - 33 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_33/McuModeEntrySlot - PRTN1_COFB1_REQ33 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_33/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_33/McuPeripheralName - DMAMUX_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_34/Index - 34 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_34/McuModeEntrySlot - PRTN1_COFB1_REQ34 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_34/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_34/McuPeripheralName - RTC 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_35/Index - 35 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_35/McuModeEntrySlot - PRTN1_COFB1_REQ42 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_35/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_35/McuPeripheralName - SIUL2_VIRTWRAPPER_PDAC3 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_36/Index - 36 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_36/McuModeEntrySlot - PRTN1_COFB1_REQ45 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_36/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_36/McuPeripheralName - WKPU 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_37/Index - 37 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_37/McuModeEntrySlot - PRTN1_COFB1_REQ47 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_37/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_37/McuPeripheralName - CMUs 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_38/Index - 38 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_38/McuModeEntrySlot - PRTN1_COFB1_REQ49 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_38/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_38/McuPeripheralName - TSPC 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_39/Index - 39 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_39/McuModeEntrySlot - PRTN1_COFB1_REQ51 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_39/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_39/McuPeripheralName - SXOSC 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_4/Index - 4 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_4/McuModeEntrySlot - PRTN0_COFB1_REQ36 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_4/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_4/McuPeripheralName - EMIOS_2 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_40/Index - 40 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_40/McuModeEntrySlot - PRTN1_COFB1_REQ53 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_40/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_40/McuPeripheralName - FXOSC 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_41/Index - 41 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_41/McuModeEntrySlot - PRTN1_COFB1_REQ56 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_41/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_41/McuPeripheralName - PLL 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_42/Index - 42 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_42/McuModeEntrySlot - PRTN1_COFB1_REQ63 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_42/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_42/McuPeripheralName - PIT_2 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_43/Index - 43 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_43/McuModeEntrySlot - PRTN1_COFB2_REQ65 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_43/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_43/McuPeripheralName - FlexCAN_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_44/Index - 44 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_44/McuModeEntrySlot - PRTN1_COFB2_REQ66 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_44/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_44/McuPeripheralName - FlexCAN_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_45/Index - 45 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_45/McuModeEntrySlot - PRTN1_COFB2_REQ67 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_45/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_45/McuPeripheralName - FlexCAN_2 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_46/Index - 46 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_46/McuModeEntrySlot - PRTN1_COFB2_REQ68 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_46/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_46/McuPeripheralName - FlexCAN_3 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_47/Index - 47 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_47/McuModeEntrySlot - PRTN1_COFB2_REQ69 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_47/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_47/McuPeripheralName - FlexCAN_4 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_48/Index - 48 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_48/McuModeEntrySlot - PRTN1_COFB2_REQ70 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_48/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_48/McuPeripheralName - FlexCAN_5 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_49/Index - 49 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_49/McuModeEntrySlot - PRTN1_COFB2_REQ73 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_49/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_49/McuPeripheralName - FlexIO 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_5/Index - 5 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_5/McuModeEntrySlot - PRTN0_COFB1_REQ38 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_5/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_5/McuPeripheralName - LCU_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_50/Index - 50 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_50/McuModeEntrySlot - PRTN1_COFB2_REQ74 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_50/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_50/McuPeripheralName - LPUART_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_51/Index - 51 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_51/McuModeEntrySlot - PRTN1_COFB2_REQ75 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_51/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_51/McuPeripheralName - LPUART_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_52/Index - 52 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_52/McuModeEntrySlot - PRTN1_COFB2_REQ76 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_52/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_52/McuPeripheralName - LPUART_2 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_53/Index - 53 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_53/McuModeEntrySlot - PRTN1_COFB2_REQ77 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_53/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_53/McuPeripheralName - LPUART_3 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_54/Index - 54 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_54/McuModeEntrySlot - PRTN1_COFB2_REQ78 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_54/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_54/McuPeripheralName - LPUART_4 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_55/Index - 55 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_55/McuModeEntrySlot - PRTN1_COFB2_REQ79 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_55/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_55/McuPeripheralName - LPUART_5 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_56/Index - 56 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_56/McuModeEntrySlot - PRTN1_COFB2_REQ80 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_56/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_56/McuPeripheralName - LPUART_6 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_57/Index - 57 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_57/McuModeEntrySlot - PRTN1_COFB2_REQ81 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_57/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_57/McuPeripheralName - LPUART_7 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_58/Index - 58 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_58/McuModeEntrySlot - PRTN1_COFB2_REQ84 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_58/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_58/McuPeripheralName - LPI2C_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_59/Index - 59 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_59/McuModeEntrySlot - PRTN1_COFB2_REQ85 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_59/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_59/McuPeripheralName - LPI2C_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_6/Index - 6 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_6/McuModeEntrySlot - PRTN0_COFB1_REQ39 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_6/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_6/McuPeripheralName - LCU_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_60/Index - 60 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_60/McuModeEntrySlot - PRTN1_COFB2_REQ86 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_60/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_60/McuPeripheralName - LPSPI_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_61/Index - 61 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_61/McuModeEntrySlot - PRTN1_COFB2_REQ87 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_61/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_61/McuPeripheralName - LPSPI_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_62/Index - 62 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_62/McuModeEntrySlot - PRTN1_COFB2_REQ88 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_62/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_62/McuPeripheralName - LPSPI_2 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_63/Index - 63 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_63/McuModeEntrySlot - PRTN1_COFB2_REQ89 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_63/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_63/McuPeripheralName - LPSPI_3 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_64/Index - 64 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_64/McuModeEntrySlot - PRTN1_COFB2_REQ91 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_64/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_64/McuPeripheralName - SAI_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_65/Index - 65 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_65/McuModeEntrySlot - PRTN1_COFB2_REQ92 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_65/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_65/McuPeripheralName - LPCMP_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_66/Index - 66 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_66/McuModeEntrySlot - PRTN1_COFB2_REQ93 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_66/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_66/McuPeripheralName - LPCMP_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_67/Index - 67 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_67/McuModeEntrySlot - PRTN1_COFB2_REQ95 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_67/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_67/McuPeripheralName - TEMPSENSE 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_68/Index - 68 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_68/McuModeEntrySlot - PRTN1_COFB3_REQ96 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_68/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_68/McuPeripheralName - CRC 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_69/Index - 69 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_69/McuModeEntrySlot - PRTN1_COFB3_REQ104 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_69/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_69/McuPeripheralName - STCU_2 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_7/Index - 7 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_7/McuModeEntrySlot - PRTN0_COFB1_REQ40 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_7/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_7/McuPeripheralName - ADC_0 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_70/Index - 70 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_70/McuModeEntrySlot - PRTN2_COFB0_REQ4 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_70/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_70/McuPeripheralName - EDMA_TCD_12 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_71/Index - 71 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_71/McuModeEntrySlot - PRTN2_COFB0_REQ5 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_71/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_71/McuPeripheralName - EDMA_TCD_13 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_72/Index - 72 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_72/McuModeEntrySlot - PRTN2_COFB0_REQ6 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_72/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_72/McuPeripheralName - EDMA_TCD_14 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_73/Index - 73 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_73/McuModeEntrySlot - PRTN2_COFB0_REQ7 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_73/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_73/McuPeripheralName - EDMA_TCD_15 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_74/Index - 74 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_74/McuModeEntrySlot - PRTN2_COFB0_REQ8 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_74/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_74/McuPeripheralName - EDMA_TCD_16 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_75/Index - 75 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_75/McuModeEntrySlot - PRTN2_COFB0_REQ9 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_75/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_75/McuPeripheralName - EDMA_TCD_17 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_76/Index - 76 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_76/McuModeEntrySlot - PRTN2_COFB0_REQ10 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_76/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_76/McuPeripheralName - EDMA_TCD_18 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_77/Index - 77 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_77/McuModeEntrySlot - PRTN2_COFB0_REQ11 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_77/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_77/McuPeripheralName - EDMA_TCD_19 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_78/Index - 78 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_78/McuModeEntrySlot - PRTN2_COFB0_REQ12 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_78/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_78/McuPeripheralName - EDMA_TCD_20 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_79/Index - 79 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_79/McuModeEntrySlot - PRTN2_COFB0_REQ13 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_79/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_79/McuPeripheralName - EDMA_TCD_21 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_8/Index - 8 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_8/McuModeEntrySlot - PRTN0_COFB1_REQ41 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_8/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_8/McuPeripheralName - ADC_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_80/Index - 80 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_80/McuModeEntrySlot - PRTN2_COFB0_REQ14 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_80/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_80/McuPeripheralName - EDMA_TCD_22 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_81/Index - 81 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_81/McuModeEntrySlot - PRTN2_COFB0_REQ15 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_81/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_81/McuPeripheralName - EDMA_TCD_23 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_82/Index - 82 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_82/McuModeEntrySlot - PRTN2_COFB0_REQ16 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_82/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_82/McuPeripheralName - EDMA_TCD_24 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_83/Index - 83 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_83/McuModeEntrySlot - PRTN2_COFB0_REQ17 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_83/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_83/McuPeripheralName - EDMA_TCD_25 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_84/Index - 84 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_84/McuModeEntrySlot - PRTN2_COFB0_REQ18 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_84/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_84/McuPeripheralName - EDMA_TCD_26 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_85/Index - 85 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_85/McuModeEntrySlot - PRTN2_COFB0_REQ19 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_85/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_85/McuPeripheralName - EDMA_TCD_27 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_86/Index - 86 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_86/McuModeEntrySlot - PRTN2_COFB0_REQ20 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_86/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_86/McuPeripheralName - EDMA_TCD_28 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_87/Index - 87 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_87/McuModeEntrySlot - PRTN2_COFB0_REQ21 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_87/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_87/McuPeripheralName - EDMA_TCD_29 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_88/Index - 88 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_88/McuModeEntrySlot - PRTN2_COFB0_REQ22 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_88/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_88/McuPeripheralName - EDMA_TCD_30 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_89/Index - 89 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_89/McuModeEntrySlot - PRTN2_COFB0_REQ23 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_89/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_89/McuPeripheralName - EDMA_TCD_31 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_9/Index - 9 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_9/McuModeEntrySlot - PRTN0_COFB1_REQ42 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_9/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_9/McuPeripheralName - ADC_2 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_90/Index - 90 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_90/McuModeEntrySlot - PRTN2_COFB0_REQ24 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_90/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_90/McuPeripheralName - SEMA_42 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_91/Index - 91 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_91/McuModeEntrySlot - PRTN2_COFB0_REQ29 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_91/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_91/McuPeripheralName - STM_1 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_92/Index - 92 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_92/McuModeEntrySlot - PRTN2_COFB1_REQ32 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_92/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_92/McuPeripheralName - EMAC 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_93/Index - 93 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_93/McuModeEntrySlot - PRTN2_COFB1_REQ35 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_93/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_93/McuPeripheralName - LPUART_8 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_94/Index - 94 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_94/McuModeEntrySlot - PRTN2_COFB1_REQ36 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_94/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_94/McuPeripheralName - LPUART_9 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_95/Index - 95 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_95/McuModeEntrySlot - PRTN2_COFB1_REQ37 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_95/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_95/McuPeripheralName - LPUART_10 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_96/Index - 96 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_96/McuModeEntrySlot - PRTN2_COFB1_REQ38 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_96/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_96/McuPeripheralName - LPUART_11 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_97/Index - 97 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_97/McuModeEntrySlot - PRTN2_COFB1_REQ39 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_97/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_97/McuPeripheralName - LPUART_12 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_98/Index - 98 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_98/McuModeEntrySlot - PRTN2_COFB1_REQ40 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_98/McuPeripheralClockEnable - true 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_98/McuPeripheralName - LPUART_13 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_99/Index - 99 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_99/McuModeEntrySlot - PRTN2_COFB1_REQ41 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_99/McuPeripheralClockEnable - false 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPartitionConfiguration/McuPeripheral_99/McuPeripheralName - LPUART_14 
/Mcu/McuModuleConfiguration/McuModeSettingConf_0/McuPowerMode - RUN 
/Mcu/McuModuleConfiguration/McuPowerControl - McuPowerControl 
/Mcu/McuModuleConfiguration/McuPowerControl/McuPMC_Config - McuPMC_Config 
/Mcu/McuModuleConfiguration/McuPowerControl/McuPMC_Config/McuFASTRECEnable - false 
/Mcu/McuModuleConfiguration/McuPowerControl/McuPMC_Config/McuHVDIEEnable - false 
/Mcu/McuModuleConfiguration/McuPowerControl/McuPMC_Config/McuLMAUTOENEnable - false 
/Mcu/McuModuleConfiguration/McuPowerControl/McuPMC_Config/McuLMBCTLENEnable - true 
/Mcu/McuModuleConfiguration/McuPowerControl/McuPMC_Config/McuLMENEnable - true 
/Mcu/McuModuleConfiguration/McuPowerControl/McuPMC_Config/McuLPM25ENEnable - false 
/Mcu/McuModuleConfiguration/McuPowerControl/McuPMC_Config/McuLVDIEEnable - false 
/Mcu/McuModuleConfiguration/McuPowerControl/McuPMC_Config/McuLVRBLPENEnable - false 
/Mcu/McuModuleConfiguration/McuRamSectorSettingConf - McuRamSectorSettingConf_0 
/Mcu/McuModuleConfiguration/McuRamSectorSettingConf_0/Index - 0 
/Mcu/McuModuleConfiguration/McuRamSectorSettingConf_0/McuRamDefaultValue - 0 
/Mcu/McuModuleConfiguration/McuRamSectorSettingConf_0/McuRamSectionBaseAddrLinkerSym -  
/Mcu/McuModuleConfiguration/McuRamSectorSettingConf_0/McuRamSectionBaseAddress - 541065216 
/Mcu/McuModuleConfiguration/McuRamSectorSettingConf_0/McuRamSectionSize - 327680 
/Mcu/McuModuleConfiguration/McuRamSectorSettingConf_0/McuRamSectionSizeLinkerSym -  
/Mcu/McuModuleConfiguration/McuRamSectorSettingConf_0/McuRamSectionWriteSize - 8 
/Mcu/McuModuleConfiguration/McuRamSectorSettingConf_0/McuRamSectorId - 0 
/Mcu/McuModuleConfiguration/McuResetConfig - McuResetConfig 
/Mcu/McuModuleConfiguration/McuResetConfig/McuDestResetEscThreshold - 0 
/Mcu/McuModuleConfiguration/McuResetConfig/McuFuncResetEscThreshold - 15 
/Mcu/McuModuleConfiguration/McuResetConfig/McuResetSourcesConfig - McuResetSourcesConfig 
/Mcu/McuModuleConfiguration/McuResetConfig/McuResetSourcesConfig/McuDEBUG_FUNC_ResetSource - McuDEBUG_FUNC_ResetSource 
/Mcu/McuModuleConfiguration/McuResetConfig/McuResetSourcesConfig/McuDEBUG_FUNC_ResetSource/McuDisableReset - false 
/Mcu/McuModuleConfiguration/McuResetConfig/McuResetSourcesConfig/McuFCCU_RST_ResetSource - McuFCCU_RST_ResetSource 
/Mcu/McuModuleConfiguration/McuResetConfig/McuResetSourcesConfig/McuFCCU_RST_ResetSource/McuDisableReset - false 
/Mcu/McuModuleConfiguration/McuResetConfig/McuResetSourcesConfig/McuJTAG_RST_ResetSource - McuJTAG_RST_ResetSource 
/Mcu/McuModuleConfiguration/McuResetConfig/McuResetSourcesConfig/McuJTAG_RST_ResetSource/McuDisableReset - false 
/Mcu/McuModuleConfiguration/McuResetConfig/McuResetSourcesConfig/McuSWT0_RST_ResetSource - McuSWT0_RST_ResetSource 
/Mcu/McuModuleConfiguration/McuResetConfig/McuResetSourcesConfig/McuSWT0_RST_ResetSource/McuDisableReset - false 
/Mcu/McuModuleConfiguration/McuResetConfig/McuResetType - FunctionalReset 
/Mcu/McuPublishedInformation - McuPublishedInformation 
/Mcu/McuPublishedInformation/MCU_AIPS_PLAT_CLK_FAIL_RESET/Index - 7 
/Mcu/McuPublishedInformation/MCU_AIPS_PLAT_CLK_FAIL_RESET/McuResetReason - 7 
/Mcu/McuPublishedInformation/MCU_CM7_CORE_CLK_FAIL_RESET/Index - 10 
/Mcu/McuPublishedInformation/MCU_CM7_CORE_CLK_FAIL_RESET/McuResetReason - 10 
/Mcu/McuPublishedInformation/MCU_CORE_CLK_FAIL_RESET/Index - 6 
/Mcu/McuPublishedInformation/MCU_CORE_CLK_FAIL_RESET/McuResetReason - 6 
/Mcu/McuPublishedInformation/MCU_DEBUG_DEST_RESET/Index - 14 
/Mcu/McuPublishedInformation/MCU_DEBUG_DEST_RESET/McuResetReason - 14 
/Mcu/McuPublishedInformation/MCU_DEBUG_FUNC_RESET/Index - 27 
/Mcu/McuPublishedInformation/MCU_DEBUG_FUNC_RESET/McuResetReason - 27 
/Mcu/McuPublishedInformation/MCU_FCCU_FTR_RESET/Index - 1 
/Mcu/McuPublishedInformation/MCU_FCCU_FTR_RESET/McuResetReason - 1 
/Mcu/McuPublishedInformation/MCU_FCCU_RST_RESET/Index - 16 
/Mcu/McuPublishedInformation/MCU_FCCU_RST_RESET/McuResetReason - 16 
/Mcu/McuPublishedInformation/MCU_FXOSC_FAIL_RESET/Index - 4 
/Mcu/McuPublishedInformation/MCU_FXOSC_FAIL_RESET/McuResetReason - 4 
/Mcu/McuPublishedInformation/MCU_F_EXR_RESET/Index - 15 
/Mcu/McuPublishedInformation/MCU_F_EXR_RESET/McuResetReason - 15 
/Mcu/McuPublishedInformation/MCU_HSE_BOOT_RST_RESET/Index - 25 
/Mcu/McuPublishedInformation/MCU_HSE_BOOT_RST_RESET/McuResetReason - 25 
/Mcu/McuPublishedInformation/MCU_HSE_CLK_FAIL_RESET/Index - 8 
/Mcu/McuPublishedInformation/MCU_HSE_CLK_FAIL_RESET/McuResetReason - 8 
/Mcu/McuPublishedInformation/MCU_HSE_SNVS_RST_RESET/Index - 12 
/Mcu/McuPublishedInformation/MCU_HSE_SNVS_RST_RESET/McuResetReason - 12 
/Mcu/McuPublishedInformation/MCU_HSE_SWT_RST_RESET/Index - 24 
/Mcu/McuPublishedInformation/MCU_HSE_SWT_RST_RESET/McuResetReason - 24 
/Mcu/McuPublishedInformation/MCU_HSE_TMPR_RST_RESET/Index - 11 
/Mcu/McuPublishedInformation/MCU_HSE_TMPR_RST_RESET/McuResetReason - 11 
/Mcu/McuPublishedInformation/MCU_JTAG_RST_RESET/Index - 21 
/Mcu/McuPublishedInformation/MCU_JTAG_RST_RESET/McuResetReason - 21 
/Mcu/McuPublishedInformation/MCU_MC_RGM_FRE_RESET/Index - 3 
/Mcu/McuPublishedInformation/MCU_MC_RGM_FRE_RESET/McuResetReason - 3 
/Mcu/McuPublishedInformation/MCU_MULTIPLE_RESET_REASON/Index - 30 
/Mcu/McuPublishedInformation/MCU_MULTIPLE_RESET_REASON/McuResetReason - 30 
/Mcu/McuPublishedInformation/MCU_NO_RESET_REASON/Index - 29 
/Mcu/McuPublishedInformation/MCU_NO_RESET_REASON/McuResetReason - 29 
/Mcu/McuPublishedInformation/MCU_PLL_AUX_RESET/Index - 23 
/Mcu/McuPublishedInformation/MCU_PLL_AUX_RESET/McuResetReason - 23 
/Mcu/McuPublishedInformation/MCU_PLL_LOL_RESET/Index - 5 
/Mcu/McuPublishedInformation/MCU_PLL_LOL_RESET/McuResetReason - 5 
/Mcu/McuPublishedInformation/MCU_POWER_ON_RESET/Index - 0 
/Mcu/McuPublishedInformation/MCU_POWER_ON_RESET/McuResetReason - 0 
/Mcu/McuPublishedInformation/MCU_RESET_UNDEFINED/Index - 31 
/Mcu/McuPublishedInformation/MCU_RESET_UNDEFINED/McuResetReason - 31 
/Mcu/McuPublishedInformation/MCU_STCU_URF_RESET/Index - 2 
/Mcu/McuPublishedInformation/MCU_STCU_URF_RESET/McuResetReason - 2 
/Mcu/McuPublishedInformation/MCU_ST_DONE_RESET/Index - 17 
/Mcu/McuPublishedInformation/MCU_ST_DONE_RESET/McuResetReason - 17 
/Mcu/McuPublishedInformation/MCU_SWT0_RST_RESET/Index - 18 
/Mcu/McuPublishedInformation/MCU_SWT0_RST_RESET/McuResetReason - 18 
/Mcu/McuPublishedInformation/MCU_SWT1_RST_RESET/Index - 19 
/Mcu/McuPublishedInformation/MCU_SWT1_RST_RESET/McuResetReason - 19 
/Mcu/McuPublishedInformation/MCU_SWT2_RST_RESET/Index - 20 
/Mcu/McuPublishedInformation/MCU_SWT2_RST_RESET/McuResetReason - 20 
/Mcu/McuPublishedInformation/MCU_SWT3_RST_RESET/Index - 22 
/Mcu/McuPublishedInformation/MCU_SWT3_RST_RESET/McuResetReason - 22 
/Mcu/McuPublishedInformation/MCU_SW_DEST_RESET/Index - 13 
/Mcu/McuPublishedInformation/MCU_SW_DEST_RESET/McuResetReason - 13 
/Mcu/McuPublishedInformation/MCU_SW_FUNC_RESET/Index - 26 
/Mcu/McuPublishedInformation/MCU_SW_FUNC_RESET/McuResetReason - 26 
/Mcu/McuPublishedInformation/MCU_SYS_DIV_FAIL_RESET/Index - 9 
/Mcu/McuPublishedInformation/MCU_SYS_DIV_FAIL_RESET/McuResetReason - 9 
/Mcu/McuPublishedInformation/MCU_WAKEUP_REASON/Index - 28 
/Mcu/McuPublishedInformation/MCU_WAKEUP_REASON/McuResetReason - 28 
/Mcu/McuPublishedInformation/McuResetReasonConf - MCU_AIPS_PLAT_CLK_FAIL_RESET MCU_CM7_CORE_CLK_FAIL_RESET MCU_CORE_CLK_FAIL_RESET MCU_DEBUG_DEST_RESET MCU_DEBUG_FUNC_RESET MCU_FCCU_FTR_RESET MCU_FCCU_RST_RESET MCU_FXOSC_FAIL_RESET MCU_F_EXR_RESET MCU_HSE_BOOT_RST_RESET MCU_HSE_CLK_FAIL_RESET MCU_HSE_SNVS_RST_RESET MCU_HSE_SWT_RST_RESET MCU_HSE_TMPR_RST_RESET MCU_JTAG_RST_RESET MCU_MC_RGM_FRE_RESET MCU_MULTIPLE_RESET_REASON MCU_NO_RESET_REASON MCU_PLL_AUX_RESET MCU_PLL_LOL_RESET MCU_POWER_ON_RESET MCU_RESET_UNDEFINED MCU_STCU_URF_RESET MCU_ST_DONE_RESET MCU_SWT0_RST_RESET MCU_SWT1_RST_RESET MCU_SWT2_RST_RESET MCU_SWT3_RST_RESET MCU_SW_DEST_RESET MCU_SW_FUNC_RESET MCU_SYS_DIV_FAIL_RESET MCU_WAKEUP_REASON 
/Mcu/POST_BUILD_VARIANT_USED - false 

*/
#define MW_DETAILS_MCU 
#define MW_OPEN_MCU 
#define MW_UPDATE_MCU 
#define MW_RESTORE_MCU 
#define MW_MEMACC_INFO /*
/MemAcc - MemAcc 
/MemAcc/AutosarExt - AutosarExt 
/MemAcc/AutosarExt/MemAccEnableUserModeSupport - false 
/MemAcc/AutosarExt/MemAccMulticoreType1Support - false 
/MemAcc/AutosarExt/MemAccMulticoreType3Support - false 
/MemAcc/CommonPublishedInformation - CommonPublishedInformation 
/MemAcc/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/MemAcc/CommonPublishedInformation/ArReleaseMinorVersion - 7 
/MemAcc/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/MemAcc/CommonPublishedInformation/ModuleId - 41 
/MemAcc/CommonPublishedInformation/SwMajorVersion - 5 
/MemAcc/CommonPublishedInformation/SwMinorVersion - 0 
/MemAcc/CommonPublishedInformation/SwPatchVersion - 0 
/MemAcc/CommonPublishedInformation/VendorId - 43 
/MemAcc/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-PRE-COMPILE 
/MemAcc/MemAccAddressAreaConfiguration - MemAccAddressAreaConfiguration_0 
/MemAcc/MemAccAddressAreaConfiguration_0/Index - 0 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccAddressAreaId - 0 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccAddressAreaPriority - 0 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccBufferAlignmentValue - 1 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccJobEndNotificationName - Fee_JobEndNotification 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration - MemAccSubAddressAreaConfiguration_0 MemAccSubAddressAreaConfiguration_1 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0/Index - 0 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0/MemAccLogicalStartAddress - 0 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0/MemAccMemInvocation - INDIRECT_STATIC 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0/MemAccMemNamePrefix - Mem_43_INFLS 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0/MemAccNumberOfSectors - 1 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0/MemAccSectorBatchRef - /Mem_43_INFLS/Mem/MemInstance_0/MemSectorBatch_1 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0/MemAccSectorOffset - 0 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0/MemAccUseEraseBurst - false 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0/MemAccUseReadBurst - false 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0/MemAccUseWriteBurst - false 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_1/Index - 1 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_1/MemAccLogicalStartAddress - 8192 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_1/MemAccMemInvocation - INDIRECT_STATIC 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_1/MemAccMemNamePrefix - Mem_43_INFLS 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_1/MemAccNumberOfSectors - 1 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_1/MemAccSectorBatchRef - /Mem_43_INFLS/Mem/MemInstance_0/MemSectorBatch_2 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_1/MemAccSectorOffset - 0 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_1/MemAccUseEraseBurst - false 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_1/MemAccUseReadBurst - false 
/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_1/MemAccUseWriteBurst - false 
/MemAcc/MemAccGeneral - MemAccGeneral 
/MemAcc/MemAccGeneral/MemAcc64BitSupport - false 
/MemAcc/MemAccGeneral/MemAccCompareApi - false 
/MemAcc/MemAccGeneral/MemAccCompareBufferSize - 128 
/MemAcc/MemAccGeneral/MemAccDevErrorDetect - false 
/MemAcc/MemAccGeneral/MemAccMainFunctionPeriod - 1.0E-4 
/MemAcc/MemAccGeneral/MemAccTimeoutMethod - OSIF_COUNTER_DUMMY 
/MemAcc/MemAccGeneral/MemAccUseMemFuncPtrTable - false 
/MemAcc/POST_BUILD_VARIANT_USED - false 

*/
#define MW_DETAILS_MEMACC 
#define MW_OPEN_MEMACC 
#define MW_UPDATE_MEMACC 
#define MW_RESTORE_MEMACC 
#define MW_MEM_43_INFLS_INFO /*
/Mem - Mem 
/Mem/CommonPublishedInformation - CommonPublishedInformation 
/Mem/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Mem/CommonPublishedInformation/ArReleaseMinorVersion - 7 
/Mem/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Mem/CommonPublishedInformation/ModuleId - 91 
/Mem/CommonPublishedInformation/SwMajorVersion - 5 
/Mem/CommonPublishedInformation/SwMinorVersion - 0 
/Mem/CommonPublishedInformation/SwPatchVersion - 0 
/Mem/CommonPublishedInformation/VendorApiInfix - INFLS 
/Mem/CommonPublishedInformation/VendorId - 43 
/Mem/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-PRE-COMPILE 
/Mem/MemAutosarExt - MemAutosarExt 
/Mem/MemAutosarExt/MemBlock4PipeSelect - MEM_COMMAND_PIPE_0 
/Mem/MemAutosarExt/MemEccDataErrorSuppression - true 
/Mem/MemAutosarExt/MemEnableUserModeSupport - false 
/Mem/MemAutosarExt/MemSynchronizeCache - true 
/Mem/MemAutosarExt/MemUsesAlterInterface - false 
/Mem/MemGeneral - MemGeneral 
/Mem/MemGeneral/MemAbortTimeout - 32767 
/Mem/MemGeneral/MemAcCallback - MBDT_Mem_AccessCode_Callback 
/Mem/MemGeneral/MemAcErase - 541253376 
/Mem/MemGeneral/MemAcErasePointer - NULL_PTR 
/Mem/MemGeneral/MemAcLoadOnJobStart - false 
/Mem/MemGeneral/MemAcWrite - 541253376 
/Mem/MemGeneral/MemAcWritePointer - NULL_PTR 
/Mem/MemGeneral/MemCleanCacheAfterLoadAc - false 
/Mem/MemGeneral/MemDevErrorDetect - false 
/Mem/MemGeneral/MemEnableCheckCfgCrc - true 
/Mem/MemGeneral/MemEraseTimeout - 2147483647 
/Mem/MemGeneral/MemEraseVerificationEnabled - true 
/Mem/MemGeneral/MemFinishedFlashAccessNotif - MBDT_Mem_FinishedFlashAccess_Notification 
/Mem/MemGeneral/MemHwCompareService - true 
/Mem/MemGeneral/MemHwUtestModeService - false 
/Mem/MemGeneral/MemSectorSetLockApi - true 
/Mem/MemGeneral/MemStartFlashAccessNotif - MBDT_Mem_StartFlashAccess_Notification 
/Mem/MemGeneral/MemSyncModeEnable - false 
/Mem/MemGeneral/MemTimeoutMethod - OSIF_COUNTER_DUMMY 
/Mem/MemGeneral/MemTimeoutSupervisionEnabled - false 
/Mem/MemGeneral/MemUtestResumeTimeout - 32767 
/Mem/MemGeneral/MemUtestSuspendTimeout - 32767 
/Mem/MemGeneral/MemWriteTimeout - 2147483647 
/Mem/MemGeneral/MemWriteVerificationEnabled - true 
/Mem/MemGeneral/Mem_SemaphoreAddress - 0 
/Mem/MemGeneral/Mem_SemaphoreSymbol - NULL 
/Mem/MemGeneral/Mem_SoftwareSemaphoreSupport - false 
/Mem/MemInstance - MemInstance_0 
/Mem/MemInstance_0/Index - 0 
/Mem/MemInstance_0/MemInstanceId - 0 
/Mem/MemInstance_0/MemSectorBatch - MemSectorBatch_0 MemSectorBatch_1 MemSectorBatch_2 
/Mem/MemInstance_0/MemSectorBatch_0/Index - 0 
/Mem/MemInstance_0/MemSectorBatch_0/MemEraseSectorSize - 8192 
/Mem/MemInstance_0/MemSectorBatch_0/MemNumberOfSectors - 1 
/Mem/MemInstance_0/MemSectorBatch_0/MemPhysicalSector - FLS_DATA_ARRAY_0_BLOCK_4_S000 
/Mem/MemInstance_0/MemSectorBatch_0/MemReadPageSize - 1 
/Mem/MemInstance_0/MemSectorBatch_0/MemSpecifiedEraseCycles - 0 
/Mem/MemInstance_0/MemSectorBatch_0/MemStartAddress - 268435456 
/Mem/MemInstance_0/MemSectorBatch_0/MemWritePageSize - 8 
/Mem/MemInstance_0/MemSectorBatch_1/Index - 1 
/Mem/MemInstance_0/MemSectorBatch_1/MemEraseSectorSize - 8192 
/Mem/MemInstance_0/MemSectorBatch_1/MemNumberOfSectors - 1 
/Mem/MemInstance_0/MemSectorBatch_1/MemPhysicalSector - FLS_DATA_ARRAY_0_BLOCK_4_S001 
/Mem/MemInstance_0/MemSectorBatch_1/MemReadPageSize - 1 
/Mem/MemInstance_0/MemSectorBatch_1/MemSpecifiedEraseCycles - 0 
/Mem/MemInstance_0/MemSectorBatch_1/MemStartAddress - 268443648 
/Mem/MemInstance_0/MemSectorBatch_1/MemWritePageSize - 8 
/Mem/MemInstance_0/MemSectorBatch_2/Index - 2 
/Mem/MemInstance_0/MemSectorBatch_2/MemEraseSectorSize - 8192 
/Mem/MemInstance_0/MemSectorBatch_2/MemNumberOfSectors - 1 
/Mem/MemInstance_0/MemSectorBatch_2/MemPhysicalSector - FLS_DATA_ARRAY_0_BLOCK_4_S002 
/Mem/MemInstance_0/MemSectorBatch_2/MemReadPageSize - 1 
/Mem/MemInstance_0/MemSectorBatch_2/MemSpecifiedEraseCycles - 0 
/Mem/MemInstance_0/MemSectorBatch_2/MemStartAddress - 268451840 
/Mem/MemInstance_0/MemSectorBatch_2/MemWritePageSize - 8 
/Mem/MemPublishedInformation - MemPublishedInformation 
/Mem/MemPublishedInformation/MemECCValue - 1427461397 
/Mem/MemPublishedInformation/MemErasedValue - 4294967295 
/Mem/MemUtestConfig - MemUtestConfig_0 
/Mem/MemUtestConfig_0/Index - 0 
/Mem/MemUtestConfig_0/MemUtestArrayIntegritySequence - C40_IP_PROPRIETARY_SEQUENCE 
/Mem/MemUtestConfig_0/MemUtestBlockToCheckIntegrity - C40_IP_CODE_BLOCK_0 
/Mem/MemUtestConfig_0/MemUtestBreakpoints - C40_IP_BREAKPOINTS_ON_DBD 
/Mem/MemUtestConfig_0/MemUtestInstanceIdRef - /Mem_43_INFLS/Mem/MemInstance_0 
/Mem/MemUtestConfig_0/MemUtestMarginLevels - C40_IP_MARGIN_LEVEL_PROGRAM 
/Mem/POST_BUILD_VARIANT_USED - false 

*/
#define MW_DETAILS_MEM_43_INFLS 
#define MW_OPEN_MEM_43_INFLS 
#define MW_UPDATE_MEM_43_INFLS 
#define MW_RESTORE_MEM_43_INFLS 
#define MW_PLATFORM_INFO /*
/Platform - Platform 
/Platform/CommonPublishedInformation - CommonPublishedInformation 
/Platform/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Platform/CommonPublishedInformation/ArReleaseMinorVersion - 7 
/Platform/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Platform/CommonPublishedInformation/ModuleId - 255 
/Platform/CommonPublishedInformation/SwMajorVersion - 5 
/Platform/CommonPublishedInformation/SwMinorVersion - 0 
/Platform/CommonPublishedInformation/SwPatchVersion - 0 
/Platform/CommonPublishedInformation/VendorId - 43 
/Platform/GeneralConfiguration - GeneralConfiguration 
/Platform/GeneralConfiguration/PlatformDevErrorDetect - false 
/Platform/GeneralConfiguration/PlatformEnableIntCtrlConfiguration - true 
/Platform/GeneralConfiguration/PlatformEnableUserModeSupport - false 
/Platform/GeneralConfiguration/PlatformIntmConfigurable - false 
/Platform/GeneralConfiguration/PlatformIpAPIsAvailable - false 
/Platform/GeneralConfiguration/PlatformMcmConfigurable - false 
/Platform/GeneralConfiguration/PlatformMpuM7Configurable - false 
/Platform/GeneralConfiguration/PlatformMulticoreSupport - false 
/Platform/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-PRE-COMPILE 
/Platform/IntCtrlConfig - IntCtrlConfig 
/Platform/IntCtrlConfig/Index - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig - PlatformIsrConfig_0 PlatformIsrConfig_1 PlatformIsrConfig_10 PlatformIsrConfig_100 PlatformIsrConfig_101 PlatformIsrConfig_102 PlatformIsrConfig_103 PlatformIsrConfig_104 PlatformIsrConfig_105 PlatformIsrConfig_106 PlatformIsrConfig_107 PlatformIsrConfig_108 PlatformIsrConfig_109 PlatformIsrConfig_11 PlatformIsrConfig_110 PlatformIsrConfig_111 PlatformIsrConfig_112 PlatformIsrConfig_113 PlatformIsrConfig_114 PlatformIsrConfig_115 PlatformIsrConfig_116 PlatformIsrConfig_117 PlatformIsrConfig_118 PlatformIsrConfig_119 PlatformIsrConfig_12 PlatformIsrConfig_120 PlatformIsrConfig_121 PlatformIsrConfig_122 PlatformIsrConfig_123 PlatformIsrConfig_124 PlatformIsrConfig_125 PlatformIsrConfig_126 PlatformIsrConfig_127 PlatformIsrConfig_128 PlatformIsrConfig_129 PlatformIsrConfig_13 PlatformIsrConfig_130 PlatformIsrConfig_131 PlatformIsrConfig_132 PlatformIsrConfig_133 PlatformIsrConfig_134 PlatformIsrConfig_135 PlatformIsrConfig_136 PlatformIsrConfig_137 PlatformIsrConfig_138 PlatformIsrConfig_139 PlatformIsrConfig_14 PlatformIsrConfig_140 PlatformIsrConfig_141 PlatformIsrConfig_142 PlatformIsrConfig_143 PlatformIsrConfig_144 PlatformIsrConfig_145 PlatformIsrConfig_146 PlatformIsrConfig_147 PlatformIsrConfig_15 PlatformIsrConfig_16 PlatformIsrConfig_17 PlatformIsrConfig_18 PlatformIsrConfig_19 PlatformIsrConfig_2 PlatformIsrConfig_20 PlatformIsrConfig_21 PlatformIsrConfig_22 PlatformIsrConfig_23 PlatformIsrConfig_24 PlatformIsrConfig_25 PlatformIsrConfig_26 PlatformIsrConfig_27 PlatformIsrConfig_28 PlatformIsrConfig_29 PlatformIsrConfig_3 PlatformIsrConfig_30 PlatformIsrConfig_31 PlatformIsrConfig_32 PlatformIsrConfig_33 PlatformIsrConfig_34 PlatformIsrConfig_35 PlatformIsrConfig_36 PlatformIsrConfig_37 PlatformIsrConfig_38 PlatformIsrConfig_39 PlatformIsrConfig_4 PlatformIsrConfig_40 PlatformIsrConfig_41 PlatformIsrConfig_43 PlatformIsrConfig_45 PlatformIsrConfig_46 PlatformIsrConfig_47 PlatformIsrConfig_48 PlatformIsrConfig_49 PlatformIsrConfig_5 PlatformIsrConfig_50 PlatformIsrConfig_51 PlatformIsrConfig_52 PlatformIsrConfig_53 PlatformIsrConfig_54 PlatformIsrConfig_55 PlatformIsrConfig_56 PlatformIsrConfig_57 PlatformIsrConfig_58 PlatformIsrConfig_59 PlatformIsrConfig_6 PlatformIsrConfig_60 PlatformIsrConfig_61 PlatformIsrConfig_62 PlatformIsrConfig_63 PlatformIsrConfig_64 PlatformIsrConfig_65 PlatformIsrConfig_66 PlatformIsrConfig_67 PlatformIsrConfig_68 PlatformIsrConfig_69 PlatformIsrConfig_7 PlatformIsrConfig_70 PlatformIsrConfig_71 PlatformIsrConfig_72 PlatformIsrConfig_73 PlatformIsrConfig_74 PlatformIsrConfig_75 PlatformIsrConfig_76 PlatformIsrConfig_77 PlatformIsrConfig_78 PlatformIsrConfig_79 PlatformIsrConfig_8 PlatformIsrConfig_80 PlatformIsrConfig_81 PlatformIsrConfig_82 PlatformIsrConfig_83 PlatformIsrConfig_84 PlatformIsrConfig_85 PlatformIsrConfig_86 PlatformIsrConfig_87 PlatformIsrConfig_88 PlatformIsrConfig_89 PlatformIsrConfig_9 PlatformIsrConfig_90 PlatformIsrConfig_91 PlatformIsrConfig_92 PlatformIsrConfig_93 PlatformIsrConfig_94 PlatformIsrConfig_95 PlatformIsrConfig_96 PlatformIsrConfig_97 PlatformIsrConfig_98 PlatformIsrConfig_99 
/Platform/IntCtrlConfig/PlatformIsrConfig_0/Index - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_0/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_0/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_0/IsrName - INT0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_0/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_1/Index - 1 
/Platform/IntCtrlConfig/PlatformIsrConfig_1/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_1/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_1/IsrName - INT1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_1/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_10/Index - 10 
/Platform/IntCtrlConfig/PlatformIsrConfig_10/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_10/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_10/IsrName - DMATCD6_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_10/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_100/Index - 98 
/Platform/IntCtrlConfig/PlatformIsrConfig_100/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_100/IsrHandler - CAN4_ORED_0_31_MB_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_100/IsrName - FlexCAN4_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_100/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_101/Index - 99 
/Platform/IntCtrlConfig/PlatformIsrConfig_101/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_101/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_101/IsrName - FlexCAN5_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_101/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_102/Index - 100 
/Platform/IntCtrlConfig/PlatformIsrConfig_102/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_102/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_102/IsrName - FlexCAN5_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_102/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_103/Index - 101 
/Platform/IntCtrlConfig/PlatformIsrConfig_103/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_103/IsrHandler - MCL_FLEXIO_ISR 
/Platform/IntCtrlConfig/PlatformIsrConfig_103/IsrName - FLEXIO_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_103/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_104/Index - 102 
/Platform/IntCtrlConfig/PlatformIsrConfig_104/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_104/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_104/IsrName - LPUART0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_104/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_105/Index - 103 
/Platform/IntCtrlConfig/PlatformIsrConfig_105/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_105/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_105/IsrName - LPUART1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_105/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_106/Index - 104 
/Platform/IntCtrlConfig/PlatformIsrConfig_106/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_106/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_106/IsrName - LPUART2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_106/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_107/Index - 105 
/Platform/IntCtrlConfig/PlatformIsrConfig_107/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_107/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_107/IsrName - LPUART3_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_107/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_108/Index - 106 
/Platform/IntCtrlConfig/PlatformIsrConfig_108/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_108/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_108/IsrName - LPUART4_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_108/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_109/Index - 107 
/Platform/IntCtrlConfig/PlatformIsrConfig_109/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_109/IsrHandler - LPUART5_LIN_IP_RxTx_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_109/IsrName - LPUART5_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_109/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_11/Index - 11 
/Platform/IntCtrlConfig/PlatformIsrConfig_11/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_11/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_11/IsrName - DMATCD7_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_11/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_110/Index - 108 
/Platform/IntCtrlConfig/PlatformIsrConfig_110/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_110/IsrHandler - LPUART_UART_IP_6_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_110/IsrName - LPUART6_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_110/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_111/Index - 109 
/Platform/IntCtrlConfig/PlatformIsrConfig_111/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_111/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_111/IsrName - LPUART7_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_111/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_112/Index - 110 
/Platform/IntCtrlConfig/PlatformIsrConfig_112/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_112/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_112/IsrName - LPUART8_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_112/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_113/Index - 111 
/Platform/IntCtrlConfig/PlatformIsrConfig_113/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_113/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_113/IsrName - LPUART9_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_113/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_114/Index - 112 
/Platform/IntCtrlConfig/PlatformIsrConfig_114/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_114/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_114/IsrName - LPUART10_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_114/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_115/Index - 113 
/Platform/IntCtrlConfig/PlatformIsrConfig_115/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_115/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_115/IsrName - LPUART11_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_115/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_116/Index - 114 
/Platform/IntCtrlConfig/PlatformIsrConfig_116/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_116/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_116/IsrName - LPUART12_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_116/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_117/Index - 115 
/Platform/IntCtrlConfig/PlatformIsrConfig_117/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_117/IsrHandler - LPUART_UART_IP_13_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_117/IsrName - LPUART13_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_117/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_118/Index - 116 
/Platform/IntCtrlConfig/PlatformIsrConfig_118/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_118/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_118/IsrName - LPUART14_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_118/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_119/Index - 117 
/Platform/IntCtrlConfig/PlatformIsrConfig_119/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_119/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_119/IsrName - LPUART15_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_119/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_12/Index - 12 
/Platform/IntCtrlConfig/PlatformIsrConfig_12/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_12/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_12/IsrName - DMATCD8_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_12/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_120/Index - 118 
/Platform/IntCtrlConfig/PlatformIsrConfig_120/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_120/IsrHandler - LPI2C0_Master_Slave_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_120/IsrName - LPI2C0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_120/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_121/Index - 119 
/Platform/IntCtrlConfig/PlatformIsrConfig_121/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_121/IsrHandler - LPI2C1_Master_Slave_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_121/IsrName - LPI2C1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_121/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_122/Index - 120 
/Platform/IntCtrlConfig/PlatformIsrConfig_122/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_122/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_122/IsrName - LPSPI0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_122/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_123/Index - 121 
/Platform/IntCtrlConfig/PlatformIsrConfig_123/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_123/IsrHandler - Lpspi_Ip_LPSPI_1_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_123/IsrName - LPSPI1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_123/IsrPriority - 4 
/Platform/IntCtrlConfig/PlatformIsrConfig_124/Index - 122 
/Platform/IntCtrlConfig/PlatformIsrConfig_124/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_124/IsrHandler - Lpspi_Ip_LPSPI_2_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_124/IsrName - LPSPI2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_124/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_125/Index - 123 
/Platform/IntCtrlConfig/PlatformIsrConfig_125/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_125/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_125/IsrName - LPSPI3_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_125/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_126/Index - 124 
/Platform/IntCtrlConfig/PlatformIsrConfig_126/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_126/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_126/IsrName - LPSPI4_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_126/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_127/Index - 125 
/Platform/IntCtrlConfig/PlatformIsrConfig_127/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_127/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_127/IsrName - LPSPI5_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_127/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_128/Index - 126 
/Platform/IntCtrlConfig/PlatformIsrConfig_128/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_128/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_128/IsrName - QSPI_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_128/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_129/Index - 127 
/Platform/IntCtrlConfig/PlatformIsrConfig_129/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_129/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_129/IsrName - SAI0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_129/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_13/Index - 13 
/Platform/IntCtrlConfig/PlatformIsrConfig_13/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_13/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_13/IsrName - DMATCD9_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_13/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_130/Index - 128 
/Platform/IntCtrlConfig/PlatformIsrConfig_130/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_130/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_130/IsrName - SAI1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_130/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_131/Index - 129 
/Platform/IntCtrlConfig/PlatformIsrConfig_131/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_131/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_131/IsrName - JDC_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_131/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_132/Index - 130 
/Platform/IntCtrlConfig/PlatformIsrConfig_132/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_132/IsrHandler - Adc_Sar_0_Isr 
/Platform/IntCtrlConfig/PlatformIsrConfig_132/IsrName - ADC0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_132/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_133/Index - 131 
/Platform/IntCtrlConfig/PlatformIsrConfig_133/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_133/IsrHandler - Adc_Sar_1_Isr 
/Platform/IntCtrlConfig/PlatformIsrConfig_133/IsrName - ADC1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_133/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_134/Index - 132 
/Platform/IntCtrlConfig/PlatformIsrConfig_134/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_134/IsrHandler - Adc_Sar_2_Isr 
/Platform/IntCtrlConfig/PlatformIsrConfig_134/IsrName - ADC2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_134/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_135/Index - 133 
/Platform/IntCtrlConfig/PlatformIsrConfig_135/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_135/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_135/IsrName - LPCMP0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_135/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_136/Index - 134 
/Platform/IntCtrlConfig/PlatformIsrConfig_136/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_136/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_136/IsrName - LPCMP1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_136/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_137/Index - 135 
/Platform/IntCtrlConfig/PlatformIsrConfig_137/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_137/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_137/IsrName - LPCMP2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_137/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_138/Index - 136 
/Platform/IntCtrlConfig/PlatformIsrConfig_138/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_138/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_138/IsrName - FCCU_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_138/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_139/Index - 137 
/Platform/IntCtrlConfig/PlatformIsrConfig_139/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_139/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_139/IsrName - FCCU_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_139/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_14/Index - 14 
/Platform/IntCtrlConfig/PlatformIsrConfig_14/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_14/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_14/IsrName - DMATCD10_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_14/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_140/Index - 138 
/Platform/IntCtrlConfig/PlatformIsrConfig_140/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_140/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_140/IsrName - STCU_LBIST_MBIST_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_140/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_141/Index - 139 
/Platform/IntCtrlConfig/PlatformIsrConfig_141/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_141/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_141/IsrName - HSE_MU0_TX_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_141/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_142/Index - 140 
/Platform/IntCtrlConfig/PlatformIsrConfig_142/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_142/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_142/IsrName - HSE_MU0_RX_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_142/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_143/Index - 141 
/Platform/IntCtrlConfig/PlatformIsrConfig_143/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_143/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_143/IsrName - HSE_MU0_ORED_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_143/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_144/Index - 142 
/Platform/IntCtrlConfig/PlatformIsrConfig_144/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_144/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_144/IsrName - HSE_MU1_TX_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_144/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_145/Index - 143 
/Platform/IntCtrlConfig/PlatformIsrConfig_145/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_145/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_145/IsrName - HSE_MU1_RX_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_145/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_146/Index - 144 
/Platform/IntCtrlConfig/PlatformIsrConfig_146/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_146/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_146/IsrName - HSE_MU1_ORED_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_146/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_147/Index - 145 
/Platform/IntCtrlConfig/PlatformIsrConfig_147/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_147/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_147/IsrName - SoC_PLL_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_147/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_15/Index - 15 
/Platform/IntCtrlConfig/PlatformIsrConfig_15/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_15/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_15/IsrName - DMATCD11_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_15/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_16/Index - 16 
/Platform/IntCtrlConfig/PlatformIsrConfig_16/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_16/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_16/IsrName - DMATCD12_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_16/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_17/Index - 17 
/Platform/IntCtrlConfig/PlatformIsrConfig_17/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_17/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_17/IsrName - DMATCD13_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_17/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_18/Index - 18 
/Platform/IntCtrlConfig/PlatformIsrConfig_18/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_18/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_18/IsrName - DMATCD14_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_18/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_19/Index - 19 
/Platform/IntCtrlConfig/PlatformIsrConfig_19/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_19/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_19/IsrName - DMATCD15_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_19/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_2/Index - 2 
/Platform/IntCtrlConfig/PlatformIsrConfig_2/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_2/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_2/IsrName - INT2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_2/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_20/Index - 20 
/Platform/IntCtrlConfig/PlatformIsrConfig_20/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_20/IsrHandler - Dma0_Ch16_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_20/IsrName - DMATCD16_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_20/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_21/Index - 21 
/Platform/IntCtrlConfig/PlatformIsrConfig_21/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_21/IsrHandler - Dma0_Ch17_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_21/IsrName - DMATCD17_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_21/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_22/Index - 22 
/Platform/IntCtrlConfig/PlatformIsrConfig_22/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_22/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_22/IsrName - DMATCD18_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_22/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_23/Index - 23 
/Platform/IntCtrlConfig/PlatformIsrConfig_23/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_23/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_23/IsrName - DMATCD19_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_23/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_24/Index - 24 
/Platform/IntCtrlConfig/PlatformIsrConfig_24/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_24/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_24/IsrName - DMATCD20_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_24/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_25/Index - 25 
/Platform/IntCtrlConfig/PlatformIsrConfig_25/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_25/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_25/IsrName - DMATCD21_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_25/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_26/Index - 26 
/Platform/IntCtrlConfig/PlatformIsrConfig_26/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_26/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_26/IsrName - DMATCD22_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_26/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_27/Index - 27 
/Platform/IntCtrlConfig/PlatformIsrConfig_27/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_27/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_27/IsrName - DMATCD23_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_27/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_28/Index - 28 
/Platform/IntCtrlConfig/PlatformIsrConfig_28/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_28/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_28/IsrName - DMATCD24_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_28/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_29/Index - 29 
/Platform/IntCtrlConfig/PlatformIsrConfig_29/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_29/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_29/IsrName - DMATCD25_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_29/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_3/Index - 3 
/Platform/IntCtrlConfig/PlatformIsrConfig_3/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_3/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_3/IsrName - INT3_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_3/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_30/Index - 30 
/Platform/IntCtrlConfig/PlatformIsrConfig_30/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_30/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_30/IsrName - DMATCD26_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_30/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_31/Index - 31 
/Platform/IntCtrlConfig/PlatformIsrConfig_31/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_31/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_31/IsrName - DMATCD27_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_31/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_32/Index - 32 
/Platform/IntCtrlConfig/PlatformIsrConfig_32/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_32/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_32/IsrName - DMATCD28_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_32/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_33/Index - 33 
/Platform/IntCtrlConfig/PlatformIsrConfig_33/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_33/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_33/IsrName - DMATCD29_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_33/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_34/Index - 34 
/Platform/IntCtrlConfig/PlatformIsrConfig_34/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_34/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_34/IsrName - DMATCD30_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_34/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_35/Index - 35 
/Platform/IntCtrlConfig/PlatformIsrConfig_35/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_35/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_35/IsrName - DMATCD31_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_35/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_36/Index - 36 
/Platform/IntCtrlConfig/PlatformIsrConfig_36/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_36/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_36/IsrName - ERM_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_36/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_37/Index - 37 
/Platform/IntCtrlConfig/PlatformIsrConfig_37/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_37/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_37/IsrName - ERM_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_37/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_38/Index - 38 
/Platform/IntCtrlConfig/PlatformIsrConfig_38/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_38/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_38/IsrName - MCM_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_38/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_39/Index - 39 
/Platform/IntCtrlConfig/PlatformIsrConfig_39/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_39/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_39/IsrName - STM0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_39/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_4/Index - 4 
/Platform/IntCtrlConfig/PlatformIsrConfig_4/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_4/IsrHandler - Dma0_Ch0_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_4/IsrName - DMATCD0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_4/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_40/Index - 40 
/Platform/IntCtrlConfig/PlatformIsrConfig_40/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_40/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_40/IsrName - STM1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_40/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_41/Index - 41 
/Platform/IntCtrlConfig/PlatformIsrConfig_41/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_41/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_41/IsrName - SWT0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_41/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_43/Index - 42 
/Platform/IntCtrlConfig/PlatformIsrConfig_43/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_43/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_43/IsrName - CTI0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_43/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_45/Index - 43 
/Platform/IntCtrlConfig/PlatformIsrConfig_45/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_45/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_45/IsrName - FLASH_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_45/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_46/Index - 44 
/Platform/IntCtrlConfig/PlatformIsrConfig_46/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_46/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_46/IsrName - FLASH_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_46/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_47/Index - 45 
/Platform/IntCtrlConfig/PlatformIsrConfig_47/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_47/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_47/IsrName - FLASH_2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_47/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_48/Index - 46 
/Platform/IntCtrlConfig/PlatformIsrConfig_48/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_48/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_48/IsrName - RGM_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_48/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_49/Index - 47 
/Platform/IntCtrlConfig/PlatformIsrConfig_49/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_49/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_49/IsrName - PMC_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_49/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_5/Index - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_5/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_5/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_5/IsrName - DMATCD1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_5/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_50/Index - 48 
/Platform/IntCtrlConfig/PlatformIsrConfig_50/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_50/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_50/IsrName - SIUL_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_50/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_51/Index - 49 
/Platform/IntCtrlConfig/PlatformIsrConfig_51/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_51/IsrHandler - SIUL2_EXT_IRQ_8_15_ISR 
/Platform/IntCtrlConfig/PlatformIsrConfig_51/IsrName - SIUL_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_51/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_52/Index - 50 
/Platform/IntCtrlConfig/PlatformIsrConfig_52/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_52/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_52/IsrName - SIUL_2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_52/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_53/Index - 51 
/Platform/IntCtrlConfig/PlatformIsrConfig_53/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_53/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_53/IsrName - SIUL_3_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_53/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_54/Index - 52 
/Platform/IntCtrlConfig/PlatformIsrConfig_54/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_54/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_54/IsrName - EMIOS0_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_54/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_55/Index - 53 
/Platform/IntCtrlConfig/PlatformIsrConfig_55/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_55/IsrHandler - EMIOS0_1_IRQ 
/Platform/IntCtrlConfig/PlatformIsrConfig_55/IsrName - EMIOS0_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_55/IsrPriority - 10 
/Platform/IntCtrlConfig/PlatformIsrConfig_56/Index - 54 
/Platform/IntCtrlConfig/PlatformIsrConfig_56/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_56/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_56/IsrName - EMIOS0_2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_56/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_57/Index - 55 
/Platform/IntCtrlConfig/PlatformIsrConfig_57/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_57/IsrHandler - EMIOS0_3_IRQ 
/Platform/IntCtrlConfig/PlatformIsrConfig_57/IsrName - EMIOS0_3_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_57/IsrPriority - 10 
/Platform/IntCtrlConfig/PlatformIsrConfig_58/Index - 56 
/Platform/IntCtrlConfig/PlatformIsrConfig_58/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_58/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_58/IsrName - EMIOS0_4_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_58/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_59/Index - 57 
/Platform/IntCtrlConfig/PlatformIsrConfig_59/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_59/IsrHandler - EMIOS0_5_IRQ 
/Platform/IntCtrlConfig/PlatformIsrConfig_59/IsrName - EMIOS0_5_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_59/IsrPriority - 10 
/Platform/IntCtrlConfig/PlatformIsrConfig_6/Index - 6 
/Platform/IntCtrlConfig/PlatformIsrConfig_6/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_6/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_6/IsrName - DMATCD2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_6/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_60/Index - 58 
/Platform/IntCtrlConfig/PlatformIsrConfig_60/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_60/IsrHandler - EMIOS1_0_IRQ 
/Platform/IntCtrlConfig/PlatformIsrConfig_60/IsrName - EMIOS1_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_60/IsrPriority - 10 
/Platform/IntCtrlConfig/PlatformIsrConfig_61/Index - 59 
/Platform/IntCtrlConfig/PlatformIsrConfig_61/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_61/IsrHandler - EMIOS1_1_IRQ 
/Platform/IntCtrlConfig/PlatformIsrConfig_61/IsrName - EMIOS1_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_61/IsrPriority - 10 
/Platform/IntCtrlConfig/PlatformIsrConfig_62/Index - 60 
/Platform/IntCtrlConfig/PlatformIsrConfig_62/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_62/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_62/IsrName - EMIOS1_2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_62/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_63/Index - 61 
/Platform/IntCtrlConfig/PlatformIsrConfig_63/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_63/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_63/IsrName - EMIOS1_3_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_63/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_64/Index - 62 
/Platform/IntCtrlConfig/PlatformIsrConfig_64/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_64/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_64/IsrName - EMIOS1_4_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_64/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_65/Index - 63 
/Platform/IntCtrlConfig/PlatformIsrConfig_65/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_65/IsrHandler - EMIOS1_5_IRQ 
/Platform/IntCtrlConfig/PlatformIsrConfig_65/IsrName - EMIOS1_5_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_65/IsrPriority - 10 
/Platform/IntCtrlConfig/PlatformIsrConfig_66/Index - 64 
/Platform/IntCtrlConfig/PlatformIsrConfig_66/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_66/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_66/IsrName - EMIOS2_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_66/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_67/Index - 65 
/Platform/IntCtrlConfig/PlatformIsrConfig_67/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_67/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_67/IsrName - EMIOS2_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_67/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_68/Index - 66 
/Platform/IntCtrlConfig/PlatformIsrConfig_68/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_68/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_68/IsrName - EMIOS2_2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_68/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_69/Index - 67 
/Platform/IntCtrlConfig/PlatformIsrConfig_69/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_69/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_69/IsrName - EMIOS2_3_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_69/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_7/Index - 7 
/Platform/IntCtrlConfig/PlatformIsrConfig_7/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_7/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_7/IsrName - DMATCD3_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_7/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_70/Index - 68 
/Platform/IntCtrlConfig/PlatformIsrConfig_70/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_70/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_70/IsrName - EMIOS2_4_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_70/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_71/Index - 69 
/Platform/IntCtrlConfig/PlatformIsrConfig_71/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_71/IsrHandler - EMIOS2_5_IRQ 
/Platform/IntCtrlConfig/PlatformIsrConfig_71/IsrName - EMIOS2_5_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_71/IsrPriority - 10 
/Platform/IntCtrlConfig/PlatformIsrConfig_72/Index - 70 
/Platform/IntCtrlConfig/PlatformIsrConfig_72/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_72/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_72/IsrName - WKPU_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_72/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_73/Index - 71 
/Platform/IntCtrlConfig/PlatformIsrConfig_73/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_73/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_73/IsrName - CMU0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_73/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_74/Index - 72 
/Platform/IntCtrlConfig/PlatformIsrConfig_74/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_74/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_74/IsrName - CMU1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_74/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_75/Index - 73 
/Platform/IntCtrlConfig/PlatformIsrConfig_75/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_75/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_75/IsrName - CMU2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_75/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_76/Index - 74 
/Platform/IntCtrlConfig/PlatformIsrConfig_76/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_76/IsrHandler - Bctu_0_Isr 
/Platform/IntCtrlConfig/PlatformIsrConfig_76/IsrName - BCTU_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_76/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_77/Index - 75 
/Platform/IntCtrlConfig/PlatformIsrConfig_77/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_77/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_77/IsrName - LCU0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_77/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_78/Index - 76 
/Platform/IntCtrlConfig/PlatformIsrConfig_78/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_78/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_78/IsrName - LCU1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_78/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_79/Index - 77 
/Platform/IntCtrlConfig/PlatformIsrConfig_79/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_79/IsrHandler - PIT_0_ISR 
/Platform/IntCtrlConfig/PlatformIsrConfig_79/IsrName - PIT0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_79/IsrPriority - 7 
/Platform/IntCtrlConfig/PlatformIsrConfig_8/Index - 8 
/Platform/IntCtrlConfig/PlatformIsrConfig_8/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_8/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_8/IsrName - DMATCD4_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_8/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_80/Index - 78 
/Platform/IntCtrlConfig/PlatformIsrConfig_80/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_80/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_80/IsrName - PIT1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_80/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_81/Index - 79 
/Platform/IntCtrlConfig/PlatformIsrConfig_81/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_81/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_81/IsrName - PIT2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_81/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_82/Index - 80 
/Platform/IntCtrlConfig/PlatformIsrConfig_82/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_82/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_82/IsrName - RTC_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_82/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_83/Index - 81 
/Platform/IntCtrlConfig/PlatformIsrConfig_83/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_83/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_83/IsrName - EMAC_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_83/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_84/Index - 82 
/Platform/IntCtrlConfig/PlatformIsrConfig_84/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_84/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_84/IsrName - EMAC_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_84/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_85/Index - 83 
/Platform/IntCtrlConfig/PlatformIsrConfig_85/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_85/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_85/IsrName - EMAC_2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_85/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_86/Index - 84 
/Platform/IntCtrlConfig/PlatformIsrConfig_86/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_86/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_86/IsrName - EMAC_3_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_86/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_87/Index - 85 
/Platform/IntCtrlConfig/PlatformIsrConfig_87/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_87/IsrHandler - CAN0_ORED_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_87/IsrName - FlexCAN0_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_87/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_88/Index - 86 
/Platform/IntCtrlConfig/PlatformIsrConfig_88/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_88/IsrHandler - CAN0_ORED_0_31_MB_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_88/IsrName - FlexCAN0_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_88/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_89/Index - 87 
/Platform/IntCtrlConfig/PlatformIsrConfig_89/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_89/IsrHandler - CAN0_ORED_32_63_MB_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_89/IsrName - FlexCAN0_2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_89/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_9/Index - 9 
/Platform/IntCtrlConfig/PlatformIsrConfig_9/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_9/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_9/IsrName - DMATCD5_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_9/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_90/Index - 88 
/Platform/IntCtrlConfig/PlatformIsrConfig_90/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_90/IsrHandler - CAN0_ORED_64_95_MB_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_90/IsrName - FlexCAN0_3_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_90/IsrPriority - 5 
/Platform/IntCtrlConfig/PlatformIsrConfig_91/Index - 89 
/Platform/IntCtrlConfig/PlatformIsrConfig_91/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_91/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_91/IsrName - FlexCAN1_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_91/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_92/Index - 90 
/Platform/IntCtrlConfig/PlatformIsrConfig_92/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_92/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_92/IsrName - FlexCAN1_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_92/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_93/Index - 91 
/Platform/IntCtrlConfig/PlatformIsrConfig_93/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_93/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_93/IsrName - FlexCAN1_2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_93/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_94/Index - 92 
/Platform/IntCtrlConfig/PlatformIsrConfig_94/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_94/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_94/IsrName - FlexCAN2_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_94/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_95/Index - 93 
/Platform/IntCtrlConfig/PlatformIsrConfig_95/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_95/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_95/IsrName - FlexCAN2_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_95/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_96/Index - 94 
/Platform/IntCtrlConfig/PlatformIsrConfig_96/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_96/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_96/IsrName - FlexCAN2_2_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_96/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_97/Index - 95 
/Platform/IntCtrlConfig/PlatformIsrConfig_97/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_97/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_97/IsrName - FlexCAN3_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_97/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_98/Index - 96 
/Platform/IntCtrlConfig/PlatformIsrConfig_98/IsrEnabled - false 
/Platform/IntCtrlConfig/PlatformIsrConfig_98/IsrHandler - undefined_handler 
/Platform/IntCtrlConfig/PlatformIsrConfig_98/IsrName - FlexCAN3_1_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_98/IsrPriority - 0 
/Platform/IntCtrlConfig/PlatformIsrConfig_99/Index - 97 
/Platform/IntCtrlConfig/PlatformIsrConfig_99/IsrEnabled - true 
/Platform/IntCtrlConfig/PlatformIsrConfig_99/IsrHandler - CAN4_ORED_IRQHandler 
/Platform/IntCtrlConfig/PlatformIsrConfig_99/IsrName - FlexCAN4_0_IRQn 
/Platform/IntCtrlConfig/PlatformIsrConfig_99/IsrPriority - 5 
/Platform/IntmConfig - IntmConfig 
/Platform/MPU_M7_Configuration - MPU_M7_Configuration 
/Platform/POST_BUILD_VARIANT_USED - false 

*/
#define MW_DETAILS_PLATFORM 
#define MW_OPEN_PLATFORM 
#define MW_UPDATE_PLATFORM 
#define MW_RESTORE_PLATFORM 
#define MW_PORT_INFO /*
/Port - Port 
/Port/CommonPublishedInformation - CommonPublishedInformation 
/Port/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Port/CommonPublishedInformation/ArReleaseMinorVersion - 7 
/Port/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Port/CommonPublishedInformation/ModuleId - 124 
/Port/CommonPublishedInformation/SwMajorVersion - 4 
/Port/CommonPublishedInformation/SwMinorVersion - 0 
/Port/CommonPublishedInformation/SwPatchVersion - 0 
/Port/CommonPublishedInformation/VendorApiInfix -  
/Port/CommonPublishedInformation/VendorId - 43 
/Port/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-POST-BUILD 
/Port/POST_BUILD_VARIANT_USED - true 
/Port/PortConfigSet - PortConfigSet 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/Index - 0 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinDse - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinId - 1 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinIfe - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinInvertControl - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinModeChangeable - true 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinPcr - 11 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinPke - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinPue - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinPus - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinSafeMode - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Adc_Pins/ADC_POT0/PortPinWithReadBack - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/Index - 1 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinDse - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinId - 2 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinIfe - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinInvertControl - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinModeChangeable - true 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinPcr - 17 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinPke - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinPue - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinPus - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinSafeMode - false 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Adc_Pins/ADC_POT1/PortPinWithReadBack - false 
/Port/PortConfigSet/Adc_Pins/Index - 0 
/Port/PortConfigSet/Adc_Pins/PortPin - ADC_POT0 ADC_POT1 
/Port/PortConfigSet/Can_Pins/CAN0_EN/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN0_EN/Index - 2 
/Port/PortConfigSet/Can_Pins/CAN0_EN/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN0_EN/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinDse - false 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinId - 5 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinIfe - false 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinInvertControl - false 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinModeChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinPcr - 85 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinPke - false 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinPue - false 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinPus - false 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinSafeMode - false 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Can_Pins/CAN0_EN/PortPinWithReadBack - false 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/Index - 4 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinDse - false 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinId - 7 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinIfe - false 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinInvertControl - false 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinModeChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinPcr - 87 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinPke - false 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinPue - false 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinPus - false 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinSafeMode - false 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Can_Pins/CAN0_ERRN/PortPinWithReadBack - false 
/Port/PortConfigSet/Can_Pins/CAN0_RX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN0_RX/Index - 0 
/Port/PortConfigSet/Can_Pins/CAN0_RX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN0_RX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinDse - false 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinId - 3 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinIfe - false 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinInvertControl - false 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinModeChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinPcr - 6 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinPke - false 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinPue - false 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinPus - false 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinSafeMode - false 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Can_Pins/CAN0_RX/PortPinWithReadBack - false 
/Port/PortConfigSet/Can_Pins/CAN0_STB/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN0_STB/Index - 3 
/Port/PortConfigSet/Can_Pins/CAN0_STB/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN0_STB/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinDse - false 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinId - 6 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinIfe - false 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinInvertControl - false 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinModeChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinPcr - 84 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinPke - false 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinPue - false 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinPus - false 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinSafeMode - false 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Can_Pins/CAN0_STB/PortPinWithReadBack - false 
/Port/PortConfigSet/Can_Pins/CAN0_TX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN0_TX/Index - 1 
/Port/PortConfigSet/Can_Pins/CAN0_TX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN0_TX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinDse - false 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinId - 4 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinIfe - false 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinInvertControl - false 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinModeChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinPcr - 7 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinPke - false 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinPue - false 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinPus - false 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinSafeMode - false 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Can_Pins/CAN0_TX/PortPinWithReadBack - false 
/Port/PortConfigSet/Can_Pins/CAN4_EN/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN4_EN/Index - 7 
/Port/PortConfigSet/Can_Pins/CAN4_EN/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN4_EN/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinDse - false 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinId - 10 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinIfe - false 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinInvertControl - false 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinModeChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinPcr - 111 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinPke - false 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinPue - false 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinPus - false 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinSafeMode - false 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Can_Pins/CAN4_EN/PortPinWithReadBack - false 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/Index - 9 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinDse - false 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinId - 12 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinIfe - false 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinInvertControl - false 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinModeChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinPcr - 136 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinPke - false 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinPue - false 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinPus - false 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinSafeMode - false 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Can_Pins/CAN4_ERRN/PortPinWithReadBack - false 
/Port/PortConfigSet/Can_Pins/CAN4_RX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN4_RX/Index - 5 
/Port/PortConfigSet/Can_Pins/CAN4_RX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN4_RX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinDse - false 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinId - 8 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinIfe - false 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinInvertControl - false 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinModeChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinPcr - 142 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinPke - false 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinPue - false 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinPus - false 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinSafeMode - false 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Can_Pins/CAN4_RX/PortPinWithReadBack - false 
/Port/PortConfigSet/Can_Pins/CAN4_STB/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN4_STB/Index - 8 
/Port/PortConfigSet/Can_Pins/CAN4_STB/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN4_STB/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinDse - false 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinId - 11 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinIfe - false 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinInvertControl - false 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinModeChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinPcr - 109 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinPke - false 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinPue - false 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinPus - false 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinSafeMode - false 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Can_Pins/CAN4_STB/PortPinWithReadBack - false 
/Port/PortConfigSet/Can_Pins/CAN4_TX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN4_TX/Index - 6 
/Port/PortConfigSet/Can_Pins/CAN4_TX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Can_Pins/CAN4_TX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinDse - false 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinId - 9 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinIfe - false 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinInvertControl - false 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinModeChangeable - true 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinPcr - 131 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinPke - false 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinPue - false 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinPus - false 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinSafeMode - false 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Can_Pins/CAN4_TX/PortPinWithReadBack - false 
/Port/PortConfigSet/Can_Pins/Index - 1 
/Port/PortConfigSet/Can_Pins/PortPin - CAN0_EN CAN0_ERRN CAN0_RX CAN0_STB CAN0_TX CAN4_EN CAN4_ERRN CAN4_RX CAN4_STB CAN4_TX 
/Port/PortConfigSet/Dio_Pins/Index - 2 
/Port/PortConfigSet/Dio_Pins/PortPin - RGBLED0_BLUE RGBLED0_GREEN RGBLED0_RED RGBLED1_BLUE RGBLED1_GREEN RGBLED1_RED USER_SW0 USER_SW1 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/Index - 2 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinDse - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinId - 15 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinIfe - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinInvertControl - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinModeChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinPcr - 31 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinPke - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinPue - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinPus - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinSafeMode - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Dio_Pins/RGBLED0_BLUE/PortPinWithReadBack - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/Index - 1 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinDse - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinId - 14 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinIfe - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinInvertControl - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinModeChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinPcr - 30 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinPke - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinPue - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinPus - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinSafeMode - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Dio_Pins/RGBLED0_GREEN/PortPinWithReadBack - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/Index - 0 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinDse - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinId - 13 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinIfe - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinInvertControl - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinModeChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinPcr - 29 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinPke - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinPue - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinPus - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinSafeMode - false 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Dio_Pins/RGBLED0_RED/PortPinWithReadBack - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/Index - 5 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinDse - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinId - 18 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinIfe - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinInvertControl - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinModeChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinPcr - 140 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinPke - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinPue - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinPus - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinSafeMode - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Dio_Pins/RGBLED1_BLUE/PortPinWithReadBack - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/Index - 4 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinDse - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinId - 17 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinIfe - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinInvertControl - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinModeChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinPcr - 57 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinPke - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinPue - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinPus - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinSafeMode - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Dio_Pins/RGBLED1_GREEN/PortPinWithReadBack - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/Index - 3 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinDse - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinId - 16 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinIfe - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinInvertControl - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinModeChangeable - true 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinPcr - 50 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinPke - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinPue - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinPus - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinSafeMode - false 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Dio_Pins/RGBLED1_RED/PortPinWithReadBack - false 
/Port/PortConfigSet/Dio_Pins/USER_SW0/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/USER_SW0/Index - 6 
/Port/PortConfigSet/Dio_Pins/USER_SW0/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/USER_SW0/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinDse - false 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinId - 19 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinIfe - false 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinInvertControl - false 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinModeChangeable - true 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinPcr - 58 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinPke - false 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinPue - false 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinPus - false 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinSafeMode - false 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Dio_Pins/USER_SW0/PortPinWithReadBack - false 
/Port/PortConfigSet/Dio_Pins/USER_SW1/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/USER_SW1/Index - 7 
/Port/PortConfigSet/Dio_Pins/USER_SW1/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Dio_Pins/USER_SW1/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinDse - false 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinId - 20 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinIfe - false 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinInvertControl - false 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinModeChangeable - true 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinPcr - 51 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinPke - false 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinPue - false 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinPus - false 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinSafeMode - false 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Dio_Pins/USER_SW1/PortPinWithReadBack - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/Index - 0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinDse - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinId - 44 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinIfe - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinInvertControl - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinModeChangeable - true 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinPcr - 41 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinPke - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinPue - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinPus - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinSafeMode - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_RX/PortPinWithReadBack - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/Index - 2 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinDse - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinId - 46 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinIfe - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinInvertControl - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinModeChangeable - true 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinPcr - 180 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinPke - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinPue - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinPus - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinSafeMode - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SCL/PortPinWithReadBack - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/Index - 3 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinDse - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinId - 47 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinIfe - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinInvertControl - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinModeChangeable - true 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinPcr - 181 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinPke - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinPue - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinPus - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinSafeMode - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_SDA/PortPinWithReadBack - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/Index - 1 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinDse - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinId - 45 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinIfe - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinInvertControl - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinModeChangeable - true 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinPcr - 42 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinPke - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinPue - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinPus - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinSafeMode - false 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Flexio_Pins/FLEXIO_TX/PortPinWithReadBack - false 
/Port/PortConfigSet/Flexio_Pins/Index - 3 
/Port/PortConfigSet/Flexio_Pins/PortPin - FLEXIO_RX FLEXIO_SCL FLEXIO_SDA FLEXIO_TX 
/Port/PortConfigSet/I2c_Pins/Index - 4 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/Index - 1 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinDirectionChangeable - true 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinDse - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinId - 49 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinIfe - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinInvertControl - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinModeChangeable - true 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinPcr - 71 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinPke - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinPue - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinPus - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinSafeMode - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SCL/PortPinWithReadBack - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/Index - 0 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinDirectionChangeable - true 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinDse - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinId - 48 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinIfe - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinInvertControl - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinModeChangeable - true 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinPcr - 70 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinPke - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinPue - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinPus - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinSafeMode - false 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/I2c_Pins/LPI2C1_SDA/PortPinWithReadBack - false 
/Port/PortConfigSet/I2c_Pins/PortPin - LPI2C1_SCL LPI2C1_SDA 
/Port/PortConfigSet/Icu_Pins/Index - 5 
/Port/PortConfigSet/Icu_Pins/PTA19/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Icu_Pins/PTA19/Index - 0 
/Port/PortConfigSet/Icu_Pins/PTA19/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Icu_Pins/PTA19/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinDse - false 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinId - 50 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinIfe - false 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinInvertControl - false 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinModeChangeable - true 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinPcr - 19 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinPke - false 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinPue - false 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinPus - false 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinSafeMode - false 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Icu_Pins/PTA19/PortPinWithReadBack - false 
/Port/PortConfigSet/Icu_Pins/PTA20/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Icu_Pins/PTA20/Index - 1 
/Port/PortConfigSet/Icu_Pins/PTA20/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Icu_Pins/PTA20/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinDse - false 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinId - 51 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinIfe - false 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinInvertControl - false 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinModeChangeable - true 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinPcr - 20 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinPke - false 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinPue - false 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinPus - false 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinSafeMode - false 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Icu_Pins/PTA20/PortPinWithReadBack - false 
/Port/PortConfigSet/Icu_Pins/PTD1/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Icu_Pins/PTD1/Index - 2 
/Port/PortConfigSet/Icu_Pins/PTD1/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Icu_Pins/PTD1/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinDse - false 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinId - 52 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinIfe - false 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinInvertControl - false 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinModeChangeable - true 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinPcr - 97 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinPke - false 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinPue - false 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinPus - false 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinSafeMode - false 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Icu_Pins/PTD1/PortPinWithReadBack - false 
/Port/PortConfigSet/Icu_Pins/PortPin - PTA19 PTA20 PTD1 
/Port/PortConfigSet/NotUsedPortPin - NotUsedPortPin 
/Port/PortConfigSet/NotUsedPortPin/PortPinDirection - PORT_PIN_IN 
/Port/PortConfigSet/NotUsedPortPin/PortPinLevelValue - PORT_PIN_LEVEL_LOW 
/Port/PortConfigSet/NotUsedPortPin/PortPinPue - false 
/Port/PortConfigSet/NotUsedPortPin/PortPinPus - false 
/Port/PortConfigSet/PortContainer - Adc_Pins Can_Pins Dio_Pins Flexio_Pins I2c_Pins Icu_Pins Pwm_Pins Spi_Pins Uart_Pins 
/Port/PortConfigSet/Pwm_Pins/Index - 6 
/Port/PortConfigSet/Pwm_Pins/PTA0/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTA0/Index - 0 
/Port/PortConfigSet/Pwm_Pins/PTA0/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTA0/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinDse - false 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinId - 29 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinIfe - false 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinInvertControl - false 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinModeChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinPcr - 0 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinPke - false 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinPue - false 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinPus - false 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinSafeMode - false 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Pwm_Pins/PTA0/PortPinWithReadBack - false 
/Port/PortConfigSet/Pwm_Pins/PTA1/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTA1/Index - 1 
/Port/PortConfigSet/Pwm_Pins/PTA1/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTA1/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinDse - false 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinId - 30 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinIfe - false 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinInvertControl - false 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinModeChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinPcr - 1 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinPke - false 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinPue - false 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinPus - false 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinSafeMode - false 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Pwm_Pins/PTA1/PortPinWithReadBack - false 
/Port/PortConfigSet/Pwm_Pins/PTA2/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTA2/Index - 2 
/Port/PortConfigSet/Pwm_Pins/PTA2/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTA2/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinDse - false 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinId - 31 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinIfe - false 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinInvertControl - false 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinModeChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinPcr - 2 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinPke - false 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinPue - false 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinPus - false 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinSafeMode - false 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Pwm_Pins/PTA2/PortPinWithReadBack - false 
/Port/PortConfigSet/Pwm_Pins/PTA3/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTA3/Index - 3 
/Port/PortConfigSet/Pwm_Pins/PTA3/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTA3/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinDse - false 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinId - 32 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinIfe - false 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinInvertControl - false 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinModeChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinPcr - 3 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinPke - false 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinPue - false 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinPus - false 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinSafeMode - false 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Pwm_Pins/PTA3/PortPinWithReadBack - false 
/Port/PortConfigSet/Pwm_Pins/PTC10/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTC10/Index - 4 
/Port/PortConfigSet/Pwm_Pins/PTC10/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTC10/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinDse - false 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinId - 33 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinIfe - false 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinInvertControl - false 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinModeChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinPcr - 74 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinPke - false 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinPue - false 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinPus - false 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinSafeMode - false 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Pwm_Pins/PTC10/PortPinWithReadBack - false 
/Port/PortConfigSet/Pwm_Pins/PTC11/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTC11/Index - 5 
/Port/PortConfigSet/Pwm_Pins/PTC11/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTC11/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinDse - false 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinId - 34 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinIfe - false 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinInvertControl - false 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinModeChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinPcr - 75 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinPke - false 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinPue - false 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinPus - false 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinSafeMode - false 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Pwm_Pins/PTC11/PortPinWithReadBack - false 
/Port/PortConfigSet/Pwm_Pins/PTD2/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTD2/Index - 7 
/Port/PortConfigSet/Pwm_Pins/PTD2/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTD2/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinDse - false 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinId - 36 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinIfe - false 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinInvertControl - false 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinModeChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinPcr - 98 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinPke - false 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinPue - false 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinPus - false 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinSafeMode - false 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Pwm_Pins/PTD2/PortPinWithReadBack - false 
/Port/PortConfigSet/Pwm_Pins/PTD26/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTD26/Index - 8 
/Port/PortConfigSet/Pwm_Pins/PTD26/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTD26/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinDse - false 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinId - 37 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinIfe - false 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinInvertControl - false 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinModeChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinPcr - 122 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinPke - false 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinPue - false 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinPus - false 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinSafeMode - false 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Pwm_Pins/PTD26/PortPinWithReadBack - false 
/Port/PortConfigSet/Pwm_Pins/PTD3/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTD3/Index - 6 
/Port/PortConfigSet/Pwm_Pins/PTD3/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Pwm_Pins/PTD3/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinDse - false 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinId - 35 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinIfe - false 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinInvertControl - false 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinModeChangeable - true 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinPcr - 99 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinPke - false 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinPue - false 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinPus - false 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinSafeMode - false 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Pwm_Pins/PTD3/PortPinWithReadBack - false 
/Port/PortConfigSet/Pwm_Pins/PortPin - PTA0 PTA1 PTA2 PTA3 PTC10 PTC11 PTD2 PTD26 PTD3 
/Port/PortConfigSet/Spi_Pins/Index - 7 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/Index - 7 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinDse - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinId - 28 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinIfe - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinInvertControl - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinModeChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinPcr - 49 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinPke - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinPue - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinPus - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinSafeMode - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Spi_Pins/LPSPI1PCS3/PortPinWithReadBack - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/Index - 4 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinDse - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinId - 25 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinIfe - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinInvertControl - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinModeChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinPcr - 46 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinPke - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinPue - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinPus - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinSafeMode - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Spi_Pins/LPSPI1SCK/PortPinWithReadBack - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/Index - 5 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinDse - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinId - 26 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinIfe - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinInvertControl - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinModeChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinPcr - 47 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinPke - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinPue - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinPus - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinSafeMode - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Spi_Pins/LPSPI1SIN/PortPinWithReadBack - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/Index - 6 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinDse - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinId - 27 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinIfe - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinInvertControl - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinModeChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinPcr - 48 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinPke - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinPue - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinPus - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinSafeMode - false 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Spi_Pins/LPSPI1SOUT/PortPinWithReadBack - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/Index - 3 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinDse - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinId - 24 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinIfe - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinInvertControl - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinModeChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinPcr - 163 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinPke - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinPue - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinPus - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinSafeMode - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Spi_Pins/LPSPI2PCS0/PortPinWithReadBack - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/Index - 0 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinDse - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinId - 21 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinIfe - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinInvertControl - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinModeChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinPcr - 160 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinPke - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinPue - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinPus - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinSafeMode - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Spi_Pins/LPSPI2SCK/PortPinWithReadBack - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/Index - 1 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinDse - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinId - 22 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinIfe - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinInvertControl - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinModeChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinPcr - 161 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinPke - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinPue - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinPus - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinSafeMode - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Spi_Pins/LPSPI2SIN/PortPinWithReadBack - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/Index - 2 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinDse - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinId - 23 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinIfe - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinInvertControl - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinModeChangeable - true 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinPcr - 162 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinPke - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinPue - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinPus - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinSafeMode - false 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Spi_Pins/LPSPI2SOUT/PortPinWithReadBack - false 
/Port/PortConfigSet/Spi_Pins/PortPin - LPSPI1PCS3 LPSPI1SCK LPSPI1SIN LPSPI1SOUT LPSPI2PCS0 LPSPI2SCK LPSPI2SIN LPSPI2SOUT 
/Port/PortConfigSet/Uart_Pins/Index - 8 
/Port/PortConfigSet/Uart_Pins/PortPin - UART13_RX UART13_TX UART3_RX UART3_TX UART5_RX UART5_TX UART6_RX UART6_TX 
/Port/PortConfigSet/Uart_Pins/UART13_RX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART13_RX/Index - 2 
/Port/PortConfigSet/Uart_Pins/UART13_RX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART13_RX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinDse - false 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinId - 40 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinIfe - false 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinInvertControl - false 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinModeChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinPcr - 91 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinPke - false 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinPue - false 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinPus - false 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinSafeMode - false 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Uart_Pins/UART13_RX/PortPinWithReadBack - false 
/Port/PortConfigSet/Uart_Pins/UART13_TX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART13_TX/Index - 3 
/Port/PortConfigSet/Uart_Pins/UART13_TX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART13_TX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinDse - false 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinId - 41 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinIfe - false 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinInvertControl - false 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinModeChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinPcr - 90 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinPke - false 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinPue - false 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinPus - false 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinSafeMode - false 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Uart_Pins/UART13_TX/PortPinWithReadBack - false 
/Port/PortConfigSet/Uart_Pins/UART3_RX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART3_RX/Index - 6 
/Port/PortConfigSet/Uart_Pins/UART3_RX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART3_RX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinDse - false 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinId - 53 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinIfe - false 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinInvertControl - false 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinModeChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinPcr - 143 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinPke - false 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinPue - false 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinPus - false 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinSafeMode - false 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Uart_Pins/UART3_RX/PortPinWithReadBack - false 
/Port/PortConfigSet/Uart_Pins/UART3_TX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART3_TX/Index - 7 
/Port/PortConfigSet/Uart_Pins/UART3_TX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART3_TX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinDse - false 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinId - 54 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinIfe - false 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinInvertControl - false 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinModeChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinPcr - 144 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinPke - false 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinPue - false 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinPus - false 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinSafeMode - false 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Uart_Pins/UART3_TX/PortPinWithReadBack - false 
/Port/PortConfigSet/Uart_Pins/UART5_RX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART5_RX/Index - 4 
/Port/PortConfigSet/Uart_Pins/UART5_RX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART5_RX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinDse - false 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinId - 42 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinIfe - false 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinInvertControl - false 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinModeChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinPcr - 60 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinPke - false 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinPue - false 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinPus - false 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinSafeMode - false 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Uart_Pins/UART5_RX/PortPinWithReadBack - false 
/Port/PortConfigSet/Uart_Pins/UART5_TX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART5_TX/Index - 5 
/Port/PortConfigSet/Uart_Pins/UART5_TX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART5_TX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinDse - false 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinId - 43 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinIfe - false 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinInvertControl - false 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinModeChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinPcr - 59 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinPke - false 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinPue - false 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinPus - false 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinSafeMode - false 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Uart_Pins/UART5_TX/PortPinWithReadBack - false 
/Port/PortConfigSet/Uart_Pins/UART6_RX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART6_RX/Index - 0 
/Port/PortConfigSet/Uart_Pins/UART6_RX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART6_RX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinDse - false 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinId - 38 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinIfe - false 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinInvertControl - false 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinModeChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinPcr - 15 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinPke - false 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinPue - false 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinPus - false 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinSafeMode - false 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Uart_Pins/UART6_RX/PortPinWithReadBack - false 
/Port/PortConfigSet/Uart_Pins/UART6_TX/ImcrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART6_TX/Index - 1 
/Port/PortConfigSet/Uart_Pins/UART6_TX/MscrPdacSlot - VIRTUAL_WRAPPER_PDAC0 
/Port/PortConfigSet/Uart_Pins/UART6_TX/OBEGroupSelect - NO_OBE_GROUP 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinDirectionChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinDse - false 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinId - 39 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinIfe - false 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinInitialMode - PORT_GPIO_MODE 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinInvertControl - false 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinModeChangeable - true 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinPcr - 16 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinPke - false 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinPue - false 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinPus - false 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinSafeMode - false 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/Uart_Pins/UART6_TX/PortPinWithReadBack - false 
/Port/PortConfigSet/UnTouchedPortPin - UnTouchedPortPin_0 UnTouchedPortPin_1 UnTouchedPortPin_2 UnTouchedPortPin_3 
/Port/PortConfigSet/UnTouchedPortPin_0/Index - 0 
/Port/PortConfigSet/UnTouchedPortPin_0/PortPinPcr - 4 
/Port/PortConfigSet/UnTouchedPortPin_0/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/UnTouchedPortPin_1/Index - 1 
/Port/PortConfigSet/UnTouchedPortPin_1/PortPinPcr - 10 
/Port/PortConfigSet/UnTouchedPortPin_1/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/UnTouchedPortPin_2/Index - 2 
/Port/PortConfigSet/UnTouchedPortPin_2/PortPinPcr - 68 
/Port/PortConfigSet/UnTouchedPortPin_2/PortPinSiul2Instance - SIUL2_0 
/Port/PortConfigSet/UnTouchedPortPin_3/Index - 3 
/Port/PortConfigSet/UnTouchedPortPin_3/PortPinPcr - 69 
/Port/PortConfigSet/UnTouchedPortPin_3/PortPinSiul2Instance - SIUL2_0 
/Port/PortGeneral - PortGeneral 
/Port/PortGeneral/PortCodeSizeOptimization - false 
/Port/PortGeneral/PortDevErrorDetect - false 
/Port/PortGeneral/PortEnableUserModeSupport - false 
/Port/PortGeneral/PortMultiPartitionSupport - false 
/Port/PortGeneral/PortResetPinModeApi - false 
/Port/PortGeneral/PortSetAsUnusedPinApi - false 
/Port/PortGeneral/PortSetPinDirectionApi - true 
/Port/PortGeneral/PortSetPinModeApi - true 
/Port/PortGeneral/PortSetPinModeDoesNotTouchGpioLevel - false 
/Port/PortGeneral/PortTspcSupport - false 
/Port/PortGeneral/PortVersionInfoApi - true 
/Port/PortGeneral/SIUL2PortIPDevErrorDetect - false 
/Port/PortGeneral/SignalInversionConfigEnable - false 
/Port/PortGeneral/VirtWrapperSupport - false 

*/
#define MW_DETAILS_PORT 
#define MW_OPEN_PORT 
#define MW_UPDATE_PORT 
#define MW_RESTORE_PORT 
#define MW_PWM_INFO /*
/Pwm/CommonPublishedInformation - CommonPublishedInformation Pwm 
/Pwm/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Pwm/CommonPublishedInformation/ArReleaseMinorVersion - 4 
/Pwm/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Pwm/CommonPublishedInformation/ModuleId - 121 
/Pwm/CommonPublishedInformation/SwMajorVersion - 2 
/Pwm/CommonPublishedInformation/SwMinorVersion - 0 
/Pwm/CommonPublishedInformation/SwPatchVersion - 0 
/Pwm/CommonPublishedInformation/VendorId - 43 
/Pwm/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-POST-BUILD 
/Pwm/POST_BUILD_VARIANT_USED - true 
/Pwm/PwmChannel - PwmChannel_0 PwmChannel_1 PwmChannel_2 PwmChannel_3 PwmChannel_4 PwmChannel_5 PwmChannel_6 PwmChannel_7 PwmChannel_8 
/Pwm/PwmChannel_0/Index - 0 
/Pwm/PwmChannel_0/PwmChannelId - 0 
/Pwm/PwmChannel_0/PwmDutycycleDefault - 2048 
/Pwm/PwmChannel_0/PwmHwChannel - /Pwm/Pwm/PwmChannelConfigSet/PwmEmios_0/PwmEmiosChannels_9 
/Pwm/PwmChannel_0/PwmIdleState - PWM_LOW 
/Pwm/PwmChannel_0/PwmMcuClockReferencePoint - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK 
/Pwm/PwmChannel_0/PwmNotification - PwmChannel_0_Callback 
/Pwm/PwmChannel_0/PwmPeriodDefault - 16000.0 
/Pwm/PwmChannel_0/PwmPeriodInTicks - true 
/Pwm/PwmChannel_0/PwmPolarity - PWM_HIGH 
/Pwm/PwmChannel_1/Index - 1 
/Pwm/PwmChannel_1/PwmChannelId - 1 
/Pwm/PwmChannel_1/PwmDutycycleDefault - 2048 
/Pwm/PwmChannel_1/PwmHwChannel - /Pwm/Pwm/PwmChannelConfigSet/PwmEmios_0/PwmEmiosChannels_17 
/Pwm/PwmChannel_1/PwmIdleState - PWM_LOW 
/Pwm/PwmChannel_1/PwmMcuClockReferencePoint - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK 
/Pwm/PwmChannel_1/PwmNotification - PwmChannel_1_Callback 
/Pwm/PwmChannel_1/PwmPeriodDefault - 16000.0 
/Pwm/PwmChannel_1/PwmPeriodInTicks - true 
/Pwm/PwmChannel_1/PwmPolarity - PWM_HIGH 
/Pwm/PwmChannel_2/Index - 2 
/Pwm/PwmChannel_2/PwmChannelId - 2 
/Pwm/PwmChannel_2/PwmDutycycleDefault - 0 
/Pwm/PwmChannel_2/PwmHwChannel - /Pwm/Pwm/PwmChannelConfigSet/PwmEmios_1/PwmEmiosChannels_19 
/Pwm/PwmChannel_2/PwmIdleState - PWM_LOW 
/Pwm/PwmChannel_2/PwmMcuClockReferencePoint - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK 
/Pwm/PwmChannel_2/PwmNotification - PwmChannel_2_Callback 
/Pwm/PwmChannel_2/PwmPeriodDefault - 16000.0 
/Pwm/PwmChannel_2/PwmPeriodInTicks - true 
/Pwm/PwmChannel_2/PwmPolarity - PWM_HIGH 
/Pwm/PwmChannel_3/Index - 3 
/Pwm/PwmChannel_3/PwmChannelId - 3 
/Pwm/PwmChannel_3/PwmDutycycleDefault - 0 
/Pwm/PwmChannel_3/PwmHwChannel - /Pwm/Pwm/PwmChannelConfigSet/PwmEmios_1/PwmEmiosChannels_20 
/Pwm/PwmChannel_3/PwmIdleState - PWM_LOW 
/Pwm/PwmChannel_3/PwmMcuClockReferencePoint - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK 
/Pwm/PwmChannel_3/PwmNotification - PwmChannel_3_Callback 
/Pwm/PwmChannel_3/PwmPeriodDefault - 16000.0 
/Pwm/PwmChannel_3/PwmPeriodInTicks - true 
/Pwm/PwmChannel_3/PwmPolarity - PWM_HIGH 
/Pwm/PwmChannel_4/Index - 4 
/Pwm/PwmChannel_4/PwmChannelId - 4 
/Pwm/PwmChannel_4/PwmDutycycleDefault - 0 
/Pwm/PwmChannel_4/PwmHwChannel - /Pwm/Pwm/PwmChannelConfigSet/PwmEmios_1/PwmEmiosChannels_0 
/Pwm/PwmChannel_4/PwmIdleState - PWM_LOW 
/Pwm/PwmChannel_4/PwmMcuClockReferencePoint - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK 
/Pwm/PwmChannel_4/PwmNotification - PwmChannel_4_Callback 
/Pwm/PwmChannel_4/PwmPeriodDefault - 16000.0 
/Pwm/PwmChannel_4/PwmPeriodInTicks - true 
/Pwm/PwmChannel_4/PwmPolarity - PWM_HIGH 
/Pwm/PwmChannel_5/Index - 5 
/Pwm/PwmChannel_5/PwmChannelId - 5 
/Pwm/PwmChannel_5/PwmDutycycleDefault - 0 
/Pwm/PwmChannel_5/PwmHwChannel - /Pwm/Pwm/PwmChannelConfigSet/PwmEmios_1/PwmEmiosChannels_1 
/Pwm/PwmChannel_5/PwmIdleState - PWM_LOW 
/Pwm/PwmChannel_5/PwmMcuClockReferencePoint - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK 
/Pwm/PwmChannel_5/PwmNotification - PwmChannel_5_Callback 
/Pwm/PwmChannel_5/PwmPeriodDefault - 16000.0 
/Pwm/PwmChannel_5/PwmPeriodInTicks - true 
/Pwm/PwmChannel_5/PwmPolarity - PWM_HIGH 
/Pwm/PwmChannel_6/Index - 6 
/Pwm/PwmChannel_6/PwmChannelId - 6 
/Pwm/PwmChannel_6/PwmDutycycleDefault - 0 
/Pwm/PwmChannel_6/PwmHwChannel - /Pwm/Pwm/PwmChannelConfigSet/PwmEmios_1/PwmEmiosChannels_21 
/Pwm/PwmChannel_6/PwmIdleState - PWM_LOW 
/Pwm/PwmChannel_6/PwmMcuClockReferencePoint - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK 
/Pwm/PwmChannel_6/PwmNotification - PwmChannel_6_Callback 
/Pwm/PwmChannel_6/PwmPeriodDefault - 16000.0 
/Pwm/PwmChannel_6/PwmPeriodInTicks - true 
/Pwm/PwmChannel_6/PwmPolarity - PWM_HIGH 
/Pwm/PwmChannel_7/Index - 7 
/Pwm/PwmChannel_7/PwmChannelId - 7 
/Pwm/PwmChannel_7/PwmDutycycleDefault - 0 
/Pwm/PwmChannel_7/PwmHwChannel - /Pwm/Pwm/PwmChannelConfigSet/PwmEmios_1/PwmEmiosChannels_22 
/Pwm/PwmChannel_7/PwmIdleState - PWM_LOW 
/Pwm/PwmChannel_7/PwmMcuClockReferencePoint - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK 
/Pwm/PwmChannel_7/PwmNotification - PwmChannel_7_Callback 
/Pwm/PwmChannel_7/PwmPeriodDefault - 16000.0 
/Pwm/PwmChannel_7/PwmPeriodInTicks - true 
/Pwm/PwmChannel_7/PwmPolarity - PWM_HIGH 
/Pwm/PwmChannel_8/Index - 8 
/Pwm/PwmChannel_8/PwmChannelId - 8 
/Pwm/PwmChannel_8/PwmDutycycleDefault - 0 
/Pwm/PwmChannel_8/PwmHwChannel - /Pwm/Pwm/PwmChannelConfigSet/PwmEmios_2/PwmEmiosChannels_7 
/Pwm/PwmChannel_8/PwmIdleState - PWM_LOW 
/Pwm/PwmChannel_8/PwmMcuClockReferencePoint - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/CORE_CLK 
/Pwm/PwmChannel_8/PwmNotification - PwmChannel_8_Callback 
/Pwm/PwmChannel_8/PwmPeriodDefault - 40000 
/Pwm/PwmChannel_8/PwmPeriodInTicks - true 
/Pwm/PwmChannel_8/PwmPolarity - PWM_HIGH 
/Pwm/PwmConfigurationOfOptApiServices - PwmConfigurationOfOptApiServices 
/Pwm/PwmConfigurationOfOptApiServices/PwmDeInitApi - true 
/Pwm/PwmConfigurationOfOptApiServices/PwmEmiosFastUpdateApi - true 
/Pwm/PwmConfigurationOfOptApiServices/PwmEnableMaskOutputs - false 
/Pwm/PwmConfigurationOfOptApiServices/PwmGetChannelStateApi - true 
/Pwm/PwmConfigurationOfOptApiServices/PwmGetOutputState - true 
/Pwm/PwmConfigurationOfOptApiServices/PwmSetChannelDeadTime - true 
/Pwm/PwmConfigurationOfOptApiServices/PwmSetChannelOutputApi - true 
/Pwm/PwmConfigurationOfOptApiServices/PwmSetCounterBusApi - true 
/Pwm/PwmConfigurationOfOptApiServices/PwmSetDutyCycle - true 
/Pwm/PwmConfigurationOfOptApiServices/PwmSetDutyCycle_NoUpdate - false 
/Pwm/PwmConfigurationOfOptApiServices/PwmSetDutyPhaseShift - false 
/Pwm/PwmConfigurationOfOptApiServices/PwmSetOutputToIdle - true 
/Pwm/PwmConfigurationOfOptApiServices/PwmSetPeriodAndDuty - true 
/Pwm/PwmConfigurationOfOptApiServices/PwmSetPeriodAndDuty_NoUpdate - false 
/Pwm/PwmConfigurationOfOptApiServices/PwmSetTriggerDelayApi - true 
/Pwm/PwmConfigurationOfOptApiServices/PwmVersionInfoApi - true 
/Pwm/PwmEmios - PwmEmios_0 PwmEmios_1 PwmEmios_2 
/Pwm/PwmEmios_0/Index - 0 
/Pwm/PwmEmios_0/PwmEmiosChannels - PwmEmiosChannels_17 PwmEmiosChannels_9 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChCounterBus - EMIOS_PWM_IP_BUS_A 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChDeadtime - 0 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChFlagGeneration - Trailing_Edge 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChFreeze - false 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChId - CH_17 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChInterrupt - EMIOS_PWM_IP_INTERRUPT_REQUEST 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChMode - EMIOS_PWM_IP_MODE_OPWMB 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChOutputDisable - EMIOS_PWM_IP_OUTPUT_DISABLE_NONE 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChPhaseShift - 0 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChPrescaler - EMIOS_PWM_IP_CLOCK_DIV_2 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChPrescalerAlternate - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChPrescalerSource - EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/EmiosChTrigger - 0 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/Index - 1 
/Pwm/PwmEmios_0/PwmEmiosChannels_17/PwmEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChCounterBus - EMIOS_PWM_IP_BUS_A 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChDeadtime - 0 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChFlagGeneration - Trailing_Edge 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChFreeze - false 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChId - CH_9 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChInterrupt - EMIOS_PWM_IP_INTERRUPT_REQUEST 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChMode - EMIOS_PWM_IP_MODE_OPWMB 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChOutputDisable - EMIOS_PWM_IP_OUTPUT_DISABLE_NONE 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChPhaseShift - 0 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChPrescaler - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChPrescalerAlternate - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChPrescalerSource - EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/EmiosChTrigger - 0 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/Index - 0 
/Pwm/PwmEmios_0/PwmEmiosChannels_9/PwmEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_0/EmiosMclMasterBus_0 
/Pwm/PwmEmios_0/PwmHwInstance - Emios_0 
/Pwm/PwmEmios_1/Index - 1 
/Pwm/PwmEmios_1/PwmEmiosChannels - PwmEmiosChannels_0 PwmEmiosChannels_1 PwmEmiosChannels_19 PwmEmiosChannels_20 PwmEmiosChannels_21 PwmEmiosChannels_22 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChCounterBus - EMIOS_PWM_IP_BUS_A 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChDeadtime - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChFlagGeneration - Trailing_Edge 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChFreeze - false 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChId - CH_0 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChInterrupt - EMIOS_PWM_IP_INTERRUPT_REQUEST 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChMode - EMIOS_PWM_IP_MODE_OPWMB 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChOutputDisable - EMIOS_PWM_IP_OUTPUT_DISABLE_NONE 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChPhaseShift - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChPrescaler - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChPrescalerAlternate - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChPrescalerSource - EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/EmiosChTrigger - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/Index - 2 
/Pwm/PwmEmios_1/PwmEmiosChannels_0/PwmEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChCounterBus - EMIOS_PWM_IP_BUS_A 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChDeadtime - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChFlagGeneration - Trailing_Edge 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChFreeze - false 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChId - CH_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChInterrupt - EMIOS_PWM_IP_INTERRUPT_REQUEST 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChMode - EMIOS_PWM_IP_MODE_OPWMB 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChOutputDisable - EMIOS_PWM_IP_OUTPUT_DISABLE_NONE 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChPhaseShift - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChPrescaler - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChPrescalerAlternate - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChPrescalerSource - EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/EmiosChTrigger - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/Index - 3 
/Pwm/PwmEmios_1/PwmEmiosChannels_1/PwmEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChCounterBus - EMIOS_PWM_IP_BUS_A 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChDeadtime - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChFlagGeneration - Trailing_Edge 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChFreeze - false 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChId - CH_19 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChInterrupt - EMIOS_PWM_IP_INTERRUPT_REQUEST 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChMode - EMIOS_PWM_IP_MODE_OPWMB 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChOutputDisable - EMIOS_PWM_IP_OUTPUT_DISABLE_NONE 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChPhaseShift - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChPrescaler - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChPrescalerAlternate - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChPrescalerSource - EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/EmiosChTrigger - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/Index - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_19/PwmEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChCounterBus - EMIOS_PWM_IP_BUS_A 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChDeadtime - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChFlagGeneration - Trailing_Edge 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChFreeze - false 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChId - CH_20 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChInterrupt - EMIOS_PWM_IP_INTERRUPT_REQUEST 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChMode - EMIOS_PWM_IP_MODE_OPWMB 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChOutputDisable - EMIOS_PWM_IP_OUTPUT_DISABLE_NONE 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChPhaseShift - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChPrescaler - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChPrescalerAlternate - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChPrescalerSource - EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/EmiosChTrigger - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/Index - 1 
/Pwm/PwmEmios_1/PwmEmiosChannels_20/PwmEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChCounterBus - EMIOS_PWM_IP_BUS_A 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChDeadtime - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChFlagGeneration - Trailing_Edge 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChFreeze - false 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChId - CH_21 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChInterrupt - EMIOS_PWM_IP_INTERRUPT_REQUEST 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChMode - EMIOS_PWM_IP_MODE_OPWMB 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChOutputDisable - EMIOS_PWM_IP_OUTPUT_DISABLE_NONE 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChPhaseShift - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChPrescaler - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChPrescalerAlternate - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChPrescalerSource - EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/EmiosChTrigger - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/Index - 4 
/Pwm/PwmEmios_1/PwmEmiosChannels_21/PwmEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChCounterBus - EMIOS_PWM_IP_BUS_A 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChDeadtime - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChFlagGeneration - Trailing_Edge 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChFreeze - false 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChId - CH_22 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChInterrupt - EMIOS_PWM_IP_INTERRUPT_REQUEST 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChMode - EMIOS_PWM_IP_MODE_OPWMB 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChOutputDisable - EMIOS_PWM_IP_OUTPUT_DISABLE_NONE 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChPhaseShift - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChPrescaler - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChPrescalerAlternate - EMIOS_PWM_IP_CLOCK_DIV_1 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChPrescalerSource - EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/EmiosChTrigger - 0 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/Index - 5 
/Pwm/PwmEmios_1/PwmEmiosChannels_22/PwmEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_1/EmiosMclMasterBus_0 
/Pwm/PwmEmios_1/PwmHwInstance - Emios_1 
/Pwm/PwmEmios_2/Index - 2 
/Pwm/PwmEmios_2/PwmEmiosChannels - PwmEmiosChannels_7 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChCounterBus - EMIOS_PWM_IP_BUS_A 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChDeadtime - 0 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChFlagGeneration - Trailing_Edge 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChFreeze - false 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChId - CH_7 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChInterrupt - EMIOS_PWM_IP_INTERRUPT_REQUEST 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChMode - EMIOS_PWM_IP_MODE_OPWMB 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChOutputDisable - EMIOS_PWM_IP_OUTPUT_DISABLE_NONE 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChPhaseShift - 0 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChPrescaler - EMIOS_PWM_IP_CLOCK_DIV_2 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChPrescalerAlternate - EMIOS_PWM_IP_CLOCK_DIV_2 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChPrescalerSource - EMIOS_PWM_IP_PS_SRC_MODULE_CLOCK 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/EmiosChTrigger - 0 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/Index - 0 
/Pwm/PwmEmios_2/PwmEmiosChannels_7/PwmEmiosBusRef - /Mcl/Mcl/MclConfig/EmiosCommon_2/EmiosMclMasterBus_0 
/Pwm/PwmEmios_2/PwmHwInstance - Emios_2 
/Pwm/PwmEtpu - PwmChannelConfigSet 
/Pwm/PwmGeneral - PwmGeneral 
/Pwm/PwmGeneral/PwmDevErrorDetect - true 
/Pwm/PwmGeneral/PwmDutycycleUpdatedEndperiod - false 
/Pwm/PwmGeneral/PwmEnableDualClockMode - false 
/Pwm/PwmGeneral/PwmEnableUserModeSupport - false 
/Pwm/PwmGeneral/PwmIndex - 0 
/Pwm/PwmGeneral/PwmMultiChannelSync - false 
/Pwm/PwmGeneral/PwmMultipartitionEnabled - false 
/Pwm/PwmGeneral/PwmNotificationSupported - true 
/Pwm/PwmGeneral/PwmPeriodUpdatedEndperiod - true 

*/
#define MW_DETAILS_PWM 
#define MW_OPEN_PWM 
#define MW_UPDATE_PWM 
#define MW_RESTORE_PWM 
#define MW_SPI_INFO /*
/Spi - Spi 
/Spi/CommonPublishedInformation - CommonPublishedInformation 
/Spi/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Spi/CommonPublishedInformation/ArReleaseMinorVersion - 4 
/Spi/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Spi/CommonPublishedInformation/ModuleId - 83 
/Spi/CommonPublishedInformation/SwMajorVersion - 2 
/Spi/CommonPublishedInformation/SwMinorVersion - 0 
/Spi/CommonPublishedInformation/SwPatchVersion - 0 
/Spi/CommonPublishedInformation/VendorId - 43 
/Spi/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-POST-BUILD 
/Spi/POST_BUILD_VARIANT_USED - true 
/Spi/SpiAutosarExt - SpiAutosarExt 
/Spi/SpiAutosarExt/SpiAllowBigSizeCollections - false 
/Spi/SpiAutosarExt/SpiDisableDemReportErrorStatus - false 
/Spi/SpiAutosarExt/SpiEnableDmaContMemTransferSupport - false 
/Spi/SpiAutosarExt/SpiEnableDmaFastTransferSupport - false 
/Spi/SpiAutosarExt/SpiEnableHWUnitAsyncMode - false 
/Spi/SpiAutosarExt/SpiEnableUserModeSupport - false 
/Spi/SpiAutosarExt/SpiFlexioEnable - false 
/Spi/SpiAutosarExt/SpiHalfDuplexModeSupport - false 
/Spi/SpiAutosarExt/SpiJobStartNotificationEnable - false 
/Spi/SpiAutosarExt/SpiUseLegacyEBLength - false 
/Spi/SpiDriver - SpiDriver 
/Spi/SpiDriver/SpiChannel - SpiChannel_0 SpiChannel_1 
/Spi/SpiDriver/SpiChannel_0/Index - 0 
/Spi/SpiDriver/SpiChannel_0/SpiByteSwapTransfer - false 
/Spi/SpiDriver/SpiChannel_0/SpiChannelId - 0 
/Spi/SpiDriver/SpiChannel_0/SpiChannelType - EB 
/Spi/SpiDriver/SpiChannel_0/SpiDataWidth - 8 
/Spi/SpiDriver/SpiChannel_0/SpiEbMaxLength - 1000 
/Spi/SpiDriver/SpiChannel_0/SpiIbNBuffers - 1 
/Spi/SpiDriver/SpiChannel_0/SpiTransferStart - MSB 
/Spi/SpiDriver/SpiChannel_1/Index - 1 
/Spi/SpiDriver/SpiChannel_1/SpiByteSwapTransfer - false 
/Spi/SpiDriver/SpiChannel_1/SpiChannelId - 1 
/Spi/SpiDriver/SpiChannel_1/SpiChannelType - IB 
/Spi/SpiDriver/SpiChannel_1/SpiDataWidth - 8 
/Spi/SpiDriver/SpiChannel_1/SpiEbMaxLength - 1000 
/Spi/SpiDriver/SpiChannel_1/SpiIbNBuffers - 1 
/Spi/SpiDriver/SpiChannel_1/SpiTransferStart - MSB 
/Spi/SpiDriver/SpiExternalDevice - SpiExternalDevice_0 SpiExternalDevice_1 
/Spi/SpiDriver/SpiExternalDevice_0/Index - 0 
/Spi/SpiDriver/SpiExternalDevice_0/SpiBaudrate - 500000.0 
/Spi/SpiDriver/SpiExternalDevice_0/SpiCsBehavior - CS_KEEP_ASSERTED 
/Spi/SpiDriver/SpiExternalDevice_0/SpiCsIdentifier - PCS0 
/Spi/SpiDriver/SpiExternalDevice_0/SpiCsPolarity - LOW 
/Spi/SpiDriver/SpiExternalDevice_0/SpiCsSelection - CS_VIA_PERIPHERAL_ENGINE 
/Spi/SpiDriver/SpiExternalDevice_0/SpiDataShiftEdge - LEADING 
/Spi/SpiDriver/SpiExternalDevice_0/SpiDeviceHalfDuplexSupport - false 
/Spi/SpiDriver/SpiExternalDevice_0/SpiEnableCs - true 
/Spi/SpiDriver/SpiExternalDevice_0/SpiHalfDuplexPinSelect - HALF_DUPLEX_SIN 
/Spi/SpiDriver/SpiExternalDevice_0/SpiHostRequest - DISABLE 
/Spi/SpiDriver/SpiExternalDevice_0/SpiHwUnit - CSIB0 
/Spi/SpiDriver/SpiExternalDevice_0/SpiShiftClockIdleLevel - LOW 
/Spi/SpiDriver/SpiExternalDevice_0/SpiTimeClk2Cs - 2.0E-7 
/Spi/SpiDriver/SpiExternalDevice_0/SpiTimeCs2Clk - 2.0E-7 
/Spi/SpiDriver/SpiExternalDevice_0/SpiTimeCs2Cs - 4.0E-7 
/Spi/SpiDriver/SpiExternalDevice_0/SpiTransferWidth - TRANSFER_1_BIT 
/Spi/SpiDriver/SpiExternalDevice_0/SpiUseBaudrateConfig - false 
/Spi/SpiDriver/SpiExternalDevice_1/Index - 1 
/Spi/SpiDriver/SpiExternalDevice_1/SpiBaudrate - 500000.0 
/Spi/SpiDriver/SpiExternalDevice_1/SpiCsBehavior - CS_KEEP_ASSERTED 
/Spi/SpiDriver/SpiExternalDevice_1/SpiCsIdentifier - PCS3 
/Spi/SpiDriver/SpiExternalDevice_1/SpiCsPolarity - LOW 
/Spi/SpiDriver/SpiExternalDevice_1/SpiCsSelection - CS_VIA_PERIPHERAL_ENGINE 
/Spi/SpiDriver/SpiExternalDevice_1/SpiDataShiftEdge - LEADING 
/Spi/SpiDriver/SpiExternalDevice_1/SpiDeviceHalfDuplexSupport - false 
/Spi/SpiDriver/SpiExternalDevice_1/SpiEnableCs - true 
/Spi/SpiDriver/SpiExternalDevice_1/SpiHalfDuplexPinSelect - HALF_DUPLEX_SIN 
/Spi/SpiDriver/SpiExternalDevice_1/SpiHostRequest - DISABLE 
/Spi/SpiDriver/SpiExternalDevice_1/SpiHwUnit - CSIB1 
/Spi/SpiDriver/SpiExternalDevice_1/SpiShiftClockIdleLevel - LOW 
/Spi/SpiDriver/SpiExternalDevice_1/SpiTimeClk2Cs - 2.0E-7 
/Spi/SpiDriver/SpiExternalDevice_1/SpiTimeCs2Clk - 2.0E-7 
/Spi/SpiDriver/SpiExternalDevice_1/SpiTimeCs2Cs - 4.0E-7 
/Spi/SpiDriver/SpiExternalDevice_1/SpiTransferWidth - TRANSFER_1_BIT 
/Spi/SpiDriver/SpiExternalDevice_1/SpiUseBaudrateConfig - false 
/Spi/SpiDriver/SpiJob - SpiJob_0 SpiJob_1 
/Spi/SpiDriver/SpiJob_0/Index - 0 
/Spi/SpiDriver/SpiJob_0/SpiChannelList - SpiChannelList_0 
/Spi/SpiDriver/SpiJob_0/SpiChannelList_0/Index - 0 
/Spi/SpiDriver/SpiJob_0/SpiChannelList_0/SpiChannelAssignment - /Spi/Spi/SpiDriver/SpiChannel_0 
/Spi/SpiDriver/SpiJob_0/SpiChannelList_0/SpiChannelIndex - 0 
/Spi/SpiDriver/SpiJob_0/SpiDeviceAssignment - /Spi/Spi/SpiDriver/SpiExternalDevice_0 
/Spi/SpiDriver/SpiJob_0/SpiJobEndNotification - MBDT_SPI_end_job0_callback 
/Spi/SpiDriver/SpiJob_0/SpiJobId - 0 
/Spi/SpiDriver/SpiJob_0/SpiJobPriority - 0 
/Spi/SpiDriver/SpiJob_1/Index - 1 
/Spi/SpiDriver/SpiJob_1/SpiChannelList - SpiChannelList_0 
/Spi/SpiDriver/SpiJob_1/SpiChannelList_0/Index - 0 
/Spi/SpiDriver/SpiJob_1/SpiChannelList_0/SpiChannelAssignment - /Spi/Spi/SpiDriver/SpiChannel_1 
/Spi/SpiDriver/SpiJob_1/SpiChannelList_0/SpiChannelIndex - 0 
/Spi/SpiDriver/SpiJob_1/SpiDeviceAssignment - /Spi/Spi/SpiDriver/SpiExternalDevice_1 
/Spi/SpiDriver/SpiJob_1/SpiJobId - 1 
/Spi/SpiDriver/SpiJob_1/SpiJobPriority - 0 
/Spi/SpiDriver/SpiSequence - SpiSequence_0 SpiSequence_1 
/Spi/SpiDriver/SpiSequence_0/Index - 0 
/Spi/SpiDriver/SpiSequence_0/SpiDmaContMemTransferSequenceEnable - false 
/Spi/SpiDriver/SpiSequence_0/SpiEnableDmaFastTransfer - false 
/Spi/SpiDriver/SpiSequence_0/SpiInterruptibleSequence - false 
/Spi/SpiDriver/SpiSequence_0/SpiJobAssignment - /Spi/Spi/SpiDriver/SpiJob_0 
/Spi/SpiDriver/SpiSequence_0/SpiSequenceId - 0 
/Spi/SpiDriver/SpiSequence_1/Index - 1 
/Spi/SpiDriver/SpiSequence_1/SpiDmaContMemTransferSequenceEnable - false 
/Spi/SpiDriver/SpiSequence_1/SpiEnableDmaFastTransfer - false 
/Spi/SpiDriver/SpiSequence_1/SpiInterruptibleSequence - false 
/Spi/SpiDriver/SpiSequence_1/SpiJobAssignment - /Spi/Spi/SpiDriver/SpiJob_1 
/Spi/SpiDriver/SpiSequence_1/SpiSeqEndNotification - MBDT_SPI_end_sequence1_callback 
/Spi/SpiDriver/SpiSequence_1/SpiSequenceId - 1 
/Spi/SpiGeneral - SpiGeneral 
/Spi/SpiGeneral/SpiCancelApi - true 
/Spi/SpiGeneral/SpiChannelBuffersAllowed - 2 
/Spi/SpiGeneral/SpiDevErrorDetect - true 
/Spi/SpiGeneral/SpiGlobalDmaEnable - false 
/Spi/SpiGeneral/SpiHwStatusApi - true 
/Spi/SpiGeneral/SpiInterruptibleSeqAllowed - true 
/Spi/SpiGeneral/SpiLevelDelivered - 2 
/Spi/SpiGeneral/SpiMultipartitionSupport - false 
/Spi/SpiGeneral/SpiPhyUnit - SpiPhyUnit_0 SpiPhyUnit_1 
/Spi/SpiGeneral/SpiPhyUnit_0/Index - 0 
/Spi/SpiGeneral/SpiPhyUnit_0/SpiPhyUnitAsyncUseDma - false 
/Spi/SpiGeneral/SpiPhyUnit_0/SpiPhyUnitClockRef - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/SPI_CLK 
/Spi/SpiGeneral/SpiPhyUnit_0/SpiPhyUnitMapping - LPSPI_2 
/Spi/SpiGeneral/SpiPhyUnit_0/SpiPhyUnitMode - SPI_MASTER 
/Spi/SpiGeneral/SpiPhyUnit_0/SpiPinConfiguration - 0 
/Spi/SpiGeneral/SpiPhyUnit_0/SpiSamplePoint - 0 
/Spi/SpiGeneral/SpiPhyUnit_1/Index - 1 
/Spi/SpiGeneral/SpiPhyUnit_1/SpiPhyUnitAsyncUseDma - false 
/Spi/SpiGeneral/SpiPhyUnit_1/SpiPhyUnitClockRef - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/SPI_CLK 
/Spi/SpiGeneral/SpiPhyUnit_1/SpiPhyUnitMapping - LPSPI_1 
/Spi/SpiGeneral/SpiPhyUnit_1/SpiPhyUnitMode - SPI_SLAVE 
/Spi/SpiGeneral/SpiPhyUnit_1/SpiPinConfiguration - 0 
/Spi/SpiGeneral/SpiPhyUnit_1/SpiSamplePoint - 0 
/Spi/SpiGeneral/SpiSupportConcurrentSyncTransmit - false 
/Spi/SpiGeneral/SpiTimeoutMethod - OSIF_COUNTER_DUMMY 
/Spi/SpiGeneral/SpiTransmitTimeout - 50000 
/Spi/SpiGeneral/SpiVersionInfoApi - true 
/Spi/SpiPublishedInformation - SpiPublishedInformation 
/Spi/SpiPublishedInformation/SpiMaxHwUnit - 0 

*/
#define MW_DETAILS_SPI 
#define MW_OPEN_SPI 
#define MW_UPDATE_SPI 
#define MW_RESTORE_SPI 
#define MW_UART_INFO /*
/Uart/Uart - Uart 
/Uart/Uart/CommonPublishedInformation - CommonPublishedInformation 
/Uart/Uart/CommonPublishedInformation/ArReleaseMajorVersion - 4 
/Uart/Uart/CommonPublishedInformation/ArReleaseMinorVersion - 7 
/Uart/Uart/CommonPublishedInformation/ArReleaseRevisionVersion - 0 
/Uart/Uart/CommonPublishedInformation/ModuleId - 255 
/Uart/Uart/CommonPublishedInformation/SwMajorVersion - 4 
/Uart/Uart/CommonPublishedInformation/SwMinorVersion - 0 
/Uart/Uart/CommonPublishedInformation/SwPatchVersion - 0 
/Uart/Uart/CommonPublishedInformation/VendorApiInfix -  
/Uart/Uart/CommonPublishedInformation/VendorId - 43 
/Uart/Uart/GeneralConfiguration - GeneralConfiguration 
/Uart/Uart/GeneralConfiguration/DisableUartRuntimeErrorDetect - false 
/Uart/Uart/GeneralConfiguration/UartCallback - MBDT_Uart_Callback 
/Uart/Uart/GeneralConfiguration/UartCallbackCapability - true 
/Uart/Uart/GeneralConfiguration/UartDevErrorDetect - true 
/Uart/Uart/GeneralConfiguration/UartDmaEnable - true 
/Uart/Uart/GeneralConfiguration/UartEnableUserModeSupport - false 
/Uart/Uart/GeneralConfiguration/UartMultipartitionSupport - false 
/Uart/Uart/GeneralConfiguration/UartTimeoutDuration - 1000000 
/Uart/Uart/GeneralConfiguration/UartTimeoutMethod - OSIF_COUNTER_SYSTEM 
/Uart/Uart/GeneralConfiguration/UartVersionInfoApi - true 
/Uart/Uart/IMPLEMENTATION-CONFIG-VARIANT - VARIANT-POST-BUILD 
/Uart/Uart/POST_BUILD_VARIANT_USED - true 
/Uart/Uart/UartGlobalConfig - UartGlobalConfig 
/Uart/Uart/UartGlobalConfig/UartChannel - UartChannel_0 UartChannel_1 UartChannel_2 
/Uart/Uart/UartGlobalConfig/UartChannel_0//CustomBaudrateDivider - 0 
/Uart/Uart/UartGlobalConfig/UartChannel_0//CustomTimerDecrement - FLEXIO_TIMER_DECREMENT_FXIO_CLK_SHIFT_TMR 
/Uart/Uart/UartGlobalConfig/UartChannel_0//DesireBaudrate - FLEXIO_UART_BAUDRATE_CUSTOM 
/Uart/Uart/UartGlobalConfig/UartChannel_0//FlexioUartInteruptDmaMethod - FLEXIO_UART_IP_DRIVER_TYPE_INTERRUPTS 
/Uart/Uart/UartGlobalConfig/UartChannel_0//UartHwChannelRef - /Mcl/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx 
/Uart/Uart/UartGlobalConfig/UartChannel_0//bitCount - FLEXIO_UART_IP_8_BITS_PER_CHAR 
/Uart/Uart/UartGlobalConfig/UartChannel_0//driverDirection - FLEXIO_UART_IP_DIRECTION_TX 
/Uart/Uart/UartGlobalConfig/UartChannel_0/DetailModuleConfiguration - DetailModuleConfiguration 
/Uart/Uart/UartGlobalConfig/UartChannel_0/DetailModuleConfiguration/CustomBaudrateDivisor - 4 
/Uart/Uart/UartGlobalConfig/UartChannel_0/DetailModuleConfiguration/CustomBaudrateMantissa - 1 
/Uart/Uart/UartGlobalConfig/UartChannel_0/DetailModuleConfiguration/DesireBaudrate - LPUART_UART_BAUDRATE_115200 
/Uart/Uart/UartGlobalConfig/UartChannel_0/DetailModuleConfiguration/UartHwChannel - LPUART_6 
/Uart/Uart/UartGlobalConfig/UartChannel_0/DetailModuleConfiguration/UartInternalLoopbackEnable - false 
/Uart/Uart/UartGlobalConfig/UartChannel_0/DetailModuleConfiguration/UartInteruptDmaMethod - LPUART_UART_IP_USING_INTERRUPTS 
/Uart/Uart/UartGlobalConfig/UartChannel_0/DetailModuleConfiguration/UartParityType - LPUART_UART_IP_PARITY_DISABLED 
/Uart/Uart/UartGlobalConfig/UartChannel_0/DetailModuleConfiguration/UartStopBitNumber - LPUART_UART_IP_ONE_STOP_BIT 
/Uart/Uart/UartGlobalConfig/UartChannel_0/DetailModuleConfiguration/UartTimeoutEnable - false 
/Uart/Uart/UartGlobalConfig/UartChannel_0/DetailModuleConfiguration/UartWordLength - LPUART_UART_IP_8_BITS_PER_CHAR 
/Uart/Uart/UartGlobalConfig/UartChannel_0/FlexioModuleConfiguration -  
/Uart/Uart/UartGlobalConfig/UartChannel_0/Index - 0 
/Uart/Uart/UartGlobalConfig/UartChannel_0/UartChannelId - 0 
/Uart/Uart/UartGlobalConfig/UartChannel_0/UartClockRef - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/UART_CLK 
/Uart/Uart/UartGlobalConfig/UartChannel_0/UartHwUsing - LPUART_IP 
/Uart/Uart/UartGlobalConfig/UartChannel_1//CustomBaudrateDivider - 0 
/Uart/Uart/UartGlobalConfig/UartChannel_1//CustomTimerDecrement - FLEXIO_TIMER_DECREMENT_FXIO_CLK_SHIFT_TMR 
/Uart/Uart/UartGlobalConfig/UartChannel_1//DesireBaudrate - FLEXIO_UART_BAUDRATE_CUSTOM 
/Uart/Uart/UartGlobalConfig/UartChannel_1//FlexioUartInteruptDmaMethod - FLEXIO_UART_IP_DRIVER_TYPE_INTERRUPTS 
/Uart/Uart/UartGlobalConfig/UartChannel_1//UartHwChannelRef - /Mcl/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx 
/Uart/Uart/UartGlobalConfig/UartChannel_1//bitCount - FLEXIO_UART_IP_8_BITS_PER_CHAR 
/Uart/Uart/UartGlobalConfig/UartChannel_1//driverDirection - FLEXIO_UART_IP_DIRECTION_TX 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration - DetailModuleConfiguration 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/CustomBaudrateDivisor - 4 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/CustomBaudrateMantissa - 1 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/DesireBaudrate - LPUART_UART_BAUDRATE_9600 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/UartDmaRxChannelRef - /Mcl/Mcl/MclConfig/dmaLogicChannel_17_Rx 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/UartDmaTxChannelRef - /Mcl/Mcl/MclConfig/dmaLogicChannel_16_Tx 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/UartHwChannel - LPUART_3 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/UartInternalLoopbackEnable - false 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/UartInteruptDmaMethod - LPUART_UART_IP_USING_DMA 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/UartParityType - LPUART_UART_IP_PARITY_DISABLED 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/UartStopBitNumber - LPUART_UART_IP_ONE_STOP_BIT 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/UartTimeoutEnable - false 
/Uart/Uart/UartGlobalConfig/UartChannel_1/DetailModuleConfiguration/UartWordLength - LPUART_UART_IP_8_BITS_PER_CHAR 
/Uart/Uart/UartGlobalConfig/UartChannel_1/FlexioModuleConfiguration -  
/Uart/Uart/UartGlobalConfig/UartChannel_1/Index - 1 
/Uart/Uart/UartGlobalConfig/UartChannel_1/UartChannelId - 1 
/Uart/Uart/UartGlobalConfig/UartChannel_1/UartClockRef - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/UART_CLK 
/Uart/Uart/UartGlobalConfig/UartChannel_1/UartHwUsing - LPUART_IP 
/Uart/Uart/UartGlobalConfig/UartChannel_2//CustomBaudrateDivider - 0 
/Uart/Uart/UartGlobalConfig/UartChannel_2//CustomTimerDecrement - FLEXIO_TIMER_DECREMENT_FXIO_CLK_SHIFT_TMR 
/Uart/Uart/UartGlobalConfig/UartChannel_2//DesireBaudrate - FLEXIO_UART_BAUDRATE_CUSTOM 
/Uart/Uart/UartGlobalConfig/UartChannel_2//FlexioUartInteruptDmaMethod - FLEXIO_UART_IP_DRIVER_TYPE_INTERRUPTS 
/Uart/Uart/UartGlobalConfig/UartChannel_2//UartHwChannelRef - /Mcl/Mcl/MclConfig/FlexioCommon_0/FlexioMclLogicChannels_Rx 
/Uart/Uart/UartGlobalConfig/UartChannel_2//bitCount - FLEXIO_UART_IP_8_BITS_PER_CHAR 
/Uart/Uart/UartGlobalConfig/UartChannel_2//driverDirection - FLEXIO_UART_IP_DIRECTION_TX 
/Uart/Uart/UartGlobalConfig/UartChannel_2/DetailModuleConfiguration - DetailModuleConfiguration 
/Uart/Uart/UartGlobalConfig/UartChannel_2/DetailModuleConfiguration/CustomBaudrateDivisor - 4 
/Uart/Uart/UartGlobalConfig/UartChannel_2/DetailModuleConfiguration/CustomBaudrateMantissa - 1 
/Uart/Uart/UartGlobalConfig/UartChannel_2/DetailModuleConfiguration/DesireBaudrate - LPUART_UART_BAUDRATE_115200 
/Uart/Uart/UartGlobalConfig/UartChannel_2/DetailModuleConfiguration/UartHwChannel - LPUART_13 
/Uart/Uart/UartGlobalConfig/UartChannel_2/DetailModuleConfiguration/UartInternalLoopbackEnable - false 
/Uart/Uart/UartGlobalConfig/UartChannel_2/DetailModuleConfiguration/UartInteruptDmaMethod - LPUART_UART_IP_USING_INTERRUPTS 
/Uart/Uart/UartGlobalConfig/UartChannel_2/DetailModuleConfiguration/UartParityType - LPUART_UART_IP_PARITY_DISABLED 
/Uart/Uart/UartGlobalConfig/UartChannel_2/DetailModuleConfiguration/UartStopBitNumber - LPUART_UART_IP_ONE_STOP_BIT 
/Uart/Uart/UartGlobalConfig/UartChannel_2/DetailModuleConfiguration/UartTimeoutEnable - false 
/Uart/Uart/UartGlobalConfig/UartChannel_2/DetailModuleConfiguration/UartWordLength - LPUART_UART_IP_8_BITS_PER_CHAR 
/Uart/Uart/UartGlobalConfig/UartChannel_2/FlexioModuleConfiguration -  
/Uart/Uart/UartGlobalConfig/UartChannel_2/Index - 2 
/Uart/Uart/UartGlobalConfig/UartChannel_2/UartChannelId - 2 
/Uart/Uart/UartGlobalConfig/UartChannel_2/UartClockRef - /Mcu/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/UART_CLK 
/Uart/Uart/UartGlobalConfig/UartChannel_2/UartHwUsing - LPUART_IP 

*/
#define MW_DETAILS_UART 
#define MW_OPEN_UART 
#define MW_UPDATE_UART 
#define MW_RESTORE_UART 
#define MW_DIAGNOSTICS_ENABLEMODELCHECKS 49
#define MW_DIAGNOSTICS_ENABLEPROFILERCHECKS 49
#define MW_DATAVERSION 2016.02

#endif /* __MW_TARGET_HARDWARE_RESOURCES_H__ */

#endif

#endif
