Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 06 01:36:48 2017
| Host         : THINKPAD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file final_project_timing_summary_routed.rpt -rpx final_project_timing_summary_routed.rpx
| Design       : final_project
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 186 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.238        0.000                      0                  395        0.072        0.000                      0                  395        3.000        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK100MHZ                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_manager    {0.000 20.000}     40.000          25.000          
  clk_out2_clk_manager    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_manager    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_manager_1  {0.000 20.000}     40.000          25.000          
  clk_out2_clk_manager_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_manager_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_manager         34.926        0.000                      0                  386        0.166        0.000                      0                  386       19.500        0.000                       0                   179  
  clk_out2_clk_manager          7.238        0.000                      0                    9        0.215        0.000                      0                    9        4.500        0.000                       0                    11  
  clkfbout_clk_manager                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_manager_1       34.930        0.000                      0                  386        0.166        0.000                      0                  386       19.500        0.000                       0                   179  
  clk_out2_clk_manager_1        7.239        0.000                      0                    9        0.215        0.000                      0                    9        4.500        0.000                       0                    11  
  clkfbout_clk_manager_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_manager_1  clk_out1_clk_manager         34.926        0.000                      0                  386        0.072        0.000                      0                  386  
clk_out2_clk_manager_1  clk_out2_clk_manager          7.238        0.000                      0                    9        0.141        0.000                      0                    9  
clk_out1_clk_manager    clk_out1_clk_manager_1       34.926        0.000                      0                  386        0.072        0.000                      0                  386  
clk_out2_clk_manager    clk_out2_clk_manager_1        7.238        0.000                      0                    9        0.141        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack       34.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.926ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[6]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.095    39.538    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.165    sd_read_write/byte_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         39.165    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.926    

Slack (MET) :             34.926ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.095    39.538    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.165    sd_read_write/byte_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         39.165    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.926    

Slack (MET) :             34.926ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.095    39.538    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.165    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         39.165    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.926    

Slack (MET) :             35.031ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[2]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.095    39.539    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.166    sd_read_write/byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         39.166    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.031    

Slack (MET) :             35.031ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.095    39.539    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.166    sd_read_write/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         39.166    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.031    

Slack (MET) :             35.031ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[4]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.095    39.539    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.166    sd_read_write/byte_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         39.166    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.031    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 julian_color/test_color/hsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/hsync_pre_delay_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.905%)  route 0.111ns (44.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.597    -0.567    julian_color/test_color/clk_out1
    SLICE_X3Y142         FDRE                                         r  julian_color/test_color/hsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  julian_color/test_color/hsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.111    -0.315    julian_color/test_color/hsync_pre_delay
    SLICE_X0Y141         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.870    -0.803    julian_color/test_color/clk_out1
    SLICE_X0Y141         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.070    -0.481    julian_color/test_color/hsync_pre_delay_2_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.246ns (78.978%)  route 0.065ns (21.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.591    -0.573    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  sd_read_write/byte_counter_reg[7]/Q
                         net (fo=7, routed)           0.065    -0.360    sd_read_write/byte_counter[7]
    SLICE_X84Y120        LUT6 (Prop_lut6_I4_O)        0.098    -0.262 r  sd_read_write/byte_counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    sd_read_write/byte_counter[8]_i_3_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.860    -0.812    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X84Y120        FDRE (Hold_fdre_C_D)         0.121    -0.452    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.520%)  route 0.115ns (35.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X84Y121        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.115    -0.295    sd_read_write/cmd_out[44]
    SLICE_X86Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sd_read_write/cmd_out_0[45]
    SLICE_X86Y120        FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861    -0.811    sd_read_write/clk_out1
    SLICE_X86Y120        FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X86Y120        FDRE (Hold_fdre_C_D)         0.091    -0.445    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 julian_color/test_color/vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/vsync_pre_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.344%)  route 0.122ns (39.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.596    -0.568    julian_color/test_color/clk_out1
    SLICE_X4Y142         FDRE                                         r  julian_color/test_color/vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  julian_color/test_color/vcount_reg[10]/Q
                         net (fo=3, routed)           0.122    -0.305    julian_color/test_color/vcount_reg[10]
    SLICE_X5Y141         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  julian_color/test_color/vsync_pre_delay_i_1/O
                         net (fo=1, routed)           0.000    -0.260    julian_color/test_color/vsync_pre_delay_i_1_n_0
    SLICE_X5Y141         FDRE                                         r  julian_color/test_color/vsync_pre_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.866    -0.806    julian_color/test_color/clk_out1
    SLICE_X5Y141         FDRE                                         r  julian_color/test_color/vsync_pre_delay_reg/C
                         clock pessimism              0.254    -0.552    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.091    -0.461    julian_color/test_color/vsync_pre_delay_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y122        FDRE (Prop_fdre_C_Q)         0.148    -0.426 r  sd_read_write/cmd_out_reg[38]/Q
                         net (fo=1, routed)           0.091    -0.336    sd_read_write/cmd_out[38]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.101    -0.235 r  sd_read_write/cmd_out[39]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sd_read_write/cmd_out[39]_i_2_n_0
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.240    -0.574    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.131    -0.443    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.148    -0.429 r  sd_read_write/cmd_out_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.339    sd_read_write/cmd_out[18]
    SLICE_X84Y125        LUT2 (Prop_lut2_I0_O)        0.101    -0.238 r  sd_read_write/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    sd_read_write/cmd_out[19]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[19]/C
                         clock pessimism              0.240    -0.577    
    SLICE_X84Y125        FDRE (Hold_fdre_C_D)         0.131    -0.446    sd_read_write/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.134%)  route 0.112ns (34.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.592    -0.572    sd_read_write/clk_out1
    SLICE_X88Y120        FDRE                                         r  sd_read_write/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  sd_read_write/bit_counter_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.296    sd_read_write/bit_counter[4]
    SLICE_X89Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.251 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X89Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861    -0.811    sd_read_write/clk_out1
    SLICE_X89Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X89Y120        FDRE (Hold_fdre_C_D)         0.092    -0.467    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y123        FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  sd_read_write/cmd_out_reg[30]/Q
                         net (fo=1, routed)           0.082    -0.366    sd_read_write/cmd_out[30]
    SLICE_X83Y123        LUT2 (Prop_lut2_I0_O)        0.098    -0.268 r  sd_read_write/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sd_read_write/cmd_out[31]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.856    -0.816    sd_read_write/clk_out1
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[31]/C
                         clock pessimism              0.240    -0.576    
    SLICE_X83Y123        FDRE (Hold_fdre_C_D)         0.092    -0.484    sd_read_write/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.425%)  route 0.082ns (26.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  sd_read_write/cmd_out_reg[9]/Q
                         net (fo=1, routed)           0.082    -0.367    sd_read_write/cmd_out[9]
    SLICE_X85Y125        LUT2 (Prop_lut2_I0_O)        0.098    -0.269 r  sd_read_write/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sd_read_write/cmd_out[10]_i_1_n_0
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.240    -0.577    
    SLICE_X85Y125        FDRE (Hold_fdre_C_D)         0.091    -0.486    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.441%)  route 0.130ns (36.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X83Y122        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  sd_read_write/cmd_out_reg[33]/Q
                         net (fo=1, routed)           0.130    -0.316    sd_read_write/cmd_out[33]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.098    -0.218 r  sd_read_write/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    sd_read_write/cmd_out[34]_i_1_n_0
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[34]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.120    -0.441    sd_read_write/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_manager
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   clocker/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y80      display/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y82      display/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y82      display/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y83      display/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y83      display/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y80      display/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y80      display/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y80      display/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y123    sd_read_write/return_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y123    sd_read_write/return_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y123    sd_read_write/return_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y123    sd_read_write/sclk_sig_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y123    sd_read_write/recv_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y123    sd_read_write/state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y141     julian_color/test_color/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y142     julian_color/test_color/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y142     julian_color/test_color/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y142     julian_color/test_color/hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y80      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y80      display/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y80      display/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y80      display/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      display/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      display/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      display/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      display/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y123    sd_read_write/boot_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y125    sd_read_write/boot_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        7.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/PWM_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.037ns (44.081%)  route 1.315ns (55.919%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 f  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.419     0.407    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.215     0.622 r  audio_stuff/audio_at32khz/PWM_out0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    audio_stuff/audio_at32khz/PWM_out0_carry_i_7_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.034 r  audio_stuff/audio_at32khz/PWM_out0_carry/CO[3]
                         net (fo=1, routed)           0.551     1.585    audio_stuff/audio_at32khz/PWM_out0_carry_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.097     1.682 r  audio_stuff/audio_at32khz/PWM_out_i_1/O
                         net (fo=1, routed)           0.345     2.027    audio_stuff/audio_at32khz/PWM_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.196     9.292    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/C
                         clock pessimism              0.362     9.654    
                         clock uncertainty           -0.074     9.579    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.314     9.265    audio_stuff/audio_at32khz/PWM_out_reg
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.535ns (34.438%)  route 1.019ns (65.562%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 9.291 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.722     0.738    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.097     0.835 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_2/O
                         net (fo=2, routed)           0.297     1.131    audio_stuff/audio_at32khz/pwm_counter[7]_i_2_n_0
    SLICE_X1Y113         LUT2 (Prop_lut2_I0_O)        0.097     1.228 r  audio_stuff/audio_at32khz/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.228    audio_stuff/audio_at32khz/p_0_in[6]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.195     9.291    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                         clock pessimism              0.362     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.030     9.608    audio_stuff/audio_at32khz/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.551ns (35.107%)  route 1.019ns (64.893%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 9.291 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.722     0.738    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.097     0.835 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_2/O
                         net (fo=2, routed)           0.297     1.131    audio_stuff/audio_at32khz/pwm_counter[7]_i_2_n_0
    SLICE_X1Y113         LUT3 (Prop_lut3_I0_O)        0.113     1.244 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.244    audio_stuff/audio_at32khz/p_0_in[7]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.195     9.291    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                         clock pessimism              0.362     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.064     9.642    audio_stuff/audio_at32khz/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.528ns (45.703%)  route 0.627ns (54.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.627     0.615    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT4 (Prop_lut4_I2_O)        0.215     0.830 r  audio_stuff/audio_at32khz/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.830    audio_stuff/audio_at32khz/p_0_in[3]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.577    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030     9.607    audio_stuff/audio_at32khz/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.528ns (46.014%)  route 0.619ns (53.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.619     0.607    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT6 (Prop_lut6_I3_O)        0.215     0.822 r  audio_stuff/audio_at32khz/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.822    audio_stuff/audio_at32khz/p_0_in[5]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.577    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.032     9.609    audio_stuff/audio_at32khz/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.532ns (45.891%)  route 0.627ns (54.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.627     0.615    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.219     0.834 r  audio_stuff/audio_at32khz/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.834    audio_stuff/audio_at32khz/p_0_in[4]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.577    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.064     9.641    audio_stuff/audio_at32khz/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.641    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.438ns (45.387%)  route 0.527ns (54.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.527     0.543    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT1 (Prop_lut1_I0_O)        0.097     0.640 r  audio_stuff/audio_at32khz/pwm_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.640    audio_stuff/audio_at32khz/pwm_counter[0]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.600    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032     9.632    audio_stuff/audio_at32khz/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.438ns (45.709%)  route 0.520ns (54.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.520     0.536    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT2 (Prop_lut2_I0_O)        0.097     0.633 r  audio_stuff/audio_at32khz/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.633    audio_stuff/audio_at32khz/p_0_in[1]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.600    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030     9.630    audio_stuff/audio_at32khz/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  8.997    

Slack (MET) :             9.031ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.438ns (45.709%)  route 0.520ns (54.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.520     0.536    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT3 (Prop_lut3_I0_O)        0.097     0.633 r  audio_stuff/audio_at32khz/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.633    audio_stuff/audio_at32khz/p_0_in[2]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.600    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064     9.664    audio_stuff/audio_at32khz/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  9.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.227ns (73.958%)  route 0.080ns (26.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/Q
                         net (fo=5, routed)           0.080    -0.362    audio_stuff/audio_at32khz/pwm_counter_reg__0[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.099    -0.263 r  audio_stuff/audio_at32khz/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    audio_stuff/audio_at32khz/p_0_in[5]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.092    -0.478    audio_stuff/audio_at32khz/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.183ns (52.584%)  route 0.165ns (47.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.264    audio_stuff/audio_at32khz/pwm_counter_reg__0[6]
    SLICE_X1Y113         LUT3 (Prop_lut3_I1_O)        0.042    -0.222 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    audio_stuff/audio_at32khz/p_0_in[7]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.107    -0.463    audio_stuff/audio_at32khz/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.946%)  route 0.182ns (49.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.182    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y114         LUT5 (Prop_lut5_I2_O)        0.048    -0.199 r  audio_stuff/audio_at32khz/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    audio_stuff/audio_at32khz/p_0_in[4]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.107    -0.448    audio_stuff/audio_at32khz/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.059%)  route 0.183ns (49.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y115         LUT3 (Prop_lut3_I1_O)        0.042    -0.205 r  audio_stuff/audio_at32khz/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio_stuff/audio_at32khz/p_0_in[2]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.107    -0.463    audio_stuff/audio_at32khz/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.989%)  route 0.165ns (47.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.264    audio_stuff/audio_at32khz/pwm_counter_reg__0[6]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  audio_stuff/audio_at32khz/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    audio_stuff/audio_at32khz/p_0_in[6]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.091    -0.479    audio_stuff/audio_at32khz/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.546%)  route 0.182ns (49.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.182    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.045    -0.202 r  audio_stuff/audio_at32khz/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    audio_stuff/audio_at32khz/p_0_in[3]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091    -0.464    audio_stuff/audio_at32khz/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.465%)  route 0.183ns (49.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  audio_stuff/audio_at32khz/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    audio_stuff/audio_at32khz/p_0_in[1]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.091    -0.479    audio_stuff/audio_at32khz/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.795%)  route 0.259ns (58.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.259    -0.170    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 r  audio_stuff/audio_at32khz/pwm_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    audio_stuff/audio_at32khz/pwm_counter[0]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.092    -0.478    audio_stuff/audio_at32khz/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/PWM_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.368ns (37.975%)  route 0.601ns (62.025%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/Q
                         net (fo=3, routed)           0.159    -0.283    audio_stuff/audio_at32khz/pwm_counter_reg__0[7]
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.103    -0.180 r  audio_stuff/audio_at32khz/PWM_out0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.180    audio_stuff/audio_at32khz/PWM_out0_carry_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.088 r  audio_stuff/audio_at32khz/PWM_out0_carry/CO[3]
                         net (fo=1, routed)           0.273     0.184    audio_stuff/audio_at32khz/PWM_out0_carry_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.045     0.229 r  audio_stuff/audio_at32khz/PWM_out_i_1/O
                         net (fo=1, routed)           0.169     0.399    audio_stuff/audio_at32khz/PWM_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.867    -0.806    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/C
                         clock pessimism              0.252    -0.554    
    SLICE_X0Y112         FDRE (Hold_fdre_C_R)        -0.018    -0.572    audio_stuff/audio_at32khz/PWM_out_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.971    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clocker/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y112     audio_stuff/audio_at32khz/PWM_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y113     audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     audio_stuff/audio_at32khz/PWM_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     audio_stuff/audio_at32khz/PWM_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     audio_stuff/audio_at32khz/PWM_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_manager
  To Clock:  clkfbout_clk_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       34.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[6]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.091    39.542    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.169    sd_read_write/byte_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         39.169    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.091    39.542    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.169    sd_read_write/byte_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         39.169    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.091    39.542    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.169    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         39.169    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             35.034ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[2]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.091    39.543    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.170    sd_read_write/byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         39.170    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.034    

Slack (MET) :             35.034ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.091    39.543    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.170    sd_read_write/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         39.170    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.034    

Slack (MET) :             35.034ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[4]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.091    39.543    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.170    sd_read_write/byte_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         39.170    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.034    

Slack (MET) :             35.044ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.091    39.537    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.164    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.164    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.044    

Slack (MET) :             35.044ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.091    39.537    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.164    sd_read_write/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         39.164    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.044    

Slack (MET) :             35.044ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.091    39.537    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.164    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         39.164    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.044    

Slack (MET) :             35.044ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.091    39.537    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.164    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         39.164    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 julian_color/test_color/hsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/hsync_pre_delay_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.905%)  route 0.111ns (44.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.597    -0.567    julian_color/test_color/clk_out1
    SLICE_X3Y142         FDRE                                         r  julian_color/test_color/hsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  julian_color/test_color/hsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.111    -0.315    julian_color/test_color/hsync_pre_delay
    SLICE_X0Y141         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.870    -0.803    julian_color/test_color/clk_out1
    SLICE_X0Y141         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.070    -0.481    julian_color/test_color/hsync_pre_delay_2_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.246ns (78.978%)  route 0.065ns (21.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.591    -0.573    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  sd_read_write/byte_counter_reg[7]/Q
                         net (fo=7, routed)           0.065    -0.360    sd_read_write/byte_counter[7]
    SLICE_X84Y120        LUT6 (Prop_lut6_I4_O)        0.098    -0.262 r  sd_read_write/byte_counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    sd_read_write/byte_counter[8]_i_3_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.860    -0.812    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X84Y120        FDRE (Hold_fdre_C_D)         0.121    -0.452    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.520%)  route 0.115ns (35.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X84Y121        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.115    -0.295    sd_read_write/cmd_out[44]
    SLICE_X86Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sd_read_write/cmd_out_0[45]
    SLICE_X86Y120        FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861    -0.811    sd_read_write/clk_out1
    SLICE_X86Y120        FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X86Y120        FDRE (Hold_fdre_C_D)         0.091    -0.445    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 julian_color/test_color/vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/vsync_pre_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.344%)  route 0.122ns (39.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.596    -0.568    julian_color/test_color/clk_out1
    SLICE_X4Y142         FDRE                                         r  julian_color/test_color/vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  julian_color/test_color/vcount_reg[10]/Q
                         net (fo=3, routed)           0.122    -0.305    julian_color/test_color/vcount_reg[10]
    SLICE_X5Y141         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  julian_color/test_color/vsync_pre_delay_i_1/O
                         net (fo=1, routed)           0.000    -0.260    julian_color/test_color/vsync_pre_delay_i_1_n_0
    SLICE_X5Y141         FDRE                                         r  julian_color/test_color/vsync_pre_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.866    -0.806    julian_color/test_color/clk_out1
    SLICE_X5Y141         FDRE                                         r  julian_color/test_color/vsync_pre_delay_reg/C
                         clock pessimism              0.254    -0.552    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.091    -0.461    julian_color/test_color/vsync_pre_delay_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y122        FDRE (Prop_fdre_C_Q)         0.148    -0.426 r  sd_read_write/cmd_out_reg[38]/Q
                         net (fo=1, routed)           0.091    -0.336    sd_read_write/cmd_out[38]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.101    -0.235 r  sd_read_write/cmd_out[39]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sd_read_write/cmd_out[39]_i_2_n_0
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.240    -0.574    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.131    -0.443    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.148    -0.429 r  sd_read_write/cmd_out_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.339    sd_read_write/cmd_out[18]
    SLICE_X84Y125        LUT2 (Prop_lut2_I0_O)        0.101    -0.238 r  sd_read_write/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    sd_read_write/cmd_out[19]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[19]/C
                         clock pessimism              0.240    -0.577    
    SLICE_X84Y125        FDRE (Hold_fdre_C_D)         0.131    -0.446    sd_read_write/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.134%)  route 0.112ns (34.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.592    -0.572    sd_read_write/clk_out1
    SLICE_X88Y120        FDRE                                         r  sd_read_write/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  sd_read_write/bit_counter_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.296    sd_read_write/bit_counter[4]
    SLICE_X89Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.251 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X89Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861    -0.811    sd_read_write/clk_out1
    SLICE_X89Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X89Y120        FDRE (Hold_fdre_C_D)         0.092    -0.467    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y123        FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  sd_read_write/cmd_out_reg[30]/Q
                         net (fo=1, routed)           0.082    -0.366    sd_read_write/cmd_out[30]
    SLICE_X83Y123        LUT2 (Prop_lut2_I0_O)        0.098    -0.268 r  sd_read_write/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sd_read_write/cmd_out[31]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.856    -0.816    sd_read_write/clk_out1
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[31]/C
                         clock pessimism              0.240    -0.576    
    SLICE_X83Y123        FDRE (Hold_fdre_C_D)         0.092    -0.484    sd_read_write/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.425%)  route 0.082ns (26.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  sd_read_write/cmd_out_reg[9]/Q
                         net (fo=1, routed)           0.082    -0.367    sd_read_write/cmd_out[9]
    SLICE_X85Y125        LUT2 (Prop_lut2_I0_O)        0.098    -0.269 r  sd_read_write/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sd_read_write/cmd_out[10]_i_1_n_0
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.240    -0.577    
    SLICE_X85Y125        FDRE (Hold_fdre_C_D)         0.091    -0.486    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.441%)  route 0.130ns (36.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X83Y122        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  sd_read_write/cmd_out_reg[33]/Q
                         net (fo=1, routed)           0.130    -0.316    sd_read_write/cmd_out[33]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.098    -0.218 r  sd_read_write/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    sd_read_write/cmd_out[34]_i_1_n_0
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[34]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.120    -0.441    sd_read_write/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_manager_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   clocker/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y80      display/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y82      display/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y82      display/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y83      display/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y83      display/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y80      display/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y80      display/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y80      display/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y123    sd_read_write/return_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y123    sd_read_write/return_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y123    sd_read_write/return_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y123    sd_read_write/sclk_sig_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y123    sd_read_write/recv_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y123    sd_read_write/state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y141     julian_color/test_color/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y142     julian_color/test_color/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y142     julian_color/test_color/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y142     julian_color/test_color/hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y80      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y80      display/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y80      display/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y80      display/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      display/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      display/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      display/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y81      display/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y123    sd_read_write/boot_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y125    sd_read_write/boot_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        7.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/PWM_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.037ns (44.081%)  route 1.315ns (55.919%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 f  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.419     0.407    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.215     0.622 r  audio_stuff/audio_at32khz/PWM_out0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    audio_stuff/audio_at32khz/PWM_out0_carry_i_7_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.034 r  audio_stuff/audio_at32khz/PWM_out0_carry/CO[3]
                         net (fo=1, routed)           0.551     1.585    audio_stuff/audio_at32khz/PWM_out0_carry_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.097     1.682 r  audio_stuff/audio_at32khz/PWM_out_i_1/O
                         net (fo=1, routed)           0.345     2.027    audio_stuff/audio_at32khz/PWM_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.196     9.292    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/C
                         clock pessimism              0.362     9.654    
                         clock uncertainty           -0.074     9.580    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.314     9.266    audio_stuff/audio_at32khz/PWM_out_reg
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             8.381ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.535ns (34.438%)  route 1.019ns (65.562%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 9.291 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.722     0.738    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.097     0.835 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_2/O
                         net (fo=2, routed)           0.297     1.131    audio_stuff/audio_at32khz/pwm_counter[7]_i_2_n_0
    SLICE_X1Y113         LUT2 (Prop_lut2_I0_O)        0.097     1.228 r  audio_stuff/audio_at32khz/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.228    audio_stuff/audio_at32khz/p_0_in[6]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.195     9.291    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                         clock pessimism              0.362     9.653    
                         clock uncertainty           -0.074     9.579    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.030     9.609    audio_stuff/audio_at32khz/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.551ns (35.107%)  route 1.019ns (64.893%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 9.291 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.722     0.738    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.097     0.835 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_2/O
                         net (fo=2, routed)           0.297     1.131    audio_stuff/audio_at32khz/pwm_counter[7]_i_2_n_0
    SLICE_X1Y113         LUT3 (Prop_lut3_I0_O)        0.113     1.244 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.244    audio_stuff/audio_at32khz/p_0_in[7]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.195     9.291    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                         clock pessimism              0.362     9.653    
                         clock uncertainty           -0.074     9.579    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.064     9.643    audio_stuff/audio_at32khz/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.528ns (45.703%)  route 0.627ns (54.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.627     0.615    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT4 (Prop_lut4_I2_O)        0.215     0.830 r  audio_stuff/audio_at32khz/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.830    audio_stuff/audio_at32khz/p_0_in[3]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.578    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030     9.608    audio_stuff/audio_at32khz/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.788ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.528ns (46.014%)  route 0.619ns (53.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.619     0.607    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT6 (Prop_lut6_I3_O)        0.215     0.822 r  audio_stuff/audio_at32khz/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.822    audio_stuff/audio_at32khz/p_0_in[5]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.578    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.032     9.610    audio_stuff/audio_at32khz/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  8.788    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.532ns (45.891%)  route 0.627ns (54.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.627     0.615    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.219     0.834 r  audio_stuff/audio_at32khz/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.834    audio_stuff/audio_at32khz/p_0_in[4]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.578    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.064     9.642    audio_stuff/audio_at32khz/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.438ns (45.387%)  route 0.527ns (54.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.527     0.543    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT1 (Prop_lut1_I0_O)        0.097     0.640 r  audio_stuff/audio_at32khz/pwm_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.640    audio_stuff/audio_at32khz/pwm_counter[0]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.601    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032     9.633    audio_stuff/audio_at32khz/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.633    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.438ns (45.709%)  route 0.520ns (54.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.520     0.536    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT2 (Prop_lut2_I0_O)        0.097     0.633 r  audio_stuff/audio_at32khz/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.633    audio_stuff/audio_at32khz/p_0_in[1]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.601    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030     9.631    audio_stuff/audio_at32khz/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.631    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.438ns (45.709%)  route 0.520ns (54.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.520     0.536    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT3 (Prop_lut3_I0_O)        0.097     0.633 r  audio_stuff/audio_at32khz/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.633    audio_stuff/audio_at32khz/p_0_in[2]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.601    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064     9.665    audio_stuff/audio_at32khz/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  9.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.227ns (73.958%)  route 0.080ns (26.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/Q
                         net (fo=5, routed)           0.080    -0.362    audio_stuff/audio_at32khz/pwm_counter_reg__0[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.099    -0.263 r  audio_stuff/audio_at32khz/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    audio_stuff/audio_at32khz/p_0_in[5]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.092    -0.478    audio_stuff/audio_at32khz/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.183ns (52.584%)  route 0.165ns (47.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.264    audio_stuff/audio_at32khz/pwm_counter_reg__0[6]
    SLICE_X1Y113         LUT3 (Prop_lut3_I1_O)        0.042    -0.222 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    audio_stuff/audio_at32khz/p_0_in[7]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.107    -0.463    audio_stuff/audio_at32khz/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.946%)  route 0.182ns (49.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.182    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y114         LUT5 (Prop_lut5_I2_O)        0.048    -0.199 r  audio_stuff/audio_at32khz/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    audio_stuff/audio_at32khz/p_0_in[4]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.107    -0.448    audio_stuff/audio_at32khz/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.059%)  route 0.183ns (49.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y115         LUT3 (Prop_lut3_I1_O)        0.042    -0.205 r  audio_stuff/audio_at32khz/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio_stuff/audio_at32khz/p_0_in[2]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.107    -0.463    audio_stuff/audio_at32khz/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.989%)  route 0.165ns (47.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.264    audio_stuff/audio_at32khz/pwm_counter_reg__0[6]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  audio_stuff/audio_at32khz/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    audio_stuff/audio_at32khz/p_0_in[6]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.091    -0.479    audio_stuff/audio_at32khz/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.546%)  route 0.182ns (49.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.182    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.045    -0.202 r  audio_stuff/audio_at32khz/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    audio_stuff/audio_at32khz/p_0_in[3]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091    -0.464    audio_stuff/audio_at32khz/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.465%)  route 0.183ns (49.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  audio_stuff/audio_at32khz/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    audio_stuff/audio_at32khz/p_0_in[1]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.091    -0.479    audio_stuff/audio_at32khz/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.795%)  route 0.259ns (58.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.259    -0.170    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 r  audio_stuff/audio_at32khz/pwm_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    audio_stuff/audio_at32khz/pwm_counter[0]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.092    -0.478    audio_stuff/audio_at32khz/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/PWM_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.368ns (37.975%)  route 0.601ns (62.025%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/Q
                         net (fo=3, routed)           0.159    -0.283    audio_stuff/audio_at32khz/pwm_counter_reg__0[7]
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.103    -0.180 r  audio_stuff/audio_at32khz/PWM_out0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.180    audio_stuff/audio_at32khz/PWM_out0_carry_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.088 r  audio_stuff/audio_at32khz/PWM_out0_carry/CO[3]
                         net (fo=1, routed)           0.273     0.184    audio_stuff/audio_at32khz/PWM_out0_carry_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.045     0.229 r  audio_stuff/audio_at32khz/PWM_out_i_1/O
                         net (fo=1, routed)           0.169     0.399    audio_stuff/audio_at32khz/PWM_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.867    -0.806    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/C
                         clock pessimism              0.252    -0.554    
    SLICE_X0Y112         FDRE (Hold_fdre_C_R)        -0.018    -0.572    audio_stuff/audio_at32khz/PWM_out_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.971    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_manager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clocker/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y112     audio_stuff/audio_at32khz/PWM_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y113     audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     audio_stuff/audio_at32khz/PWM_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     audio_stuff/audio_at32khz/PWM_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     audio_stuff/audio_at32khz/PWM_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_manager_1
  To Clock:  clkfbout_clk_manager_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_manager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack       34.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.926ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[6]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.095    39.538    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.165    sd_read_write/byte_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         39.165    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.926    

Slack (MET) :             34.926ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.095    39.538    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.165    sd_read_write/byte_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         39.165    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.926    

Slack (MET) :             34.926ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.095    39.538    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.165    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         39.165    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.926    

Slack (MET) :             35.031ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[2]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.095    39.539    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.166    sd_read_write/byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         39.166    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.031    

Slack (MET) :             35.031ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.095    39.539    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.166    sd_read_write/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         39.166    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.031    

Slack (MET) :             35.031ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[4]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.095    39.539    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.166    sd_read_write/byte_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         39.166    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.031    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 julian_color/test_color/hsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/hsync_pre_delay_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.905%)  route 0.111ns (44.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.597    -0.567    julian_color/test_color/clk_out1
    SLICE_X3Y142         FDRE                                         r  julian_color/test_color/hsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  julian_color/test_color/hsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.111    -0.315    julian_color/test_color/hsync_pre_delay
    SLICE_X0Y141         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.870    -0.803    julian_color/test_color/clk_out1
    SLICE_X0Y141         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.070    -0.387    julian_color/test_color/hsync_pre_delay_2_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.246ns (78.978%)  route 0.065ns (21.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.591    -0.573    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  sd_read_write/byte_counter_reg[7]/Q
                         net (fo=7, routed)           0.065    -0.360    sd_read_write/byte_counter[7]
    SLICE_X84Y120        LUT6 (Prop_lut6_I4_O)        0.098    -0.262 r  sd_read_write/byte_counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    sd_read_write/byte_counter[8]_i_3_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.860    -0.812    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.239    -0.573    
                         clock uncertainty            0.095    -0.479    
    SLICE_X84Y120        FDRE (Hold_fdre_C_D)         0.121    -0.358    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.520%)  route 0.115ns (35.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X84Y121        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.115    -0.295    sd_read_write/cmd_out[44]
    SLICE_X86Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sd_read_write/cmd_out_0[45]
    SLICE_X86Y120        FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861    -0.811    sd_read_write/clk_out1
    SLICE_X86Y120        FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.095    -0.442    
    SLICE_X86Y120        FDRE (Hold_fdre_C_D)         0.091    -0.351    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 julian_color/test_color/vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/vsync_pre_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.344%)  route 0.122ns (39.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.596    -0.568    julian_color/test_color/clk_out1
    SLICE_X4Y142         FDRE                                         r  julian_color/test_color/vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  julian_color/test_color/vcount_reg[10]/Q
                         net (fo=3, routed)           0.122    -0.305    julian_color/test_color/vcount_reg[10]
    SLICE_X5Y141         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  julian_color/test_color/vsync_pre_delay_i_1/O
                         net (fo=1, routed)           0.000    -0.260    julian_color/test_color/vsync_pre_delay_i_1_n_0
    SLICE_X5Y141         FDRE                                         r  julian_color/test_color/vsync_pre_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.866    -0.806    julian_color/test_color/clk_out1
    SLICE_X5Y141         FDRE                                         r  julian_color/test_color/vsync_pre_delay_reg/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.091    -0.367    julian_color/test_color/vsync_pre_delay_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y122        FDRE (Prop_fdre_C_Q)         0.148    -0.426 r  sd_read_write/cmd_out_reg[38]/Q
                         net (fo=1, routed)           0.091    -0.336    sd_read_write/cmd_out[38]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.101    -0.235 r  sd_read_write/cmd_out[39]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sd_read_write/cmd_out[39]_i_2_n_0
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.240    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.131    -0.349    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.148    -0.429 r  sd_read_write/cmd_out_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.339    sd_read_write/cmd_out[18]
    SLICE_X84Y125        LUT2 (Prop_lut2_I0_O)        0.101    -0.238 r  sd_read_write/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    sd_read_write/cmd_out[19]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[19]/C
                         clock pessimism              0.240    -0.577    
                         clock uncertainty            0.095    -0.483    
    SLICE_X84Y125        FDRE (Hold_fdre_C_D)         0.131    -0.352    sd_read_write/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.134%)  route 0.112ns (34.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.592    -0.572    sd_read_write/clk_out1
    SLICE_X88Y120        FDRE                                         r  sd_read_write/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  sd_read_write/bit_counter_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.296    sd_read_write/bit_counter[4]
    SLICE_X89Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.251 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X89Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861    -0.811    sd_read_write/clk_out1
    SLICE_X89Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.095    -0.465    
    SLICE_X89Y120        FDRE (Hold_fdre_C_D)         0.092    -0.373    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y123        FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  sd_read_write/cmd_out_reg[30]/Q
                         net (fo=1, routed)           0.082    -0.366    sd_read_write/cmd_out[30]
    SLICE_X83Y123        LUT2 (Prop_lut2_I0_O)        0.098    -0.268 r  sd_read_write/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sd_read_write/cmd_out[31]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.856    -0.816    sd_read_write/clk_out1
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[31]/C
                         clock pessimism              0.240    -0.576    
                         clock uncertainty            0.095    -0.482    
    SLICE_X83Y123        FDRE (Hold_fdre_C_D)         0.092    -0.390    sd_read_write/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.425%)  route 0.082ns (26.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  sd_read_write/cmd_out_reg[9]/Q
                         net (fo=1, routed)           0.082    -0.367    sd_read_write/cmd_out[9]
    SLICE_X85Y125        LUT2 (Prop_lut2_I0_O)        0.098    -0.269 r  sd_read_write/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sd_read_write/cmd_out[10]_i_1_n_0
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.240    -0.577    
                         clock uncertainty            0.095    -0.483    
    SLICE_X85Y125        FDRE (Hold_fdre_C_D)         0.091    -0.392    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.441%)  route 0.130ns (36.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X83Y122        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  sd_read_write/cmd_out_reg[33]/Q
                         net (fo=1, routed)           0.130    -0.316    sd_read_write/cmd_out[33]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.098    -0.218 r  sd_read_write/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    sd_read_write/cmd_out[34]_i_1_n_0
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[34]/C
                         clock pessimism              0.253    -0.561    
                         clock uncertainty            0.095    -0.467    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.120    -0.347    sd_read_write/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        7.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/PWM_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.037ns (44.081%)  route 1.315ns (55.919%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 f  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.419     0.407    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.215     0.622 r  audio_stuff/audio_at32khz/PWM_out0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    audio_stuff/audio_at32khz/PWM_out0_carry_i_7_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.034 r  audio_stuff/audio_at32khz/PWM_out0_carry/CO[3]
                         net (fo=1, routed)           0.551     1.585    audio_stuff/audio_at32khz/PWM_out0_carry_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.097     1.682 r  audio_stuff/audio_at32khz/PWM_out_i_1/O
                         net (fo=1, routed)           0.345     2.027    audio_stuff/audio_at32khz/PWM_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.196     9.292    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/C
                         clock pessimism              0.362     9.654    
                         clock uncertainty           -0.074     9.579    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.314     9.265    audio_stuff/audio_at32khz/PWM_out_reg
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.535ns (34.438%)  route 1.019ns (65.562%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 9.291 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.722     0.738    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.097     0.835 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_2/O
                         net (fo=2, routed)           0.297     1.131    audio_stuff/audio_at32khz/pwm_counter[7]_i_2_n_0
    SLICE_X1Y113         LUT2 (Prop_lut2_I0_O)        0.097     1.228 r  audio_stuff/audio_at32khz/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.228    audio_stuff/audio_at32khz/p_0_in[6]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.195     9.291    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                         clock pessimism              0.362     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.030     9.608    audio_stuff/audio_at32khz/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.551ns (35.107%)  route 1.019ns (64.893%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 9.291 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.722     0.738    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.097     0.835 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_2/O
                         net (fo=2, routed)           0.297     1.131    audio_stuff/audio_at32khz/pwm_counter[7]_i_2_n_0
    SLICE_X1Y113         LUT3 (Prop_lut3_I0_O)        0.113     1.244 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.244    audio_stuff/audio_at32khz/p_0_in[7]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.195     9.291    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                         clock pessimism              0.362     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.064     9.642    audio_stuff/audio_at32khz/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.528ns (45.703%)  route 0.627ns (54.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.627     0.615    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT4 (Prop_lut4_I2_O)        0.215     0.830 r  audio_stuff/audio_at32khz/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.830    audio_stuff/audio_at32khz/p_0_in[3]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.577    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030     9.607    audio_stuff/audio_at32khz/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.528ns (46.014%)  route 0.619ns (53.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.619     0.607    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT6 (Prop_lut6_I3_O)        0.215     0.822 r  audio_stuff/audio_at32khz/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.822    audio_stuff/audio_at32khz/p_0_in[5]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.577    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.032     9.609    audio_stuff/audio_at32khz/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.532ns (45.891%)  route 0.627ns (54.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.627     0.615    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.219     0.834 r  audio_stuff/audio_at32khz/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.834    audio_stuff/audio_at32khz/p_0_in[4]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.577    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.064     9.641    audio_stuff/audio_at32khz/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.641    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.438ns (45.387%)  route 0.527ns (54.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.527     0.543    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT1 (Prop_lut1_I0_O)        0.097     0.640 r  audio_stuff/audio_at32khz/pwm_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.640    audio_stuff/audio_at32khz/pwm_counter[0]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.600    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032     9.632    audio_stuff/audio_at32khz/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.438ns (45.709%)  route 0.520ns (54.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.520     0.536    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT2 (Prop_lut2_I0_O)        0.097     0.633 r  audio_stuff/audio_at32khz/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.633    audio_stuff/audio_at32khz/p_0_in[1]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.600    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030     9.630    audio_stuff/audio_at32khz/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  8.997    

Slack (MET) :             9.031ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.438ns (45.709%)  route 0.520ns (54.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.520     0.536    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT3 (Prop_lut3_I0_O)        0.097     0.633 r  audio_stuff/audio_at32khz/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.633    audio_stuff/audio_at32khz/p_0_in[2]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.600    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064     9.664    audio_stuff/audio_at32khz/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  9.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.227ns (73.958%)  route 0.080ns (26.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/Q
                         net (fo=5, routed)           0.080    -0.362    audio_stuff/audio_at32khz/pwm_counter_reg__0[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.099    -0.263 r  audio_stuff/audio_at32khz/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    audio_stuff/audio_at32khz/p_0_in[5]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.092    -0.404    audio_stuff/audio_at32khz/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.183ns (52.584%)  route 0.165ns (47.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.264    audio_stuff/audio_at32khz/pwm_counter_reg__0[6]
    SLICE_X1Y113         LUT3 (Prop_lut3_I1_O)        0.042    -0.222 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    audio_stuff/audio_at32khz/p_0_in[7]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.107    -0.389    audio_stuff/audio_at32khz/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.946%)  route 0.182ns (49.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.182    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y114         LUT5 (Prop_lut5_I2_O)        0.048    -0.199 r  audio_stuff/audio_at32khz/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    audio_stuff/audio_at32khz/p_0_in[4]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.107    -0.374    audio_stuff/audio_at32khz/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.059%)  route 0.183ns (49.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y115         LUT3 (Prop_lut3_I1_O)        0.042    -0.205 r  audio_stuff/audio_at32khz/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio_stuff/audio_at32khz/p_0_in[2]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.107    -0.389    audio_stuff/audio_at32khz/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.989%)  route 0.165ns (47.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.264    audio_stuff/audio_at32khz/pwm_counter_reg__0[6]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  audio_stuff/audio_at32khz/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    audio_stuff/audio_at32khz/p_0_in[6]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.091    -0.405    audio_stuff/audio_at32khz/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.546%)  route 0.182ns (49.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.182    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.045    -0.202 r  audio_stuff/audio_at32khz/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    audio_stuff/audio_at32khz/p_0_in[3]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091    -0.390    audio_stuff/audio_at32khz/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.465%)  route 0.183ns (49.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  audio_stuff/audio_at32khz/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    audio_stuff/audio_at32khz/p_0_in[1]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.091    -0.405    audio_stuff/audio_at32khz/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.795%)  route 0.259ns (58.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.259    -0.170    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 r  audio_stuff/audio_at32khz/pwm_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    audio_stuff/audio_at32khz/pwm_counter[0]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.092    -0.404    audio_stuff/audio_at32khz/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/PWM_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.368ns (37.975%)  route 0.601ns (62.025%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/Q
                         net (fo=3, routed)           0.159    -0.283    audio_stuff/audio_at32khz/pwm_counter_reg__0[7]
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.103    -0.180 r  audio_stuff/audio_at32khz/PWM_out0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.180    audio_stuff/audio_at32khz/PWM_out0_carry_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.088 r  audio_stuff/audio_at32khz/PWM_out0_carry/CO[3]
                         net (fo=1, routed)           0.273     0.184    audio_stuff/audio_at32khz/PWM_out0_carry_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.045     0.229 r  audio_stuff/audio_at32khz/PWM_out_i_1/O
                         net (fo=1, routed)           0.169     0.399    audio_stuff/audio_at32khz/PWM_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.867    -0.806    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X0Y112         FDRE (Hold_fdre_C_R)        -0.018    -0.498    audio_stuff/audio_at32khz/PWM_out_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.897    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       34.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.926ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[6]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.095    39.538    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.165    sd_read_write/byte_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         39.165    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.926    

Slack (MET) :             34.926ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.095    39.538    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.165    sd_read_write/byte_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         39.165    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.926    

Slack (MET) :             34.926ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.956ns (20.928%)  route 3.612ns (79.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.462     4.239    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.095    39.538    
    SLICE_X84Y120        FDRE (Setup_fdre_C_R)       -0.373    39.165    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         39.165    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 34.926    

Slack (MET) :             35.031ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[2]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.095    39.539    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.166    sd_read_write/byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         39.166    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.031    

Slack (MET) :             35.031ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.095    39.539    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.166    sd_read_write/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         39.166    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.031    

Slack (MET) :             35.031ns  (required time - arrival time)
  Source:                 sd_read_write/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.956ns (21.413%)  route 3.509ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.288    -0.329    sd_read_write/clk_out1
    SLICE_X88Y123        FDRE                                         r  sd_read_write/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     0.064 f  sd_read_write/state_reg[4]/Q
                         net (fo=51, routed)          1.270     1.334    sd_read_write/state_reg_n_0_[4]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.116     1.450 f  sd_read_write/recv_data[0]_i_2/O
                         net (fo=2, routed)           0.720     2.170    sd_read_write/recv_data[0]_i_2_n_0
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.253     2.423 r  sd_read_write/byte_counter[8]_i_5/O
                         net (fo=1, routed)           0.399     2.822    sd_read_write/byte_counter[8]_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I1_O)        0.097     2.919 r  sd_read_write/byte_counter[8]_i_2/O
                         net (fo=11, routed)          0.761     3.680    sd_read_write/byte_counter[8]_i_2_n_0
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.097     3.777 r  sd_read_write/byte_counter[8]_i_1/O
                         net (fo=7, routed)           0.358     4.135    sd_read_write/byte_counter[8]_i_1_n_0
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X84Y119        FDRE                                         r  sd_read_write/byte_counter_reg[4]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.095    39.539    
    SLICE_X84Y119        FDRE (Setup_fdre_C_R)       -0.373    39.166    sd_read_write/byte_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         39.166    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 35.031    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.394ns (31.358%)  route 3.051ns (68.642%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.291    -0.326    sd_read_write/clk_out1
    SLICE_X88Y121        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.361     0.035 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.630     0.665    sd_read_write/bit_counter[2]
    SLICE_X89Y121        LUT4 (Prop_lut4_I3_O)        0.203     0.868 f  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.516     1.384    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X89Y120        LUT5 (Prop_lut5_I4_O)        0.239     1.623 r  sd_read_write/bit_counter[9]_i_4/O
                         net (fo=2, routed)           0.274     1.898    sd_read_write/bit_counter[9]_i_4_n_0
    SLICE_X89Y121        LUT3 (Prop_lut3_I0_O)        0.105     2.003 r  sd_read_write/cs_i_4/O
                         net (fo=10, routed)          0.728     2.730    sd_read_write/cs_i_4_n_0
    SLICE_X86Y121        LUT5 (Prop_lut5_I0_O)        0.247     2.977 f  sd_read_write/cmd_out[39]_i_3/O
                         net (fo=1, routed)           0.306     3.283    sd_read_write/cmd_out[39]_i_3_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.239     3.522 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.597     4.119    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         1.186    39.282    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.346    39.628    
                         clock uncertainty           -0.095    39.533    
    SLICE_X84Y125        FDRE (Setup_fdre_C_R)       -0.373    39.160    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 35.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 julian_color/test_color/hsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/hsync_pre_delay_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.905%)  route 0.111ns (44.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.597    -0.567    julian_color/test_color/clk_out1
    SLICE_X3Y142         FDRE                                         r  julian_color/test_color/hsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  julian_color/test_color/hsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.111    -0.315    julian_color/test_color/hsync_pre_delay
    SLICE_X0Y141         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.870    -0.803    julian_color/test_color/clk_out1
    SLICE_X0Y141         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.070    -0.387    julian_color/test_color/hsync_pre_delay_2_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.246ns (78.978%)  route 0.065ns (21.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.591    -0.573    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  sd_read_write/byte_counter_reg[7]/Q
                         net (fo=7, routed)           0.065    -0.360    sd_read_write/byte_counter[7]
    SLICE_X84Y120        LUT6 (Prop_lut6_I4_O)        0.098    -0.262 r  sd_read_write/byte_counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.262    sd_read_write/byte_counter[8]_i_3_n_0
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.860    -0.812    sd_read_write/clk_out1
    SLICE_X84Y120        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.239    -0.573    
                         clock uncertainty            0.095    -0.479    
    SLICE_X84Y120        FDRE (Hold_fdre_C_D)         0.121    -0.358    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.520%)  route 0.115ns (35.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X84Y121        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.115    -0.295    sd_read_write/cmd_out[44]
    SLICE_X86Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.250 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sd_read_write/cmd_out_0[45]
    SLICE_X86Y120        FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861    -0.811    sd_read_write/clk_out1
    SLICE_X86Y120        FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.095    -0.442    
    SLICE_X86Y120        FDRE (Hold_fdre_C_D)         0.091    -0.351    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 julian_color/test_color/vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/vsync_pre_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.344%)  route 0.122ns (39.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.596    -0.568    julian_color/test_color/clk_out1
    SLICE_X4Y142         FDRE                                         r  julian_color/test_color/vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  julian_color/test_color/vcount_reg[10]/Q
                         net (fo=3, routed)           0.122    -0.305    julian_color/test_color/vcount_reg[10]
    SLICE_X5Y141         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  julian_color/test_color/vsync_pre_delay_i_1/O
                         net (fo=1, routed)           0.000    -0.260    julian_color/test_color/vsync_pre_delay_i_1_n_0
    SLICE_X5Y141         FDRE                                         r  julian_color/test_color/vsync_pre_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.866    -0.806    julian_color/test_color/clk_out1
    SLICE_X5Y141         FDRE                                         r  julian_color/test_color/vsync_pre_delay_reg/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.091    -0.367    julian_color/test_color/vsync_pre_delay_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y122        FDRE (Prop_fdre_C_Q)         0.148    -0.426 r  sd_read_write/cmd_out_reg[38]/Q
                         net (fo=1, routed)           0.091    -0.336    sd_read_write/cmd_out[38]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.101    -0.235 r  sd_read_write/cmd_out[39]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sd_read_write/cmd_out[39]_i_2_n_0
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.240    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.131    -0.349    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.148    -0.429 r  sd_read_write/cmd_out_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.339    sd_read_write/cmd_out[18]
    SLICE_X84Y125        LUT2 (Prop_lut2_I0_O)        0.101    -0.238 r  sd_read_write/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    sd_read_write/cmd_out[19]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X84Y125        FDRE                                         r  sd_read_write/cmd_out_reg[19]/C
                         clock pessimism              0.240    -0.577    
                         clock uncertainty            0.095    -0.483    
    SLICE_X84Y125        FDRE (Hold_fdre_C_D)         0.131    -0.352    sd_read_write/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.134%)  route 0.112ns (34.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.592    -0.572    sd_read_write/clk_out1
    SLICE_X88Y120        FDRE                                         r  sd_read_write/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  sd_read_write/bit_counter_reg[4]/Q
                         net (fo=6, routed)           0.112    -0.296    sd_read_write/bit_counter[4]
    SLICE_X89Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.251 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X89Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861    -0.811    sd_read_write/clk_out1
    SLICE_X89Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.095    -0.465    
    SLICE_X89Y120        FDRE (Hold_fdre_C_D)         0.092    -0.373    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y123        FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  sd_read_write/cmd_out_reg[30]/Q
                         net (fo=1, routed)           0.082    -0.366    sd_read_write/cmd_out[30]
    SLICE_X83Y123        LUT2 (Prop_lut2_I0_O)        0.098    -0.268 r  sd_read_write/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sd_read_write/cmd_out[31]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.856    -0.816    sd_read_write/clk_out1
    SLICE_X83Y123        FDRE                                         r  sd_read_write/cmd_out_reg[31]/C
                         clock pessimism              0.240    -0.576    
                         clock uncertainty            0.095    -0.482    
    SLICE_X83Y123        FDRE (Hold_fdre_C_D)         0.092    -0.390    sd_read_write/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.425%)  route 0.082ns (26.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  sd_read_write/cmd_out_reg[9]/Q
                         net (fo=1, routed)           0.082    -0.367    sd_read_write/cmd_out[9]
    SLICE_X85Y125        LUT2 (Prop_lut2_I0_O)        0.098    -0.269 r  sd_read_write/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sd_read_write/cmd_out[10]_i_1_n_0
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X85Y125        FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.240    -0.577    
                         clock uncertainty            0.095    -0.483    
    SLICE_X85Y125        FDRE (Hold_fdre_C_D)         0.091    -0.392    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.441%)  route 0.130ns (36.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.590    -0.574    sd_read_write/clk_out1
    SLICE_X83Y122        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  sd_read_write/cmd_out_reg[33]/Q
                         net (fo=1, routed)           0.130    -0.316    sd_read_write/cmd_out[33]
    SLICE_X84Y122        LUT2 (Prop_lut2_I0_O)        0.098    -0.218 r  sd_read_write/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    sd_read_write/cmd_out[34]_i_1_n_0
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=177, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X84Y122        FDRE                                         r  sd_read_write/cmd_out_reg[34]/C
                         clock pessimism              0.253    -0.561    
                         clock uncertainty            0.095    -0.467    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.120    -0.347    sd_read_write/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        7.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/PWM_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.037ns (44.081%)  route 1.315ns (55.919%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 f  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.419     0.407    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.215     0.622 r  audio_stuff/audio_at32khz/PWM_out0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.622    audio_stuff/audio_at32khz/PWM_out0_carry_i_7_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.034 r  audio_stuff/audio_at32khz/PWM_out0_carry/CO[3]
                         net (fo=1, routed)           0.551     1.585    audio_stuff/audio_at32khz/PWM_out0_carry_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.097     1.682 r  audio_stuff/audio_at32khz/PWM_out_i_1/O
                         net (fo=1, routed)           0.345     2.027    audio_stuff/audio_at32khz/PWM_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.196     9.292    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/C
                         clock pessimism              0.362     9.654    
                         clock uncertainty           -0.074     9.579    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.314     9.265    audio_stuff/audio_at32khz/PWM_out_reg
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.535ns (34.438%)  route 1.019ns (65.562%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 9.291 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.722     0.738    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.097     0.835 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_2/O
                         net (fo=2, routed)           0.297     1.131    audio_stuff/audio_at32khz/pwm_counter[7]_i_2_n_0
    SLICE_X1Y113         LUT2 (Prop_lut2_I0_O)        0.097     1.228 r  audio_stuff/audio_at32khz/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.228    audio_stuff/audio_at32khz/p_0_in[6]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.195     9.291    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                         clock pessimism              0.362     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.030     9.608    audio_stuff/audio_at32khz/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.551ns (35.107%)  route 1.019ns (64.893%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 9.291 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.722     0.738    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.097     0.835 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_2/O
                         net (fo=2, routed)           0.297     1.131    audio_stuff/audio_at32khz/pwm_counter[7]_i_2_n_0
    SLICE_X1Y113         LUT3 (Prop_lut3_I0_O)        0.113     1.244 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.244    audio_stuff/audio_at32khz/p_0_in[7]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.195     9.291    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                         clock pessimism              0.362     9.653    
                         clock uncertainty           -0.074     9.578    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.064     9.642    audio_stuff/audio_at32khz/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.528ns (45.703%)  route 0.627ns (54.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.627     0.615    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT4 (Prop_lut4_I2_O)        0.215     0.830 r  audio_stuff/audio_at32khz/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.830    audio_stuff/audio_at32khz/p_0_in[3]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.577    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030     9.607    audio_stuff/audio_at32khz/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.528ns (46.014%)  route 0.619ns (53.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.619     0.607    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT6 (Prop_lut6_I3_O)        0.215     0.822 r  audio_stuff/audio_at32khz/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.822    audio_stuff/audio_at32khz/p_0_in[5]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.577    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.032     9.609    audio_stuff/audio_at32khz/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.532ns (45.891%)  route 0.627ns (54.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 9.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.313    -0.012 r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/Q
                         net (fo=7, routed)           0.627     0.615    audio_stuff/audio_at32khz/pwm_counter_reg__0[2]
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.219     0.834 r  audio_stuff/audio_at32khz/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.834    audio_stuff/audio_at32khz/p_0_in[4]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.194     9.290    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                         clock pessimism              0.362     9.652    
                         clock uncertainty           -0.074     9.577    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.064     9.641    audio_stuff/audio_at32khz/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.641    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.438ns (45.387%)  route 0.527ns (54.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 f  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.527     0.543    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT1 (Prop_lut1_I0_O)        0.097     0.640 r  audio_stuff/audio_at32khz/pwm_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.640    audio_stuff/audio_at32khz/pwm_counter[0]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.600    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032     9.632    audio_stuff/audio_at32khz/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.438ns (45.709%)  route 0.520ns (54.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.520     0.536    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT2 (Prop_lut2_I0_O)        0.097     0.633 r  audio_stuff/audio_at32khz/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.633    audio_stuff/audio_at32khz/p_0_in[1]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.600    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030     9.630    audio_stuff/audio_at32khz/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  8.997    

Slack (MET) :             9.031ns  (required time - arrival time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.438ns (45.709%)  route 0.520ns (54.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.292    -0.325    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.341     0.016 r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.520     0.536    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT3 (Prop_lut3_I0_O)        0.097     0.633 r  audio_stuff/audio_at32khz/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.633    audio_stuff/audio_at32khz/p_0_in[2]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           1.193     9.289    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                         clock pessimism              0.386     9.675    
                         clock uncertainty           -0.074     9.600    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.064     9.664    audio_stuff/audio_at32khz/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  9.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.227ns (73.958%)  route 0.080ns (26.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/Q
                         net (fo=5, routed)           0.080    -0.362    audio_stuff/audio_at32khz/pwm_counter_reg__0[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.099    -0.263 r  audio_stuff/audio_at32khz/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    audio_stuff/audio_at32khz/p_0_in[5]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[5]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.092    -0.404    audio_stuff/audio_at32khz/pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.183ns (52.584%)  route 0.165ns (47.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.264    audio_stuff/audio_at32khz/pwm_counter_reg__0[6]
    SLICE_X1Y113         LUT3 (Prop_lut3_I1_O)        0.042    -0.222 r  audio_stuff/audio_at32khz/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    audio_stuff/audio_at32khz/p_0_in[7]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.107    -0.389    audio_stuff/audio_at32khz/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.946%)  route 0.182ns (49.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.182    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y114         LUT5 (Prop_lut5_I2_O)        0.048    -0.199 r  audio_stuff/audio_at32khz/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    audio_stuff/audio_at32khz/p_0_in[4]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[4]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.107    -0.374    audio_stuff/audio_at32khz/pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.059%)  route 0.183ns (49.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y115         LUT3 (Prop_lut3_I1_O)        0.042    -0.205 r  audio_stuff/audio_at32khz/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    audio_stuff/audio_at32khz/p_0_in[2]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.107    -0.389    audio_stuff/audio_at32khz/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.989%)  route 0.165ns (47.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.264    audio_stuff/audio_at32khz/pwm_counter_reg__0[6]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.045    -0.219 r  audio_stuff/audio_at32khz/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    audio_stuff/audio_at32khz/p_0_in[6]
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[6]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.091    -0.405    audio_stuff/audio_at32khz/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.546%)  route 0.182ns (49.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.182    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.045    -0.202 r  audio_stuff/audio_at32khz/pwm_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    audio_stuff/audio_at32khz/p_0_in[3]
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.866    -0.807    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y114         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091    -0.390    audio_stuff/audio_at32khz/pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.465%)  route 0.183ns (49.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.247    audio_stuff/audio_at32khz/pwm_counter_reg__0[1]
    SLICE_X0Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  audio_stuff/audio_at32khz/pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    audio_stuff/audio_at32khz/p_0_in[1]
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.091    -0.405    audio_stuff/audio_at32khz/pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.795%)  route 0.259ns (58.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  audio_stuff/audio_at32khz/pwm_counter_reg[0]/Q
                         net (fo=9, routed)           0.259    -0.170    audio_stuff/audio_at32khz/pwm_counter_reg__0[0]
    SLICE_X0Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 r  audio_stuff/audio_at32khz/pwm_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    audio_stuff/audio_at32khz/pwm_counter[0]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.865    -0.808    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y115         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.092    -0.404    audio_stuff/audio_at32khz/pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/audio_at32khz/PWM_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.368ns (37.975%)  route 0.601ns (62.025%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.594    -0.570    audio_stuff/audio_at32khz/clk_out2
    SLICE_X1Y113         FDRE                                         r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  audio_stuff/audio_at32khz/pwm_counter_reg[7]/Q
                         net (fo=3, routed)           0.159    -0.283    audio_stuff/audio_at32khz/pwm_counter_reg__0[7]
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.103    -0.180 r  audio_stuff/audio_at32khz/PWM_out0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.180    audio_stuff/audio_at32khz/PWM_out0_carry_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.088 r  audio_stuff/audio_at32khz/PWM_out0_carry/CO[3]
                         net (fo=1, routed)           0.273     0.184    audio_stuff/audio_at32khz/PWM_out0_carry_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.045     0.229 r  audio_stuff/audio_at32khz/PWM_out_i_1/O
                         net (fo=1, routed)           0.169     0.399    audio_stuff/audio_at32khz/PWM_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=9, routed)           0.867    -0.806    audio_stuff/audio_at32khz/clk_out2
    SLICE_X0Y112         FDRE                                         r  audio_stuff/audio_at32khz/PWM_out_reg/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X0Y112         FDRE (Hold_fdre_C_R)        -0.018    -0.498    audio_stuff/audio_at32khz/PWM_out_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.897    





