<!DOCTYPE html>
<html lang="en" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Simulator Architecture | Celox</title>
    <meta name="description" content="JIT simulator for Veryl HDL">
    <meta name="generator" content="VitePress v1.6.4">
    <link rel="preload stylesheet" href="/celox/assets/style.BrLqw0ZG.css" as="style">
    <link rel="preload stylesheet" href="/celox/vp-icons.css" as="style">
    
    <script type="module" src="/celox/assets/app.CXRBC9i_.js"></script>
    <link rel="preload" href="/celox/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="modulepreload" href="/celox/assets/chunks/theme.NOI3VGi6.js">
    <link rel="modulepreload" href="/celox/assets/chunks/framework.ojwJKwrc.js">
    <link rel="modulepreload" href="/celox/assets/internals_architecture.md.00cIHfW1.lean.js">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"dark",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"><div class="Layout" data-v-78e6fd13><!--[--><!--]--><!--[--><span tabindex="-1" data-v-1cd3b672></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-1cd3b672>Skip to content</a><!--]--><!----><header class="VPNav" data-v-78e6fd13 data-v-17b4c5ed><div class="VPNavBar" data-v-17b4c5ed data-v-2bc63d22><div class="wrapper" data-v-2bc63d22><div class="container" data-v-2bc63d22><div class="title" data-v-2bc63d22><div class="VPNavBarTitle has-sidebar" data-v-2bc63d22 data-v-7f23c66b><a class="title" href="/celox/" data-v-7f23c66b><!--[--><!--]--><!----><span data-v-7f23c66b>Celox</span><!--[--><!--]--></a></div></div><div class="content" data-v-2bc63d22><div class="content-body" data-v-2bc63d22><!--[--><!--]--><div class="VPNavBarSearch search" data-v-2bc63d22><!----></div><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-2bc63d22 data-v-30290ed5><span id="main-nav-aria-label" class="visually-hidden" data-v-30290ed5> Main Navigation </span><!--[--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/guide/introduction.html" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Guide</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/api/" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>API</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink active" href="/celox/internals/architecture.html" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Internals</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/celox/benchmarks/" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>Benchmarks</span><!--]--></a><!--]--><!--[--><a class="VPLink link vp-external-link-icon VPNavBarMenuLink" href="https://github.com/celox-sim/celox" target="_blank" rel="noreferrer" tabindex="0" data-v-30290ed5 data-v-b9f4c034><!--[--><span data-v-b9f4c034>GitHub</span><!--]--></a><!--]--><!--]--></nav><div class="VPFlyout VPNavBarTranslations translations" data-v-2bc63d22 data-v-7aa4ad2b data-v-d547690c><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="Change language" data-v-d547690c><span class="text" data-v-d547690c><span class="vpi-languages option-icon" data-v-d547690c></span><!----><span class="vpi-chevron-down text-icon" data-v-d547690c></span></span></button><div class="menu" data-v-d547690c><div class="VPMenu" data-v-d547690c data-v-a4e30ba5><!----><!--[--><!--[--><div class="items" data-v-7aa4ad2b><p class="title" data-v-7aa4ad2b>English</p><!--[--><div class="VPMenuLink" data-v-7aa4ad2b data-v-54835435><a class="VPLink link" href="/celox/ja/internals/architecture.html" data-v-54835435><!--[--><span data-v-54835435>Japanese</span><!--]--></a></div><!--]--></div><!--]--><!--]--></div></div></div><div class="VPNavBarAppearance appearance" data-v-2bc63d22 data-v-2b9118fd><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="true" data-v-2b9118fd data-v-f97dd99a data-v-674b6c6b><span class="check" data-v-674b6c6b><span class="icon" data-v-674b6c6b><!--[--><span class="vpi-sun sun" data-v-f97dd99a></span><span class="vpi-moon moon" data-v-f97dd99a></span><!--]--></span></span></button></div><div class="VPSocialLinks VPNavBarSocialLinks social-links" data-v-2bc63d22 data-v-a6c2ce62 data-v-789d7690><!--[--><a class="VPSocialLink no-icon" href="https://github.com/celox-sim/celox" aria-label="github" target="_blank" rel="noopener" data-v-789d7690 data-v-3778120c><span class="vpi-social-github"></span></a><!--]--></div><div class="VPFlyout VPNavBarExtra extra" data-v-2bc63d22 data-v-cb87d0cc data-v-d547690c><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-d547690c><span class="vpi-more-horizontal icon" data-v-d547690c></span></button><div class="menu" data-v-d547690c><div class="VPMenu" data-v-d547690c data-v-a4e30ba5><!----><!--[--><!--[--><div class="group translations" data-v-cb87d0cc><p class="trans-title" data-v-cb87d0cc>English</p><!--[--><div class="VPMenuLink" data-v-cb87d0cc data-v-54835435><a class="VPLink link" href="/celox/ja/internals/architecture.html" data-v-54835435><!--[--><span data-v-54835435>Japanese</span><!--]--></a></div><!--]--></div><div class="group" data-v-cb87d0cc><div class="item appearance" data-v-cb87d0cc><p class="label" data-v-cb87d0cc>Appearance</p><div class="appearance-action" data-v-cb87d0cc><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="true" data-v-cb87d0cc data-v-f97dd99a data-v-674b6c6b><span class="check" data-v-674b6c6b><span class="icon" data-v-674b6c6b><!--[--><span class="vpi-sun sun" data-v-f97dd99a></span><span class="vpi-moon moon" data-v-f97dd99a></span><!--]--></span></span></button></div></div></div><div class="group" data-v-cb87d0cc><div class="item social-links" data-v-cb87d0cc><div class="VPSocialLinks social-links-list" data-v-cb87d0cc data-v-789d7690><!--[--><a class="VPSocialLink no-icon" href="https://github.com/celox-sim/celox" aria-label="github" target="_blank" rel="noopener" data-v-789d7690 data-v-3778120c><span class="vpi-social-github"></span></a><!--]--></div></div></div><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-2bc63d22 data-v-554d65f5><span class="container" data-v-554d65f5><span class="top" data-v-554d65f5></span><span class="middle" data-v-554d65f5></span><span class="bottom" data-v-554d65f5></span></span></button></div></div></div></div><div class="divider" data-v-2bc63d22><div class="divider-line" data-v-2bc63d22></div></div></div><!----></header><div class="VPLocalNav has-sidebar empty" data-v-78e6fd13 data-v-7c6a6c5c><div class="container" data-v-7c6a6c5c><button class="menu" aria-expanded="false" aria-controls="VPSidebarNav" data-v-7c6a6c5c><span class="vpi-align-left menu-icon" data-v-7c6a6c5c></span><span class="menu-text" data-v-7c6a6c5c>Menu</span></button><div class="VPLocalNavOutlineDropdown" style="--vp-vh:0px;" data-v-7c6a6c5c data-v-7fbe56ad><button data-v-7fbe56ad>Return to top</button><!----></div></div></div><aside class="VPSidebar" data-v-78e6fd13 data-v-03a8afa2><div class="curtain" data-v-03a8afa2></div><nav class="nav" id="VPSidebarNav" aria-labelledby="sidebar-aria-label" tabindex="-1" data-v-03a8afa2><span class="visually-hidden" id="sidebar-aria-label" data-v-03a8afa2> Sidebar Navigation </span><!--[--><!--]--><!--[--><div class="no-transition group" data-v-aefa037f><section class="VPSidebarItem level-0 has-active" data-v-aefa037f data-v-3478fe6e><div class="item" role="button" tabindex="0" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><h2 class="text" data-v-3478fe6e>Internals</h2><!----></div><div class="items" data-v-3478fe6e><!--[--><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/architecture.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Architecture</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/ir-reference.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>IR Reference</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/optimizations.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Optimizations</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/four-state.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>4-State Simulation</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/combinational-analysis.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Combinational Analysis</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/cascade-limitations.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Cascade Limitations</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-3478fe6e data-v-3478fe6e><div class="item" data-v-3478fe6e><div class="indicator" data-v-3478fe6e></div><a class="VPLink link link" href="/celox/internals/status.html" data-v-3478fe6e><!--[--><p class="text" data-v-3478fe6e>Status</p><!--]--></a><!----></div><!----></div><!--]--></div></section></div><!--]--><!--[--><!--]--></nav></aside><div class="VPContent has-sidebar" id="VPContent" data-v-78e6fd13 data-v-b96f5c59><div class="VPDoc has-sidebar has-aside" data-v-b96f5c59 data-v-f11b51ce><!--[--><!--]--><div class="container" data-v-f11b51ce><div class="aside" data-v-f11b51ce><div class="aside-curtain" data-v-f11b51ce></div><div class="aside-container" data-v-f11b51ce><div class="aside-content" data-v-f11b51ce><div class="VPDocAside" data-v-f11b51ce data-v-af4dcdc7><!--[--><!--]--><!--[--><!--]--><nav aria-labelledby="doc-outline-aria-label" class="VPDocAsideOutline" data-v-af4dcdc7 data-v-a2659a06><div class="content" data-v-a2659a06><div class="outline-marker" data-v-a2659a06></div><div aria-level="2" class="outline-title" id="doc-outline-aria-label" role="heading" data-v-a2659a06>On this page</div><ul class="VPDocOutlineItem root" data-v-a2659a06 data-v-acb09b19><!--[--><!--]--></ul></div></nav><!--[--><!--]--><div class="spacer" data-v-af4dcdc7></div><!--[--><!--]--><!----><!--[--><!--]--><!--[--><!--]--></div></div></div></div><div class="content" data-v-f11b51ce><div class="content-container" data-v-f11b51ce><!--[--><!--]--><main class="main" data-v-f11b51ce><div style="position:relative;" class="vp-doc _celox_internals_architecture" data-v-f11b51ce><div><h1 id="simulator-architecture" tabindex="-1">Simulator Architecture <a class="header-anchor" href="#simulator-architecture" aria-label="Permalink to &quot;Simulator Architecture&quot;">​</a></h1><p>Celox is an engine that generates JIT-compiled native code from Veryl RTL and executes cycle-based simulation.</p><h2 id="design-philosophy-and-target" tabindex="-1">Design Philosophy and Target <a class="header-anchor" href="#design-philosophy-and-target" aria-label="Permalink to &quot;Design Philosophy and Target&quot;">​</a></h2><p>This simulator is designed with the goal of <strong>maximizing verification efficiency for modern synchronous circuit designs (RTL)</strong>.</p><ul><li><strong>RTL-focused</strong>: Physical timing reproduction that trades off against simulation speed -- such as gate-level delays (# delays) and detailed delta-cycle behavior -- is intentionally simplified by restricting the design scope to RTL-level logic verification.</li><li><strong>Performance-first</strong>: Rather than interpreter-style emulation, the simulator JIT-compiles from SIR (Simulator IR) to achieve execution throughput close to native code.</li><li><strong>Consistency as a design goal</strong>: Mechanisms such as &quot;multi-phase evaluation&quot; and &quot;cascade clock detection&quot; have been designed and implemented to guarantee consistency for challenges encountered in real RTL designs, such as multi-clock domains and zero-delay clock trees. However, there are currently <a href="./cascade-limitations.html">race condition limitations under certain conditions</a>.</li></ul><h2 id="compilation-pipeline" tabindex="-1">Compilation Pipeline <a class="header-anchor" href="#compilation-pipeline" aria-label="Permalink to &quot;Compilation Pipeline&quot;">​</a></h2><p>The transformation from Veryl source code to execution consists of the following three major phases.</p><ol><li><p><strong>Frontend (Parser/Analyzer)</strong>:</p><ul><li>Parses Veryl source and generates the analyzer IR.</li><li><code>parser::parse_ir</code> takes this as input and converts each module into a <code>SimModule</code> (a struct containing SLT (logic expressions) and SIR (instruction sequences)).</li></ul></li><li><p><strong>Middle-end (Flattening/Scheduling)</strong>:</p><ul><li><strong>Flattening</strong>: Flattens the instance hierarchy and converts module-local <code>VarId</code>s into global <code>AbsoluteAddr</code>s. Port connections are converted into <code>LogicPath</code>s.</li><li><strong>Atomization</strong>: Splits <code>LogicPath</code>s at bit boundaries (atoms) to analyze dependencies at bit-level precision.</li><li><strong>Scheduling</strong>: Topologically sorts the split atoms to determine the execution order of combinational logic.</li></ul></li><li><p><strong>Backend (JIT Compilation)</strong>:</p><ul><li><strong>Memory Layout</strong>: Determines memory offsets for all variables and places them on a single memory buffer.</li><li><strong>JIT Engine</strong>: Uses <a href="https://cranelift.dev/" target="_blank" rel="noreferrer">Cranelift</a> to compile SIR into native machine code.</li><li><strong>Runtime</strong>: Manages compiled function pointers as <code>EventRef</code>s and executes the simulation.</li></ul></li></ol><h2 id="memory-model" tabindex="-1">Memory Model <a class="header-anchor" href="#memory-model" aria-label="Permalink to &quot;Memory Model&quot;">​</a></h2><p>The simulator employs a <strong>two-region model on a single memory buffer</strong>.</p><ul><li><strong>Stable region</strong>: Holds the current committed values. Combinational logic inputs and outputs reference this region.</li><li><strong>Working region</strong>: Temporarily holds the next state of flip-flops.</li><li><strong>SignalRef</strong>: A handle that caches offsets and metadata, enabling direct memory access without going through a <code>HashMap</code>.</li></ul><h2 id="execution-control-logic" tabindex="-1">Execution Control Logic <a class="header-anchor" href="#execution-control-logic" aria-label="Permalink to &quot;Execution Control Logic&quot;">​</a></h2><p><code>Simulation::step</code> advances the simulation time by one step using the following flow.</p><ol><li><strong>Event extraction</strong>: Retrieves all events occurring at the current time (such as clock changes) from the scheduler.</li><li><strong>Clock edge detection</strong>: <ul><li>Previous values are retained in a <code>BitSet</code> and compared with the updated values to determine <code>posedge</code> / <code>negedge</code>.</li><li>Based on <code>DomainKind</code>, checks whether the target flip-flop groups have been triggered.</li></ul></li><li><strong>Silent edge skipping</strong>: When a signal value has changed but the flip-flop trigger condition is not met (e.g., a falling edge when a rising edge is specified), unnecessary flip-flop evaluation is skipped.</li><li><strong>Multi-phase evaluation</strong>: <ul><li>When multiple domains are triggered simultaneously, to maintain consistency as an event-driven model, next-state computation via <code>eval_only</code> is first performed across all domains. Then, after all computations are complete, values are written to the Stable region all at once via <code>apply</code>. This avoids value inconsistencies between simultaneously occurring events.</li></ul></li><li><strong>Cascade clock detection</strong>: <ul><li>To handle cases where a flip-flop output serves as the clock for another flip-flop (zero-delay clock tree), clock signal changes are re-scanned after domain evaluation, and evaluation is repeated until the state stabilizes.</li></ul></li></ol><h2 id="related-components" tabindex="-1">Related Components <a class="header-anchor" href="#related-components" aria-label="Permalink to &quot;Related Components&quot;">​</a></h2><ul><li><strong><code>JitBackend</code></strong>: Holds compiled function pointers (<code>SimFunc</code>) and invokes them directly through <code>EventRef</code>.</li><li><strong><code>Scheduler</code></strong>: Manages events using a <code>BinaryHeap</code> and dispatches them in chronological order.</li><li><strong><code>VcdWriter</code></strong>: Records signal changes during simulation in VCD format.</li></ul></div></div></main><footer class="VPDocFooter" data-v-f11b51ce data-v-b4c0708c><!--[--><!--]--><!----><nav class="prev-next" aria-labelledby="doc-footer-aria-label" data-v-b4c0708c><span class="visually-hidden" id="doc-footer-aria-label" data-v-b4c0708c>Pager</span><div class="pager" data-v-b4c0708c><!----></div><div class="pager" data-v-b4c0708c><a class="VPLink link pager-link next" href="/celox/internals/ir-reference.html" data-v-b4c0708c><!--[--><span class="desc" data-v-b4c0708c>Next page</span><span class="title" data-v-b4c0708c>IR Reference</span><!--]--></a></div></nav></footer><!--[--><!--]--></div></div></div><!--[--><!--]--></div></div><!----><!--[--><!--]--></div></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"api_index.md\":\"hM18XMJy\",\"api_index_classes_simulation.md\":\"lQbT_-gB\",\"api_index_classes_simulationtimeouterror.md\":\"DnW2lB_g\",\"api_index_classes_simulator.md\":\"DMLEF6RQ\",\"api_index_functions_fourstate.md\":\"DYgplSDp\",\"api_index_functions_isfourstatevalue.md\":\"CH-7tjzy\",\"api_index_index.md\":\"Cf4tZd4M\",\"api_index_interfaces_eventhandle.md\":\"DDYEp-S0\",\"api_index_interfaces_fourstatevalue.md\":\"bv22S2IQ\",\"api_index_interfaces_loopbreak.md\":\"WTQbiyTq\",\"api_index_interfaces_moduledefinition.md\":\"hl9U6iV3\",\"api_index_interfaces_portinfo.md\":\"ClHZ4bko\",\"api_index_interfaces_simulatoroptions.md\":\"Di91nitv\",\"api_index_interfaces_trueloopspec.md\":\"CUUPSgma\",\"api_index_variables_x.md\":\"C9fL5rHK\",\"api_matchers_functions_fourstateref.md\":\"DbeMgjwZ\",\"api_matchers_functions_setupmatchers.md\":\"DJpP77xA\",\"api_matchers_index.md\":\"GOj45ELh\",\"api_matchers_interfaces_fourstateref.md\":\"CknmNfkg\",\"benchmarks_index.md\":\"a9Diu53O\",\"four_state_test_plan.md\":\"CXicuy-I\",\"guide_four-state.md\":\"Id0i9mMa\",\"guide_getting-started.md\":\"B8pc50-W\",\"guide_introduction.md\":\"CY92ME8Q\",\"guide_type-conversion.md\":\"C2hVGYP6\",\"guide_vite-plugin.md\":\"DuqBj5Xj\",\"guide_writing-tests.md\":\"DsSgVYSp\",\"index.md\":\"wqRbgMYo\",\"internals_architecture.md\":\"00cIHfW1\",\"internals_cascade-limitations.md\":\"C574WZFl\",\"internals_combinational-analysis.md\":\"BWik8bCz\",\"internals_four-state.md\":\"IXE4bhzu\",\"internals_ir-reference.md\":\"Deqwt-jg\",\"internals_optimizations.md\":\"BfDu_kPw\",\"internals_status.md\":\"DfHIKMxH\",\"ja_benchmarks_index.md\":\"DvdBjwiG\",\"ja_guide_four-state.md\":\"Dsh7cpnR\",\"ja_guide_getting-started.md\":\"Bu1mZxCe\",\"ja_guide_introduction.md\":\"dS6uHIfS\",\"ja_guide_type-conversion.md\":\"BaYO53iT\",\"ja_guide_vite-plugin.md\":\"hEJXH7gj\",\"ja_guide_writing-tests.md\":\"BFwHHwo8\",\"ja_index.md\":\"BzISeC8_\",\"ts_testbench_gap_analysis.md\":\"Drn0aM23\",\"ts_testbench_implementation_plan.md\":\"BdNhtF03\",\"ts_testbench_vision.md\":\"Brj-MiwV\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"Celox\",\"description\":\"JIT simulator for Veryl HDL\",\"base\":\"/celox/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":\"dark\",\"themeConfig\":{\"nav\":[{\"text\":\"Guide\",\"link\":\"/guide/introduction\"},{\"text\":\"API\",\"link\":\"/api/\"},{\"text\":\"Internals\",\"link\":\"/internals/architecture\"},{\"text\":\"Benchmarks\",\"link\":\"/benchmarks/\"},{\"text\":\"GitHub\",\"link\":\"https://github.com/celox-sim/celox\"}],\"sidebar\":{\"/guide/\":[{\"text\":\"Guide\",\"items\":[{\"text\":\"Introduction\",\"link\":\"/guide/introduction\"},{\"text\":\"Getting Started\",\"link\":\"/guide/getting-started\"},{\"text\":\"Writing Tests\",\"link\":\"/guide/writing-tests\"},{\"text\":\"4-State Simulation\",\"link\":\"/guide/four-state\"},{\"text\":\"Type Conversion\",\"link\":\"/guide/type-conversion\"},{\"text\":\"Vite Plugin\",\"link\":\"/guide/vite-plugin\"},{\"text\":\"Benchmarks\",\"link\":\"/benchmarks/\"}]}],\"/api/\":[{\"text\":\"API Reference\",\"items\":[{\"text\":\"index\",\"link\":\"/api/index/\",\"collapsed\":true,\"items\":[{\"text\":\"Classes\",\"collapsed\":true,\"items\":[{\"text\":\"Simulation\",\"link\":\"/api/index/classes/Simulation.md\"},{\"text\":\"SimulationTimeoutError\",\"link\":\"/api/index/classes/SimulationTimeoutError.md\"},{\"text\":\"Simulator\",\"link\":\"/api/index/classes/Simulator.md\"}]},{\"text\":\"Interfaces\",\"collapsed\":true,\"items\":[{\"text\":\"EventHandle\",\"link\":\"/api/index/interfaces/EventHandle.md\"},{\"text\":\"FourStateValue\",\"link\":\"/api/index/interfaces/FourStateValue.md\"},{\"text\":\"LoopBreak\",\"link\":\"/api/index/interfaces/LoopBreak.md\"},{\"text\":\"ModuleDefinition\",\"link\":\"/api/index/interfaces/ModuleDefinition.md\"},{\"text\":\"PortInfo\",\"link\":\"/api/index/interfaces/PortInfo.md\"},{\"text\":\"SimulatorOptions\",\"link\":\"/api/index/interfaces/SimulatorOptions.md\"},{\"text\":\"TrueLoopSpec\",\"link\":\"/api/index/interfaces/TrueLoopSpec.md\"}]},{\"text\":\"Variables\",\"collapsed\":true,\"items\":[{\"text\":\"X\",\"link\":\"/api/index/variables/X.md\"}]},{\"text\":\"Functions\",\"collapsed\":true,\"items\":[{\"text\":\"FourState\",\"link\":\"/api/index/functions/FourState.md\"},{\"text\":\"isFourStateValue\",\"link\":\"/api/index/functions/isFourStateValue.md\"}]}]},{\"text\":\"matchers\",\"link\":\"/api/matchers/\",\"collapsed\":true,\"items\":[{\"text\":\"Interfaces\",\"collapsed\":true,\"items\":[{\"text\":\"FourStateRef\",\"link\":\"/api/matchers/interfaces/FourStateRef.md\"}]},{\"text\":\"Functions\",\"collapsed\":true,\"items\":[{\"text\":\"fourStateRef\",\"link\":\"/api/matchers/functions/fourStateRef.md\"},{\"text\":\"setupMatchers\",\"link\":\"/api/matchers/functions/setupMatchers.md\"}]}]}]}],\"/internals/\":[{\"text\":\"Internals\",\"items\":[{\"text\":\"Architecture\",\"link\":\"/internals/architecture\"},{\"text\":\"IR Reference\",\"link\":\"/internals/ir-reference\"},{\"text\":\"Optimizations\",\"link\":\"/internals/optimizations\"},{\"text\":\"4-State Simulation\",\"link\":\"/internals/four-state\"},{\"text\":\"Combinational Analysis\",\"link\":\"/internals/combinational-analysis\"},{\"text\":\"Cascade Limitations\",\"link\":\"/internals/cascade-limitations\"},{\"text\":\"Status\",\"link\":\"/internals/status\"}]}]},\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/celox-sim/celox\"}]},\"locales\":{\"root\":{\"label\":\"English\",\"lang\":\"en\"},\"ja\":{\"label\":\"Japanese\",\"lang\":\"ja\",\"themeConfig\":{\"nav\":[{\"text\":\"ガイド\",\"link\":\"/ja/guide/introduction\"},{\"text\":\"API\",\"link\":\"/api/\"},{\"text\":\"内部構造\",\"link\":\"/internals/architecture\"},{\"text\":\"ベンチマーク\",\"link\":\"/ja/benchmarks/\"},{\"text\":\"GitHub\",\"link\":\"https://github.com/celox-sim/celox\"}],\"sidebar\":{\"/ja/guide/\":[{\"text\":\"ガイド\",\"items\":[{\"text\":\"概要\",\"link\":\"/ja/guide/introduction\"},{\"text\":\"はじめる\",\"link\":\"/ja/guide/getting-started\"},{\"text\":\"テストの書き方\",\"link\":\"/ja/guide/writing-tests\"},{\"text\":\"4 値シミュレーション\",\"link\":\"/ja/guide/four-state\"},{\"text\":\"型変換\",\"link\":\"/ja/guide/type-conversion\"},{\"text\":\"Vite プラグイン\",\"link\":\"/ja/guide/vite-plugin\"}]}]}}}},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>