--------------------------------------------------------------------------------
Release 13.1 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.72 2011-02-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.813ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X25Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X24Y39.D3      net (fanout=3)        0.975   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X24Y39.D       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X25Y37.SR      net (fanout=3)        0.714   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X25Y37.CLK     Tsrck                 0.545   EMAC_0/cs_contr/U0/U_ICON/iSYNC
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      2.778ns (1.089ns logic, 1.689ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X26Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y39.A3      net (fanout=3)        1.121   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X26Y39.A       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X26Y32.CE      net (fanout=3)        0.830   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X26Y32.CLK     Tceck                 0.229   EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.773ns logic, 1.951ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X26Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y39.A3      net (fanout=3)        1.121   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X26Y39.A       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X26Y32.CE      net (fanout=3)        0.830   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X26Y32.CLK     Tceck                 0.229   EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.773ns logic, 1.951ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X23Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.414   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X24Y39.D3      net (fanout=3)        0.897   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X24Y39.D       Tilo                  0.087   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X23Y37.SR      net (fanout=3)        0.526   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X23Y37.CLK     Tcksr       (-Th)    -0.208   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.709ns logic, 1.423ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X23Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.414   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X24Y39.D3      net (fanout=3)        0.897   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X24Y39.D       Tilo                  0.087   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X23Y37.SR      net (fanout=3)        0.526   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X23Y37.CLK     Tcksr       (-Th)    -0.208   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.709ns logic, 1.423ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X23Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.414   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X24Y39.D3      net (fanout=3)        0.897   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X24Y39.D       Tilo                  0.087   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X23Y37.SR      net (fanout=3)        0.526   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X23Y37.CLK     Tcksr       (-Th)    -0.208   EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.709ns logic, 1.423ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.870ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y47.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y47.A4      net (fanout=3)        0.359   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X27Y47.CLK     Tas                   0.026   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD_n
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.476ns logic, 0.359ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X27Y47.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    EMAC_0/cs_contr/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD to EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.414   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y47.A4      net (fanout=3)        0.330   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X27Y47.CLK     Tah         (-Th)     0.197   EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD_n
                                                       EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.217ns logic, 0.330ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 120 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X10Y29.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.076ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Data Path Delay:      3.041ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Treg                  1.983   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X10Y29.SR      net (fanout=3)        0.511   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X10Y29.CLK     Tsrck                 0.547   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (2.530ns logic, 0.511ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.075ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Data Path Delay:      3.040ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Treg                  1.982   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X10Y29.SR      net (fanout=3)        0.511   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X10Y29.CLK     Tsrck                 0.547   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (2.529ns logic, 0.511ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X0Y39.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.074ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.039ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y34.AMUX     Treg                  1.983   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X0Y39.SR       net (fanout=3)        0.515   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X0Y39.CLK      Tsrck                 0.541   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (2.524ns logic, 0.515ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.073ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y34.AMUX     Treg                  1.982   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X0Y39.SR       net (fanout=3)        0.515   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X0Y39.CLK      Tsrck                 0.541   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (2.523ns logic, 0.515ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (SLICE_X10Y29.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.074ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Data Path Delay:      3.039ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Treg                  1.983   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X10Y29.SR      net (fanout=3)        0.511   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X10Y29.CLK     Tsrck                 0.545   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (2.528ns logic, 0.511ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.073ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Data Path Delay:      3.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Treg                  1.982   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X10Y29.SR      net (fanout=3)        0.511   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X10Y29.CLK     Tsrck                 0.545   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (2.527ns logic, 0.511ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X21Y29.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.451ns (datapath - clock path skew - uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.AQ      Tcko                  0.414   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X21Y29.A6      net (fanout=2)        0.269   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X21Y29.CLK     Tah         (-Th)     0.197   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.217ns logic, 0.269ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X14Y18.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.471ns (datapath - clock path skew - uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.506ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.DQ      Tcko                  0.433   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X14Y18.CX      net (fanout=1)        0.291   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X14Y18.CLK     Tckdi       (-Th)     0.218   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.215ns logic, 0.291ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X14Y12.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.480ns (datapath - clock path skew - uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.515ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising
  Destination Clock:    EMAC_0/tx_client_clk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.AQ      Tcko                  0.433   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X14Y12.AX      net (fanout=1)        0.311   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X14Y12.CLK     Tckdi       (-Th)     0.229   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (0.204ns logic, 0.311ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 274 paths analyzed, 259 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X14Y27.D4), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.921ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.886ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.450   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X11Y25.B1      net (fanout=2)        1.022   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X11Y25.AMUX    Topba                 0.371   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X14Y27.D4      net (fanout=1)        0.859   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X14Y27.CLK     Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (1.005ns logic, 1.881ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.787ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.752ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.AQ      Tcko                  0.471   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X11Y25.A1      net (fanout=1)        0.864   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X11Y25.AMUX    Tilo                  0.374   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X14Y27.D4      net (fanout=1)        0.859   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X14Y27.CLK     Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (1.029ns logic, 1.723ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.654ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.619ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.DQ      Tcko                  0.471   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X11Y25.A3      net (fanout=2)        0.731   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X11Y25.AMUX    Tilo                  0.374   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X14Y27.D4      net (fanout=1)        0.859   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X14Y27.CLK     Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.029ns logic, 1.590ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X14Y27.D2), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.903ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.868ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.471   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X13Y21.B1      net (fanout=1)        0.862   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X13Y21.AMUX    Topba                 0.371   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X14Y27.D2      net (fanout=1)        0.980   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X14Y27.CLK     Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.026ns logic, 1.842ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.876ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.841ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.450   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X13Y21.A1      net (fanout=1)        0.853   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X13Y21.AMUX    Tilo                  0.374   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X14Y27.D2      net (fanout=1)        0.980   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X14Y27.CLK     Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (1.008ns logic, 1.833ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.762ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.727ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.DQ      Tcko                  0.450   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X13Y21.A2      net (fanout=1)        0.739   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X13Y21.AMUX    Tilo                  0.374   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X14Y27.D2      net (fanout=1)        0.980   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X14Y27.CLK     Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (1.008ns logic, 1.719ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X14Y27.D6), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.496ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.461ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.450   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X11Y19.C2      net (fanout=1)        0.733   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X11Y19.CMUX    Tilo                  0.392   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X14Y27.D6      net (fanout=1)        0.702   EMAC_0/your_instance_name/N43
    SLICE_X14Y27.CLK     Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.461ns (1.026ns logic, 1.435ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.490ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.455ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.AQ      Tcko                  0.450   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X11Y19.D5      net (fanout=1)        0.730   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X11Y19.CMUX    Topdc                 0.389   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X14Y27.D6      net (fanout=1)        0.702   EMAC_0/your_instance_name/N43
    SLICE_X14Y27.CLK     Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.023ns logic, 1.432ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.381ns (data path - clock path skew + uncertainty)
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.346ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising
  Destination Clock:    EMAC_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.DQ      Tcko                  0.450   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR
    SLICE_X11Y19.D3      net (fanout=2)        0.621   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X11Y19.CMUX    Topdc                 0.389   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X14Y27.D6      net (fanout=1)        0.702   EMAC_0/your_instance_name/N43
    SLICE_X14Y27.CLK     Tas                   0.184   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.346ns (1.023ns logic, 1.323ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 2768 paths analyzed, 528 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.238ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg (SLICE_X29Y33.A5), 242 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.203ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 to EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOADOU1  Trcko_DOWA            2.180   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    SLICE_X43Y10.A2      net (fanout=1)        0.979   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<75>
    SLICE_X43Y10.A       Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_151
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_151
    SLICE_X42Y11.C2      net (fanout=1)        0.768   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_151
    SLICE_X42Y11.C       Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_16
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10
    SLICE_X42Y24.C2      net (fanout=1)        1.454   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10
    SLICE_X42Y24.CMUX    Tilo                  0.392   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X29Y33.B6      net (fanout=1)        0.898   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X29Y33.B       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC<15>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X29Y33.A5      net (fanout=1)        0.224   EMAC_0/CONTROL0<3>
    SLICE_X29Y33.CLK     Tas                   0.026   EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC<15>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.203ns (2.880ns logic, 4.323ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.128ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y1.DOPADOPU0Trcko_DOPAW           2.180   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X43Y7.C2       net (fanout=1)        0.965   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<71>
    SLICE_X43Y7.C        Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15
    SLICE_X42Y11.C4      net (fanout=1)        0.707   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15
    SLICE_X42Y11.C       Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_16
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10
    SLICE_X42Y24.C2      net (fanout=1)        1.454   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10
    SLICE_X42Y24.CMUX    Tilo                  0.392   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X29Y33.B6      net (fanout=1)        0.898   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X29Y33.B       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC<15>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X29Y33.A5      net (fanout=1)        0.224   EMAC_0/CONTROL0<3>
    SLICE_X29Y33.CLK     Tas                   0.026   EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC<15>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.128ns (2.880ns logic, 4.248ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.954ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y1.DOADOL3  Trcko_DOWA            2.180   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X43Y8.A3       net (fanout=1)        0.821   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<60>
    SLICE_X43Y8.A        Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_19
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_19
    SLICE_X42Y24.A3      net (fanout=1)        1.393   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_19
    SLICE_X42Y24.A       Tilo                  0.094   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13
    SLICE_X42Y24.D1      net (fanout=1)        0.741   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13
    SLICE_X42Y24.CMUX    Topdc                 0.389   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X29Y33.B6      net (fanout=1)        0.898   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X29Y33.B       Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC<15>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X29Y33.A5      net (fanout=1)        0.224   EMAC_0/CONTROL0<3>
    SLICE_X29Y33.CLK     Tas                   0.026   EMAC_0/cs_contr/U0/U_ICON/iTDO_VEC<15>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.954ns (2.877ns logic, 4.077ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y8.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.078ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X27Y32.DQ        Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X28Y31.A1        net (fanout=9)        1.342   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X28Y31.A         Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X27Y31.B5        net (fanout=1)        0.782   EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X27Y31.B         Tilo                  0.094   EMAC_0/CONTROL0<6>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y8.ENARDENL   net (fanout=20)       2.902   EMAC_0/CONTROL0<6>
    RAMB36_X1Y8.CLKARDCLKL Trcck_ENA             0.414   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        6.078ns (1.052ns logic, 5.026ns route)
                                                         (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      5.946ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X25Y37.AQ        Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/iSYNC
                                                         EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X27Y39.D6        net (fanout=2)        0.451   EMAC_0/cs_contr/U0/U_ICON/iSYNC
    SLICE_X27Y39.D         Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y31.B3        net (fanout=9)        1.541   EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y31.B         Tilo                  0.094   EMAC_0/CONTROL0<6>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y8.ENARDENL   net (fanout=20)       2.902   EMAC_0/CONTROL0<6>
    RAMB36_X1Y8.CLKARDCLKL Trcck_ENA             0.414   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        5.946ns (1.052ns logic, 4.894ns route)
                                                         (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      5.793ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X27Y32.CQ        Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X28Y31.A3        net (fanout=9)        1.057   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X28Y31.A         Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X27Y31.B5        net (fanout=1)        0.782   EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X27Y31.B         Tilo                  0.094   EMAC_0/CONTROL0<6>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y8.ENARDENL   net (fanout=20)       2.902   EMAC_0/CONTROL0<6>
    RAMB36_X1Y8.CLKARDCLKL Trcck_ENA             0.414   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        5.793ns (1.052ns logic, 4.741ns route)
                                                         (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y8.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.078ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X27Y32.DQ        Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X28Y31.A1        net (fanout=9)        1.342   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X28Y31.A         Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X27Y31.B5        net (fanout=1)        0.782   EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X27Y31.B         Tilo                  0.094   EMAC_0/CONTROL0<6>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y8.ENAU       net (fanout=20)       2.902   EMAC_0/CONTROL0<6>
    RAMB36_X1Y8.CLKARDCLKU Trcck_ENA             0.414   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        6.078ns (1.052ns logic, 5.026ns route)
                                                         (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      5.946ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X25Y37.AQ        Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/iSYNC
                                                         EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X27Y39.D6        net (fanout=2)        0.451   EMAC_0/cs_contr/U0/U_ICON/iSYNC
    SLICE_X27Y39.D         Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y31.B3        net (fanout=9)        1.541   EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y31.B         Tilo                  0.094   EMAC_0/CONTROL0<6>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y8.ENAU       net (fanout=20)       2.902   EMAC_0/CONTROL0<6>
    RAMB36_X1Y8.CLKARDCLKU Trcck_ENA             0.414   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        5.946ns (1.052ns logic, 4.894ns route)
                                                         (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      5.793ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 0.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X27Y32.CQ        Tcko                  0.450   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X28Y31.A3        net (fanout=9)        1.057   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X28Y31.A         Tilo                  0.094   EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X27Y31.B5        net (fanout=1)        0.782   EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X27Y31.B         Tilo                  0.094   EMAC_0/CONTROL0<6>
                                                         EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y8.ENAU       net (fanout=20)       2.902   EMAC_0/CONTROL0<6>
    RAMB36_X1Y8.CLKARDCLKU Trcck_ENA             0.414   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        5.793ns (1.052ns logic, 4.741ns route)
                                                         (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X13Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 30.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.BQ      Tcko                  0.433   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X13Y11.AX      net (fanout=1)        0.149   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X13Y11.CLK     Tckdi       (-Th)     0.229   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.204ns logic, 0.149ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X26Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 30.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y32.AQ      Tcko                  0.414   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X26Y32.BX      net (fanout=9)        0.201   EMAC_0/cs_contr/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X26Y32.CLK     Tckdi       (-Th)     0.231   EMAC_0/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
                                                       EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.183ns logic, 0.201ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X12Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/CONTROL0<0> rising at 30.000ns
  Destination Clock:    EMAC_0/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.433   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X12Y33.BX      net (fanout=1)        0.285   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X12Y33.CLK     Tckdi       (-Th)     0.242   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X1Y7.CLKARDCLKL
  Clock network: EMAC_0/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X1Y7.REGCLKARDRCLKL
  Clock network: EMAC_0/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X1Y6.CLKARDCLKL
  Clock network: EMAC_0/CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx0" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP "v5_emac_v1_5_clk_phy_rx0" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X2Y157.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X2Y139.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.631ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11 (SLICE_X52Y41.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y46.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y45.C5      net (fanout=2)        0.366   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y45.C       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X51Y42.A2      net (fanout=2)        0.895   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57
    SLICE_X51Y42.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X50Y43.D6      net (fanout=13)       0.517   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X50Y43.D       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr<9>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011
    SLICE_X52Y41.CE      net (fanout=4)        0.895   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X52Y41.CLK     Tceck                 0.226   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (0.958ns logic, 2.673ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X51Y39.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.383ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y46.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y45.C5      net (fanout=2)        0.366   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y45.C       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X51Y42.A2      net (fanout=2)        0.895   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57
    SLICE_X51Y42.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X50Y43.D6      net (fanout=13)       0.517   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X50Y43.D       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr<9>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011
    SLICE_X51Y39.CE      net (fanout=4)        0.644   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X51Y39.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (0.961ns logic, 2.422ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X51Y39.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.383ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y46.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y45.C5      net (fanout=2)        0.366   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X51Y45.C       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X51Y42.A2      net (fanout=2)        0.895   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57
    SLICE_X51Y42.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X50Y43.D6      net (fanout=13)       0.517   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X50Y43.D       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr<9>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011
    SLICE_X51Y39.CE      net (fanout=4)        0.644   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X51Y39.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (0.961ns logic, 2.422ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X35Y47.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.CQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X35Y47.DX      net (fanout=1)        0.275   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X35Y47.CLK     Tckdi       (-Th)     0.219   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.195ns logic, 0.275ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X40Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y39.AQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X40Y39.BX      net (fanout=1)        0.433   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X40Y39.CLK     Tckdi       (-Th)     0.242   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.172ns logic, 0.433ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X39Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.AQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe<0>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X39Y45.AX      net (fanout=1)        0.448   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe<0>
    SLICE_X39Y45.CLK     Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe<1>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.185ns logic, 0.448ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.115ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X45Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      -0.144ns (1.157 - 1.301)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y39.DQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X45Y40.DX      net (fanout=1)        0.484   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X45Y40.CLK     Tdick                 0.002   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.452ns logic, 0.484ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X44Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 0)
  Clock Path Skew:      -0.040ns (0.487 - 0.527)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X44Y40.AX      net (fanout=1)        0.500   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X44Y40.CLK     Tdick                -0.012   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.438ns logic, 0.500ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X46Y42.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.513 - 0.521)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y41.CQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X46Y42.CX      net (fanout=1)        0.490   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X46Y42.CLK     Tdick                 0.004   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.475ns logic, 0.490ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X44Y40.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.033ns (0.523 - 0.490)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.CQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X44Y40.CX      net (fanout=1)        0.272   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X44Y40.CLK     Tckdi       (-Th)     0.230   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.184ns logic, 0.272ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (SLICE_X44Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.033ns (0.523 - 0.490)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.DQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7
    SLICE_X44Y40.DX      net (fanout=1)        0.283   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X44Y40.CLK     Tckdi       (-Th)     0.230   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.184ns logic, 0.283ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X45Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.033ns (1.243 - 1.210)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y39.BQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X45Y40.BX      net (fanout=1)        0.286   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X45Y40.CLK     Tckdi       (-Th)     0.231   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.183ns logic, 0.286ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.987ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X14Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.528 - 0.541)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.CQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2
    SLICE_X14Y54.CX      net (fanout=1)        0.485   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<2>
    SLICE_X14Y54.CLK     Tdick                 0.004   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.454ns logic, 0.485ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X25Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.129 - 0.146)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y55.AQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X25Y53.BX      net (fanout=1)        0.464   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X25Y53.CLK     Tdick                -0.011   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.460ns logic, 0.464ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X13Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.139 - 0.149)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.DQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X13Y56.DX      net (fanout=1)        0.321   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X13Y56.CLK     Tdick                 0.002   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.473ns logic, 0.321ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X14Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.566 - 0.504)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.BQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X14Y54.BX      net (fanout=1)        0.302   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X14Y54.CLK     Tckdi       (-Th)     0.231   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X14Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.566 - 0.504)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.DQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X14Y54.DX      net (fanout=1)        0.302   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X14Y54.CLK     Tckdi       (-Th)     0.219   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.195ns logic, 0.302ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X14Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.566 - 0.504)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.AQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X14Y54.AX      net (fanout=1)        0.315   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X14Y54.CLK     Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.185ns logic, 0.315ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP "fe_TEMAC_tx_clk0" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH         50%;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.821ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.768 - 0.588)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y152.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        3.199   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.966ns (0.767ns logic, 3.199ns route)
                                                           (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.768 - 0.591)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y156.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<4>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        3.184   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.951ns (0.767ns logic, 3.184ns route)
                                                           (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.768 - 0.579)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y145.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<2>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        3.170   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.937ns (0.767ns logic, 3.170ns route)
                                                           (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXDV), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y139.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXDV  net (fanout=1)        1.844   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_VALID(-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.300ns (-0.544ns logic, 1.844ns route)
                                                           (-41.8% logic, 141.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y140.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<7>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7
    TEMAC_X0Y0.PHYEMAC0RXD7  net (fanout=1)        1.846   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<7>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_RXD (-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.302ns (-0.544ns logic, 1.846ns route)
                                                           (-41.8% logic, 141.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y138.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<6>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        1.848   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_RXD (-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.304ns (-0.544ns logic, 1.848ns route)
                                                           (-41.7% logic, 141.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X2Y157.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X2Y139.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk0" 8 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP 
"v5_emac_v1_5_gtp_clk" 7.7 ns HIGH         50%;

 17466013 paths analyzed, 10413 endpoints analyzed, 40 failing endpoints
 40 timing errors detected. (40 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.058ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/inst_async_trigger/rd_en_32b_fifos_3 (SLICE_X41Y103.A5), 383442 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          EMAC_0/inst_async_trigger/rd_en_32b_fifos_3 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.980ns (Levels of Logic = 13)
  Clock Path Skew:      -0.043ns (1.238 - 1.281)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y94.BQ      Tcko                  0.471   EMAC_0/inst_async_trigger/data_out_32bit_array<0><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X43Y94.B3      net (fanout=11)       0.656   EMAC_0/inst_async_trigger/data_out_32bit_array<0><1>
    SLICE_X43Y94.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/data_out_32bit_array<1><3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<1>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/data_out_32bit_array<1><15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
    SLICE_X38Y97.B5      net (fanout=1)        0.705   EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>
    SLICE_X38Y97.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.CIN    net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.AMUX   Tcina                 0.271   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
    SLICE_X42Y103.A1     net (fanout=1)        1.372   EMAC_0/inst_async_trigger/comp_0_3_addsub0001<24>
    SLICE_X42Y103.CMUX   Topac                 0.710   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<4>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A6     net (fanout=4)        0.302   EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00021
    SLICE_X42Y104.A3     net (fanout=2)        0.619   EMAC_0/inst_async_trigger/trigger_time_tmp_and0002
    SLICE_X42Y104.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X42Y104.C5     net (fanout=34)       0.445   EMAC_0/inst_async_trigger/N26
    SLICE_X42Y104.C      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0
    SLICE_X41Y103.A5     net (fanout=1)        0.368   N273
    SLICE_X41Y103.CLK    Tas                   0.026   EMAC_0/inst_async_trigger/rd_en_32b_fifos<3>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    -------------------------------------------------  ---------------------------
    Total                                      7.980ns (3.513ns logic, 4.467ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 (FF)
  Destination:          EMAC_0/inst_async_trigger/rd_en_32b_fifos_3 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.968ns (Levels of Logic = 12)
  Clock Path Skew:      -0.048ns (1.238 - 1.286)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 to EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y95.DQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<0><7>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7
    SLICE_X43Y95.D4      net (fanout=11)       0.878   EMAC_0/inst_async_trigger/data_out_32bit_array<0><7>
    SLICE_X43Y95.COUT    Topcyd                0.392   EMAC_0/inst_async_trigger/data_out_32bit_array<1><7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/data_out_32bit_array<1><15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
    SLICE_X38Y97.B5      net (fanout=1)        0.705   EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>
    SLICE_X38Y97.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.CIN    net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.AMUX   Tcina                 0.271   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
    SLICE_X42Y103.A1     net (fanout=1)        1.372   EMAC_0/inst_async_trigger/comp_0_3_addsub0001<24>
    SLICE_X42Y103.CMUX   Topac                 0.710   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<4>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A6     net (fanout=4)        0.302   EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00021
    SLICE_X42Y104.A3     net (fanout=2)        0.619   EMAC_0/inst_async_trigger/trigger_time_tmp_and0002
    SLICE_X42Y104.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X42Y104.C5     net (fanout=34)       0.445   EMAC_0/inst_async_trigger/N26
    SLICE_X42Y104.C      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0
    SLICE_X41Y103.A5     net (fanout=1)        0.368   N273
    SLICE_X41Y103.CLK    Tas                   0.026   EMAC_0/inst_async_trigger/rd_en_32b_fifos<3>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    -------------------------------------------------  ---------------------------
    Total                                      7.968ns (3.279ns logic, 4.689ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          EMAC_0/inst_async_trigger/rd_en_32b_fifos_3 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.968ns (Levels of Logic = 13)
  Clock Path Skew:      -0.043ns (1.238 - 1.281)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y94.BQ      Tcko                  0.471   EMAC_0/inst_async_trigger/data_out_32bit_array<0><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X43Y94.B3      net (fanout=11)       0.656   EMAC_0/inst_async_trigger/data_out_32bit_array<0><1>
    SLICE_X43Y94.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/data_out_32bit_array<1><3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<1>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/data_out_32bit_array<1><11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X38Y96.B5      net (fanout=1)        0.693   EMAC_0/inst_async_trigger/comp_0_3_addsub0000<9>
    SLICE_X38Y96.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/comp_0_3_addsub0000<9>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X38Y97.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X38Y97.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.CIN    net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.AMUX   Tcina                 0.271   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
    SLICE_X42Y103.A1     net (fanout=1)        1.372   EMAC_0/inst_async_trigger/comp_0_3_addsub0001<24>
    SLICE_X42Y103.CMUX   Topac                 0.710   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<4>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A6     net (fanout=4)        0.302   EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00021
    SLICE_X42Y104.A3     net (fanout=2)        0.619   EMAC_0/inst_async_trigger/trigger_time_tmp_and0002
    SLICE_X42Y104.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X42Y104.C5     net (fanout=34)       0.445   EMAC_0/inst_async_trigger/N26
    SLICE_X42Y104.C      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0
    SLICE_X41Y103.A5     net (fanout=1)        0.368   N273
    SLICE_X41Y103.CLK    Tas                   0.026   EMAC_0/inst_async_trigger/rd_en_32b_fifos<3>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3
    -------------------------------------------------  ---------------------------
    Total                                      7.968ns (3.513ns logic, 4.455ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/inst_async_trigger/trigger_time_tmp_2 (SLICE_X42Y107.C3), 174205 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_2 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.936ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (1.251 - 1.281)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to EMAC_0/inst_async_trigger/trigger_time_tmp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y94.BQ      Tcko                  0.471   EMAC_0/inst_async_trigger/data_out_32bit_array<0><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X43Y94.B3      net (fanout=11)       0.656   EMAC_0/inst_async_trigger/data_out_32bit_array<0><1>
    SLICE_X43Y94.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/data_out_32bit_array<1><3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<1>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/data_out_32bit_array<1><15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
    SLICE_X38Y97.B5      net (fanout=1)        0.705   EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>
    SLICE_X38Y97.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.CIN    net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.AMUX   Tcina                 0.271   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
    SLICE_X42Y103.A1     net (fanout=1)        1.372   EMAC_0/inst_async_trigger/comp_0_3_addsub0001<24>
    SLICE_X42Y103.CMUX   Topac                 0.710   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<4>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A6     net (fanout=4)        0.302   EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00021
    SLICE_X42Y104.A3     net (fanout=2)        0.619   EMAC_0/inst_async_trigger/trigger_time_tmp_and0002
    SLICE_X42Y104.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X42Y107.C3     net (fanout=34)       0.860   EMAC_0/inst_async_trigger/N26
    SLICE_X42Y107.CLK    Tas                   0.029   EMAC_0/inst_async_trigger/trigger_time_tmp<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<2>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_2
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (3.422ns logic, 4.514ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_2 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.924ns (Levels of Logic = 11)
  Clock Path Skew:      -0.035ns (1.251 - 1.286)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 to EMAC_0/inst_async_trigger/trigger_time_tmp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y95.DQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<0><7>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7
    SLICE_X43Y95.D4      net (fanout=11)       0.878   EMAC_0/inst_async_trigger/data_out_32bit_array<0><7>
    SLICE_X43Y95.COUT    Topcyd                0.392   EMAC_0/inst_async_trigger/data_out_32bit_array<1><7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/data_out_32bit_array<1><15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
    SLICE_X38Y97.B5      net (fanout=1)        0.705   EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>
    SLICE_X38Y97.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.CIN    net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.AMUX   Tcina                 0.271   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
    SLICE_X42Y103.A1     net (fanout=1)        1.372   EMAC_0/inst_async_trigger/comp_0_3_addsub0001<24>
    SLICE_X42Y103.CMUX   Topac                 0.710   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<4>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A6     net (fanout=4)        0.302   EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00021
    SLICE_X42Y104.A3     net (fanout=2)        0.619   EMAC_0/inst_async_trigger/trigger_time_tmp_and0002
    SLICE_X42Y104.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X42Y107.C3     net (fanout=34)       0.860   EMAC_0/inst_async_trigger/N26
    SLICE_X42Y107.CLK    Tas                   0.029   EMAC_0/inst_async_trigger/trigger_time_tmp<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<2>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_2
    -------------------------------------------------  ---------------------------
    Total                                      7.924ns (3.188ns logic, 4.736ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_2 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.924ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (1.251 - 1.281)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to EMAC_0/inst_async_trigger/trigger_time_tmp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y94.BQ      Tcko                  0.471   EMAC_0/inst_async_trigger/data_out_32bit_array<0><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X43Y94.B3      net (fanout=11)       0.656   EMAC_0/inst_async_trigger/data_out_32bit_array<0><1>
    SLICE_X43Y94.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/data_out_32bit_array<1><3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<1>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/data_out_32bit_array<1><11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X38Y96.B5      net (fanout=1)        0.693   EMAC_0/inst_async_trigger/comp_0_3_addsub0000<9>
    SLICE_X38Y96.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/comp_0_3_addsub0000<9>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X38Y97.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X38Y97.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.CIN    net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.AMUX   Tcina                 0.271   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
    SLICE_X42Y103.A1     net (fanout=1)        1.372   EMAC_0/inst_async_trigger/comp_0_3_addsub0001<24>
    SLICE_X42Y103.CMUX   Topac                 0.710   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<4>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A6     net (fanout=4)        0.302   EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00021
    SLICE_X42Y104.A3     net (fanout=2)        0.619   EMAC_0/inst_async_trigger/trigger_time_tmp_and0002
    SLICE_X42Y104.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X42Y107.C3     net (fanout=34)       0.860   EMAC_0/inst_async_trigger/N26
    SLICE_X42Y107.CLK    Tas                   0.029   EMAC_0/inst_async_trigger/trigger_time_tmp<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<2>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_2
    -------------------------------------------------  ---------------------------
    Total                                      7.924ns (3.422ns logic, 4.502ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/inst_async_trigger/trigger_time_tmp_3 (SLICE_X42Y107.D5), 174205 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_3 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.868ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (1.251 - 1.281)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to EMAC_0/inst_async_trigger/trigger_time_tmp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y94.BQ      Tcko                  0.471   EMAC_0/inst_async_trigger/data_out_32bit_array<0><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X43Y94.B3      net (fanout=11)       0.656   EMAC_0/inst_async_trigger/data_out_32bit_array<0><1>
    SLICE_X43Y94.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/data_out_32bit_array<1><3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<1>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/data_out_32bit_array<1><15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
    SLICE_X38Y97.B5      net (fanout=1)        0.705   EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>
    SLICE_X38Y97.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.CIN    net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.AMUX   Tcina                 0.271   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
    SLICE_X42Y103.A1     net (fanout=1)        1.372   EMAC_0/inst_async_trigger/comp_0_3_addsub0001<24>
    SLICE_X42Y103.CMUX   Topac                 0.710   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<4>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A6     net (fanout=4)        0.302   EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00021
    SLICE_X42Y104.A3     net (fanout=2)        0.619   EMAC_0/inst_async_trigger/trigger_time_tmp_and0002
    SLICE_X42Y104.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X42Y107.D5     net (fanout=34)       0.793   EMAC_0/inst_async_trigger/N26
    SLICE_X42Y107.CLK    Tas                   0.028   EMAC_0/inst_async_trigger/trigger_time_tmp<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<3>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_3
    -------------------------------------------------  ---------------------------
    Total                                      7.868ns (3.421ns logic, 4.447ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_3 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.856ns (Levels of Logic = 11)
  Clock Path Skew:      -0.035ns (1.251 - 1.286)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7 to EMAC_0/inst_async_trigger/trigger_time_tmp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y95.DQ      Tcko                  0.450   EMAC_0/inst_async_trigger/data_out_32bit_array<0><7>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7
    SLICE_X43Y95.D4      net (fanout=11)       0.878   EMAC_0/inst_async_trigger/data_out_32bit_array<0><7>
    SLICE_X43Y95.COUT    Topcyd                0.392   EMAC_0/inst_async_trigger/data_out_32bit_array<1><7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X43Y97.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/data_out_32bit_array<1><15>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<15>
    SLICE_X38Y97.B5      net (fanout=1)        0.705   EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>
    SLICE_X38Y97.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/comp_0_3_addsub0000<13>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.CIN    net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.AMUX   Tcina                 0.271   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
    SLICE_X42Y103.A1     net (fanout=1)        1.372   EMAC_0/inst_async_trigger/comp_0_3_addsub0001<24>
    SLICE_X42Y103.CMUX   Topac                 0.710   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<4>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A6     net (fanout=4)        0.302   EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00021
    SLICE_X42Y104.A3     net (fanout=2)        0.619   EMAC_0/inst_async_trigger/trigger_time_tmp_and0002
    SLICE_X42Y104.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X42Y107.D5     net (fanout=34)       0.793   EMAC_0/inst_async_trigger/N26
    SLICE_X42Y107.CLK    Tas                   0.028   EMAC_0/inst_async_trigger/trigger_time_tmp<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<3>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_3
    -------------------------------------------------  ---------------------------
    Total                                      7.856ns (3.187ns logic, 4.669ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          EMAC_0/inst_async_trigger/trigger_time_tmp_3 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.856ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (1.251 - 1.281)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to EMAC_0/inst_async_trigger/trigger_time_tmp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y94.BQ      Tcko                  0.471   EMAC_0/inst_async_trigger/data_out_32bit_array<0><3>
                                                       EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X43Y94.B3      net (fanout=11)       0.656   EMAC_0/inst_async_trigger/data_out_32bit_array<0><1>
    SLICE_X43Y94.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/data_out_32bit_array<1><3>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_lut<1>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<3>
    SLICE_X43Y95.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/data_out_32bit_array<1><7>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<7>
    SLICE_X43Y96.BMUX    Tcinb                 0.335   EMAC_0/inst_async_trigger/data_out_32bit_array<1><11>
                                                       EMAC_0/inst_async_trigger/Msub_comp_0_3_addsub0000_cy<11>
    SLICE_X38Y96.B5      net (fanout=1)        0.693   EMAC_0/inst_async_trigger/comp_0_3_addsub0000<9>
    SLICE_X38Y96.COUT    Topcyb                0.501   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/comp_0_3_addsub0000<9>_rt
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X38Y97.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<11>
    SLICE_X38Y97.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<15>
    SLICE_X38Y98.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.CIN     net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<19>
    SLICE_X38Y99.COUT    Tbyp                  0.104   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.CIN    net (fanout=1)        0.000   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<23>
    SLICE_X38Y100.AMUX   Tcina                 0.271   EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
                                                       EMAC_0/inst_async_trigger/Madd_comp_0_3_addsub0001_cy<27>
    SLICE_X42Y103.A1     net (fanout=1)        1.372   EMAC_0/inst_async_trigger/comp_0_3_addsub0001<24>
    SLICE_X42Y103.CMUX   Topac                 0.710   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_lut<4>
                                                       EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A6     net (fanout=4)        0.302   EMAC_0/inst_async_trigger/Mcompar_comp_0_3_cmp_lt0000_cy<6>
    SLICE_X43Y103.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_and00021
    SLICE_X42Y104.A3     net (fanout=2)        0.619   EMAC_0/inst_async_trigger/trigger_time_tmp_and0002
    SLICE_X42Y104.A      Tilo                  0.094   EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<11>
                                                       EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X42Y107.D5     net (fanout=34)       0.793   EMAC_0/inst_async_trigger/N26
    SLICE_X42Y107.CLK    Tas                   0.028   EMAC_0/inst_async_trigger/trigger_time_tmp<3>
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005<3>1
                                                       EMAC_0/inst_async_trigger/trigger_time_tmp_3
    -------------------------------------------------  ---------------------------
    Total                                      7.856ns (3.421ns logic, 4.435ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y10.ADDRBL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2 (FF)
  Destination:          EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.173ns (0.614 - 0.441)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2 to EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y52.CQ         Tcko                  0.414   EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                          EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_2
    RAMB36_X1Y10.ADDRBL7    net (fanout=4)        0.321   EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<2>
    RAMB36_X1Y10.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.441ns (0.120ns logic, 0.321ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X1Y3.DIBDIU4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.171ns (0.631 - 0.460)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y18.CQ        Tcko                  0.433   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iDATA<92>
                                                         EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF
    RAMB36_X1Y3.DIBDIU4    net (fanout=1)        0.297   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iDATA<99>
    RAMB36_X1Y3.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                         EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.444ns (0.147ns logic, 0.297ns route)
                                                         (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X1Y4.DIBDIU4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF (FF)
  Destination:          EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.629 - 0.459)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF to EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y23.CQ        Tcko                  0.433   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iDATA<119>
                                                         EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF
    RAMB36_X1Y4.DIBDIU4    net (fanout=1)        0.297   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iDATA<117>
    RAMB36_X1Y4.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                         EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.444ns (0.147ns logic, 0.297ns route)
                                                         (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X1Y10.CLKBWRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X1Y10.REGCLKARDRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx1" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP "v5_emac_v1_5_clk_phy_rx1" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X0Y16.CLKARDCLKL
  Clock network: EMAC_1/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X0Y16.REGCLKARDRCLKL
  Clock network: EMAC_1/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X0Y16.CLKARDCLKU
  Clock network: EMAC_1/rx_clk_1_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP 
"tx_metastable_1" 5 ns         DATAPATHONLY;

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.977ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_11 (SLICE_X16Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.977ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y82.DQ      Tcko                  0.450   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X25Y82.C5      net (fanout=2)        0.375   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X25Y82.C       Tilo                  0.094   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X19Y83.A4      net (fanout=2)        0.672   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57
    SLICE_X19Y83.A       Tilo                  0.094   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<6>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X19Y82.A4      net (fanout=13)       0.521   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload
    SLICE_X19Y82.A       Tilo                  0.094   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011
    SLICE_X16Y84.CE      net (fanout=4)        0.451   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001
    SLICE_X16Y84.CLK     Tceck                 0.226   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<11>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      2.977ns (0.958ns logic, 2.019ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7 (SLICE_X15Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.973ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y82.DQ      Tcko                  0.450   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X25Y82.C5      net (fanout=2)        0.375   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X25Y82.C       Tilo                  0.094   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X19Y83.A4      net (fanout=2)        0.672   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57
    SLICE_X19Y83.A       Tilo                  0.094   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<6>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X19Y82.A4      net (fanout=13)       0.521   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload
    SLICE_X19Y82.A       Tilo                  0.094   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011
    SLICE_X15Y84.CE      net (fanout=4)        0.444   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001
    SLICE_X15Y84.CLK     Tceck                 0.229   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<10>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (0.961ns logic, 2.012ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8 (SLICE_X15Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.973ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y82.DQ      Tcko                  0.450   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X25Y82.C5      net (fanout=2)        0.375   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X25Y82.C       Tilo                  0.094   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X19Y83.A4      net (fanout=2)        0.672   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57
    SLICE_X19Y83.A       Tilo                  0.094   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<6>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X19Y82.A4      net (fanout=13)       0.521   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload
    SLICE_X19Y82.A       Tilo                  0.094   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011
    SLICE_X15Y84.CE      net (fanout=4)        0.444   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001
    SLICE_X15Y84.CLK     Tceck                 0.229   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<10>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (0.961ns logic, 2.012ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP "tx_metastable_1" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_9 (SLICE_X10Y83.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_1/tx_clk_1 rising at 8.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y83.BQ      Tcko                  0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9
    SLICE_X10Y83.B6      net (fanout=2)        0.313   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<9>
    SLICE_X10Y83.CLK     Tah         (-Th)     0.093   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff<11>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<9>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.321ns logic, 0.313ns route)
                                                       (50.6% logic, 49.4% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_3 (SLICE_X10Y81.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_1/tx_clk_1 rising at 8.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y81.CQ      Tcko                  0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_2
    SLICE_X10Y81.CX      net (fanout=2)        0.315   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<2>
    SLICE_X10Y81.CLK     Tckdi       (-Th)     0.054   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff<3>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_3
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.360ns logic, 0.315ns route)
                                                       (53.3% logic, 46.7% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11 (SLICE_X10Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_1/tx_clk_1 rising at 8.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y83.CQ      Tcko                  0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10
    SLICE_X10Y83.CX      net (fanout=2)        0.315   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<10>
    SLICE_X10Y83.CLK     Tckdi       (-Th)     0.054   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff<11>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.360ns logic, 0.315ns route)
                                                       (53.3% logic, 46.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP "tx_addr_rd_1" TO 
TIMEGRP         "tx_addr_wr_1" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.200ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (SLICE_X13Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.059ns (0.515 - 0.574)
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y85.AQ      Tcko                  0.450   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8
    SLICE_X13Y83.AX      net (fanout=1)        0.664   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X13Y83.CLK     Tdick                -0.008   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.442ns logic, 0.664ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (SLICE_X12Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.515 - 0.578)
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y84.BQ      Tcko                  0.450   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5
    SLICE_X12Y83.BX      net (fanout=1)        0.663   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X12Y83.CLK     Tdick                -0.018   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.432ns logic, 0.663ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11 (SLICE_X13Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.058ns (Levels of Logic = 0)
  Clock Path Skew:      -0.059ns (0.515 - 0.574)
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y85.DQ      Tcko                  0.450   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11
    SLICE_X13Y83.DX      net (fanout=1)        0.606   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X13Y83.CLK     Tdick                 0.002   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      1.058ns (0.452ns logic, 0.606ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP "tx_addr_rd_1" TO TIMEGRP         "tx_addr_wr_1" 10 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6 (SLICE_X12Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.017ns (0.554 - 0.537)
  Source Clock:         EMAC_1/tx_clk_1 rising at 8.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y84.CQ      Tcko                  0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6
    SLICE_X12Y83.CX      net (fanout=1)        0.274   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X12Y83.CLK     Tckdi       (-Th)     0.230   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.184ns logic, 0.274ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7 (SLICE_X12Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.017ns (0.554 - 0.537)
  Source Clock:         EMAC_1/tx_clk_1 rising at 8.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y84.DQ      Tcko                  0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7
    SLICE_X12Y83.DX      net (fanout=1)        0.284   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X12Y83.CLK     Tckdi       (-Th)     0.230   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.184ns logic, 0.284ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1 (SLICE_X13Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.011ns (0.157 - 0.146)
  Source Clock:         EMAC_1/tx_clk_1 rising at 8.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.BQ      Tcko                  0.433   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1
    SLICE_X13Y81.BX      net (fanout=1)        0.285   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X13Y81.CLK     Tckdi       (-Th)     0.231   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.202ns logic, 0.285ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP 
"rx_metastable_1" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.122ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X4Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.054ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.559 - 0.592)
  Source Clock:         EMAC_1/rx_clk_1_i rising at 0.000ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y82.BQ       Tcko                  0.450   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X4Y81.BX       net (fanout=1)        0.622   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X4Y81.CLK      Tdick                -0.018   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.432ns logic, 0.622ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X5Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      -0.062ns (0.559 - 0.621)
  Source Clock:         EMAC_1/rx_clk_1_i rising at 0.000ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y81.DQ       Tcko                  0.450   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X5Y81.DX       net (fanout=1)        0.478   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X5Y81.CLK      Tdick                 0.002   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.452ns logic, 0.478ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X5Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Clock Path Skew:      -0.062ns (0.559 - 0.621)
  Source Clock:         EMAC_1/rx_clk_1_i rising at 0.000ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y81.BQ       Tcko                  0.450   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X5Y81.BX       net (fanout=1)        0.487   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X5Y81.CLK      Tdick                -0.011   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.439ns logic, 0.487ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP "rx_metastable_1" 5 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X4Y81.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.051ns (0.601 - 0.550)
  Source Clock:         EMAC_1/rx_clk_1_i rising at 7.500ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y82.CQ       Tcko                  0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X4Y81.CX       net (fanout=1)        0.272   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X4Y81.CLK      Tckdi       (-Th)     0.230   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.184ns logic, 0.272ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X4Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.051ns (0.601 - 0.550)
  Source Clock:         EMAC_1/rx_clk_1_i rising at 7.500ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_7 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y82.DQ       Tcko                  0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_7
    SLICE_X4Y81.DX       net (fanout=1)        0.283   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<7>
    SLICE_X4Y81.CLK      Tckdi       (-Th)     0.230   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_7
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.184ns logic, 0.283ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X5Y81.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.024ns (0.601 - 0.577)
  Source Clock:         EMAC_1/rx_clk_1_i rising at 7.500ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y81.AQ       Tcko                  0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X5Y81.AX       net (fanout=1)        0.281   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X5Y81.CLK      Tckdi       (-Th)     0.229   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.185ns logic, 0.281ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP "fe_TEMAC_tx_clk1" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH         50%;

 2352 paths analyzed, 510 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.733ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXDV), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_DV_TO_MAC (FF)
  Destination:          EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      6.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (1.528 - 1.486)
  Source Clock:         EMAC_1/rx_clk_1_i rising at 0.000ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_DV_TO_MAC to EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y233.Q1         Tickq                 0.517   EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_DV_TO_MAC
                                                           EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_DV_TO_MAC
    TEMAC_X0Y1.PHYEMAC1RXDV  net (fanout=1)        5.973   EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_DV_TO_MAC
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_VALID         0.250   EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.740ns (0.767ns logic, 5.973ns route)
                                                           (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0 (FF)
  Destination:          EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      5.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (1.528 - 1.490)
  Source Clock:         EMAC_1/rx_clk_1_i rising at 0.000ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0 to EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y239.Q1         Tickq                 0.517   EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<0>
                                                           EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0
    TEMAC_X0Y1.PHYEMAC1RXD0  net (fanout=1)        5.136   EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<0>
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_RXD           0.250   EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.903ns (0.767ns logic, 5.136ns route)
                                                           (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC (FF)
  Destination:          EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      5.849ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (1.528 - 1.489)
  Source Clock:         EMAC_1/rx_clk_1_i rising at 0.000ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC to EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y237.Q1         Tickq                 0.517   EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
                                                           EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
    TEMAC_X0Y1.PHYEMAC1RXER  net (fanout=1)        5.082   EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_ERROR         0.250   EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.849ns (0.767ns logic, 5.082ns route)
                                                           (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X0Y16.ADDRAL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 0)
  Clock Path Skew:      0.201ns (0.731 - 0.530)
  Source Clock:         EMAC_1/rx_clk_1_i rising at 7.500ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y84.DQ          Tcko                  0.433   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr<3>
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3
    RAMB36_X0Y16.ADDRAL7    net (fanout=5)        0.526   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr<3>
    RAMB36_X0Y16.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.665ns (0.139ns logic, 0.526ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/rx_pre_reset_1_i_1 (SLICE_X25Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/rx_pre_reset_1_i_0 (FF)
  Destination:          EMAC_1/v5_emac_ll/rx_pre_reset_1_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_1/rx_clk_1_i rising at 7.500ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/rx_pre_reset_1_i_0 to EMAC_1/v5_emac_ll/rx_pre_reset_1_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y70.AQ      Tcko                  0.414   EMAC_1/v5_emac_ll/rx_pre_reset_1_i<3>
                                                       EMAC_1/v5_emac_ll/rx_pre_reset_1_i_0
    SLICE_X25Y70.BX      net (fanout=1)        0.282   EMAC_1/v5_emac_ll/rx_pre_reset_1_i<0>
    SLICE_X25Y70.CLK     Tckdi       (-Th)     0.231   EMAC_1/v5_emac_ll/rx_pre_reset_1_i<3>
                                                       EMAC_1/v5_emac_ll/rx_pre_reset_1_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l (RAMB36_X0Y16.ADDRAU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.727 - 0.530)
  Source Clock:         EMAC_1/rx_clk_1_i rising at 7.500ns
  Destination Clock:    EMAC_1/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y84.DQ          Tcko                  0.433   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr<3>
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3
    RAMB36_X0Y16.ADDRAU7    net (fanout=5)        0.526   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr<3>
    RAMB36_X0Y16.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.665ns (0.139ns logic, 0.526ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X0Y16.CLKARDCLKL
  Clock network: EMAC_1/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X0Y16.REGCLKARDRCLKL
  Clock network: EMAC_1/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X0Y16.CLKARDCLKU
  Clock network: EMAC_1/rx_clk_1_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 
ns HIGH 50%;

 6055 paths analyzed, 1918 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.299ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u (RAMB36_X0Y15.ENBWRENL), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.977ns (Levels of Logic = 3)
  Clock Path Skew:      -0.287ns (1.354 - 1.641)
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y1.EMAC1CLIENTTXACK Tmaccko_ACK           1.530   EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                              EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    SLICE_X37Y81.A5             net (fanout=8)        2.218   EMAC_1/v5_emac_ll/tx_ack_1_i
    SLICE_X37Y81.A              Tilo                  0.094   EMAC_1/v5_emac_ll/rx_data_1_r<3>
                                                              EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en40
    SLICE_X25Y81.B6             net (fanout=1)        0.945   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en40
    SLICE_X25Y81.B              Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output<8>
                                                              EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en49
    SLICE_X25Y81.A5             net (fanout=2)        0.236   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en49
    SLICE_X25Y81.A              Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output<8>
                                                              EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132
    RAMB36_X0Y15.ENBWRENL       net (fanout=16)       1.352   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001
    RAMB36_X0Y15.CLKBWRCLKL     Trcck_ENB             0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
                                                              EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
    --------------------------------------------------------  ---------------------------
    Total                                             6.977ns (2.226ns logic, 4.751ns route)
                                                              (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.733ns (Levels of Logic = 2)
  Clock Path Skew:      0.099ns (1.354 - 1.255)
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y81.CQ         Tcko                  0.471   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd4
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3
    SLICE_X25Y82.B2         net (fanout=10)       2.450   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3
    SLICE_X25Y82.AMUX       Topba                 0.371   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en912
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91_f7
    SLICE_X25Y81.A3         net (fanout=2)        0.581   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91
    SLICE_X25Y81.A          Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output<8>
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132
    RAMB36_X0Y15.ENBWRENL   net (fanout=16)       1.352   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001
    RAMB36_X0Y15.CLKBWRCLKL Trcck_ENB             0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.733ns (1.350ns logic, 4.383ns route)
                                                          (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.720ns (Levels of Logic = 2)
  Clock Path Skew:      0.099ns (1.354 - 1.255)
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y81.AQ         Tcko                  0.471   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd4
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1
    SLICE_X25Y82.A1         net (fanout=8)        2.434   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1
    SLICE_X25Y82.AMUX       Tilo                  0.374   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en911
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91_f7
    SLICE_X25Y81.A3         net (fanout=2)        0.581   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91
    SLICE_X25Y81.A          Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output<8>
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132
    RAMB36_X0Y15.ENBWRENL   net (fanout=16)       1.352   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001
    RAMB36_X0Y15.CLKBWRCLKL Trcck_ENB             0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         5.720ns (1.353ns logic, 4.367ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAMB36_X0Y15.ENBU), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.977ns (Levels of Logic = 3)
  Clock Path Skew:      -0.282ns (1.359 - 1.641)
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y1.EMAC1CLIENTTXACK Tmaccko_ACK           1.530   EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                              EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    SLICE_X37Y81.A5             net (fanout=8)        2.218   EMAC_1/v5_emac_ll/tx_ack_1_i
    SLICE_X37Y81.A              Tilo                  0.094   EMAC_1/v5_emac_ll/rx_data_1_r<3>
                                                              EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en40
    SLICE_X25Y81.B6             net (fanout=1)        0.945   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en40
    SLICE_X25Y81.B              Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output<8>
                                                              EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en49
    SLICE_X25Y81.A5             net (fanout=2)        0.236   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en49
    SLICE_X25Y81.A              Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output<8>
                                                              EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132
    RAMB36_X0Y15.ENBU           net (fanout=16)       1.352   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001
    RAMB36_X0Y15.CLKBWRCLKU     Trcck_ENB             0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
                                                              EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
    --------------------------------------------------------  ---------------------------
    Total                                             6.977ns (2.226ns logic, 4.751ns route)
                                                              (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.733ns (Levels of Logic = 2)
  Clock Path Skew:      0.104ns (1.359 - 1.255)
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y81.CQ         Tcko                  0.471   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd4
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3
    SLICE_X25Y82.B2         net (fanout=10)       2.450   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd3
    SLICE_X25Y82.AMUX       Topba                 0.371   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en912
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91_f7
    SLICE_X25Y81.A3         net (fanout=2)        0.581   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91
    SLICE_X25Y81.A          Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output<8>
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132
    RAMB36_X0Y15.ENBU       net (fanout=16)       1.352   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001
    RAMB36_X0Y15.CLKBWRCLKU Trcck_ENB             0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         5.733ns (1.350ns logic, 4.383ns route)
                                                          (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.720ns (Levels of Logic = 2)
  Clock Path Skew:      0.104ns (1.359 - 1.255)
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y81.AQ         Tcko                  0.471   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd4
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1
    SLICE_X25Y82.A1         net (fanout=8)        2.434   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1
    SLICE_X25Y82.AMUX       Tilo                  0.374   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en911
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91_f7
    SLICE_X25Y81.A3         net (fanout=2)        0.581   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en91
    SLICE_X25Y81.A          Tilo                  0.094   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output<8>
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_en132
    RAMB36_X0Y15.ENBU       net (fanout=16)       1.352   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001
    RAMB36_X0Y15.CLKBWRCLKU Trcck_ENB             0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         5.720ns (1.353ns logic, 4.367ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TXD_4 (OLOGIC_X0Y211.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Destination:          EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TXD_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.934ns (Levels of Logic = 0)
  Clock Path Skew:      -0.263ns (1.378 - 1.641)
  Source Clock:         EMAC_1/tx_clk_1 rising at 0.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac to EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TXD_4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    TEMAC_X0Y1.EMAC1PHYTXD4 Tmaccko_TXD           2.240   EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                          EMAC_1/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    OLOGIC_X0Y211.D1        net (fanout=1)        4.260   EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii_txd_1_i<4>
    OLOGIC_X0Y211.CLK       Todck                 0.434   EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TXD<4>
                                                          EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TXD_4
    ----------------------------------------------------  ---------------------------
    Total                                         6.934ns (2.674ns logic, 4.260ns route)
                                                          (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAMB36_X0Y15.ADDRAU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.175ns (0.739 - 0.564)
  Source Clock:         EMAC_1/tx_clk_1 rising at 8.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y77.BQ          Tcko                  0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr<3>
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1
    RAMB36_X0Y15.ADDRAU5    net (fanout=5)        0.323   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr<1>
    RAMB36_X0Y15.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.443ns (0.120ns logic, 0.323ns route)
                                                          (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X2Y23.ADDRBL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_7 (FF)
  Destination:          EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.711 - 0.555)
  Source Clock:         EMAC_1/tx_clk_1 rising at 8.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_7 to EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y118.DQ        Tcko                  0.414   EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<7>
                                                          EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_7
    RAMB36_X2Y23.ADDRBL11   net (fanout=4)        0.306   EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<7>
    RAMB36_X2Y23.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          EMAC_1/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.426ns (0.120ns logic, 0.306ns route)
                                                          (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u (RAMB36_X0Y15.ADDRAL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1 (FF)
  Destination:          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.734 - 0.564)
  Source Clock:         EMAC_1/tx_clk_1 rising at 8.000ns
  Destination Clock:    EMAC_1/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1 to EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y77.BQ          Tcko                  0.414   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr<3>
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_1
    RAMB36_X0Y15.ADDRAL5    net (fanout=5)        0.323   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr<1>
    RAMB36_X0Y15.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
                                                          EMAC_1/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.443ns (0.120ns logic, 0.323ns route)
                                                          (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: GMII_TX_CLK_1_OBUF/SR
  Logical resource: EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X0Y229.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR
  Logical resource: EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR
  Location pin: OLOGIC_X0Y207.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR
  Logical resource: EMAC_1/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR
  Location pin: OLOGIC_X0Y206.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;

 1462 paths analyzed, 147 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.571ns.
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_15 (SLICE_X12Y35.A2), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_7 (FF)
  Destination:          Inst_CRU/wait_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.503 - 0.537)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_7 to Inst_CRU/wait_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.450   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_7
    SLICE_X15Y32.A1      net (fanout=4)        1.036   Inst_CRU/wait_counter<7>
    SLICE_X15Y32.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X14Y33.C5      net (fanout=1)        0.385   N258
    SLICE_X14Y33.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X17Y33.A3      net (fanout=2)        0.596   Inst_CRU/N12
    SLICE_X17Y33.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X15Y33.A4      net (fanout=3)        0.655   Inst_CRU/state_cmp_eq0000
    SLICE_X15Y33.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X12Y35.A2      net (fanout=16)       0.997   Inst_CRU/N01
    SLICE_X12Y35.CLK     Tas                   0.007   Inst_CRU/wait_counter<15>
                                                       Inst_CRU/wait_counter_mux0001<0>2
                                                       Inst_CRU/wait_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (0.833ns logic, 3.669ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_7 (FF)
  Destination:          Inst_CRU/wait_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.503 - 0.537)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_7 to Inst_CRU/wait_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.450   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_7
    SLICE_X15Y32.A1      net (fanout=4)        1.036   Inst_CRU/wait_counter<7>
    SLICE_X15Y32.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X14Y33.C5      net (fanout=1)        0.385   N258
    SLICE_X14Y33.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X14Y33.D5      net (fanout=2)        0.263   Inst_CRU/N12
    SLICE_X14Y33.D       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/wait_counter2_cmp_eq00001
    SLICE_X15Y33.A1      net (fanout=7)        0.865   Inst_CRU/wait_counter2_cmp_eq0000
    SLICE_X15Y33.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X12Y35.A2      net (fanout=16)       0.997   Inst_CRU/N01
    SLICE_X12Y35.CLK     Tas                   0.007   Inst_CRU/wait_counter<15>
                                                       Inst_CRU/wait_counter_mux0001<0>2
                                                       Inst_CRU/wait_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (0.833ns logic, 3.546ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_5 (FF)
  Destination:          Inst_CRU/wait_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.503 - 0.533)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_5 to Inst_CRU/wait_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.450   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_5
    SLICE_X15Y32.A2      net (fanout=4)        0.767   Inst_CRU/wait_counter<5>
    SLICE_X15Y32.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X14Y33.C5      net (fanout=1)        0.385   N258
    SLICE_X14Y33.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X17Y33.A3      net (fanout=2)        0.596   Inst_CRU/N12
    SLICE_X17Y33.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X15Y33.A4      net (fanout=3)        0.655   Inst_CRU/state_cmp_eq0000
    SLICE_X15Y33.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X12Y35.A2      net (fanout=16)       0.997   Inst_CRU/N01
    SLICE_X12Y35.CLK     Tas                   0.007   Inst_CRU/wait_counter<15>
                                                       Inst_CRU/wait_counter_mux0001<0>2
                                                       Inst_CRU/wait_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (0.833ns logic, 3.400ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_3 (SLICE_X17Y32.D2), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_7 (FF)
  Destination:          Inst_CRU/wait_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.486 - 0.537)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_7 to Inst_CRU/wait_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.450   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_7
    SLICE_X15Y32.A1      net (fanout=4)        1.036   Inst_CRU/wait_counter<7>
    SLICE_X15Y32.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X14Y33.C5      net (fanout=1)        0.385   N258
    SLICE_X14Y33.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X17Y33.A3      net (fanout=2)        0.596   Inst_CRU/N12
    SLICE_X17Y33.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X15Y33.A4      net (fanout=3)        0.655   Inst_CRU/state_cmp_eq0000
    SLICE_X15Y33.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X17Y32.D2      net (fanout=16)       0.806   Inst_CRU/N01
    SLICE_X17Y32.CLK     Tas                   0.028   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_mux0001<12>1
                                                       Inst_CRU/wait_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (0.854ns logic, 3.478ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_7 (FF)
  Destination:          Inst_CRU/wait_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.209ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.486 - 0.537)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_7 to Inst_CRU/wait_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.450   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_7
    SLICE_X15Y32.A1      net (fanout=4)        1.036   Inst_CRU/wait_counter<7>
    SLICE_X15Y32.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X14Y33.C5      net (fanout=1)        0.385   N258
    SLICE_X14Y33.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X14Y33.D5      net (fanout=2)        0.263   Inst_CRU/N12
    SLICE_X14Y33.D       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/wait_counter2_cmp_eq00001
    SLICE_X15Y33.A1      net (fanout=7)        0.865   Inst_CRU/wait_counter2_cmp_eq0000
    SLICE_X15Y33.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X17Y32.D2      net (fanout=16)       0.806   Inst_CRU/N01
    SLICE_X17Y32.CLK     Tas                   0.028   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_mux0001<12>1
                                                       Inst_CRU/wait_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.209ns (0.854ns logic, 3.355ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_5 (FF)
  Destination:          Inst_CRU/wait_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.486 - 0.533)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_5 to Inst_CRU/wait_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.450   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_5
    SLICE_X15Y32.A2      net (fanout=4)        0.767   Inst_CRU/wait_counter<5>
    SLICE_X15Y32.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X14Y33.C5      net (fanout=1)        0.385   N258
    SLICE_X14Y33.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X17Y33.A3      net (fanout=2)        0.596   Inst_CRU/N12
    SLICE_X17Y33.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X15Y33.A4      net (fanout=3)        0.655   Inst_CRU/state_cmp_eq0000
    SLICE_X15Y33.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X17Y32.D2      net (fanout=16)       0.806   Inst_CRU/N01
    SLICE_X17Y32.CLK     Tas                   0.028   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_mux0001<12>1
                                                       Inst_CRU/wait_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (0.854ns logic, 3.209ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_2 (SLICE_X17Y32.C2), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_7 (FF)
  Destination:          Inst_CRU/wait_counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.486 - 0.537)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_7 to Inst_CRU/wait_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.450   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_7
    SLICE_X15Y32.A1      net (fanout=4)        1.036   Inst_CRU/wait_counter<7>
    SLICE_X15Y32.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X14Y33.C5      net (fanout=1)        0.385   N258
    SLICE_X14Y33.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X17Y33.A3      net (fanout=2)        0.596   Inst_CRU/N12
    SLICE_X17Y33.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X15Y33.A4      net (fanout=3)        0.655   Inst_CRU/state_cmp_eq0000
    SLICE_X15Y33.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X17Y32.C2      net (fanout=16)       0.802   Inst_CRU/N01
    SLICE_X17Y32.CLK     Tas                   0.029   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_mux0001<13>1
                                                       Inst_CRU/wait_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.329ns (0.855ns logic, 3.474ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_7 (FF)
  Destination:          Inst_CRU/wait_counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.486 - 0.537)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_7 to Inst_CRU/wait_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.450   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_7
    SLICE_X15Y32.A1      net (fanout=4)        1.036   Inst_CRU/wait_counter<7>
    SLICE_X15Y32.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X14Y33.C5      net (fanout=1)        0.385   N258
    SLICE_X14Y33.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X14Y33.D5      net (fanout=2)        0.263   Inst_CRU/N12
    SLICE_X14Y33.D       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/wait_counter2_cmp_eq00001
    SLICE_X15Y33.A1      net (fanout=7)        0.865   Inst_CRU/wait_counter2_cmp_eq0000
    SLICE_X15Y33.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X17Y32.C2      net (fanout=16)       0.802   Inst_CRU/N01
    SLICE_X17Y32.CLK     Tas                   0.029   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_mux0001<13>1
                                                       Inst_CRU/wait_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (0.855ns logic, 3.351ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_5 (FF)
  Destination:          Inst_CRU/wait_counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.060ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.486 - 0.533)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_5 to Inst_CRU/wait_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.450   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_5
    SLICE_X15Y32.A2      net (fanout=4)        0.767   Inst_CRU/wait_counter<5>
    SLICE_X15Y32.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X14Y33.C5      net (fanout=1)        0.385   N258
    SLICE_X14Y33.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X17Y33.A3      net (fanout=2)        0.596   Inst_CRU/N12
    SLICE_X17Y33.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X15Y33.A4      net (fanout=3)        0.655   Inst_CRU/state_cmp_eq0000
    SLICE_X15Y33.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X17Y32.C2      net (fanout=16)       0.802   Inst_CRU/N01
    SLICE_X17Y32.CLK     Tas                   0.029   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_mux0001<13>1
                                                       Inst_CRU/wait_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (0.855ns logic, 3.205ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/state_FSM_FFd3 (SLICE_X18Y33.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/rst_counter_0 (FF)
  Destination:          Inst_CRU/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.167 - 0.126)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/rst_counter_0 to Inst_CRU/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AQ      Tcko                  0.414   Inst_CRU/rst_counter<1>
                                                       Inst_CRU/rst_counter_0
    SLICE_X18Y33.C6      net (fanout=8)        0.318   Inst_CRU/rst_counter<0>
    SLICE_X18Y33.CLK     Tah         (-Th)     0.195   Inst_CRU/state_FSM_FFd3
                                                       Inst_CRU/state_FSM_FFd3-In1
                                                       Inst_CRU/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.219ns logic, 0.318ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter2_1 (SLICE_X17Y34.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/wait_counter2_0 (FF)
  Destination:          Inst_CRU/wait_counter2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/wait_counter2_0 to Inst_CRU/wait_counter2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.414   Inst_CRU/wait_counter2<3>
                                                       Inst_CRU/wait_counter2_0
    SLICE_X17Y34.B6      net (fanout=6)        0.291   Inst_CRU/wait_counter2<0>
    SLICE_X17Y34.CLK     Tah         (-Th)     0.196   Inst_CRU/wait_counter2<3>
                                                       Inst_CRU/wait_counter2_mux0000<3>1
                                                       Inst_CRU/wait_counter2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.218ns logic, 0.291ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/enable_diff_out_b (SLICE_X25Y32.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/enable_diff_out_b (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/enable_diff_out_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y32.AQ      Tcko                  0.414   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    SLICE_X25Y32.A4      net (fanout=2)        0.330   Inst_CRU/enable_diff_out_b
    SLICE_X25Y32.CLK     Tah         (-Th)     0.197   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b_mux00001
                                                       Inst_CRU/enable_diff_out_b
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.217ns logic, 0.330ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_CRU/fpga_100m_clk_s
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_CRU/fpga_100m_clk_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;

 5 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.606ns.
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.337ns (Levels of Logic = 0)
  Clock Path Skew:      3.221ns (4.856 - 1.635)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s falling at 5.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y32.AQ      Tcko                  0.450   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.635   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tosrck                1.252   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (1.702ns logic, 4.635ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.337ns (Levels of Logic = 0)
  Clock Path Skew:      3.221ns (4.856 - 1.635)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y32.AQ      Tcko                  0.450   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.635   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tosrck                1.252   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (1.702ns logic, 4.635ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_2 (OLOGIC_X0Y228.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (1.378 - 1.181)
  Source Clock:         Inst_CRU/mclk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y68.CQ      Tcko                  0.450   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X0Y228.D1     net (fanout=3)        2.857   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X0Y228.CLK    Todck                 0.434   Inst_CRU/fe_rst_sync/d_1_2
                                                       Inst_CRU/fe_rst_sync/d_1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.884ns logic, 2.857ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (OLOGIC_X2Y136.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.536 - 0.461)
  Source Clock:         Inst_CRU/mclk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y68.CQ      Tcko                  0.450   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X2Y136.D1     net (fanout=3)        0.998   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X2Y136.CLK    Todck                 0.434   Inst_CRU/fe_rst_sync/d_1_1
                                                       Inst_CRU/fe_rst_sync/d_1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.884ns logic, 0.998ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1 (SLICE_X30Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/mclk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y68.CQ      Tcko                  0.414   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_0
    SLICE_X30Y68.DX      net (fanout=3)        0.312   Inst_CRU/fe_rst_sync/d<0>
    SLICE_X30Y68.CLK     Tckdi       (-Th)     0.219   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.195ns logic, 0.312ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.015ns (Levels of Logic = 0)
  Clock Path Skew:      3.701ns (5.222 - 1.521)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y32.AQ      Tcko                  0.414   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.264   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tocksr      (-Th)    -0.337   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (0.751ns logic, 4.264ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      6.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.015ns (Levels of Logic = 0)
  Clock Path Skew:      3.701ns (5.222 - 1.521)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s falling at 5.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y32.AQ      Tcko                  0.414   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.264   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tocksr      (-Th)    -0.337   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (0.751ns logic, 4.264ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (OLOGIC_X2Y136.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.544ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.577 - 0.429)
  Source Clock:         Inst_CRU/mclk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y68.CQ      Tcko                  0.414   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X2Y136.D1     net (fanout=3)        0.918   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X2Y136.CLK    Tockd       (-Th)    -0.212   Inst_CRU/fe_rst_sync/d_1_1
                                                       Inst_CRU/fe_rst_sync/d_1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (0.626ns logic, 0.918ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/mclk_o_ddr/SR
  Logical resource: Inst_CRU/MCLK_ODDR_OUT/SR
  Location pin: OLOGIC_X2Y43.SR
  Clock network: Inst_CRU/enable_diff_out_b
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/fe_rst_sync/d_1_1/SR
  Logical resource: Inst_CRU/fe_rst_sync/d_1_1/SR
  Location pin: OLOGIC_X2Y136.SR
  Clock network: Inst_CRU/fe_rst_sync/arst_b_inv
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/fe_rst_sync/d_1_2/SR
  Logical resource: Inst_CRU/fe_rst_sync/d_1_2/SR
  Location pin: OLOGIC_X0Y228.SR
  Clock network: Inst_CRU/fe_rst_sync/arst_b_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;

 1636 paths analyzed, 336 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.456ns.
--------------------------------------------------------------------------------

Paths for end point trigled_1 (OLOGIC_X1Y170.OCE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               en_rand_trig (FF)
  Destination:          trigled_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (1.205 - 1.221)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: en_rand_trig to trigled_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y47.DQ      Tcko                  0.450   en_rand_trig
                                                       en_rand_trig
    SLICE_X36Y42.A2      net (fanout=3)        1.292   en_rand_trig
    SLICE_X36Y42.A       Tilo                  0.094   trigled_and0000
                                                       trigled_and00001
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.296   trigled_and0000
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled_1
                                                       trigled_1
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (0.767ns logic, 3.588ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SwitchDebouncer/switchesOut_1 (FF)
  Destination:          trigled_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.205 - 1.175)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_SwitchDebouncer/switchesOut_1 to trigled_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y42.DQ      Tcko                  0.450   Inst_SwitchDebouncer/switchesOut<1>
                                                       Inst_SwitchDebouncer/switchesOut_1
    SLICE_X36Y42.A1      net (fanout=2)        1.057   Inst_SwitchDebouncer/switchesOut<1>
    SLICE_X36Y42.A       Tilo                  0.094   trigled_and0000
                                                       trigled_and00001
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.296   trigled_and0000
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled_1
                                                       trigled_1
    -------------------------------------------------  ---------------------------
    Total                                      4.120ns (0.767ns logic, 3.353ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/trig_out_s_d_0 (FF)
  Destination:          trigled_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (1.205 - 1.296)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/trig_out_s_d_0 to trigled_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y38.AQ      Tcko                  0.450   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_0
    SLICE_X36Y42.A5      net (fanout=3)        0.589   sync_trigger_1/trig_out_s_d<0>
    SLICE_X36Y42.A       Tilo                  0.094   trigled_and0000
                                                       trigled_and00001
    OLOGIC_X1Y170.OCE    net (fanout=2)        2.296   trigled_and0000
    OLOGIC_X1Y170.CLK    Tooceck               0.223   trigled_1
                                                       trigled_1
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (0.767ns logic, 2.885ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point sync_trigger_1/coincidence_hold (SLICE_X43Y38.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<1>_1 (FF)
  Destination:          sync_trigger_1/coincidence_hold (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.447 - 0.502)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<1>_1 to sync_trigger_1/coincidence_hold
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y34.DQ      Tcko                  0.450   sync_trigger_1/coincidence_array<1><1>
                                                       sync_trigger_1/coincidence_array<1>_1
    SLICE_X45Y35.A1      net (fanout=4)        0.916   sync_trigger_1/coincidence_array<1><1>
    SLICE_X45Y35.COUT    Topcya                0.509   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X45Y36.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X45Y36.CMUX    Tcinc                 0.352   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X43Y38.B1      net (fanout=5)        1.145   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X43Y38.B       Tilo                  0.094   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold_not00011
    SLICE_X43Y38.CE      net (fanout=1)        0.287   sync_trigger_1/coincidence_hold_not0001
    SLICE_X43Y38.CLK     Tceck                 0.229   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.634ns logic, 2.348ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<0>_1 (FF)
  Destination:          sync_trigger_1/coincidence_hold (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.447 - 0.510)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<0>_1 to sync_trigger_1/coincidence_hold
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y37.BQ      Tcko                  0.471   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<0>_1
    SLICE_X45Y35.A2      net (fanout=4)        0.762   sync_trigger_1/coincidence_array<0><1>
    SLICE_X45Y35.COUT    Topcya                0.509   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X45Y36.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X45Y36.CMUX    Tcinc                 0.352   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X43Y38.B1      net (fanout=5)        1.145   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X43Y38.B       Tilo                  0.094   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold_not00011
    SLICE_X43Y38.CE      net (fanout=1)        0.287   sync_trigger_1/coincidence_hold_not0001
    SLICE_X43Y38.CLK     Tceck                 0.229   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (1.655ns logic, 2.194ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<1>_0 (FF)
  Destination:          sync_trigger_1/coincidence_hold (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.447 - 0.502)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<1>_0 to sync_trigger_1/coincidence_hold
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y34.CQ      Tcko                  0.450   sync_trigger_1/coincidence_array<1><1>
                                                       sync_trigger_1/coincidence_array<1>_0
    SLICE_X45Y35.A3      net (fanout=3)        0.649   sync_trigger_1/coincidence_array<1><0>
    SLICE_X45Y35.COUT    Topcya                0.509   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X45Y36.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X45Y36.CMUX    Tcinc                 0.352   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X43Y38.B1      net (fanout=5)        1.145   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X43Y38.B       Tilo                  0.094   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold_not00011
    SLICE_X43Y38.CE      net (fanout=1)        0.287   sync_trigger_1/coincidence_hold_not0001
    SLICE_X43Y38.CLK     Tceck                 0.229   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.634ns logic, 2.081ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SwitchDebouncer/switchesOut_2 (SLICE_X30Y47.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SwitchDebouncer/sample (FF)
  Destination:          Inst_SwitchDebouncer/switchesOut_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.736ns (Levels of Logic = 1)
  Clock Path Skew:      -0.199ns (1.104 - 1.303)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_SwitchDebouncer/sample to Inst_SwitchDebouncer/switchesOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y37.AQ      Tcko                  0.471   Inst_SwitchDebouncer/counter<9>
                                                       Inst_SwitchDebouncer/sample
    SLICE_X24Y44.A1      net (fanout=4)        1.561   Inst_SwitchDebouncer/sample
    SLICE_X24Y44.AMUX    Tilo                  0.362   Inst_SwitchDebouncer/switchesOut_2_not0001
                                                       Inst_SwitchDebouncer/switchesOut_2_not00011
                                                       Inst_SwitchDebouncer/switchesOut_2_not0001_f7
    SLICE_X30Y47.CE      net (fanout=1)        1.113   Inst_SwitchDebouncer/switchesOut_2_not0001
    SLICE_X30Y47.CLK     Tceck                 0.229   Inst_SwitchDebouncer/switchesOut<2>
                                                       Inst_SwitchDebouncer/switchesOut_2
    -------------------------------------------------  ---------------------------
    Total                                      3.736ns (1.062ns logic, 2.674ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SwitchDebouncer/counter2_3 (FF)
  Destination:          Inst_SwitchDebouncer/switchesOut_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.108ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (1.104 - 1.244)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_SwitchDebouncer/counter2_3 to Inst_SwitchDebouncer/switchesOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.DQ      Tcko                  0.450   Inst_SwitchDebouncer/counter2<3>
                                                       Inst_SwitchDebouncer/counter2_3
    SLICE_X24Y44.A2      net (fanout=4)        0.954   Inst_SwitchDebouncer/counter2<3>
    SLICE_X24Y44.AMUX    Tilo                  0.362   Inst_SwitchDebouncer/switchesOut_2_not0001
                                                       Inst_SwitchDebouncer/switchesOut_2_not00011
                                                       Inst_SwitchDebouncer/switchesOut_2_not0001_f7
    SLICE_X30Y47.CE      net (fanout=1)        1.113   Inst_SwitchDebouncer/switchesOut_2_not0001
    SLICE_X30Y47.CLK     Tceck                 0.229   Inst_SwitchDebouncer/switchesOut<2>
                                                       Inst_SwitchDebouncer/switchesOut_2
    -------------------------------------------------  ---------------------------
    Total                                      3.108ns (1.041ns logic, 2.067ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SwitchDebouncer/sync1_1 (FF)
  Destination:          Inst_SwitchDebouncer/switchesOut_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.167ns (1.104 - 1.271)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_SwitchDebouncer/sync1_1 to Inst_SwitchDebouncer/switchesOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.BQ      Tcko                  0.450   Inst_SwitchDebouncer/sync1<1>
                                                       Inst_SwitchDebouncer/sync1_1
    SLICE_X24Y44.AX      net (fanout=8)        0.730   Inst_SwitchDebouncer/sync1<1>
    SLICE_X24Y44.AMUX    Taxa                  0.329   Inst_SwitchDebouncer/switchesOut_2_not0001
                                                       Inst_SwitchDebouncer/switchesOut_2_not0001_f7
    SLICE_X30Y47.CE      net (fanout=1)        1.113   Inst_SwitchDebouncer/switchesOut_2_not0001
    SLICE_X30Y47.CLK     Tceck                 0.229   Inst_SwitchDebouncer/switchesOut<2>
                                                       Inst_SwitchDebouncer/switchesOut_2
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (1.008ns logic, 1.843ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sync_trigger_1/G3[0].edge_detect_1/s_0 (SLICE_X45Y37.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync_trigger_1/G3[0].edge_detect_1/s_1 (FF)
  Destination:          sync_trigger_1/G3[0].edge_detect_1/s_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sync_trigger_1/G3[0].edge_detect_1/s_1 to sync_trigger_1/G3[0].edge_detect_1/s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.BQ      Tcko                  0.414   sync_trigger_1/G3[0].edge_detect_1/s<2>
                                                       sync_trigger_1/G3[0].edge_detect_1/s_1
    SLICE_X45Y37.AX      net (fanout=2)        0.289   sync_trigger_1/G3[0].edge_detect_1/s<1>
    SLICE_X45Y37.CLK     Tckdi       (-Th)     0.229   sync_trigger_1/G3[0].edge_detect_1/s<2>
                                                       sync_trigger_1/G3[0].edge_detect_1/s_0
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.185ns logic, 0.289ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point sync_trigger_1/G3[1].edge_detect_1/s_0 (SLICE_X47Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync_trigger_1/G3[1].edge_detect_1/s_1 (FF)
  Destination:          sync_trigger_1/G3[1].edge_detect_1/s_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sync_trigger_1/G3[1].edge_detect_1/s_1 to sync_trigger_1/G3[1].edge_detect_1/s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y34.BQ      Tcko                  0.414   sync_trigger_1/G3[1].edge_detect_1/s<2>
                                                       sync_trigger_1/G3[1].edge_detect_1/s_1
    SLICE_X47Y34.AX      net (fanout=2)        0.291   sync_trigger_1/G3[1].edge_detect_1/s<1>
    SLICE_X47Y34.CLK     Tckdi       (-Th)     0.229   sync_trigger_1/G3[1].edge_detect_1/s<2>
                                                       sync_trigger_1/G3[1].edge_detect_1/s_0
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.185ns logic, 0.291ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point module_mask_s_1 (SLICE_X45Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               module_mask_s_buf_1 (FF)
  Destination:          module_mask_s_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.136 - 0.126)
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: module_mask_s_buf_1 to module_mask_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.BQ      Tcko                  0.433   module_mask_s_buf<1>
                                                       module_mask_s_buf_1
    SLICE_X45Y47.BX      net (fanout=1)        0.285   module_mask_s_buf<1>
    SLICE_X45Y47.CLK     Tckdi       (-Th)     0.231   en_rand_trig
                                                       module_mask_s_1
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.202ns logic, 0.285ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: trigled_1/SR
  Logical resource: trigled_1/SR
  Location pin: OLOGIC_X1Y170.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: mrst_from_udp_b/CLK
  Logical resource: Mshreg_mrst_from_udp_b/CLK
  Location pin: SLICE_X48Y59.CLK
  Clock network: mclk
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: mrst_from_udp_b/CLK
  Logical resource: Mshreg_mrst_from_udp_b/CLK
  Location pin: SLICE_X48Y59.CLK
  Clock network: mclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_7 (SLICE_X26Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_6 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_6 to EMAC_0/idelayctrl_reset_0_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y62.BQ      Tcko                  0.450   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_6
    SLICE_X26Y62.CX      net (fanout=1)        0.821   EMAC_0/idelayctrl_reset_0_r<6>
    SLICE_X26Y62.CLK     Tdick                 0.004   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_7
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_11 (SLICE_X26Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_10 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_10 to EMAC_0/idelayctrl_reset_0_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y68.BQ      Tcko                  0.450   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_10
    SLICE_X26Y68.CX      net (fanout=1)        0.821   EMAC_0/idelayctrl_reset_0_r<10>
    SLICE_X26Y68.CLK     Tdick                 0.004   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_11
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_9 (SLICE_X26Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_8 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.149ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.145 - 0.176)
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_8 to EMAC_0/idelayctrl_reset_0_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y62.DQ      Tcko                  0.450   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_8
    SLICE_X26Y68.AX      net (fanout=1)        0.707   EMAC_0/idelayctrl_reset_0_r<8>
    SLICE_X26Y68.CLK     Tdick                -0.008   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_9
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.442ns logic, 0.707ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_5 (SLICE_X26Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_4 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 0)
  Clock Path Skew:      0.111ns (1.254 - 1.143)
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_4 to EMAC_0/idelayctrl_reset_0_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.DQ      Tcko                  0.414   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_4
    SLICE_X26Y62.AX      net (fanout=1)        0.321   EMAC_0/idelayctrl_reset_0_r<4>
    SLICE_X26Y62.CLK     Tckdi       (-Th)     0.229   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.185ns logic, 0.321ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_2 (SLICE_X27Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_1 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_1 to EMAC_0/idelayctrl_reset_0_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.AQ      Tcko                  0.414   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_1
    SLICE_X27Y59.BX      net (fanout=1)        0.282   EMAC_0/idelayctrl_reset_0_r<1>
    SLICE_X27Y59.CLK     Tckdi       (-Th)     0.231   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_4 (SLICE_X27Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_3 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_3 to EMAC_0/idelayctrl_reset_0_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.CQ      Tcko                  0.414   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_3
    SLICE_X27Y59.DX      net (fanout=1)        0.282   EMAC_0/idelayctrl_reset_0_r<3>
    SLICE_X27Y59.CLK     Tckdi       (-Th)     0.219   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0
  Logical resource: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: EMAC_0/idelayctrl_reset_0_r<8>/SR
  Logical resource: EMAC_0/idelayctrl_reset_0_r_5/SR
  Location pin: SLICE_X26Y62.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: EMAC_0/idelayctrl_reset_0_r<8>/SR
  Logical resource: EMAC_0/idelayctrl_reset_0_r_5/SR
  Location pin: SLICE_X26Y62.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_FPGA100M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FPGA100M                    |     10.000ns|      4.571ns|      6.606ns|            0|            0|         1462|         1652|
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      6.606ns|          N/A|            0|            0|            5|            0|
| T0_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      4.456ns|          N/A|            0|            0|         1636|            0|
| T1_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|      5.000ns|      1.666ns|          N/A|            0|            0|           11|            0|
| T3_BUF                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock FPGA100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA100M       |    4.571|         |    3.303|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_0  |    3.821|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_1  |    6.733|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTX_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GTX_CLK_1      |    7.299|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 40  Score: 4716  (Setup/Max: 4716, Hold: 0)

Constraints cover 17481115 paths, 0 nets, and 18561 connections

Design statistics:
   Minimum period:   8.058ns{1}   (Maximum frequency: 124.100MHz)
   Maximum path delay from/to any node:   3.631ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 20 09:50:48 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 522 MB



