#ifndef _isp_raven_SHIFT_HEADER
#define _isp_raven_SHIFT_HEADER
/*
 *isp_raven_shift.h
 *
 *Register Spec Release:<unknown>
 *
 *
 *(c) 2000 ATI Technologies Inc.(unpublished)
 *
 *All rights reserved.This notice is intended as a precaution against
 *inadvertent publication and does not imply publication or any waiver
 *of confidentiality.The year included in the foregoing notice is the
 *year of creation of the work.
 *
 */

// I2C1_IC_CON
#define	\
I2C1_IC_CON__IC_MASTER_MODE__SHIFT \
		0x00000000
#define	\
I2C1_IC_CON__IC_MAX_SPEED_MODE__SHIFT \
		0x00000001
#define	\
I2C1_IC_CON__IC_10BITADDR_SLAVE__SHIFT \
		0x00000003
#define	\
I2C1_IC_CON__IC_10BITADDR_MASTER_rd_only__SHIFT \
	0x00000004
#define	\
I2C1_IC_CON__IC_RESTART_ENABLE__SHIFT \
		0x00000005
#define	\
I2C1_IC_CON__IC_SLAVE_DISABLE__SHIFT \
		0x00000006

// I2C1_IC_TAR
#define	\
I2C1_IC_TAR__IC_TAR__SHIFT \
			0x00000000
#define	\
I2C1_IC_TAR__GC_OR_START__SHIFT \
		0x0000000a
#define	\
I2C1_IC_TAR__SPECIAL__SHIFT \
			0x0000000b
#define	\
I2C1_IC_TAR__IC_10BITADDR_MASTER__SHIFT \
	0x0000000c

// I2C1_IC_SAR
#define	\
I2C1_IC_SAR__IC_SAR__SHIFT \
			0x00000000

// I2C1_IC_HS_MAR
#define	\
I2C1_IC_HS_MAR__IC_HS_MAR__SHIFT \
		0x00000000

// I2C1_IC_DATA_CMD
#define	\
I2C1_IC_DATA_CMD__DAT__SHIFT \
			0x00000000
#define	\
I2C1_IC_DATA_CMD__CMD__SHIFT \
			0x00000008
#define	\
I2C1_IC_DATA_CMD__STOP__SHIFT \
			0x00000009
#define	\
I2C1_IC_DATA_CMD__RESTART__SHIFT \
		0x0000000a

// I2C1_IC_SS_SCL_HCNT
#define	\
I2C1_IC_SS_SCL_HCNT__IC_SS_SCL_HCNT__SHIFT \
	0x00000000

// I2C1_IC_SS_SCL_LCNT
#define	\
I2C1_IC_SS_SCL_LCNT__IC_SS_SCL_LCNT__SHIFT \
	0x00000000

// I2C1_IC_FS_SCL_HCNT
#define	\
I2C1_IC_FS_SCL_HCNT__IC_FS_SCL_HCNT__SHIFT \
	0x00000000

// I2C1_IC_FS_SCL_LCNT
#define	\
I2C1_IC_FS_SCL_LCNT__IC_FS_SCL_LCNT__SHIFT \
	0x00000000

// I2C1_IC_HS_SCL_HCNT
#define	\
I2C1_IC_HS_SCL_HCNT__IC_HS_SCL_HCNT__SHIFT \
	0x00000000

// I2C1_IC_HS_SCL_LCNT
#define	\
I2C1_IC_HS_SCL_LCNT__IC_HS_SCL_LCNT__SHIFT \
	0x00000000

// I2C1_IC_INTR_STAT
#define	\
I2C1_IC_INTR_STAT__R_RX_UNDER__SHIFT \
		0x00000000
#define	\
I2C1_IC_INTR_STAT__R_RX_OVER__SHIFT \
		0x00000001
#define	\
I2C1_IC_INTR_STAT__R_RX_FULL__SHIFT \
		0x00000002
#define	\
I2C1_IC_INTR_STAT__R_TX_OVER__SHIFT \
		0x00000003
#define	\
I2C1_IC_INTR_STAT__R_TX_EMPTY__SHIFT \
		0x00000004
#define	\
I2C1_IC_INTR_STAT__R_RD_REQ__SHIFT \
		0x00000005
#define	\
I2C1_IC_INTR_STAT__R_TX_ABRT__SHIFT \
		0x00000006
#define	\
I2C1_IC_INTR_STAT__R_TX_DONE__SHIFT \
		0x00000007
#define	\
I2C1_IC_INTR_STAT__R_ACTIVITY__SHIFT \
		0x00000008
#define	\
I2C1_IC_INTR_STAT__R_STOP_DET__SHIFT \
		0x00000009
#define	\
I2C1_IC_INTR_STAT__R_START_DET__SHIFT \
		0x0000000a
#define	\
I2C1_IC_INTR_STAT__R_GEN_CALL__SHIFT \
		0x0000000b

// I2C1_IC_INTR_MASK
#define	\
I2C1_IC_INTR_MASK__M_RX_UNDER__SHIFT \
		0x00000000
#define	\
I2C1_IC_INTR_MASK__M_RX_OVER__SHIFT \
		0x00000001
#define	\
I2C1_IC_INTR_MASK__M_RX_FULL__SHIFT \
		0x00000002
#define	\
I2C1_IC_INTR_MASK__M_TX_OVER__SHIFT \
		0x00000003
#define	\
I2C1_IC_INTR_MASK__M_TX_EMPTY__SHIFT \
		0x00000004
#define	\
I2C1_IC_INTR_MASK__M_RD_REQ__SHIFT \
		0x00000005
#define	\
I2C1_IC_INTR_MASK__M_TX_ABRT__SHIFT \
		0x00000006
#define	\
I2C1_IC_INTR_MASK__M_TX_DONE__SHIFT \
		0x00000007
#define	\
I2C1_IC_INTR_MASK__M_ACTIVITY__SHIFT \
		0x00000008
#define	\
I2C1_IC_INTR_MASK__M_STOP_DET__SHIFT \
		0x00000009
#define	\
I2C1_IC_INTR_MASK__M_START_DET__SHIFT \
		0x0000000a
#define	\
I2C1_IC_INTR_MASK__M_GEN_CALL__SHIFT \
		0x0000000b

// I2C1_IC_RAW_INTR_STAT
#define	\
I2C1_IC_RAW_INTR_STAT__RX_UNDER__SHIFT \
		0x00000000
#define	\
I2C1_IC_RAW_INTR_STAT__RX_OVER__SHIFT \
		0x00000001
#define	\
I2C1_IC_RAW_INTR_STAT__RX_FULL__SHIFT \
		0x00000002
#define	\
I2C1_IC_RAW_INTR_STAT__TX_OVER__SHIFT \
		0x00000003
#define	\
I2C1_IC_RAW_INTR_STAT__TX_EMPTY__SHIFT \
		0x00000004
#define	\
I2C1_IC_RAW_INTR_STAT__RD_REQ__SHIFT \
		0x00000005
#define	\
I2C1_IC_RAW_INTR_STAT__TX_ABRT__SHIFT \
		0x00000006
#define	\
I2C1_IC_RAW_INTR_STAT__TX_DONE__SHIFT \
		0x00000007
#define	\
I2C1_IC_RAW_INTR_STAT__ACTIVITY__SHIFT \
		0x00000008
#define	\
I2C1_IC_RAW_INTR_STAT__STOP_DET__SHIFT \
		0x00000009
#define	\
I2C1_IC_RAW_INTR_STAT__START_DET__SHIFT \
	0x0000000a
#define	\
I2C1_IC_RAW_INTR_STAT__GEN_CALL__SHIFT \
		0x0000000b

// I2C1_IC_RX_TL
#define	\
I2C1_IC_RX_TL__RX_TL__SHIFT \
			0x00000000

// I2C1_IC_TX_TL
#define	\
I2C1_IC_TX_TL__TX_TL__SHIFT \
			0x00000000

// I2C1_IC_CLR_INTR
#define	\
I2C1_IC_CLR_INTR__CLR_INTR__SHIFT \
		0x00000000

// I2C1_IC_CLR_RX_UNDER
#define	\
I2C1_IC_CLR_RX_UNDER__CLR_RX_UNDER__SHIFT \
	0x00000000

// I2C1_IC_CLR_RX_OVER
#define	\
I2C1_IC_CLR_RX_OVER__CLR_RX_OVER__SHIFT \
	0x00000000

// I2C1_IC_CLR_TX_OVER
#define	\
I2C1_IC_CLR_TX_OVER__CLR_TX_OVER__SHIFT \
	0x00000000

// I2C1_IC_CLR_RD_REQ
#define	\
I2C1_IC_CLR_RD_REQ__CLR_RD_REQ__SHIFT \
		0x00000000

// I2C1_IC_CLR_TX_ABRT
#define	\
I2C1_IC_CLR_TX_ABRT__CLR_TX_ABRT__SHIFT \
	0x00000000

// I2C1_IC_CLR_RX_DONE
#define	\
I2C1_IC_CLR_RX_DONE__CLR_RX_DONE__SHIFT \
	0x00000000

// I2C1_IC_CLR_ACTIVITY
#define	\
I2C1_IC_CLR_ACTIVITY__CLR_ACTIVITY__SHIFT \
	0x00000000

// I2C1_IC_CLR_STOP_DET
#define	\
I2C1_IC_CLR_STOP_DET__CLR_STOP_DET__SHIFT \
	0x00000000

// I2C1_IC_CLR_START_DET
#define	\
I2C1_IC_CLR_START_DET__CLR_START_DET__SHIFT \
	0x00000000

// I2C1_IC_CLR_GEN_CALL
#define	\
I2C1_IC_CLR_GEN_CALL__CLR_GEN_CALL__SHIFT \
	0x00000000

// I2C1_IC_ENABLE
#define	\
I2C1_IC_ENABLE__ENABLE__SHIFT \
			0x00000000

// I2C1_IC_STATUS
#define	\
I2C1_IC_STATUS__ACTIVITY__SHIFT \
		0x00000000
#define	\
I2C1_IC_STATUS__TFNF__SHIFT \
			0x00000001
#define	\
I2C1_IC_STATUS__TFE__SHIFT \
			0x00000002
#define	\
I2C1_IC_STATUS__RFNE__SHIFT \
			0x00000003
#define	\
I2C1_IC_STATUS__FFF__SHIFT \
			0x00000004
#define	\
I2C1_IC_STATUS__MST_ACTIVITY__SHIFT \
		0x00000005
#define	\
I2C1_IC_STATUS__SLV_ACTIVITY__SHIFT \
		0x00000006

// I2C1_IC_TXFLR
#define	\
I2C1_IC_TXFLR__TXFLR__SHIFT \
			0x00000000

// I2C1_IC_RXFLR
#define	\
I2C1_IC_RXFLR__RXFLR__SHIFT \
			0x00000000

// I2C1_SDA_HOLD
#define	\
I2C1_SDA_HOLD__IC_SDA_HOLD__SHIFT \
		0x00000000

// I2C1_IC_TX_ABRT_SOURCE
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_7B_ADDR_NOACK__SHIFT \
	0x00000000
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_10B_ADDR1_NOACK__SHIFT \
0x00000001
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_10B_ADDR2_NOACK__SHIFT \
0x00000002
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_TXDATA_NOACK__SHIFT \
	0x00000003
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_GCALL_NOACK__SHIFT \
	0x00000004
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_GCALL_READ__SHIFT \
	0x00000005
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_HS_ACKDET__SHIFT \
	0x00000006
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_SBYTE_ACKDET__SHIFT \
	0x00000007
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_HS_NORSTRT__SHIFT \
	0x00000008
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_SBYTE_NOSTRT__SHIFT \
	0x00000009
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_10B_RD_NOSTRT__SHIFT \
	0x0000000a
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_MASTER_DIS__SHIFT \
	0x0000000b
#define	\
I2C1_IC_TX_ABRT_SOURCE__ARB_LOST__SHIFT \
	0x0000000c
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_SLVFLUSH_TXFIFO__SHIFT \
0x0000000d
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_SLV_ARBLOST__SHIFT \
	0x0000000e
#define	\
I2C1_IC_TX_ABRT_SOURCE__ABRT_SLVRD_INTX__SHIFT \
	0x0000000f

// I2C1_IC_SDA_SETUP
#define	\
I2C1_IC_SDA_SETUP__SDA_SETUP__SHIFT \
		0x00000000

// I2C1_IC_ACK_GENERAL_CALL
#define	\
I2C1_IC_ACK_GENERAL_CALL__ACK_GENERAL_CALL__SHIFT \
	0x00000000

// I2C1_IC_ENABLE_STATUS
#define	\
I2C1_IC_ENABLE_STATUS__IC_EN__SHIFT \
		0x00000000
#define	\
I2C1_IC_ENABLE_STATUS__SLV_DISABLED_WHILE_BUSY__SHIFT \
0x00000001
#define	\
I2C1_IC_ENABLE_STATUS__SLV_RX_DATA_LOST__SHIFT \
	0x00000002

// I2C1_FS_SPKLEN
#define	\
I2C1_FS_SPKLEN__IC_FS_SPKLEN__SHIFT \
		0x00000000

// I2C1_HS_SPKLEN
#define	\
I2C1_HS_SPKLEN__IC_HS_SPKLEN__SHIFT \
		0x00000000

// I2C1_IC_COMP_PARAM_1
#define	\
I2C1_IC_COMP_PARAM_1__APB_DATA_WIDTH__SHIFT \
	0x00000000
#define	\
I2C1_IC_COMP_PARAM_1__MAX_SPEED_MODE__SHIFT \
	0x00000002
#define	\
I2C1_IC_COMP_PARAM_1__HC_COUNT_VALUES__SHIFT \
	0x00000004
#define	\
I2C1_IC_COMP_PARAM_1__INTR_IO__SHIFT \
		0x00000005
#define	\
I2C1_IC_COMP_PARAM_1__HAS_DMA__SHIFT \
		0x00000006
#define	\
I2C1_IC_COMP_PARAM_1__ADD_ENCODED_PARAMS__SHIFT \
	0x00000007
#define	\
I2C1_IC_COMP_PARAM_1__RX_BUFFER_DEPTH__SHIFT \
	0x00000008
#define	\
I2C1_IC_COMP_PARAM_1__TX_BUFFER_DEPTH__SHIFT \
	0x00000010

// I2C1_IC_COMP_VERSION
#define	\
I2C1_IC_COMP_VERSION__IC_COMP_VERSION__SHIFT \
	0x00000000

// I2C1_IC_COMP_TYPE
#define	\
I2C1_IC_COMP_TYPE__IC_COMP_TYPE__SHIFT \
		0x00000000

// I2C2_IC_CON
#define	\
I2C2_IC_CON__IC_MASTER_MODE__SHIFT \
		0x00000000
#define	\
I2C2_IC_CON__IC_MAX_SPEED_MODE__SHIFT \
		0x00000001
#define	\
I2C2_IC_CON__IC_10BITADDR_SLAVE__SHIFT \
		0x00000003
#define	\
I2C2_IC_CON__IC_10BITADDR_MASTER_rd_only__SHIFT \
	0x00000004
#define	\
I2C2_IC_CON__IC_RESTART_ENABLE__SHIFT \
		0x00000005
#define	\
I2C2_IC_CON__IC_SLAVE_DISABLE__SHIFT \
		0x00000006

// I2C2_IC_TAR
#define	\
I2C2_IC_TAR__IC_TAR__SHIFT \
			0x00000000
#define	\
I2C2_IC_TAR__GC_OR_START__SHIFT \
		0x0000000a
#define	\
I2C2_IC_TAR__SPECIAL__SHIFT \
			0x0000000b
#define	\
I2C2_IC_TAR__IC_10BITADDR_MASTER__SHIFT \
	0x0000000c

// I2C2_IC_SAR
#define	\
I2C2_IC_SAR__IC_SAR__SHIFT \
			0x00000000

// I2C2_IC_HS_MAR
#define	\
I2C2_IC_HS_MAR__IC_HS_MAR__SHIFT \
		0x00000000

// I2C2_IC_DATA_CMD
#define	\
I2C2_IC_DATA_CMD__DAT__SHIFT \
			0x00000000
#define	\
I2C2_IC_DATA_CMD__CMD__SHIFT \
			0x00000008
#define	\
I2C2_IC_DATA_CMD__STOP__SHIFT \
			0x00000009
#define	\
I2C2_IC_DATA_CMD__RESTART__SHIFT \
		0x0000000a

// I2C2_IC_SS_SCL_HCNT
#define	\
I2C2_IC_SS_SCL_HCNT__IC_SS_SCL_HCNT__SHIFT \
	0x00000000

// I2C2_IC_SS_SCL_LCNT
#define	\
I2C2_IC_SS_SCL_LCNT__IC_SS_SCL_LCNT__SHIFT \
	0x00000000

// I2C2_IC_FS_SCL_HCNT
#define	\
I2C2_IC_FS_SCL_HCNT__IC_FS_SCL_HCNT__SHIFT \
	0x00000000

// I2C2_IC_FS_SCL_LCNT
#define	\
I2C2_IC_FS_SCL_LCNT__IC_FS_SCL_LCNT__SHIFT \
	0x00000000

// I2C2_IC_HS_SCL_HCNT
#define	\
I2C2_IC_HS_SCL_HCNT__IC_HS_SCL_HCNT__SHIFT \
	0x00000000

// I2C2_IC_HS_SCL_LCNT
#define	\
I2C2_IC_HS_SCL_LCNT__IC_HS_SCL_LCNT__SHIFT \
	0x00000000

// I2C2_IC_INTR_STAT
#define	\
I2C2_IC_INTR_STAT__R_RX_UNDER__SHIFT \
		0x00000000
#define	\
I2C2_IC_INTR_STAT__R_RX_OVER__SHIFT \
		0x00000001
#define	\
I2C2_IC_INTR_STAT__R_RX_FULL__SHIFT \
		0x00000002
#define	\
I2C2_IC_INTR_STAT__R_TX_OVER__SHIFT \
		0x00000003
#define	\
I2C2_IC_INTR_STAT__R_TX_EMPTY__SHIFT \
		0x00000004
#define	\
I2C2_IC_INTR_STAT__R_RD_REQ__SHIFT \
		0x00000005
#define	\
I2C2_IC_INTR_STAT__R_TX_ABRT__SHIFT \
		0x00000006
#define	\
I2C2_IC_INTR_STAT__R_TX_DONE__SHIFT \
		0x00000007
#define	\
I2C2_IC_INTR_STAT__R_ACTIVITY__SHIFT \
		0x00000008
#define	\
I2C2_IC_INTR_STAT__R_STOP_DET__SHIFT \
		0x00000009
#define	\
I2C2_IC_INTR_STAT__R_START_DET__SHIFT \
		0x0000000a
#define	\
I2C2_IC_INTR_STAT__R_GEN_CALL__SHIFT \
		0x0000000b

// I2C2_IC_INTR_MASK
#define	\
I2C2_IC_INTR_MASK__M_RX_UNDER__SHIFT \
		0x00000000
#define	\
I2C2_IC_INTR_MASK__M_RX_OVER__SHIFT \
		0x00000001
#define	\
I2C2_IC_INTR_MASK__M_RX_FULL__SHIFT \
		0x00000002
#define	\
I2C2_IC_INTR_MASK__M_TX_OVER__SHIFT \
		0x00000003
#define	\
I2C2_IC_INTR_MASK__M_TX_EMPTY__SHIFT \
		0x00000004
#define	\
I2C2_IC_INTR_MASK__M_RD_REQ__SHIFT \
		0x00000005
#define	\
I2C2_IC_INTR_MASK__M_TX_ABRT__SHIFT \
		0x00000006
#define	\
I2C2_IC_INTR_MASK__M_TX_DONE__SHIFT \
		0x00000007
#define	\
I2C2_IC_INTR_MASK__M_ACTIVITY__SHIFT \
		0x00000008
#define	\
I2C2_IC_INTR_MASK__M_STOP_DET__SHIFT \
		0x00000009
#define	\
I2C2_IC_INTR_MASK__M_START_DET__SHIFT \
		0x0000000a
#define	\
I2C2_IC_INTR_MASK__M_GEN_CALL__SHIFT \
		0x0000000b

// I2C2_IC_RAW_INTR_STAT
#define	\
I2C2_IC_RAW_INTR_STAT__RX_UNDER__SHIFT \
		0x00000000
#define	\
I2C2_IC_RAW_INTR_STAT__RX_OVER__SHIFT \
		0x00000001
#define	\
I2C2_IC_RAW_INTR_STAT__RX_FULL__SHIFT \
		0x00000002
#define	\
I2C2_IC_RAW_INTR_STAT__TX_OVER__SHIFT \
		0x00000003
#define	\
I2C2_IC_RAW_INTR_STAT__TX_EMPTY__SHIFT \
		0x00000004
#define	\
I2C2_IC_RAW_INTR_STAT__RD_REQ__SHIFT \
		0x00000005
#define	\
I2C2_IC_RAW_INTR_STAT__TX_ABRT__SHIFT \
		0x00000006
#define	\
I2C2_IC_RAW_INTR_STAT__TX_DONE__SHIFT \
		0x00000007
#define	\
I2C2_IC_RAW_INTR_STAT__ACTIVITY__SHIFT \
		0x00000008
#define	\
I2C2_IC_RAW_INTR_STAT__STOP_DET__SHIFT \
		0x00000009
#define	\
I2C2_IC_RAW_INTR_STAT__START_DET__SHIFT \
	0x0000000a
#define	\
I2C2_IC_RAW_INTR_STAT__GEN_CALL__SHIFT \
		0x0000000b

// I2C2_IC_RX_TL
#define	\
I2C2_IC_RX_TL__RX_TL__SHIFT \
			0x00000000

// I2C2_IC_TX_TL
#define	\
I2C2_IC_TX_TL__TX_TL__SHIFT \
			0x00000000

// I2C2_IC_CLR_INTR
#define	\
I2C2_IC_CLR_INTR__CLR_INTR__SHIFT \
		0x00000000

// I2C2_IC_CLR_RX_UNDER
#define	\
I2C2_IC_CLR_RX_UNDER__CLR_RX_UNDER__SHIFT \
	0x00000000

// I2C2_IC_CLR_RX_OVER
#define	\
I2C2_IC_CLR_RX_OVER__CLR_RX_OVER__SHIFT \
	0x00000000

// I2C2_IC_CLR_TX_OVER
#define	\
I2C2_IC_CLR_TX_OVER__CLR_TX_OVER__SHIFT \
	0x00000000

// I2C2_IC_CLR_RD_REQ
#define	\
I2C2_IC_CLR_RD_REQ__CLR_RD_REQ__SHIFT \
		0x00000000

// I2C2_IC_CLR_TX_ABRT
#define	\
I2C2_IC_CLR_TX_ABRT__CLR_TX_ABRT__SHIFT \
	0x00000000

// I2C2_IC_CLR_RX_DONE
#define	\
I2C2_IC_CLR_RX_DONE__CLR_RX_DONE__SHIFT \
	0x00000000

// I2C2_IC_CLR_ACTIVITY
#define	\
I2C2_IC_CLR_ACTIVITY__CLR_ACTIVITY__SHIFT \
	0x00000000

// I2C2_IC_CLR_STOP_DET
#define	\
I2C2_IC_CLR_STOP_DET__CLR_STOP_DET__SHIFT \
	0x00000000

// I2C2_IC_CLR_START_DET
#define	\
I2C2_IC_CLR_START_DET__CLR_START_DET__SHIFT \
	0x00000000

// I2C2_IC_CLR_GEN_CALL
#define	\
I2C2_IC_CLR_GEN_CALL__CLR_GEN_CALL__SHIFT \
	0x00000000

// I2C2_IC_ENABLE
#define	\
I2C2_IC_ENABLE__ENABLE__SHIFT \
			0x00000000

// I2C2_IC_STATUS
#define	\
I2C2_IC_STATUS__ACTIVITY__SHIFT \
		0x00000000
#define	\
I2C2_IC_STATUS__TFNF__SHIFT \
			0x00000001
#define	\
I2C2_IC_STATUS__TFE__SHIFT \
			0x00000002
#define	\
I2C2_IC_STATUS__RFNE__SHIFT \
			0x00000003
#define	\
I2C2_IC_STATUS__FFF__SHIFT \
			0x00000004
#define	\
I2C2_IC_STATUS__MST_ACTIVITY__SHIFT \
		0x00000005
#define	\
I2C2_IC_STATUS__SLV_ACTIVITY__SHIFT \
		0x00000006

// I2C2_IC_TXFLR
#define	\
I2C2_IC_TXFLR__TXFLR__SHIFT \
			0x00000000

// I2C2_IC_RXFLR
#define	\
I2C2_IC_RXFLR__RXFLR__SHIFT \
			0x00000000

// I2C2_SDA_HOLD
#define	\
I2C2_SDA_HOLD__IC_SDA_HOLD__SHIFT \
		0x00000000

// I2C2_IC_TX_ABRT_SOURCE
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_7B_ADDR_NOACK__SHIFT \
	0x00000000
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_10B_ADDR1_NOACK__SHIFT \
0x00000001
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_10B_ADDR2_NOACK__SHIFT \
0x00000002
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_TXDATA_NOACK__SHIFT \
	0x00000003
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_GCALL_NOACK__SHIFT \
	0x00000004
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_GCALL_READ__SHIFT \
	0x00000005
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_HS_ACKDET__SHIFT \
	0x00000006
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_SBYTE_ACKDET__SHIFT \
	0x00000007
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_HS_NORSTRT__SHIFT \
	0x00000008
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_SBYTE_NOSTRT__SHIFT \
	0x00000009
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_10B_RD_NOSTRT__SHIFT \
	0x0000000a
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_MASTER_DIS__SHIFT \
	0x0000000b
#define	\
I2C2_IC_TX_ABRT_SOURCE__ARB_LOST__SHIFT \
	0x0000000c
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_SLVFLUSH_TXFIFO__SHIFT \
0x0000000d
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_SLV_ARBLOST__SHIFT \
	0x0000000e
#define	\
I2C2_IC_TX_ABRT_SOURCE__ABRT_SLVRD_INTX__SHIFT \
	0x0000000f

// I2C2_IC_SDA_SETUP
#define	\
I2C2_IC_SDA_SETUP__SDA_SETUP__SHIFT \
		0x00000000

// I2C2_IC_ACK_GENERAL_CALL
#define	\
I2C2_IC_ACK_GENERAL_CALL__ACK_GENERAL_CALL__SHIFT \
	0x00000000

// I2C2_IC_ENABLE_STATUS
#define	\
I2C2_IC_ENABLE_STATUS__IC_EN__SHIFT \
		0x00000000
#define	\
I2C2_IC_ENABLE_STATUS__SLV_DISABLED_WHILE_BUSY__SHIFT \
0x00000001
#define	\
I2C2_IC_ENABLE_STATUS__SLV_RX_DATA_LOST__SHIFT \
	0x00000002

// I2C2_FS_SPKLEN
#define	\
I2C2_FS_SPKLEN__IC_FS_SPKLEN__SHIFT \
		0x00000000

// I2C2_HS_SPKLEN
#define	\
I2C2_HS_SPKLEN__IC_HS_SPKLEN__SHIFT \
		0x00000000

// I2C2_IC_COMP_PARAM_1
#define	\
I2C2_IC_COMP_PARAM_1__APB_DATA_WIDTH__SHIFT \
	0x00000000
#define	\
I2C2_IC_COMP_PARAM_1__MAX_SPEED_MODE__SHIFT \
	0x00000002
#define	\
I2C2_IC_COMP_PARAM_1__HC_COUNT_VALUES__SHIFT \
	0x00000004
#define	\
I2C2_IC_COMP_PARAM_1__INTR_IO__SHIFT \
		0x00000005
#define	\
I2C2_IC_COMP_PARAM_1__HAS_DMA__SHIFT \
		0x00000006
#define	\
I2C2_IC_COMP_PARAM_1__ADD_ENCODED_PARAMS__SHIFT \
	0x00000007
#define	\
I2C2_IC_COMP_PARAM_1__RX_BUFFER_DEPTH__SHIFT \
	0x00000008
#define	\
I2C2_IC_COMP_PARAM_1__TX_BUFFER_DEPTH__SHIFT \
	0x00000010

// I2C2_IC_COMP_VERSION
#define	\
I2C2_IC_COMP_VERSION__IC_COMP_VERSION__SHIFT \
	0x00000000

// I2C2_IC_COMP_TYPE
#define	\
I2C2_IC_COMP_TYPE__IC_COMP_TYPE__SHIFT \
		0x00000000

// ISP_STATUS
#define	\
ISP_STATUS__JOB_BUSY__SHIFT \
			0x00000000
#define	\
ISP_STATUS__CCPU_REPORT__SHIFT \
			0x00000001
#define	\
ISP_STATUS__CCPU_PMB_RD_BAR_SIZE_ERROR__SHIFT \
	0x00000008
#define	\
ISP_STATUS__CCPU_PMB_WR_BAR_SIZE_ERROR__SHIFT \
	0x00000009
#define	\
ISP_STATUS__CCPU_REQUEST_EMPTY__SHIFT \
		0x0000000a
#define	\
ISP_STATUS__SECURE_MODE__SHIFT \
			0x0000001f

// ISP_VERSION
#define	\
ISP_VERSION__CORE_REV_ID__SHIFT \
		0x00000000

// ISP_CCPU_CNTL
#define	\
ISP_CCPU_CNTL__READ_CACHE_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CCPU_CNTL__PMB_BAR_SIZE_ERR_ENABLE__SHIFT \
	0x00000001
#define	\
ISP_CCPU_CNTL__CCPU_HOST_SOFT_RST__SHIFT \
	0x00000012
#define	\
ISP_CCPU_CNTL__CCPU_STALL__SHIFT \
		0x00000013

// ISP_CCPU_PDEBUG_DATA
#define	\
ISP_CCPU_PDEBUG_DATA__CCPU_PDBG_DATA__SHIFT \
	0x00000000

// ISP_FW_DBG_DATA0
#define	\
ISP_FW_DBG_DATA0__ISP_FW_DBG_DATA0__SHIFT \
	0x00000000

// ISP_FW_DBG_DATA1
#define	\
ISP_FW_DBG_DATA1__ISP_FW_DBG_DATA1__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET0_HI
#define	\
ISP_CCPU_CACHE_OFFSET0_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET0_LO
#define	\
ISP_CCPU_CACHE_OFFSET0_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZE0
#define	\
ISP_CCPU_CACHE_SIZE0__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSET1_HI
#define	\
ISP_CCPU_CACHE_OFFSET1_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET1_LO
#define	\
ISP_CCPU_CACHE_OFFSET1_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZE1
#define	\
ISP_CCPU_CACHE_SIZE1__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSET2_HI
#define	\
ISP_CCPU_CACHE_OFFSET2_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET2_LO
#define	\
ISP_CCPU_CACHE_OFFSET2_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZE2
#define	\
ISP_CCPU_CACHE_SIZE2__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSET3_HI
#define	\
ISP_CCPU_CACHE_OFFSET3_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET3_LO
#define	\
ISP_CCPU_CACHE_OFFSET3_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZE3
#define	\
ISP_CCPU_CACHE_SIZE3__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSET4_HI
#define	\
ISP_CCPU_CACHE_OFFSET4_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET4_LO
#define	\
ISP_CCPU_CACHE_OFFSET4_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZE4
#define	\
ISP_CCPU_CACHE_SIZE4__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSET5_HI
#define	\
ISP_CCPU_CACHE_OFFSET5_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET5_LO
#define	\
ISP_CCPU_CACHE_OFFSET5_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZE5
#define	\
ISP_CCPU_CACHE_SIZE5__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSET6_HI
#define	\
ISP_CCPU_CACHE_OFFSET6_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET6_LO
#define	\
ISP_CCPU_CACHE_OFFSET6_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZE6
#define	\
ISP_CCPU_CACHE_SIZE6__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSET7_HI
#define	\
ISP_CCPU_CACHE_OFFSET7_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET7_LO
#define	\
ISP_CCPU_CACHE_OFFSET7_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZE7
#define	\
ISP_CCPU_CACHE_SIZE7__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET00_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET00_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET00_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET00_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE00
#define	\
ISP_CCPU_NONCACHE_SIZE00__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET01_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET01_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET01_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET01_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE01
#define	\
ISP_CCPU_NONCACHE_SIZE01__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET02_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET02_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET02_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET02_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE02
#define	\
ISP_CCPU_NONCACHE_SIZE02__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET03_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET03_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET03_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET03_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE03
#define	\
ISP_CCPU_NONCACHE_SIZE03__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET10_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET10_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET10_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET10_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE10
#define	\
ISP_CCPU_NONCACHE_SIZE10__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET11_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET11_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET11_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET11_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE11
#define	\
ISP_CCPU_NONCACHE_SIZE11__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET12_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET12_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET12_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET12_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE12
#define	\
ISP_CCPU_NONCACHE_SIZE12__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET13_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET13_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET13_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET13_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE13
#define	\
ISP_CCPU_NONCACHE_SIZE13__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCH0
#define	\
ISP_CCPU_SCRATCH0__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCH1
#define	\
ISP_CCPU_SCRATCH1__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCH2
#define	\
ISP_CCPU_SCRATCH2__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCH3
#define	\
ISP_CCPU_SCRATCH3__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCH4
#define	\
ISP_CCPU_SCRATCH4__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCH5
#define	\
ISP_CCPU_SCRATCH5__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCH6
#define	\
ISP_CCPU_SCRATCH6__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCH7
#define	\
ISP_CCPU_SCRATCH7__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCH8
#define	\
ISP_CCPU_SCRATCH8__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCH9
#define	\
ISP_CCPU_SCRATCH9__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCHA
#define	\
ISP_CCPU_SCRATCHA__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCHB
#define	\
ISP_CCPU_SCRATCHB__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCHC
#define	\
ISP_CCPU_SCRATCHC__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCHD
#define	\
ISP_CCPU_SCRATCHD__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCHE
#define	\
ISP_CCPU_SCRATCHE__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_SCRATCHF
#define	\
ISP_CCPU_SCRATCHF__SCRATCH__SHIFT \
		0x00000000

// ISP_CCPU_PDEBUG_STATUS
#define	\
ISP_CCPU_PDEBUG_STATUS__PSTATUS__SHIFT \
		0x00000000
#define	\
ISP_CCPU_PDEBUG_STATUS__PLS0STATUS__SHIFT \
	0x00000008
#define	\
ISP_CCPU_PDEBUG_STATUS__PWAITMODE__SHIFT \
	0x00000010

// ISP_CCPU_PDEBUG_LS0_32UPPERBITS
#define	\
ISP_CCPU_PDEBUG_LS0_32UPPERBITS__PDEBUG_DATA_LS0_HI__SHIFT \
0x00000000

// ISP_CCPU_PDEBUG_LS0_32LOWERBITS
#define	\
ISP_CCPU_PDEBUG_LS0_32LOWERBITS__PDEBUG_DATA_LS0_LO__SHIFT \
0x00000000

// ISP_CCPU_PDEBUG_LS0_ADDR
#define	\
ISP_CCPU_PDEBUG_LS0_ADDR__PDEBUG_LS0_ADDR__SHIFT \
	0x00000000

// ISP_CCPU_PDEBUG_PC
#define	\
ISP_CCPU_PDEBUG_PC__PDEBUG_PC__SHIFT \
		0x00000000

// ISP_SOFT_RESET
#define	\
ISP_SOFT_RESET__CCPU_SOFT_RESET__SHIFT \
		0x00000000
#define	\
ISP_SOFT_RESET__IH_SOFT_RESET__SHIFT \
		0x00000001
#define	\
ISP_SOFT_RESET__SEM_SOFT_RESET__SHIFT \
		0x00000002
#define	\
ISP_SOFT_RESET__PHY0_SOFT_RESET__SHIFT \
		0x00000003
#define	\
ISP_SOFT_RESET__PHY1_SOFT_RESET__SHIFT \
		0x00000004

// ISP_CCPU_PMB_RD_BAR_SIZE_ERR_ADDR_HI
#define	\
ISP_CCPU_PMB_RD_BAR_SIZE_ERR_ADDR_HI__CCPU_PMB_RD_BAR_SIZE_ERR_ADDR_HI__SHIFT \
0x00000000

// ISP_CCPU_PMB_RD_BAR_SIZE_ERR_ADDR_LO
#define	\
ISP_CCPU_PMB_RD_BAR_SIZE_ERR_ADDR_LO__CCPU_PMB_RD_BAR_SIZE_ERR_ADDR_LO__SHIFT \
0x00000000

// ISP_CCPU_PMB_WR_BAR_SIZE_ERR_ADDR_HI
#define	\
ISP_CCPU_PMB_WR_BAR_SIZE_ERR_ADDR_HI__CCPU_PMB_WR_BAR_SIZE_ERR_ADDR_HI__SHIFT \
0x00000000

// ISP_CCPU_PMB_WR_BAR_SIZE_ERR_ADDR_LO
#define	\
ISP_CCPU_PMB_WR_BAR_SIZE_ERR_ADDR_LO__CCPU_PMB_WR_BAR_SIZE_ERR_ADDR_LO__SHIFT \
0x00000000

// ISP_CCPU_AXI4_AXUSER
#define	\
ISP_CCPU_AXI4_AXUSER__CCPU_WR_AWUSER__SHIFT \
	0x00000000
#define	\
ISP_CCPU_AXI4_AXUSER__CCPU_RD_ARUSER__SHIFT \
	0x0000000f

// ISP_CCPU_AXI4_WUSER
#define	\
ISP_CCPU_AXI4_WUSER__CCPU_WR_WUSER__SHIFT \
	0x00000000

// ISP_CCPU_AXI4_WR_GENERAL
#define	\
ISP_CCPU_AXI4_WR_GENERAL__CCPU_AXI_AWLOCK__SHIFT \
	0x00000000
#define	\
ISP_CCPU_AXI4_WR_GENERAL__CCPU_AXI_AWPROT__SHIFT \
	0x00000001
#define	\
ISP_CCPU_AXI4_WR_GENERAL__CCPU_AXI_AWCACHE__SHIFT \
	0x00000004
#define	\
ISP_CCPU_AXI4_WR_GENERAL__CCPU_AXI_AWQOS__SHIFT \
	0x00000008

// ISP_CCPU_AXI4_RD_GENERAL
#define	\
ISP_CCPU_AXI4_RD_GENERAL__CCPU_AXI_ARLOCK__SHIFT \
	0x00000000
#define	\
ISP_CCPU_AXI4_RD_GENERAL__CCPU_AXI_ARPROT__SHIFT \
	0x00000001
#define	\
ISP_CCPU_AXI4_RD_GENERAL__CCPU_AXI_ARCACHE__SHIFT \
	0x00000004
#define	\
ISP_CCPU_AXI4_RD_GENERAL__CCPU_AXI_ARQOS__SHIFT \
	0x00000008

// ISP_RB_BASE_LO1
#define	\
ISP_RB_BASE_LO1__RB_BASE_LO__SHIFT \
		0x00000006

// ISP_RB_BASE_HI1
#define	\
ISP_RB_BASE_HI1__RB_BASE_HI__SHIFT \
		0x00000000

// ISP_RB_SIZE1
#define	\
ISP_RB_SIZE1__RB_SIZE__SHIFT \
			0x00000004

// ISP_RB_RPTR1
#define	\
ISP_RB_RPTR1__RB_RPTR__SHIFT \
			0x00000004

// ISP_RB_WPTR1
#define	\
ISP_RB_WPTR1__RB_WPTR__SHIFT \
			0x00000004

// ISP_RB_BASE_LO2
#define	\
ISP_RB_BASE_LO2__RB_BASE_LO__SHIFT \
		0x00000006

// ISP_RB_BASE_HI2
#define	\
ISP_RB_BASE_HI2__RB_BASE_HI__SHIFT \
		0x00000000

// ISP_RB_SIZE2
#define	\
ISP_RB_SIZE2__RB_SIZE__SHIFT \
			0x00000004

// ISP_RB_RPTR2
#define	\
ISP_RB_RPTR2__RB_RPTR__SHIFT \
			0x00000004

// ISP_RB_WPTR2
#define	\
ISP_RB_WPTR2__RB_WPTR__SHIFT \
			0x00000004

// ISP_RB_BASE_LO3
#define	\
ISP_RB_BASE_LO3__RB_BASE_LO__SHIFT \
		0x00000006

// ISP_RB_BASE_HI3
#define	\
ISP_RB_BASE_HI3__RB_BASE_HI__SHIFT \
		0x00000000

// ISP_RB_SIZE3
#define	\
ISP_RB_SIZE3__RB_SIZE__SHIFT \
			0x00000004

// ISP_RB_RPTR3
#define	\
ISP_RB_RPTR3__RB_RPTR__SHIFT \
			0x00000004

// ISP_RB_WPTR3
#define	\
ISP_RB_WPTR3__RB_WPTR__SHIFT \
			0x00000004

// ISP_RB_BASE_LO4
#define	\
ISP_RB_BASE_LO4__RB_BASE_LO__SHIFT \
		0x00000006

// ISP_RB_BASE_HI4
#define	\
ISP_RB_BASE_HI4__RB_BASE_HI__SHIFT \
		0x00000000

// ISP_RB_SIZE4
#define	\
ISP_RB_SIZE4__RB_SIZE__SHIFT \
			0x00000004

// ISP_RB_RPTR4
#define	\
ISP_RB_RPTR4__RB_RPTR__SHIFT \
			0x00000004

// ISP_RB_WPTR4
#define	\
ISP_RB_WPTR4__RB_WPTR__SHIFT \
			0x00000004

// ISP_RB_BASE_LO5
#define	\
ISP_RB_BASE_LO5__RB_BASE_LO__SHIFT \
		0x00000006

// ISP_RB_BASE_HI5
#define	\
ISP_RB_BASE_HI5__RB_BASE_HI__SHIFT \
		0x00000000

// ISP_RB_SIZE5
#define	\
ISP_RB_SIZE5__RB_SIZE__SHIFT \
			0x00000004

// ISP_RB_RPTR5
#define	\
ISP_RB_RPTR5__RB_RPTR__SHIFT \
			0x00000004

// ISP_RB_WPTR5
#define	\
ISP_RB_WPTR5__RB_WPTR__SHIFT \
			0x00000004

// ISP_RB_BASE_LO6
#define	\
ISP_RB_BASE_LO6__RB_BASE_LO__SHIFT \
		0x00000006

// ISP_RB_BASE_HI6
#define	\
ISP_RB_BASE_HI6__RB_BASE_HI__SHIFT \
		0x00000000

// ISP_RB_SIZE6
#define	\
ISP_RB_SIZE6__RB_SIZE__SHIFT \
			0x00000004

// ISP_RB_RPTR6
#define	\
ISP_RB_RPTR6__RB_RPTR__SHIFT \
			0x00000004

// ISP_RB_WPTR6
#define	\
ISP_RB_WPTR6__RB_WPTR__SHIFT \
			0x00000004

// ISP_RB_BASE_LO7
#define	\
ISP_RB_BASE_LO7__RB_BASE_LO__SHIFT \
		0x00000006

// ISP_RB_BASE_HI7
#define	\
ISP_RB_BASE_HI7__RB_BASE_HI__SHIFT \
		0x00000000

// ISP_RB_SIZE7
#define	\
ISP_RB_SIZE7__RB_SIZE__SHIFT \
			0x00000004

// ISP_RB_RPTR7
#define	\
ISP_RB_RPTR7__RB_RPTR__SHIFT \
			0x00000004

// ISP_RB_WPTR7
#define	\
ISP_RB_WPTR7__RB_WPTR__SHIFT \
			0x00000004

// ISP_RB_BASE_LO8
#define	\
ISP_RB_BASE_LO8__RB_BASE_LO__SHIFT \
		0x00000006

// ISP_RB_BASE_HI8
#define	\
ISP_RB_BASE_HI8__RB_BASE_HI__SHIFT \
		0x00000000

// ISP_RB_SIZE8
#define	\
ISP_RB_SIZE8__RB_SIZE__SHIFT \
			0x00000004

// ISP_RB_RPTR8
#define	\
ISP_RB_RPTR8__RB_RPTR__SHIFT \
			0x00000004

// ISP_RB_WPTR8
#define	\
ISP_RB_WPTR8__RB_WPTR__SHIFT \
			0x00000004

// ISP_LOG_RB_BASE_LO
#define	\
ISP_LOG_RB_BASE_LO__RB_BASE_LO__SHIFT \
		0x00000006

// ISP_LOG_RB_BASE_HI
#define	\
ISP_LOG_RB_BASE_HI__RB_BASE_HI__SHIFT \
		0x00000000

// ISP_LOG_RB_SIZE
#define	\
ISP_LOG_RB_SIZE__RB_SIZE__SHIFT \
		0x00000000

// ISP_LOG_RB_RPTR
#define	\
ISP_LOG_RB_RPTR__RB_RPTR__SHIFT \
		0x00000000

// ISP_LOG_RB_WPTR
#define	\
ISP_LOG_RB_WPTR__RB_WPTR__SHIFT \
		0x00000000

// ISP_GPIO_SENSOR0_CLK
#define	\
ISP_GPIO_SENSOR0_CLK__ISP_GPIO_SENSOR0_CLK_S0__SHIFT \
0x00000000
#define	\
ISP_GPIO_SENSOR0_CLK__ISP_GPIO_SENSOR0_CLK_S1__SHIFT \
0x00000001
#define	\
ISP_GPIO_SENSOR0_CLK__ISP_GPIO_SENSOR0_CLK_PU__SHIFT \
0x00000002
#define	\
ISP_GPIO_SENSOR0_CLK__ISP_GPIO_SENSOR0_CLK_PD__SHIFT \
0x00000003

// ISP_GPIO_SENSOR1_CLK
#define	\
ISP_GPIO_SENSOR1_CLK__ISP_GPIO_SENSOR1_CLK_S0__SHIFT \
0x00000000
#define	\
ISP_GPIO_SENSOR1_CLK__ISP_GPIO_SENSOR1_CLK_S1__SHIFT \
0x00000001
#define	\
ISP_GPIO_SENSOR1_CLK__ISP_GPIO_SENSOR1_CLK_PU__SHIFT \
0x00000002
#define	\
ISP_GPIO_SENSOR1_CLK__ISP_GPIO_SENSOR1_CLK_PD__SHIFT \
0x00000003

// ISP_GPIO_SHUTDOWN_SENSOR0
#define	\
ISP_GPIO_SHUTDOWN_SENSOR0__ISP_GPIO_SHUTDOWN_SENSOR0_S0__SHIFT \
0x00000000
#define	\
ISP_GPIO_SHUTDOWN_SENSOR0__ISP_GPIO_SHUTDOWN_SENSOR0_S1__SHIFT \
0x00000001
#define	\
ISP_GPIO_SHUTDOWN_SENSOR0__ISP_GPIO_SHUTDOWN_SENSOR0_PU__SHIFT \
0x00000002
#define	\
ISP_GPIO_SHUTDOWN_SENSOR0__ISP_GPIO_SHUTDOWN_SENSOR0_PD__SHIFT \
0x00000003
#define	\
ISP_GPIO_SHUTDOWN_SENSOR0__ISP_GPIO_SHUTDOWN_SENSOR0__SHIFT \
0x00000004

// ISP_GPIO_SHUTDOWN_SENSOR1
#define	\
ISP_GPIO_SHUTDOWN_SENSOR1__ISP_GPIO_SHUTDOWN_SENSOR1_S0__SHIFT \
0x00000000
#define	\
ISP_GPIO_SHUTDOWN_SENSOR1__ISP_GPIO_SHUTDOWN_SENSOR1_S1__SHIFT \
0x00000001
#define	\
ISP_GPIO_SHUTDOWN_SENSOR1__ISP_GPIO_SHUTDOWN_SENSOR1_PU__SHIFT \
0x00000002
#define	\
ISP_GPIO_SHUTDOWN_SENSOR1__ISP_GPIO_SHUTDOWN_SENSOR1_PD__SHIFT \
0x00000003
#define	\
ISP_GPIO_SHUTDOWN_SENSOR1__ISP_GPIO_SHUTDOWN_SENSOR1__SHIFT \
0x00000004

// ISP_GPIO_PRIV_LED
#define	\
ISP_GPIO_PRIV_LED__ISP_GPIO_PRIV_LED_S0__SHIFT \
	0x00000000
#define	\
ISP_GPIO_PRIV_LED__ISP_GPIO_PRIV_LED_S1__SHIFT \
	0x00000001
#define	\
ISP_GPIO_PRIV_LED__ISP_GPIO_PRIV_LED_PU__SHIFT \
	0x00000002
#define	\
ISP_GPIO_PRIV_LED__ISP_GPIO_PRIV_LED_PD__SHIFT \
	0x00000003
#define	\
ISP_GPIO_PRIV_LED__ISP_GPIO_PRIV_LED__SHIFT \
	0x00000004

// ISP_GPIO_IR_ILLU
#define	\
ISP_GPIO_IR_ILLU__ISP_GPIO_IR_ILLU_S0__SHIFT \
	0x00000000
#define	\
ISP_GPIO_IR_ILLU__ISP_GPIO_IR_ILLU_S1__SHIFT \
	0x00000001
#define	\
ISP_GPIO_IR_ILLU__ISP_GPIO_IR_ILLU_PU__SHIFT \
	0x00000002
#define	\
ISP_GPIO_IR_ILLU__ISP_GPIO_IR_ILLU_PD__SHIFT \
	0x00000003

// ISP_SENSOR0_I2C_CTRL
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_C_SEL_1P1__SHIFT \
0x00000000
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_R_SEL_1P1__SHIFT \
0x00000001
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_C_SEL_0P9__SHIFT \
0x00000002
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_R_SEL_0P9__SHIFT \
0x00000003
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_FALL_SLEW_SEL__SHIFT \
0x00000004
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_RES_BIAS_EN__SHIFT \
0x00000006
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_RX_SEL__SHIFT \
	0x00000007
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_NG__SHIFT \
	0x00000009
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_SLEW_N__SHIFT \
	0x0000000d
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_SPIKE_RC_EN__SHIFT \
0x0000000e
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_SPIKE_RC_SEL__SHIFT \
0x0000000f
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_BIAS_CTRL_EN__SHIFT \
0x00000010
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_SPARE1__SHIFT \
	0x00000011
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_SPARE0__SHIFT \
	0x00000012
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_COMP_SEL__SHIFT \
	0x00000013
#define	\
ISP_SENSOR0_I2C_CTRL__I2C_SENSOR0_PD_EN__SHIFT \
	0x00000014

// ISP_SENSOR1_I2C_CTRL
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_C_SEL_1P1__SHIFT \
0x00000000
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_R_SEL_1P1__SHIFT \
0x00000001
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_C_SEL_0P9__SHIFT \
0x00000002
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_R_SEL_0P9__SHIFT \
0x00000003
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_FALL_SLEW_SEL__SHIFT \
0x00000004
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_RES_BIAS_EN__SHIFT \
0x00000006
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_RX_SEL__SHIFT \
	0x00000007
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_NG__SHIFT \
	0x00000009
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_SLEW_N__SHIFT \
	0x0000000d
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_SPIKE_RC_EN__SHIFT \
0x0000000e
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_SPIKE_RC_SEL__SHIFT \
0x0000000f
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_BIAS_CTRL_EN__SHIFT \
0x00000010
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_SPARE1__SHIFT \
	0x00000011
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_SPARE0__SHIFT \
	0x00000012
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_COMP_SEL__SHIFT \
	0x00000013
#define	\
ISP_SENSOR1_I2C_CTRL__I2C_SENSOR1_PD_EN__SHIFT \
	0x00000014

// ISP_CGC_STATUS
#define	\
ISP_CGC_STATUS__CCPU_SCLK_VLD__SHIFT \
		0x00000000
#define	\
ISP_CGC_STATUS__ISPCORE_SCLK_VLD__SHIFT \
	0x00000001
#define	\
ISP_CGC_STATUS__ISPMIPI_SCLK_VLD__SHIFT \
	0x00000002
#define	\
ISP_CGC_STATUS__IH_ICLK_VLD__SHIFT \
		0x00000003
#define	\
ISP_CGC_STATUS__SEM_ICLK_VLD__SHIFT \
		0x00000004
#define	\
ISP_CGC_STATUS__I2C_ICLK_VLD__SHIFT \
		0x00000005
#define	\
ISP_CGC_STATUS__CCPU_ICLK_VLD__SHIFT \
		0x00000006
#define	\
ISP_CGC_STATUS__ISPCORE_ICLK_VLD__SHIFT \
	0x00000007
#define	\
ISP_CGC_STATUS__ISPMIPI_ICLK_VLD__SHIFT \
	0x00000008
#define	\
ISP_CGC_STATUS__PHY0_ICLK_VLD__SHIFT \
		0x00000009
#define	\
ISP_CGC_STATUS__PHY1_ICLK_VLD__SHIFT \
		0x0000000a
#define	\
ISP_CGC_STATUS__PHY0_PCLK_VLD__SHIFT \
		0x0000000b
#define	\
ISP_CGC_STATUS__PHY1_PCLK_VLD__SHIFT \
		0x0000000c
#define	\
ISP_CGC_STATUS__SENSOR0_PCLK_VLD__SHIFT \
	0x0000000d
#define	\
ISP_CGC_STATUS__SENSOR1_PCLK_VLD__SHIFT \
	0x0000000e
#define	\
ISP_CGC_STATUS__ISPMIPI_PCLK_VLD__SHIFT \
	0x0000000f

// ISP_CLOCK_GATING_A
#define	\
ISP_CLOCK_GATING_A__CGC_IH_SW_CLK_EN__SHIFT \
	0x00000000
#define	\
ISP_CLOCK_GATING_A__CGC_I2C_SW_CLK_EN__SHIFT \
	0x00000001
#define	\
ISP_CLOCK_GATING_A__CGC_SEM_SW_CLK_EN__SHIFT \
	0x00000002
#define	\
ISP_CLOCK_GATING_A__CGC_CCPU_SW_CLK_EN__SHIFT \
	0x00000003
#define	\
ISP_CLOCK_GATING_A__CGC_ISPCORE_SW_CLK_EN__SHIFT \
	0x00000004
#define	\
ISP_CLOCK_GATING_A__CGC_ISPMIPI_SW_CLK_EN__SHIFT \
	0x00000005
#define	\
ISP_CLOCK_GATING_A__CGC_PHY0_SW_CLK_EN__SHIFT \
	0x00000006
#define	\
ISP_CLOCK_GATING_A__CGC_PHY1_SW_CLK_EN__SHIFT \
	0x00000007
#define	\
ISP_CLOCK_GATING_A__CGC_SENSOR0_SW_CLK_EN__SHIFT \
	0x00000008
#define	\
ISP_CLOCK_GATING_A__CGC_SENSOR1_SW_CLK_EN__SHIFT \
	0x00000009

// ISP_CLOCK_GATING_B
#define	\
ISP_CLOCK_GATING_B__CGC_CLK_ON_DLY__SHIFT \
	0x00000000
#define	\
ISP_CLOCK_GATING_B__CGC_CLK_OFF_DLY__SHIFT \
	0x00000004

// ISP_CCPU_INT0_EN
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_SEMA_WAIT_INCOMPLETE_TIMEOUT_EN__SHIFT \
0x00000000
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_SEMA_WAIT_FAIL_TIMEOUT_EN__SHIFT \
0x00000001
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_EN__SHIFT \
0x00000002
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_RINGBUFFER_WPT1_EN__SHIFT \
0x00000007
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_RINGBUFFER_BASE1_CHANGED_EN__SHIFT \
0x00000008
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_RINGBUFFER_WPT2_EN__SHIFT \
0x00000009
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_RINGBUFFER_BASE2_CHANGED_EN__SHIFT \
0x0000000a
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_RINGBUFFER_WPT3_EN__SHIFT \
0x0000000b
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_RINGBUFFER_BASE3_CHANGED_EN__SHIFT \
0x0000000c
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_RINGBUFFER_WPT4_EN__SHIFT \
0x0000000d
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_RINGBUFFER_BASE4_CHANGED_EN__SHIFT \
0x0000000e
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_I2C_0_EN__SHIFT \
	0x0000000f
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_I2C_1_EN__SHIFT \
	0x00000010
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_CCPU_RD_ADDR_ERR_EN__SHIFT \
0x00000011
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_FLASH0_EN__SHIFT \
	0x00000012
#define	\
ISP_CCPU_INT0_EN__CCPU_INT_FLASH1_EN__SHIFT \
	0x00000013

// ISP_CCPU_INT0_STATUS
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_SEMA_WAIT_INCOMPLETE_TIMEOUT_INT__SHIFT \
0x00000000
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_SEMA_WAIT_FAIL_TIMEOUT_INT__SHIFT \
0x00000001
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_INT__SHIFT \
0x00000002
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_RINGBUFFER_WPT1_INT__SHIFT \
0x00000007
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_RINGBUFFER_BASE1_CHANGED_INT__SHIFT \
0x00000008
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_RINGBUFFER_WPT2_INT__SHIFT \
0x00000009
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_RINGBUFFER_BASE2_CHANGED_INT__SHIFT \
0x0000000a
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_RINGBUFFER_WPT3_INT__SHIFT \
0x0000000b
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_RINGBUFFER_BASE3_CHANGED_INT__SHIFT \
0x0000000c
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_RINGBUFFER_WPT4_INT__SHIFT \
0x0000000d
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_RINGBUFFER_BASE4_CHANGED_INT__SHIFT \
0x0000000e
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_I2C_0_INT__SHIFT \
	0x0000000f
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_I2C_1_INT__SHIFT \
	0x00000010
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_CCPU_RD_ADDR_ERR_INT__SHIFT \
0x00000011
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_FLASH0_INT__SHIFT \
	0x00000012
#define	\
ISP_CCPU_INT0_STATUS__CCPU_INT_FLASH1_INT__SHIFT \
	0x00000013

// ISP_CCPU_INT0_ACK
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_SEMA_WAIT_INCOMPLETE_TIMEOUT_ACK__SHIFT \
0x00000000
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_SEMA_WAIT_FAIL_TIMEOUT_ACK__SHIFT \
0x00000001
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_ACK__SHIFT \
0x00000002
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_RINGBUFFER_WPT1_ACK__SHIFT \
0x00000007
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_RINGBUFFER_BASE1_CHANGED_ACK__SHIFT \
0x00000008
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_RINGBUFFER_WPT2_ACK__SHIFT \
0x00000009
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_RINGBUFFER_BASE2_CHANGED_ACK__SHIFT \
0x0000000a
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_RINGBUFFER_WPT3_ACK__SHIFT \
0x0000000b
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_RINGBUFFER_BASE3_CHANGED_ACK__SHIFT \
0x0000000c
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_RINGBUFFER_WPT4_ACK__SHIFT \
0x0000000d
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_RINGBUFFER_BASE4_CHANGED_ACK__SHIFT \
0x0000000e
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_I2C_0_ACK__SHIFT \
	0x0000000f
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_I2C_1_ACK__SHIFT \
	0x00000010
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_CCPU_RD_ADDR_ERR_ACK__SHIFT \
0x00000011
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_FLASH0_ACK__SHIFT \
	0x00000012
#define	\
ISP_CCPU_INT0_ACK__CCPU_INT_FLASH1_ACK__SHIFT \
	0x00000013

// ISP_CCPU_INT1_EN
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI0_EN__SHIFT \
	0x00000000
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI0_FRAME_START_EN__SHIFT \
0x00000001
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI0_FRAME_END_EN__SHIFT \
0x00000002
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI0_MI_EN__SHIFT \
	0x00000003
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI0_FORM0_EN__SHIFT \
	0x00000004
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI0_FORM1_EN__SHIFT \
	0x00000005
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI0_FORM2_EN__SHIFT \
	0x00000006
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI1_EN__SHIFT \
	0x00000007
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI1_FRAME_START_EN__SHIFT \
0x00000008
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI1_FRAME_END_EN__SHIFT \
0x00000009
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI1_MI_EN__SHIFT \
	0x0000000a
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI1_FORM0_EN__SHIFT \
	0x0000000b
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI1_FORM1_EN__SHIFT \
	0x0000000c
#define	\
ISP_CCPU_INT1_EN__CCPU_INT_MIPI1_FORM2_EN__SHIFT \
	0x0000000d

// ISP_CCPU_INT1_STATUS
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI0_INT__SHIFT \
	0x00000000
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI0_FRAME_START_INT__SHIFT \
0x00000001
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI0_FRAME_END_INT__SHIFT \
0x00000002
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI0_MI_INT__SHIFT \
0x00000003
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI0_FORM0_INT__SHIFT \
0x00000004
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI0_FORM1_INT__SHIFT \
0x00000005
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI0_FORM2_INT__SHIFT \
0x00000006
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI1_INT__SHIFT \
	0x00000007
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI1_FRAME_START_INT__SHIFT \
0x00000008
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI1_FRAME_END_INT__SHIFT \
0x00000009
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI1_MI_INT__SHIFT \
0x0000000a
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI1_FORM0_INT__SHIFT \
0x0000000b
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI1_FORM1_INT__SHIFT \
0x0000000c
#define	\
ISP_CCPU_INT1_STATUS__CCPU_INT_MIPI1_FORM2_INT__SHIFT \
0x0000000d

// ISP_CCPU_INT1_ACK
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI0_ACK__SHIFT \
	0x00000000
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI0_FRAME_START_ACK__SHIFT \
0x00000001
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI0_FRAME_END_ACK__SHIFT \
0x00000002
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI0_MI_ACK__SHIFT \
	0x00000003
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI0_FORM0_ACK__SHIFT \
0x00000004
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI0_FORM1_ACK__SHIFT \
0x00000005
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI0_FORM2_ACK__SHIFT \
0x00000006
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI1_ACK__SHIFT \
	0x00000007
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI1_FRAME_START_ACK__SHIFT \
0x00000008
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI1_FRAME_END_ACK__SHIFT \
0x00000009
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI1_MI_ACK__SHIFT \
	0x0000000a
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI1_FORM0_ACK__SHIFT \
0x0000000b
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI1_FORM1_ACK__SHIFT \
0x0000000c
#define	\
ISP_CCPU_INT1_ACK__CCPU_INT_MIPI1_FORM2_ACK__SHIFT \
0x0000000d

// ISP_CCPU_INT2_EN
#define	\
ISP_CCPU_INT2_EN__CCPU_INT_ISPB_ISPA_ISP_EN__SHIFT \
0x00000000
#define	\
ISP_CCPU_INT2_EN__CCPU_INT_ISPB_ISPA_MI_MP_EN__SHIFT \
0x00000001
#define	\
ISP_CCPU_INT2_EN__CCPU_INT_ISPB_ISPA_MI_VP_EN__SHIFT \
0x00000002
#define	\
ISP_CCPU_INT2_EN__CCPU_INT_ISPB_ISPA_MI_PP_EN__SHIFT \
0x00000003
#define	\
ISP_CCPU_INT2_EN__CCPU_INT_ISPB_ISPA_MI_RD_EN__SHIFT \
0x00000004
#define	\
ISP_CCPU_INT2_EN__CCPU_INT_ISPB_ISPA_PREP_EN__SHIFT \
0x00000005
#define	\
ISP_CCPU_INT2_EN__CCPU_INT_ISPB_ISPA_STNR_EN__SHIFT \
0x00000006

// ISP_CCPU_INT2_STATUS
#define	\
ISP_CCPU_INT2_STATUS__CCPU_INT_ISPB_ISPA_ISP_INT__SHIFT \
0x00000000
#define	\
ISP_CCPU_INT2_STATUS__CCPU_INT_ISPB_ISPA_MI_MP_INT__SHIFT \
0x00000001
#define	\
ISP_CCPU_INT2_STATUS__CCPU_INT_ISPB_ISPA_MI_VP_INT__SHIFT \
0x00000002
#define	\
ISP_CCPU_INT2_STATUS__CCPU_INT_ISPB_ISPA_MI_PP_INT__SHIFT \
0x00000003
#define	\
ISP_CCPU_INT2_STATUS__CCPU_INT_ISPB_ISPA_MI_RD_INT__SHIFT \
0x00000004
#define	\
ISP_CCPU_INT2_STATUS__CCPU_INT_ISPB_ISPA_PREP_INT__SHIFT \
0x00000005
#define	\
ISP_CCPU_INT2_STATUS__CCPU_INT_ISPB_ISPA_STNR_INT__SHIFT \
0x00000006

// ISP_CCPU_INT2_ACK
#define	\
ISP_CCPU_INT2_ACK__CCPU_INT_ISPB_ISPA_ISP_ACK__SHIFT \
0x00000000
#define	\
ISP_CCPU_INT2_ACK__CCPU_INT_ISPB_ISPA_MI_MP_ACK__SHIFT \
0x00000001
#define	\
ISP_CCPU_INT2_ACK__CCPU_INT_ISPB_ISPA_MI_VP_ACK__SHIFT \
0x00000002
#define	\
ISP_CCPU_INT2_ACK__CCPU_INT_ISPB_ISPA_MI_PP_ACK__SHIFT \
0x00000003
#define	\
ISP_CCPU_INT2_ACK__CCPU_INT_ISPB_ISPA_MI_RD_ACK__SHIFT \
0x00000004
#define	\
ISP_CCPU_INT2_ACK__CCPU_INT_ISPB_ISPA_PREP_ACK__SHIFT \
0x00000005
#define	\
ISP_CCPU_INT2_ACK__CCPU_INT_ISPB_ISPA_STNR_ACK__SHIFT \
0x00000006

// ISP_SYS_INT0_EN
#define	\
ISP_SYS_INT0_EN__SYS_INT_SEMA_WAIT_INCOMPLETE_TIMEOUT_EN__SHIFT \
0x00000000
#define	\
ISP_SYS_INT0_EN__SYS_INT_SEMA_WAIT_FAIL_TIMEOUT_EN__SHIFT \
0x00000001
#define	\
ISP_SYS_INT0_EN__SYS_INT_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_EN__SHIFT \
0x00000002
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_WPT1_EN__SHIFT \
0x00000006
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_BASE1_CHANGED_EN__SHIFT \
0x00000007
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_WPT2_EN__SHIFT \
0x00000008
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_BASE2_CHANGED_EN__SHIFT \
0x00000009
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_WPT3_EN__SHIFT \
0x0000000a
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_BASE3_CHANGED_EN__SHIFT \
0x0000000b
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_WPT4_EN__SHIFT \
0x0000000c
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_BASE4_CHANGED_EN__SHIFT \
0x0000000d
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_WPT5_EN__SHIFT \
0x0000000e
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_BASE5_CHANGED_EN__SHIFT \
0x0000000f
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_WPT6_EN__SHIFT \
0x00000010
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_BASE6_CHANGED_EN__SHIFT \
0x00000011
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_WPT7_EN__SHIFT \
0x00000012
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_BASE7_CHANGED_EN__SHIFT \
0x00000013
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_WPT8_EN__SHIFT \
0x00000014
#define	\
ISP_SYS_INT0_EN__SYS_INT_RINGBUFFER_BASE8_CHANGED_EN__SHIFT \
0x00000015
#define	\
ISP_SYS_INT0_EN__SYS_INT_CCPU_RD_ADDR_ERR_EN__SHIFT \
0x00000016
#define	\
ISP_SYS_INT0_EN__SYS_INT_I2C_0_EN__SHIFT \
	0x00000017
#define	\
ISP_SYS_INT0_EN__SYS_INT_I2C_1_EN__SHIFT \
	0x00000018
#define	\
ISP_SYS_INT0_EN__SYS_INT_FLASH0_EN__SHIFT \
	0x00000019
#define	\
ISP_SYS_INT0_EN__SYS_INT_FLASH1_EN__SHIFT \
	0x0000001a
#define	\
ISP_SYS_INT0_EN__SYS_INT_DEBUG_INTERRUPT_EN__SHIFT \
0x0000001b
#define	\
ISP_SYS_INT0_EN__SYS_INT_MMHUB_CCPU_RESP_ERR_EN__SHIFT \
0x0000001c

// ISP_SYS_INT0_STATUS
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_SEMA_WAIT_INCOMPLETE_TIMEOUT_INT__SHIFT \
0x00000000
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_SEMA_WAIT_FAIL_TIMEOUT_INT__SHIFT \
0x00000001
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_INT__SHIFT \
0x00000002
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_WPT1_INT__SHIFT \
0x00000006
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_BASE1_CHANGED_INT__SHIFT \
0x00000007
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_WPT2_INT__SHIFT \
0x00000008
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_BASE2_CHANGED_INT__SHIFT \
0x00000009
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_WPT3_INT__SHIFT \
0x0000000a
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_BASE3_CHANGED_INT__SHIFT \
0x0000000b
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_WPT4_INT__SHIFT \
0x0000000c
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_BASE4_CHANGED_INT__SHIFT \
0x0000000d
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_WPT5_INT__SHIFT \
0x0000000e
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_BASE5_CHANGED_INT__SHIFT \
0x0000000f
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_WPT6_INT__SHIFT \
0x00000010
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_BASE6_CHANGED_INT__SHIFT \
0x00000011
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_WPT7_INT__SHIFT \
0x00000012
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_BASE7_CHANGED_INT__SHIFT \
0x00000013
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_WPT8_INT__SHIFT \
0x00000014
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_RINGBUFFER_BASE8_CHANGED_INT__SHIFT \
0x00000015
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_CCPU_RD_ADDR_ERR_INT__SHIFT \
0x00000016
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_I2C_0_INT__SHIFT \
	0x00000017
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_I2C_1_INT__SHIFT \
	0x00000018
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_FLASH0_INT__SHIFT \
	0x00000019
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_FLASH1_INT__SHIFT \
	0x0000001a
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_DEBUG_INTERRUPT_INT__SHIFT \
0x0000001b
#define	\
ISP_SYS_INT0_STATUS__SYS_INT_MMHUB_CCPU_RESP_ERR_INT__SHIFT \
0x0000001c

// ISP_SYS_INT0_ACK
#define	\
ISP_SYS_INT0_ACK__SYS_INT_SEMA_WAIT_INCOMPLETE_TIMEOUT_ACK__SHIFT \
0x00000000
#define	\
ISP_SYS_INT0_ACK__SYS_INT_SEMA_WAIT_FAIL_TIMEOUT_ACK__SHIFT \
0x00000001
#define	\
ISP_SYS_INT0_ACK__SYS_INT_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_ACK__SHIFT \
0x00000002
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_WPT1_ACK__SHIFT \
0x00000006
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_BASE1_CHANGED_ACK__SHIFT \
0x00000007
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_WPT2_ACK__SHIFT \
0x00000008
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_BASE2_CHANGED_ACK__SHIFT \
0x00000009
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_WPT3_ACK__SHIFT \
0x0000000a
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_BASE3_CHANGED_ACK__SHIFT \
0x0000000b
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_WPT4_ACK__SHIFT \
0x0000000c
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_BASE4_CHANGED_ACK__SHIFT \
0x0000000d
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_WPT5_ACK__SHIFT \
0x0000000e
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_BASE5_CHANGED_ACK__SHIFT \
0x0000000f
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_WPT6_ACK__SHIFT \
0x00000010
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_BASE6_CHANGED_ACK__SHIFT \
0x00000011
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_WPT7_ACK__SHIFT \
0x00000012
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_BASE7_CHANGED_ACK__SHIFT \
0x00000013
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_WPT8_ACK__SHIFT \
0x00000014
#define	\
ISP_SYS_INT0_ACK__SYS_INT_RINGBUFFER_BASE8_CHANGED_ACK__SHIFT \
0x00000015
#define	\
ISP_SYS_INT0_ACK__SYS_INT_CCPU_RD_ADDR_ERR_ACK__SHIFT \
0x00000016
#define	\
ISP_SYS_INT0_ACK__SYS_INT_I2C_0_ACK__SHIFT \
	0x00000017
#define	\
ISP_SYS_INT0_ACK__SYS_INT_I2C_1_ACK__SHIFT \
	0x00000018
#define	\
ISP_SYS_INT0_ACK__SYS_INT_FLASH0_ACK__SHIFT \
	0x00000019
#define	\
ISP_SYS_INT0_ACK__SYS_INT_FLASH1_ACK__SHIFT \
	0x0000001a
#define	\
ISP_SYS_INT0_ACK__SYS_INT_DEBUG_INTERRUPT_ACK__SHIFT \
0x0000001b
#define	\
ISP_SYS_INT0_ACK__SYS_INT_MMHUB_CCPU_RESP_ERR_ACK__SHIFT \
0x0000001c

// ISP_SYS_INT1_EN
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI0_EN__SHIFT \
	0x00000000
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI0_FRAME_START_EN__SHIFT \
0x00000001
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI0_FRAME_END_EN__SHIFT \
0x00000002
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI0_MI_EN__SHIFT \
	0x00000003
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI0_FORM0_EN__SHIFT \
	0x00000004
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI0_FORM1_EN__SHIFT \
	0x00000005
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI0_FORM2_EN__SHIFT \
	0x00000006
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI1_EN__SHIFT \
	0x00000007
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI1_FRAME_START_EN__SHIFT \
0x00000008
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI1_FRAME_END_EN__SHIFT \
0x00000009
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI1_MI_EN__SHIFT \
	0x0000000a
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI1_FORM0_EN__SHIFT \
	0x0000000b
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI1_FORM1_EN__SHIFT \
	0x0000000c
#define	\
ISP_SYS_INT1_EN__SYS_INT_MIPI1_FORM2_EN__SHIFT \
	0x0000000d

// ISP_SYS_INT1_STATUS
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI0_INT__SHIFT \
	0x00000000
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI0_FRAME_START_INT__SHIFT \
0x00000001
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI0_FRAME_END_INT__SHIFT \
0x00000002
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI0_MI_INT__SHIFT \
	0x00000003
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI0_FORM0_INT__SHIFT \
0x00000004
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI0_FORM1_INT__SHIFT \
0x00000005
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI0_FORM2_INT__SHIFT \
0x00000006
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI1_INT__SHIFT \
	0x00000007
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI1_FRAME_START_INT__SHIFT \
0x00000008
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI1_FRAME_END_INT__SHIFT \
0x00000009
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI1_MI_INT__SHIFT \
	0x0000000a
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI1_FORM0_INT__SHIFT \
0x0000000b
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI1_FORM1_INT__SHIFT \
0x0000000c
#define	\
ISP_SYS_INT1_STATUS__SYS_INT_MIPI1_FORM2_INT__SHIFT \
0x0000000d

// ISP_SYS_INT1_ACK
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI0_ACK__SHIFT \
	0x00000000
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI0_FRAME_START_ACK__SHIFT \
0x00000001
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI0_FRAME_END_ACK__SHIFT \
0x00000002
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI0_MI_ACK__SHIFT \
	0x00000003
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI0_FORM0_ACK__SHIFT \
	0x00000004
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI0_FORM1_ACK__SHIFT \
	0x00000005
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI0_FORM2_ACK__SHIFT \
	0x00000006
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI1_ACK__SHIFT \
	0x00000007
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI1_FRAME_START_ACK__SHIFT \
0x00000008
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI1_FRAME_END_ACK__SHIFT \
0x00000009
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI1_MI_ACK__SHIFT \
	0x0000000a
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI1_FORM0_ACK__SHIFT \
	0x0000000b
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI1_FORM1_ACK__SHIFT \
	0x0000000c
#define	\
ISP_SYS_INT1_ACK__SYS_INT_MIPI1_FORM2_ACK__SHIFT \
	0x0000000d

// ISP_SYS_INT2_EN
#define	\
ISP_SYS_INT2_EN__SYS_INT_ISPB_ISPA_ISP_EN__SHIFT \
	0x00000000
#define	\
ISP_SYS_INT2_EN__SYS_INT_ISPB_ISPA_MI_MP_EN__SHIFT \
0x00000001
#define	\
ISP_SYS_INT2_EN__SYS_INT_ISPB_ISPA_MI_VP_EN__SHIFT \
0x00000002
#define	\
ISP_SYS_INT2_EN__SYS_INT_ISPB_ISPA_MI_PP_EN__SHIFT \
0x00000003
#define	\
ISP_SYS_INT2_EN__SYS_INT_ISPB_ISPA_MI_RD_EN__SHIFT \
0x00000004
#define	\
ISP_SYS_INT2_EN__SYS_INT_ISPB_ISPA_PREP_EN__SHIFT \
	0x00000005
#define	\
ISP_SYS_INT2_EN__SYS_INT_ISPB_ISPA_STNR_EN__SHIFT \
	0x00000006

// ISP_SYS_INT2_STATUS
#define	\
ISP_SYS_INT2_STATUS__SYS_INT_ISPB_ISPA_ISP_INT__SHIFT \
0x00000000
#define	\
ISP_SYS_INT2_STATUS__SYS_INT_ISPB_ISPA_MI_MP_INT__SHIFT \
0x00000001
#define	\
ISP_SYS_INT2_STATUS__SYS_INT_ISPB_ISPA_MI_VP_INT__SHIFT \
0x00000002
#define	\
ISP_SYS_INT2_STATUS__SYS_INT_ISPB_ISPA_MI_PP_INT__SHIFT \
0x00000003
#define	\
ISP_SYS_INT2_STATUS__SYS_INT_ISPB_ISPA_MI_RD_INT__SHIFT \
0x00000004
#define	\
ISP_SYS_INT2_STATUS__SYS_INT_ISPB_ISPA_PREP_INT__SHIFT \
0x00000005
#define	\
ISP_SYS_INT2_STATUS__SYS_INT_ISPB_ISPA_STNR_INT__SHIFT \
0x00000006

// ISP_SYS_INT2_ACK
#define	\
ISP_SYS_INT2_ACK__SYS_INT_ISPB_ISPA_ISP_ACK__SHIFT \
0x00000000
#define	\
ISP_SYS_INT2_ACK__SYS_INT_ISPB_ISPA_MI_MP_ACK__SHIFT \
0x00000001
#define	\
ISP_SYS_INT2_ACK__SYS_INT_ISPB_ISPA_MI_VP_ACK__SHIFT \
0x00000002
#define	\
ISP_SYS_INT2_ACK__SYS_INT_ISPB_ISPA_MI_PP_ACK__SHIFT \
0x00000003
#define	\
ISP_SYS_INT2_ACK__SYS_INT_ISPB_ISPA_MI_RD_ACK__SHIFT \
0x00000004
#define	\
ISP_SYS_INT2_ACK__SYS_INT_ISPB_ISPA_PREP_ACK__SHIFT \
0x00000005
#define	\
ISP_SYS_INT2_ACK__SYS_INT_ISPB_ISPA_STNR_ACK__SHIFT \
0x00000006

// ISP_IH_OVERRUN
#define	\
ISP_IH_OVERRUN__ISP_IH_OVERRUN_RST__SHIFT \
	0x00000000
#define	\
ISP_IH_OVERRUN__ISP_IH_OVERRUN_STATUS__SHIFT \
	0x00000001

// ISP_IH_CTX
#define	\
ISP_IH_CTX__ISP_IH_CTX_ID__SHIFT \
		0x00000000

// ISP_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL
#define	\
ISP_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__ISP_SEMA_WAIT_INCOMPLETE_EN__SHIFT \
0x00000000
#define	\
ISP_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__ISP_SEMA_WAIT_INCOMPLETE_COUNT__SHIFT \
0x00000004
#define	\
ISP_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__ISP_SEMA_WAIT_INCOMPLETE_RESEND_TIMER__SHIFT \
0x00000018

// ISP_SEMA_WAIT_FAIL_TIMEOUT_CNTL
#define	\
ISP_SEMA_WAIT_FAIL_TIMEOUT_CNTL__ISP_SEMA_WAIT_FAIL_EN__SHIFT \
0x00000000
#define	\
ISP_SEMA_WAIT_FAIL_TIMEOUT_CNTL__ISP_SEMA_WAIT_FAIL_COUNT__SHIFT \
0x00000004
#define	\
ISP_SEMA_WAIT_FAIL_TIMEOUT_CNTL__ISP_SEMA_WAIT_FAIL_RESEND_TIMER__SHIFT \
0x00000018

// ISP_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL
#define	\
ISP_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__ISP_SEMA_SIGNAL_INCOMPLETE_EN__SHIFT \
0x00000000
#define	\
ISP_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__ISP_SEMA_SIGNAL_INCOMPLETE_COUNT__SHIFT \
0x00000004
#define	\
ISP_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__ISP_SEMA_SIGNAL_INCOMPLETE_RESEND_TIMER__SHIFT \
0x00000018

// ISP_SEMA_ADDR_LOW
#define	\
ISP_SEMA_ADDR_LOW__ISP_SEMA_ADDR_31_3__SHIFT \
	0x00000000

// ISP_SEMA_ADDR_HIGH
#define	\
ISP_SEMA_ADDR_HIGH__ISP_SEMA_ADDR_47_32__SHIFT \
	0x00000000

// ISP_SEMA_CTL
#define	\
ISP_SEMA_CTL__ISP_SEMA_REQ_CMD__SHIFT \
		0x00000000
#define	\
ISP_SEMA_CTL__ISP_SEMA_WR_PHASE__SHIFT \
		0x00000008
#define	\
ISP_SEMA_CTL__ISP_SEMA_MODE__SHIFT \
		0x0000000c
#define	\
ISP_SEMA_CTL__ISP_SEMA_VMID_EN__SHIFT \
		0x0000000d
#define	\
ISP_SEMA_CTL__ISP_SEMA_VMID__SHIFT \
		0x00000010
#define	\
ISP_SEMA_CTL__ISP_SEMA_NEED_ATC__SHIFT \
		0x00000014
#define	\
ISP_SEMA_CTL__ISP_SEMA_CMD_SEND__SHIFT \
		0x00000018
#define	\
ISP_SEMA_CTL__ISP_SEMA_ADVANCED_MODE_DIS__SHIFT \
	0x00000019
#define	\
ISP_SEMA_CTL__ISP_SEMA_TIMEOUT_STATUS_CLEAR__SHIFT \
0x0000001a

// ISP_SEMA_STATUS
#define	\
ISP_SEMA_STATUS__ISP_SEMA_BUSY__SHIFT \
		0x00000000
#define	\
ISP_SEMA_STATUS__ISP_SEMA_PASS__SHIFT \
		0x00000001
#define	\
ISP_SEMA_STATUS__ISP_SEMA_WAIT_FAIL_SIG_INTERRUPT__SHIFT \
0x00000002
#define	\
ISP_SEMA_STATUS__ISP_SEMA_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT \
0x00000003
#define	\
ISP_SEMA_STATUS__ISP_SEMA_WAIT_FAIL_TIMEOUT_STAT__SHIFT \
0x00000004
#define	\
ISP_SEMA_STATUS__ISP_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT \
0x00000005

// ISP_MIPI0_TIMESTAMP_LO
#define	\
ISP_MIPI0_TIMESTAMP_LO__MIPI0_TIMESTAMP_LO__SHIFT \
	0x00000000

// ISP_MIPI0_TIMESTAMP_HI
#define	\
ISP_MIPI0_TIMESTAMP_HI__MIPI0_TIMESTAMP_HI__SHIFT \
	0x00000000

// ISP_MIPI1_TIMESTAMP_LO
#define	\
ISP_MIPI1_TIMESTAMP_LO__MIPI1_TIMESTAMP_LO__SHIFT \
	0x00000000

// ISP_MIPI1_TIMESTAMP_HI
#define	\
ISP_MIPI1_TIMESTAMP_HI__MIPI1_TIMESTAMP_HI__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET8_HI
#define	\
ISP_CCPU_CACHE_OFFSET8_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET8_LO
#define	\
ISP_CCPU_CACHE_OFFSET8_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZE8
#define	\
ISP_CCPU_CACHE_SIZE8__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSET9_HI
#define	\
ISP_CCPU_CACHE_OFFSET9_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET9_LO
#define	\
ISP_CCPU_CACHE_OFFSET9_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZE9
#define	\
ISP_CCPU_CACHE_SIZE9__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSETA_HI
#define	\
ISP_CCPU_CACHE_OFFSETA_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSETA_LO
#define	\
ISP_CCPU_CACHE_OFFSETA_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZEA
#define	\
ISP_CCPU_CACHE_SIZEA__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSETB_HI
#define	\
ISP_CCPU_CACHE_OFFSETB_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSETB_LO
#define	\
ISP_CCPU_CACHE_OFFSETB_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZEB
#define	\
ISP_CCPU_CACHE_SIZEB__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSETC_HI
#define	\
ISP_CCPU_CACHE_OFFSETC_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSETC_LO
#define	\
ISP_CCPU_CACHE_OFFSETC_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZEC
#define	\
ISP_CCPU_CACHE_SIZEC__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSETD_HI
#define	\
ISP_CCPU_CACHE_OFFSETD_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSETD_LO
#define	\
ISP_CCPU_CACHE_OFFSETD_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZED
#define	\
ISP_CCPU_CACHE_SIZED__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSETE_HI
#define	\
ISP_CCPU_CACHE_OFFSETE_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSETE_LO
#define	\
ISP_CCPU_CACHE_OFFSETE_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZEE
#define	\
ISP_CCPU_CACHE_SIZEE__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSETF_HI
#define	\
ISP_CCPU_CACHE_OFFSETF_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSETF_LO
#define	\
ISP_CCPU_CACHE_OFFSETF_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_SIZEF
#define	\
ISP_CCPU_CACHE_SIZEF__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET04_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET04_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET04_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET04_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE04
#define	\
ISP_CCPU_NONCACHE_SIZE04__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET05_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET05_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET05_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET05_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE05
#define	\
ISP_CCPU_NONCACHE_SIZE05__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET06_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET06_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET06_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET06_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE06
#define	\
ISP_CCPU_NONCACHE_SIZE06__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET07_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET07_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET07_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET07_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE07
#define	\
ISP_CCPU_NONCACHE_SIZE07__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET14_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET14_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET14_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET14_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE14
#define	\
ISP_CCPU_NONCACHE_SIZE14__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET15_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET15_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET15_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET15_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE15
#define	\
ISP_CCPU_NONCACHE_SIZE15__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET16_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET16_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET16_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET16_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE16
#define	\
ISP_CCPU_NONCACHE_SIZE16__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_NONCACHE_OFFSET17_HI
#define	\
ISP_CCPU_NONCACHE_OFFSET17_HI__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET17_LO
#define	\
ISP_CCPU_NONCACHE_OFFSET17_LO__OFFSET__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_SIZE17
#define	\
ISP_CCPU_NONCACHE_SIZE17__SIZE__SHIFT \
		0x00000000

// ISP_CCPU_CACHE_OFFSET_0_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_0_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_1_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_1_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_2_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_2_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_3_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_3_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_4_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_4_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_5_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_5_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_6_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_6_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_7_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_7_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_8_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_8_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_9_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_9_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_A_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_A_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_B_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_B_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_C_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_C_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_D_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_D_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_E_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_E_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_F_RD_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_F_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_0_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_0_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_1_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_1_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_2_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_2_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_3_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_3_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_4_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_4_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_5_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_5_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_6_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_6_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_7_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_7_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_8_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_8_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_9_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_9_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_A_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_A_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_B_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_B_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_C_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_C_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_D_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_D_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_E_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_E_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_CACHE_OFFSET_F_WR_CNT
#define	\
ISP_CCPU_CACHE_OFFSET_F_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_00_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_00_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_01_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_01_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_02_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_02_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_03_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_03_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_04_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_04_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_05_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_05_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_06_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_06_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_07_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_07_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_10_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_10_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_11_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_11_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_12_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_12_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_13_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_13_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_14_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_14_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_15_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_15_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_16_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_16_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_17_RD_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_17_RD_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_00_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_00_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_01_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_01_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_02_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_02_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_03_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_03_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_04_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_04_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_05_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_05_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_06_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_06_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_07_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_07_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_10_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_10_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_11_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_11_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_12_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_12_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_13_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_13_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_14_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_14_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_15_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_15_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_16_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_16_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_CCPU_NONCACHE_OFFSET_17_WR_CNT
#define	\
ISP_CCPU_NONCACHE_OFFSET_17_WR_CNT__NUMBER__SHIFT \
	0x00000000

// ISP_RSMU_MASTER_CTRL
#define	\
ISP_RSMU_MASTER_CTRL__ISP_RSMU_MASTER_DEBUG_MASK__SHIFT \
0x00000000
#define	\
ISP_RSMU_MASTER_CTRL__ISP_RSMU_MASTER_QOS__SHIFT \
	0x00000001
#define	\
ISP_RSMU_MASTER_CTRL__ISP_RSMU_MASTER_VF__SHIFT \
	0x00000005
#define	\
ISP_RSMU_MASTER_CTRL__ISP_RSMU_MASTER_VF_ID__SHIFT \
0x00000006
#define	\
ISP_RSMU_MASTER_CTRL__ISP_RSMU_MASTER_VM_ID__SHIFT \
0x0000000c
#define	\
ISP_RSMU_MASTER_CTRL__ISP_RSMU_MASTER_SEC_FLAG__SHIFT \
0x00000010
#define	\
ISP_RSMU_MASTER_CTRL__ISP_RSMU_MASTER_BURST__SHIFT \
0x00000013

// ISP_RSMU_MASTER_CTRL2
#define	\
ISP_RSMU_MASTER_CTRL2__ISP_RSMU_MASTER_UNIT_ID__SHIFT \
0x00000000
#define	\
ISP_RSMU_MASTER_CTRL2__ISP_RSMU_MASTER_TRAN_ID__SHIFT \
0x00000006
#define	\
ISP_RSMU_MASTER_CTRL2__ISP_RSMU_MASTER_TRAN_POSTED__SHIFT \
0x0000000a
#define	\
ISP_RSMU_MASTER_CTRL2__ISP_RSMU_MASTER_APERTURE_ID_HI4__SHIFT \
0x0000000b
#define	\
ISP_RSMU_MASTER_CTRL2__ISP_RSMU_MASTER_MCM_ADDR__SHIFT \
0x0000000f

// ISP_CCPU_PFM_CTRL
#define	\
ISP_CCPU_PFM_CTRL__ISP_CCPU_PFM_ID_EN__SHIFT \
	0x00000000
#define	\
ISP_CCPU_PFM_CTRL__ISP_CCPU_PFM_ID__SHIFT \
	0x00000001
#define	\
ISP_CCPU_PFM_CTRL__ISP_CCPU_PFM_SEL__SHIFT \
	0x00000011
#define	\
ISP_CCPU_PFM_CTRL__ISP_CCPU_PFM_EN__SHIFT \
	0x00000013
#define	\
ISP_CCPU_PFM_CTRL__ISP_CCPU_PFM_MAX_REQ_CFG__SHIFT \
0x00000014
#define	\
ISP_CCPU_PFM_CTRL__ISP_CCPU_PFM_RD__SHIFT \
	0x00000016

// ISP_CCPU_PFM_REGION_SET0
#define	\
ISP_CCPU_PFM_REGION_SET0__ISP_CCPU_PFM_REGION_SET0__SHIFT \
0x00000000

// ISP_CCPU_PFM_REGION_SET1
#define	\
ISP_CCPU_PFM_REGION_SET1__ISP_CCPU_PFM_REGION_SET1__SHIFT \
0x00000000

// ISP_CCPU_PFM_REGION_SET2
#define	\
ISP_CCPU_PFM_REGION_SET2__ISP_CCPU_PFM_REGION_SET2__SHIFT \
0x00000000

// ISP_CCPU_PFM_REGION_SET3
#define	\
ISP_CCPU_PFM_REGION_SET3__ISP_CCPU_PFM_REGION_SET3__SHIFT \
0x00000000

// ISP_CCPU_PFM_REGION_SET4
#define	\
ISP_CCPU_PFM_REGION_SET4__ISP_CCPU_PFM_REGION_SET4__SHIFT \
0x00000000

// ISP_CCPU_PFM_REGION_SET5
#define	\
ISP_CCPU_PFM_REGION_SET5__ISP_CCPU_PFM_REGION_SET5__SHIFT \
0x00000000

// ISP_CCPU_PFM_REGION_SET6
#define	\
ISP_CCPU_PFM_REGION_SET6__ISP_CCPU_PFM_REGION_SET6__SHIFT \
0x00000000

// ISP_CCPU_PFM_REGION_SET7
#define	\
ISP_CCPU_PFM_REGION_SET7__ISP_CCPU_PFM_REGION_SET7__SHIFT \
0x00000000

// ISP_CCPU_PFM_STAT0_CNT
#define	\
ISP_CCPU_PFM_STAT0_CNT__NUMBER__SHIFT \
		0x00000000

// ISP_CCPU_PFM_STAT1_CNT
#define	\
ISP_CCPU_PFM_STAT1_CNT__NUMBER__SHIFT \
		0x00000000

// ISP_CCPU_PFM_STAT2_CNT
#define	\
ISP_CCPU_PFM_STAT2_CNT__NUMBER__SHIFT \
		0x00000000

// ISP_CCPU_PFM_STAT3_CNT
#define	\
ISP_CCPU_PFM_STAT3_CNT__NUMBER__SHIFT \
		0x00000000

// ISP_CCPU_PFM_STAT4_CNT
#define	\
ISP_CCPU_PFM_STAT4_CNT__NUMBER__SHIFT \
		0x00000000

// ISP_CCPU_PFM_STAT5_CNT
#define	\
ISP_CCPU_PFM_STAT5_CNT__NUMBER__SHIFT \
		0x00000000

// ISP_CCPU_PFM_STAT6_CNT
#define	\
ISP_CCPU_PFM_STAT6_CNT__NUMBER__SHIFT \
		0x00000000

// ISP_CCPU_PFM_STAT7_CNT
#define	\
ISP_CCPU_PFM_STAT7_CNT__NUMBER__SHIFT \
		0x00000000

// ISP_CORE_VI_ID
#define	\
ISP_CORE_VI_ID__MRV_REV_ID__SHIFT \
		0x00000000

// ISP_CORE_VI_CCL
#define	\
ISP_CORE_VI_CCL__MRV_VI_CCL_DIS_STATUS__SHIFT \
	0x00000001
#define	\
ISP_CORE_VI_CCL__MRV_VI_CCL_DIS__SHIFT \
		0x00000002

// ISP_CORE_VI_ICCL
#define	\
ISP_CORE_VI_ICCL__MRV_VI_PREP_CLK_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_VI_ICCL__MRV_VI_ISP_CLK_ENABLE__SHIFT \
	0x00000001
#define	\
ISP_CORE_VI_ICCL__MRV_VI_CP_CLK_ENABLE__SHIFT \
	0x00000002
#define	\
ISP_CORE_VI_ICCL__MRV_VI_YCSP_CLK_ENABLE__SHIFT \
	0x00000003
#define	\
ISP_CORE_VI_ICCL__MRV_VI_MRSZ_CLK_ENABLE__SHIFT \
	0x00000004
#define	\
ISP_CORE_VI_ICCL__MRV_VI_VRSZ_CLK_ENABLE__SHIFT \
	0x00000005
#define	\
ISP_CORE_VI_ICCL__MRV_VI_PRSZ_CLK_ENABLE__SHIFT \
	0x00000006
#define	\
ISP_CORE_VI_ICCL__MRV_VI_HFLIP_CLK_ENABLE__SHIFT \
	0x00000007
#define	\
ISP_CORE_VI_ICCL__MRV_VI_MI_MP_CLK_ENABLE__SHIFT \
	0x00000008
#define	\
ISP_CORE_VI_ICCL__MRV_VI_MI_VP_CLK_ENABLE__SHIFT \
	0x00000009
#define	\
ISP_CORE_VI_ICCL__MRV_VI_MI_PP_CLK_ENABLE__SHIFT \
	0x0000000a
#define	\
ISP_CORE_VI_ICCL__MRV_VI_MI_RD_CLK_ENABLE__SHIFT \
	0x0000000b

// ISP_CORE_VI_IRCL
#define	\
ISP_CORE_VI_IRCL__MRV_VI_PREP_SOFT_RST__SHIFT \
	0x00000000
#define	\
ISP_CORE_VI_IRCL__MRV_VI_ISP_SOFT_RST__SHIFT \
	0x00000001
#define	\
ISP_CORE_VI_IRCL__MRV_VI_CP_SOFT_RST__SHIFT \
	0x00000002
#define	\
ISP_CORE_VI_IRCL__MRV_VI_YCSP_SOFT_RST__SHIFT \
	0x00000003
#define	\
ISP_CORE_VI_IRCL__MRV_VI_MRSZ_SOFT_RST__SHIFT \
	0x00000004
#define	\
ISP_CORE_VI_IRCL__MRV_VI_VRSZ_SOFT_RST__SHIFT \
	0x00000005
#define	\
ISP_CORE_VI_IRCL__MRV_VI_PRSZ_SOFT_RST__SHIFT \
	0x00000006
#define	\
ISP_CORE_VI_IRCL__MRV_VI_HFLIP_SOFT_RST__SHIFT \
	0x00000007
#define	\
ISP_CORE_VI_IRCL__MRV_VI_MI_MP_SOFT_RST__SHIFT \
	0x00000008
#define	\
ISP_CORE_VI_IRCL__MRV_VI_MI_VP_SOFT_RST__SHIFT \
	0x00000009
#define	\
ISP_CORE_VI_IRCL__MRV_VI_MI_PP_SOFT_RST__SHIFT \
	0x0000000a
#define	\
ISP_CORE_VI_IRCL__MRV_VI_MI_RD_SOFT_RST__SHIFT \
	0x0000000b
#define	\
ISP_CORE_VI_IRCL__MRV_VI_MARVIN_RST__SHIFT \
	0x0000000c

// ISP_CORE_VI_DPCL
#define	\
ISP_CORE_VI_DPCL__MRV_IF_SELECT__SHIFT \
		0x00000000
#define	\
ISP_CORE_VI_DPCL__MRV_VI_MP_EN__SHIFT \
		0x00000002
#define	\
ISP_CORE_VI_DPCL__MRV_VI_VP_EN__SHIFT \
		0x00000003
#define	\
ISP_CORE_VI_DPCL__MRV_VI_PP_EN__SHIFT \
		0x00000004
#define	\
ISP_CORE_VI_DPCL__MRV_VI_MP_MUX__SHIFT \
		0x00000005
#define	\
ISP_CORE_VI_DPCL__MRV_VI_DMA_SWITCH__SHIFT \
	0x00000007
#define	\
ISP_CORE_VI_DPCL__MRV_VI_YCSP_MUX__SHIFT \
	0x00000009
#define	\
ISP_CORE_VI_DPCL__MRV_VI_ISP_MUX__SHIFT \
	0x0000000a
#define	\
ISP_CORE_VI_DPCL__MRV_VI_ONE_FRM_SHOT__SHIFT \
	0x0000000b
#define	\
ISP_CORE_VI_DPCL__MRV_VI_MEM_PKT_FMT__SHIFT \
	0x0000000c
#define	\
ISP_CORE_VI_DPCL__MRV_VI_DATA_TYPE__SHIFT \
	0x0000000e
#define	\
ISP_CORE_VI_DPCL__MRV_VI_RGBIR_SWAP__SHIFT \
	0x00000011

// ISP_CORE_VI_CFG_UPD
#define	\
ISP_CORE_VI_CFG_UPD__MRV_VI_CFG_UPD__SHIFT \
	0x00000000

// ISP_CORE_RMC_LSC_CTRL
#define	\
ISP_CORE_RMC_LSC_CTRL__MRV_RMC_LSC_SEL__SHIFT \
	0x00000000
#define	\
ISP_CORE_RMC_LSC_CTRL__MRV_RMC_LSC_RAM_HW_SEL__SHIFT \
0x00000001
#define	\
ISP_CORE_RMC_LSC_CTRL__MRV_RMC_LSC_RAM_FW_SEL__SHIFT \
0x00000004

// ISP_CORE_RMC_LSC_R_START
#define	\
ISP_CORE_RMC_LSC_R_START__MRV_RMC_LSC_R_START__SHIFT \
0x00000000
#define	\
ISP_CORE_RMC_LSC_R_START__MRV_RMC_LSC_R_START_FLAG__SHIFT \
0x00000001

// ISP_CORE_RMC_LSC_R_DAT
#define	\
ISP_CORE_RMC_LSC_R_DAT__MRV_RMC_LSC_R_DAT__SHIFT \
	0x00000000

// ISP_CORE_RMC_LSC_GR_START
#define	\
ISP_CORE_RMC_LSC_GR_START__MRV_RMC_LSC_GR_START__SHIFT \
0x00000000
#define	\
ISP_CORE_RMC_LSC_GR_START__MRV_RMC_LSC_GR_START_FLAG__SHIFT \
0x00000001

// ISP_CORE_RMC_LSC_GR_DAT
#define	\
ISP_CORE_RMC_LSC_GR_DAT__MRV_RMC_LSC_GR_DAT__SHIFT \
0x00000000

// ISP_CORE_RMC_LSC_B_START
#define	\
ISP_CORE_RMC_LSC_B_START__MRV_RMC_LSC_B_START__SHIFT \
0x00000000
#define	\
ISP_CORE_RMC_LSC_B_START__MRV_RMC_LSC_B_START_FLAG__SHIFT \
0x00000001

// ISP_CORE_RMC_LSC_B_DAT
#define	\
ISP_CORE_RMC_LSC_B_DAT__MRV_RMC_LSC_B_DAT__SHIFT \
	0x00000000

// ISP_CORE_RMC_LSC_GB_START
#define	\
ISP_CORE_RMC_LSC_GB_START__MRV_RMC_LSC_GB_START__SHIFT \
0x00000000
#define	\
ISP_CORE_RMC_LSC_GB_START__MRV_RMC_LSC_GB_START_FLAG__SHIFT \
0x00000001

// ISP_CORE_RMC_LSC_GB_DAT
#define	\
ISP_CORE_RMC_LSC_GB_DAT__MRV_RMC_LSC_GB_DAT__SHIFT \
0x00000000

// ISP_CORE_RMC_DPCC_BP_CTRL
#define	\
ISP_CORE_RMC_DPCC_BP_CTRL__MRV_RMC_DPCC_HW_SEL__SHIFT \
0x00000000
#define	\
ISP_CORE_RMC_DPCC_BP_CTRL__MRV_RMC_DPCC_FW_SEL__SHIFT \
0x00000002

// ISP_CORE_RMC_DPCC_BP_NUM
#define	\
ISP_CORE_RMC_DPCC_BP_NUM__MRV_RMC_DPCC_BP_NUM__SHIFT \
0x00000000

// ISP_CORE_RMC_DPCC_BP_START
#define	\
ISP_CORE_RMC_DPCC_BP_START__MRV_RMC_DPCC_BP_START__SHIFT \
0x00000000
#define	\
ISP_CORE_RMC_DPCC_BP_START__MRV_RMC_DPCC_BP_START_FLAG__SHIFT \
0x00000001

// ISP_CORE_RMC_DPCC_BP_DAT
#define	\
ISP_CORE_RMC_DPCC_BP_DAT__MRV_RMC_DPCC_BP_DAT__SHIFT \
0x00000000

// ISP_CORE_ISP_CTRL
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_MODE__SHIFT \
		0x00000001
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_INFORM_ENABLE__SHIFT \
	0x00000004
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_GAMMA_IN_ENABLE__SHIFT \
	0x00000006
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_AWB_ENABLE__SHIFT \
	0x00000007
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_CFG_UPD__SHIFT \
	0x00000009
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_GEN_CFG_UPD__SHIFT \
	0x0000000a
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_GAMMA_OUT_ENABLE__SHIFT \
0x0000000b
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_FLASH_MODE__SHIFT \
	0x0000000c
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_CSM_Y_RANGE__SHIFT \
	0x0000000d
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_CSM_C_RANGE__SHIFT \
	0x0000000e
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_CTRL_RESERVED_2__SHIFT \
	0x0000000f
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_CTRL_RESERVED_1__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_CTRL__MRV_ISP_CNR_EN__SHIFT \
	0x00000011

// ISP_CORE_ISP_ACQ_PROP
#define	\
ISP_CORE_ISP_ACQ_PROP__MRV_ISP_SAMPLE_EDGE__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_ACQ_PROP__MRV_ISP_HSYNC_POL__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_ACQ_PROP__MRV_ISP_VSYNC_POL__SHIFT \
	0x00000002
#define	\
ISP_CORE_ISP_ACQ_PROP__MRV_ISP_BAYER_PAT__SHIFT \
	0x00000003
#define	\
ISP_CORE_ISP_ACQ_PROP__MRV_ISP_CONV_422__SHIFT \
	0x00000005
#define	\
ISP_CORE_ISP_ACQ_PROP__MRV_ISP_CCIR_SEQ__SHIFT \
	0x00000007
#define	\
ISP_CORE_ISP_ACQ_PROP__MRV_ISP_FIELD_SELECTION__SHIFT \
0x00000009
#define	\
ISP_CORE_ISP_ACQ_PROP__MRV_ISP_FIELD_INV__SHIFT \
	0x0000000b
#define	\
ISP_CORE_ISP_ACQ_PROP__MRV_ISP_INPUT_SELECTION__SHIFT \
0x0000000c
#define	\
ISP_CORE_ISP_ACQ_PROP__DMA_RGB_SELECTION__SHIFT \
	0x0000000f
#define	\
ISP_CORE_ISP_ACQ_PROP__DMA_YUV_SELECTION__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_ACQ_PROP__DMA_SRC_IS_PREP__SHIFT \
	0x00000011

// ISP_CORE_ISP_ACQ_H_OFFS
#define	\
ISP_CORE_ISP_ACQ_H_OFFS__MRV_ISP_ACQ_H_OFFS__SHIFT \
0x00000000

// ISP_CORE_ISP_ACQ_V_OFFS
#define	\
ISP_CORE_ISP_ACQ_V_OFFS__MRV_ISP_ACQ_V_OFFS__SHIFT \
0x00000000

// ISP_CORE_ISP_ACQ_H_SIZE
#define	\
ISP_CORE_ISP_ACQ_H_SIZE__MRV_ISP_ACQ_H_SIZE__SHIFT \
0x00000000

// ISP_CORE_ISP_ACQ_V_SIZE
#define	\
ISP_CORE_ISP_ACQ_V_SIZE__MRV_ISP_ACQ_V_SIZE__SHIFT \
0x00000000

// ISP_CORE_ISP_ACQ_NR_FRAMES
#define	\
ISP_CORE_ISP_ACQ_NR_FRAMES__MRV_ISP_ACQ_NR_FRAMES__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_DX_LO
#define	\
ISP_CORE_ISP_GAMMA_DX_LO__MRV_ISP_GAMMA_DX_1__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_GAMMA_DX_LO__MRV_ISP_GAMMA_DX_2__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_GAMMA_DX_LO__MRV_ISP_GAMMA_DX_3__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_GAMMA_DX_LO__MRV_ISP_GAMMA_DX_4__SHIFT \
0x0000000c
#define	\
ISP_CORE_ISP_GAMMA_DX_LO__MRV_ISP_GAMMA_DX_5__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_GAMMA_DX_LO__MRV_ISP_GAMMA_DX_6__SHIFT \
0x00000014
#define	\
ISP_CORE_ISP_GAMMA_DX_LO__MRV_ISP_GAMMA_DX_7__SHIFT \
0x00000018
#define	\
ISP_CORE_ISP_GAMMA_DX_LO__MRV_ISP_GAMMA_DX_8__SHIFT \
0x0000001c

// ISP_CORE_ISP_GAMMA_DX_HI
#define	\
ISP_CORE_ISP_GAMMA_DX_HI__MRV_ISP_GAMMA_DX_9__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_GAMMA_DX_HI__MRV_ISP_GAMMA_DX_10__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_GAMMA_DX_HI__MRV_ISP_GAMMA_DX_11__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_GAMMA_DX_HI__MRV_ISP_GAMMA_DX_12__SHIFT \
0x0000000c
#define	\
ISP_CORE_ISP_GAMMA_DX_HI__MRV_ISP_GAMMA_DX_13__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_GAMMA_DX_HI__MRV_ISP_GAMMA_DX_14__SHIFT \
0x00000014
#define	\
ISP_CORE_ISP_GAMMA_DX_HI__MRV_ISP_GAMMA_DX_15__SHIFT \
0x00000018
#define	\
ISP_CORE_ISP_GAMMA_DX_HI__MRV_ISP_GAMMA_DX_16__SHIFT \
0x0000001c

// ISP_CORE_ISP_GAMMA_R_Y_0
#define	\
ISP_CORE_ISP_GAMMA_R_Y_0__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_1
#define	\
ISP_CORE_ISP_GAMMA_R_Y_1__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_2
#define	\
ISP_CORE_ISP_GAMMA_R_Y_2__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_3
#define	\
ISP_CORE_ISP_GAMMA_R_Y_3__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_4
#define	\
ISP_CORE_ISP_GAMMA_R_Y_4__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_5
#define	\
ISP_CORE_ISP_GAMMA_R_Y_5__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_6
#define	\
ISP_CORE_ISP_GAMMA_R_Y_6__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_7
#define	\
ISP_CORE_ISP_GAMMA_R_Y_7__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_8
#define	\
ISP_CORE_ISP_GAMMA_R_Y_8__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_9
#define	\
ISP_CORE_ISP_GAMMA_R_Y_9__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_10
#define	\
ISP_CORE_ISP_GAMMA_R_Y_10__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_11
#define	\
ISP_CORE_ISP_GAMMA_R_Y_11__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_12
#define	\
ISP_CORE_ISP_GAMMA_R_Y_12__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_13
#define	\
ISP_CORE_ISP_GAMMA_R_Y_13__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_14
#define	\
ISP_CORE_ISP_GAMMA_R_Y_14__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_15
#define	\
ISP_CORE_ISP_GAMMA_R_Y_15__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_R_Y_16
#define	\
ISP_CORE_ISP_GAMMA_R_Y_16__MRV_ISP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_0
#define	\
ISP_CORE_ISP_GAMMA_G_Y_0__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_1
#define	\
ISP_CORE_ISP_GAMMA_G_Y_1__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_2
#define	\
ISP_CORE_ISP_GAMMA_G_Y_2__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_3
#define	\
ISP_CORE_ISP_GAMMA_G_Y_3__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_4
#define	\
ISP_CORE_ISP_GAMMA_G_Y_4__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_5
#define	\
ISP_CORE_ISP_GAMMA_G_Y_5__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_6
#define	\
ISP_CORE_ISP_GAMMA_G_Y_6__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_7
#define	\
ISP_CORE_ISP_GAMMA_G_Y_7__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_8
#define	\
ISP_CORE_ISP_GAMMA_G_Y_8__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_9
#define	\
ISP_CORE_ISP_GAMMA_G_Y_9__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_10
#define	\
ISP_CORE_ISP_GAMMA_G_Y_10__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_11
#define	\
ISP_CORE_ISP_GAMMA_G_Y_11__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_12
#define	\
ISP_CORE_ISP_GAMMA_G_Y_12__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_13
#define	\
ISP_CORE_ISP_GAMMA_G_Y_13__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_14
#define	\
ISP_CORE_ISP_GAMMA_G_Y_14__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_15
#define	\
ISP_CORE_ISP_GAMMA_G_Y_15__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_G_Y_16
#define	\
ISP_CORE_ISP_GAMMA_G_Y_16__MRV_ISP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_0
#define	\
ISP_CORE_ISP_GAMMA_B_Y_0__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_1
#define	\
ISP_CORE_ISP_GAMMA_B_Y_1__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_2
#define	\
ISP_CORE_ISP_GAMMA_B_Y_2__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_3
#define	\
ISP_CORE_ISP_GAMMA_B_Y_3__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_4
#define	\
ISP_CORE_ISP_GAMMA_B_Y_4__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_5
#define	\
ISP_CORE_ISP_GAMMA_B_Y_5__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_6
#define	\
ISP_CORE_ISP_GAMMA_B_Y_6__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_7
#define	\
ISP_CORE_ISP_GAMMA_B_Y_7__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_8
#define	\
ISP_CORE_ISP_GAMMA_B_Y_8__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_9
#define	\
ISP_CORE_ISP_GAMMA_B_Y_9__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_10
#define	\
ISP_CORE_ISP_GAMMA_B_Y_10__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_11
#define	\
ISP_CORE_ISP_GAMMA_B_Y_11__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_12
#define	\
ISP_CORE_ISP_GAMMA_B_Y_12__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_13
#define	\
ISP_CORE_ISP_GAMMA_B_Y_13__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_14
#define	\
ISP_CORE_ISP_GAMMA_B_Y_14__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_15
#define	\
ISP_CORE_ISP_GAMMA_B_Y_15__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_B_Y_16
#define	\
ISP_CORE_ISP_GAMMA_B_Y_16__MRV_ISP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_AWB_PROP
#define	\
ISP_CORE_ISP_AWB_PROP__MRV_ISP_AWB_MODE__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_AWB_PROP__MRV_ISP_AWB_MAX_EN__SHIFT \
	0x00000002
#define	\
ISP_CORE_ISP_AWB_PROP__MRV_ISP_AWB_MEAS_MODE__SHIFT \
0x0000001f

// ISP_CORE_ISP_AWB_H_OFFS
#define	\
ISP_CORE_ISP_AWB_H_OFFS__MRV_ISP_AWB_H_OFFS__SHIFT \
0x00000000

// ISP_CORE_ISP_AWB_V_OFFS
#define	\
ISP_CORE_ISP_AWB_V_OFFS__MRV_ISP_AWB_V_OFFS__SHIFT \
0x00000000

// ISP_CORE_ISP_AWB_H_SIZE
#define	\
ISP_CORE_ISP_AWB_H_SIZE__MRV_ISP_AWB_H_SIZE__SHIFT \
0x00000000

// ISP_CORE_ISP_AWB_V_SIZE
#define	\
ISP_CORE_ISP_AWB_V_SIZE__MRV_ISP_AWB_V_SIZE__SHIFT \
0x00000000

// ISP_CORE_ISP_AWB_FRAMES
#define	\
ISP_CORE_ISP_AWB_FRAMES__MRV_ISP_AWB_FRAMES__SHIFT \
0x00000000

// ISP_CORE_ISP_AWB_REF
#define	\
ISP_CORE_ISP_AWB_REF__MRV_ISP_AWB_REF_CB_MAX_B__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_AWB_REF__MRV_ISP_AWB_REF_CR_MAX_R__SHIFT \
0x00000008

// ISP_CORE_ISP_AWB_THRESH
#define	\
ISP_CORE_ISP_AWB_THRESH__MRV_ISP_AWB_MIN_C__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_AWB_THRESH__MRV_ISP_AWB_MAX_CSUM__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_AWB_THRESH__MRV_ISP_AWB_MIN_Y_MAX_G__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_AWB_THRESH__MRV_ISP_AWB_MAX_Y__SHIFT \
	0x00000018

// ISP_CORE_ISP_AWB_GAIN_G
#define	\
ISP_CORE_ISP_AWB_GAIN_G__MRV_ISP_AWB_GAIN_GB__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_AWB_GAIN_G__MRV_ISP_AWB_GAIN_GR__SHIFT \
0x00000010

// ISP_CORE_ISP_AWB_GAIN_RB
#define	\
ISP_CORE_ISP_AWB_GAIN_RB__MRV_ISP_AWB_GAIN_B__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_AWB_GAIN_RB__MRV_ISP_AWB_GAIN_R__SHIFT \
0x00000010

// ISP_CORE_ISP_AWB_WHITE_CNT
#define	\
ISP_CORE_ISP_AWB_WHITE_CNT__MRV_ISP_AWB_WHITE_CNT__SHIFT \
0x00000000

// ISP_CORE_ISP_AWB_MEAN
#define	\
ISP_CORE_ISP_AWB_MEAN__MRV_ISP_AWB_MEAN_CR_R__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_AWB_MEAN__MRV_ISP_AWB_MEAN_CB_B__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_AWB_MEAN__MRV_ISP_AWB_MEAN_Y_G__SHIFT \
0x00000010

// ISP_CORE_ISP_CC_COEFF_0
#define	\
ISP_CORE_ISP_CC_COEFF_0__MRV_ISP_CC_COEFF_0__SHIFT \
0x00000000

// ISP_CORE_ISP_CC_COEFF_1
#define	\
ISP_CORE_ISP_CC_COEFF_1__MRV_ISP_CC_COEFF_1__SHIFT \
0x00000000

// ISP_CORE_ISP_CC_COEFF_2
#define	\
ISP_CORE_ISP_CC_COEFF_2__MRV_ISP_CC_COEFF_2__SHIFT \
0x00000000

// ISP_CORE_ISP_CC_COEFF_3
#define	\
ISP_CORE_ISP_CC_COEFF_3__MRV_ISP_CC_COEFF_3__SHIFT \
0x00000000

// ISP_CORE_ISP_CC_COEFF_4
#define	\
ISP_CORE_ISP_CC_COEFF_4__MRV_ISP_CC_COEFF_4__SHIFT \
0x00000000

// ISP_CORE_ISP_CC_COEFF_5
#define	\
ISP_CORE_ISP_CC_COEFF_5__MRV_ISP_CC_COEFF_5__SHIFT \
0x00000000

// ISP_CORE_ISP_CC_COEFF_6
#define	\
ISP_CORE_ISP_CC_COEFF_6__MRV_ISP_CC_COEFF_6__SHIFT \
0x00000000

// ISP_CORE_ISP_CC_COEFF_7
#define	\
ISP_CORE_ISP_CC_COEFF_7__MRV_ISP_CC_COEFF_7__SHIFT \
0x00000000

// ISP_CORE_ISP_CC_COEFF_8
#define	\
ISP_CORE_ISP_CC_COEFF_8__MRV_ISP_CC_COEFF_8__SHIFT \
0x00000000

// ISP_CORE_ISP_OUT_H_OFFS
#define	\
ISP_CORE_ISP_OUT_H_OFFS__MRV_ISP_OUT_H_OFFS__SHIFT \
0x00000000

// ISP_CORE_ISP_OUT_V_OFFS
#define	\
ISP_CORE_ISP_OUT_V_OFFS__MRV_ISP_OUT_V_OFFS__SHIFT \
0x00000000

// ISP_CORE_ISP_OUT_H_SIZE
#define	\
ISP_CORE_ISP_OUT_H_SIZE__MRV_ISP_OUT_H_SIZE__SHIFT \
0x00000000

// ISP_CORE_ISP_OUT_V_SIZE
#define	\
ISP_CORE_ISP_OUT_V_SIZE__MRV_ISP_OUT_V_SIZE__SHIFT \
0x00000000

// ISP_CORE_ISP_DEMOSAIC
#define	\
ISP_CORE_ISP_DEMOSAIC__MRV_ISP_DEMOSAIC_TH__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_DEMOSAIC__MRV_ISP_DEMOSAIC_BYPASS__SHIFT \
0x0000000a

// ISP_CORE_ISP_FLAGS_SHD
#define	\
ISP_CORE_ISP_FLAGS_SHD__MRV_ISP_ENABLE_SHD__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_FLAGS_SHD__MRV_ISP_INFORM_ENABLE_SHD__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_FLAGS_SHD__MRV_ISP_INFORM_FIELD__SHIFT \
0x00000002
#define	\
ISP_CORE_ISP_FLAGS_SHD__MRV_ISP_S_DATA__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_FLAGS_SHD__MRV_ISP_S_VSYNC__SHIFT \
	0x0000001e
#define	\
ISP_CORE_ISP_FLAGS_SHD__MRV_ISP_S_HSYNC__SHIFT \
	0x0000001f

// ISP_CORE_ISP_OUT_H_OFFS_SHD
#define	\
ISP_CORE_ISP_OUT_H_OFFS_SHD__MRV_ISP_OUT_H_OFFS_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_OUT_V_OFFS_SHD
#define	\
ISP_CORE_ISP_OUT_V_OFFS_SHD__MRV_ISP_OUT_V_OFFS_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_OUT_H_SIZE_SHD
#define	\
ISP_CORE_ISP_OUT_H_SIZE_SHD__MRV_ISP_OUT_H_SIZE_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_OUT_V_SIZE_SHD
#define	\
ISP_CORE_ISP_OUT_V_SIZE_SHD__MRV_ISP_OUT_V_SIZE_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_IMSC
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_ISP_OFF__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_FRAME__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_DATA_LOSS__SHIFT \
	0x00000002
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_PIC_SIZE_ERR__SHIFT \
0x00000003
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_AWB_DONE__SHIFT \
	0x00000004
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_FRAME_IN__SHIFT \
	0x00000005
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_V_START__SHIFT \
	0x00000006
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_H_START__SHIFT \
	0x00000007
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_FLASH_ON__SHIFT \
	0x00000008
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_FLASH_OFF__SHIFT \
	0x00000009
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_SHUTTER_ON__SHIFT \
	0x0000000a
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_SHUTTER_OFF__SHIFT \
0x0000000b
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_AFM_SUM_OF__SHIFT \
	0x0000000c
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_AFM_LUM_OF__SHIFT \
	0x0000000d
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_AFM_FIN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_HIST_MEASURE_RDY__SHIFT \
0x0000000f
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_RESERVED_1__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_FLASH_CAP__SHIFT \
	0x00000011
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_EXP_END__SHIFT \
	0x00000012
#define	\
ISP_CORE_ISP_IMSC__MRV_ISP_IMSC_VSM_END__SHIFT \
	0x00000013

// ISP_CORE_ISP_RIS
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_ISP_OFF__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_FRAME__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_DATA_LOSS__SHIFT \
	0x00000002
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_PIC_SIZE_ERR__SHIFT \
	0x00000003
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_AWB_DONE__SHIFT \
	0x00000004
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_FRAME_IN__SHIFT \
	0x00000005
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_V_START__SHIFT \
	0x00000006
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_H_START__SHIFT \
	0x00000007
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_FLASH_ON__SHIFT \
	0x00000008
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_FLASH_OFF__SHIFT \
	0x00000009
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_SHUTTER_ON__SHIFT \
	0x0000000a
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_SHUTTER_OFF__SHIFT \
	0x0000000b
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_AFM_SUM_OF__SHIFT \
	0x0000000c
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_AFM_LUM_OF__SHIFT \
	0x0000000d
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_AFM_FIN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_HIST_MEASURE_RDY__SHIFT \
0x0000000f
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_RESERVED_1__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_FLASH_CAP__SHIFT \
	0x00000011
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_EXP_END__SHIFT \
	0x00000012
#define	\
ISP_CORE_ISP_RIS__MRV_ISP_RIS_VSM_END__SHIFT \
	0x00000013

// ISP_CORE_ISP_MIS
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_ISP_OFF__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_FRAME__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_DATA_LOSS__SHIFT \
	0x00000002
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_PIC_SIZE_ERR__SHIFT \
	0x00000003
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_AWB_DONE__SHIFT \
	0x00000004
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_FRAME_IN__SHIFT \
	0x00000005
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_V_START__SHIFT \
	0x00000006
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_H_START__SHIFT \
	0x00000007
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_FLASH_ON__SHIFT \
	0x00000008
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_FLASH_OFF__SHIFT \
	0x00000009
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_SHUTTER_ON__SHIFT \
	0x0000000a
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_SHUTTER_OFF__SHIFT \
	0x0000000b
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_AFM_SUM_OF__SHIFT \
	0x0000000c
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_AFM_LUM_OF__SHIFT \
	0x0000000d
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_AFM_FIN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_HIST_MEASURE_RDY__SHIFT \
0x0000000f
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_RESERVED_1__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_FLASH_CAP__SHIFT \
	0x00000011
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_EXP_END__SHIFT \
	0x00000012
#define	\
ISP_CORE_ISP_MIS__MRV_ISP_MIS_VSM_END__SHIFT \
	0x00000013

// ISP_CORE_ISP_ICR
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_ISP_OFF__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_FRAME__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_DATA_LOSS__SHIFT \
	0x00000002
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_PIC_SIZE_ERR__SHIFT \
	0x00000003
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_AWB_DONE__SHIFT \
	0x00000004
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_FRAME_IN__SHIFT \
	0x00000005
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_V_START__SHIFT \
	0x00000006
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_H_START__SHIFT \
	0x00000007
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_FLASH_ON__SHIFT \
	0x00000008
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_FLASH_OFF__SHIFT \
	0x00000009
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_SHUTTER_ON__SHIFT \
	0x0000000a
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_SHUTTER_OFF__SHIFT \
	0x0000000b
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_AFM_SUM_OF__SHIFT \
	0x0000000c
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_AFM_LUM_OF__SHIFT \
	0x0000000d
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_AFM_FIN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_HIST_MEASURE_RDY__SHIFT \
0x0000000f
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_RESERVED_1__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_FLASH_CAP__SHIFT \
	0x00000011
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_EXP_END__SHIFT \
	0x00000012
#define	\
ISP_CORE_ISP_ICR__MRV_ISP_ICR_VSM_END__SHIFT \
	0x00000013

// ISP_CORE_ISP_ISR
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_ISP_OFF__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_FRAME__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_DATA_LOSS__SHIFT \
	0x00000002
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_PIC_SIZE_ERR__SHIFT \
	0x00000003
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_AWB_DONE__SHIFT \
	0x00000004
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_FRAME_IN__SHIFT \
	0x00000005
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_V_START__SHIFT \
	0x00000006
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_H_START__SHIFT \
	0x00000007
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_FLASH_ON__SHIFT \
	0x00000008
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_FLASH_OFF__SHIFT \
	0x00000009
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_SHUTTER_ON__SHIFT \
	0x0000000a
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_SHUTTER_OFF__SHIFT \
	0x0000000b
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_AFM_SUM_OF__SHIFT \
	0x0000000c
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_AFM_LUM_OF__SHIFT \
	0x0000000d
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_AFM_FIN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_HIST_MEASURE_RDY__SHIFT \
0x0000000f
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_RESERVED_1__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_FLASH_CAP__SHIFT \
	0x00000011
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_EXP_END__SHIFT \
	0x00000012
#define	\
ISP_CORE_ISP_ISR__MRV_ISP_ISR_VSM_END__SHIFT \
	0x00000013

// ISP_CORE_ISP_CT_COEFF_0
#define	\
ISP_CORE_ISP_CT_COEFF_0__MRV_ISP_CT_COEFF__SHIFT \
	0x00000000

// ISP_CORE_ISP_CT_COEFF_1
#define	\
ISP_CORE_ISP_CT_COEFF_1__MRV_ISP_CT_COEFF__SHIFT \
	0x00000000

// ISP_CORE_ISP_CT_COEFF_2
#define	\
ISP_CORE_ISP_CT_COEFF_2__MRV_ISP_CT_COEFF__SHIFT \
	0x00000000

// ISP_CORE_ISP_CT_COEFF_3
#define	\
ISP_CORE_ISP_CT_COEFF_3__MRV_ISP_CT_COEFF__SHIFT \
	0x00000000

// ISP_CORE_ISP_CT_COEFF_4
#define	\
ISP_CORE_ISP_CT_COEFF_4__MRV_ISP_CT_COEFF__SHIFT \
	0x00000000

// ISP_CORE_ISP_CT_COEFF_5
#define	\
ISP_CORE_ISP_CT_COEFF_5__MRV_ISP_CT_COEFF__SHIFT \
	0x00000000

// ISP_CORE_ISP_CT_COEFF_6
#define	\
ISP_CORE_ISP_CT_COEFF_6__MRV_ISP_CT_COEFF__SHIFT \
	0x00000000

// ISP_CORE_ISP_CT_COEFF_7
#define	\
ISP_CORE_ISP_CT_COEFF_7__MRV_ISP_CT_COEFF__SHIFT \
	0x00000000

// ISP_CORE_ISP_CT_COEFF_8
#define	\
ISP_CORE_ISP_CT_COEFF_8__MRV_ISP_CT_COEFF__SHIFT \
	0x00000000

// ISP_CORE_ISP_GAMMA_OUT_MODE
#define	\
ISP_CORE_ISP_GAMMA_OUT_MODE__MRV_ISP_EQU_SEGM__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_0
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_0__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_1
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_1__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_2
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_2__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_3
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_3__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_4
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_4__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_5
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_5__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_6
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_6__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_7
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_7__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_8
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_8__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_9
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_9__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_10
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_10__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_11
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_11__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_12
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_12__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_13
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_13__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_14
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_14__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_15
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_15__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_GAMMA_OUT_Y_16
#define	\
ISP_CORE_ISP_GAMMA_OUT_Y_16__MRV_ISP_GAMMA_OUT_Y__SHIFT \
0x00000000

// ISP_CORE_ISP_ERR
#define	\
ISP_CORE_ISP_ERR__MRV_ISP_INFORM_SIZE_ERR__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_ERR__MRV_ISP_IS_SIZE_ERR__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_ERR__MRV_ISP_OUTFORM_SIZE_ERR__SHIFT \
	0x00000002

// ISP_CORE_ISP_ERR_CLR
#define	\
ISP_CORE_ISP_ERR_CLR__MRV_ISP_INFORM_SIZE_ERR_CLR__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_ERR_CLR__MRV_ISP_IS_SIZE_ERR_CLR__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_ERR_CLR__MRV_ISP_OUTFORM_SIZE_ERR_CLR__SHIFT \
0x00000002

// ISP_CORE_ISP_FRAME_COUNT
#define	\
ISP_CORE_ISP_FRAME_COUNT__MRV_ISP_FRAME_COUNTER__SHIFT \
0x00000000

// ISP_CORE_ISP_CT_OFFSET_R
#define	\
ISP_CORE_ISP_CT_OFFSET_R__MRV_ISP_CT_OFFSET_R__SHIFT \
0x00000000

// ISP_CORE_ISP_CT_OFFSET_G
#define	\
ISP_CORE_ISP_CT_OFFSET_G__MRV_ISP_CT_OFFSET_G__SHIFT \
0x00000000

// ISP_CORE_ISP_CT_OFFSET_B
#define	\
ISP_CORE_ISP_CT_OFFSET_B__MRV_ISP_CT_OFFSET_B__SHIFT \
0x00000000

// ISP_CORE_ISP_CNR_LINESIZE
#define	\
ISP_CORE_ISP_CNR_LINESIZE__MRV_ISP_CNR_LINESIZE__SHIFT \
0x00000000

// ISP_CORE_ISP_CNR_THRESHOLD_C1
#define	\
ISP_CORE_ISP_CNR_THRESHOLD_C1__MRV_ISP_CNR_THRESHOLD_C1__SHIFT \
0x00000000

// ISP_CORE_ISP_CNR_THRESHOLD_C2
#define	\
ISP_CORE_ISP_CNR_THRESHOLD_C2__MRV_ISP_CNR_THRESHOLD_C2__SHIFT \
0x00000000

// ISP_CORE_ISP_FLASH_CMD
#define	\
ISP_CORE_ISP_FLASH_CMD__MRV_FLASH_PRELIGHT_ON__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_FLASH_CMD__MRV_FLASH_ON__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_FLASH_CMD__MRV_FLASH_PREFLASH_ON__SHIFT \
0x00000002

// ISP_CORE_ISP_FLASH_CONFIG
#define	\
ISP_CORE_ISP_FLASH_CONFIG__MRV_FLASH_PRELIGHT_MODE__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_FLASH_CONFIG__MRV_FLASH_VS_IN_EDGE__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_FLASH_CONFIG__MRV_FLASH_FL_POL__SHIFT \
0x00000002
#define	\
ISP_CORE_ISP_FLASH_CONFIG__MRV_FLASH_FL_TRIG_SRC__SHIFT \
0x00000003
#define	\
ISP_CORE_ISP_FLASH_CONFIG__MRV_FLASH_FL_CAP_DEL__SHIFT \
0x00000004

// ISP_CORE_ISP_FLASH_PREDIV
#define	\
ISP_CORE_ISP_FLASH_PREDIV__MRV_FLASH_FL_PRE_DIV__SHIFT \
0x00000000

// ISP_CORE_ISP_FLASH_DELAY
#define	\
ISP_CORE_ISP_FLASH_DELAY__MRV_FLASH_FL_DELAY__SHIFT \
0x00000000

// ISP_CORE_ISP_FLASH_TIME
#define	\
ISP_CORE_ISP_FLASH_TIME__MRV_FLASH_FL_TIME__SHIFT \
	0x00000000

// ISP_CORE_ISP_FLASH_MAXP
#define	\
ISP_CORE_ISP_FLASH_MAXP__MRV_FLASH_FL_MAXP__SHIFT \
	0x00000000

// ISP_CORE_ISP_SH_CTRL
#define	\
ISP_CORE_ISP_SH_CTRL__MRV_SHUT_SH_EN__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_SH_CTRL__MRV_SHUT_SH_REP_EN__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_SH_CTRL__MRV_SHUT_SH_TRIG_SRC__SHIFT \
	0x00000002
#define	\
ISP_CORE_ISP_SH_CTRL__MRV_SHUT_SH_TRIG_EN__SHIFT \
	0x00000003
#define	\
ISP_CORE_ISP_SH_CTRL__MRV_SHUT_SH_OPEN_POL__SHIFT \
	0x00000004

// ISP_CORE_ISP_SH_PREDIV
#define	\
ISP_CORE_ISP_SH_PREDIV__MRV_SHUT_SH_PRE_DIV__SHIFT \
0x00000000

// ISP_CORE_ISP_SH_DELAY
#define	\
ISP_CORE_ISP_SH_DELAY__MRV_SHUT_SH_DELAY__SHIFT \
	0x00000000

// ISP_CORE_ISP_SH_TIME
#define	\
ISP_CORE_ISP_SH_TIME__MRV_SHUT_SH_TIME__SHIFT \
	0x00000000

// ISP_CORE_ISP_AFM_CTRL
#define	\
ISP_CORE_ISP_AFM_CTRL__MRV_AFM_EN__SHIFT \
	0x00000000

// ISP_CORE_ISP_AFM_LT_A
#define	\
ISP_CORE_ISP_AFM_LT_A__MRV_AFM_A_V_T__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_AFM_LT_A__MRV_AFM_A_H_L__SHIFT \
	0x00000010

// ISP_CORE_ISP_AFM_RB_A
#define	\
ISP_CORE_ISP_AFM_RB_A__MRV_AFM_A_V_B__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_AFM_RB_A__MRV_AFM_A_H_R__SHIFT \
	0x00000010

// ISP_CORE_ISP_AFM_LT_B
#define	\
ISP_CORE_ISP_AFM_LT_B__MRV_AFM_B_V_T__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_AFM_LT_B__MRV_AFM_B_H_L__SHIFT \
	0x00000010

// ISP_CORE_ISP_AFM_RB_B
#define	\
ISP_CORE_ISP_AFM_RB_B__MRV_AFM_B_V_B__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_AFM_RB_B__MRV_AFM_B_H_R__SHIFT \
	0x00000010

// ISP_CORE_ISP_AFM_LT_C
#define	\
ISP_CORE_ISP_AFM_LT_C__MRV_AFM_C_V_T__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_AFM_LT_C__MRV_AFM_C_H_L__SHIFT \
	0x00000010

// ISP_CORE_ISP_AFM_RB_C
#define	\
ISP_CORE_ISP_AFM_RB_C__MRV_AFM_C_V_B__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_AFM_RB_C__MRV_AFM_C_H_R__SHIFT \
	0x00000010

// ISP_CORE_ISP_AFM_THRES
#define	\
ISP_CORE_ISP_AFM_THRES__MRV_AFM_THRES__SHIFT \
	0x00000000

// ISP_CORE_ISP_AFM_VAR_SHIFT
#define	\
ISP_CORE_ISP_AFM_VAR_SHIFT__MRV_AFM_VAR_SHIFT__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_AFM_VAR_SHIFT__MRV_AFM_LUM_VAR_SHIFT__SHIFT \
0x00000010

// ISP_CORE_ISP_AFM_SUM_A
#define	\
ISP_CORE_ISP_AFM_SUM_A__MRV_AFM_SUM_A__SHIFT \
	0x00000000

// ISP_CORE_ISP_AFM_SUM_B
#define	\
ISP_CORE_ISP_AFM_SUM_B__MRV_AFM_SUM_B__SHIFT \
	0x00000000

// ISP_CORE_ISP_AFM_SUM_C
#define	\
ISP_CORE_ISP_AFM_SUM_C__MRV_AFM_SUM_C__SHIFT \
	0x00000000

// ISP_CORE_ISP_AFM_LUM_A
#define	\
ISP_CORE_ISP_AFM_LUM_A__MRV_AFM_LUM_A__SHIFT \
	0x00000000

// ISP_CORE_ISP_AFM_LUM_B
#define	\
ISP_CORE_ISP_AFM_LUM_B__MRV_AFM_LUM_B__SHIFT \
	0x00000000

// ISP_CORE_ISP_AFM_LUM_C
#define	\
ISP_CORE_ISP_AFM_LUM_C__MRV_AFM_LUM_C__SHIFT \
	0x00000000

// ISP_CORE_ISP_VSM_MODE
#define	\
ISP_CORE_ISP_VSM_MODE__ISP_VSM_MEAS_EN__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_VSM_MODE__ISP_VSM_MEAS_IRQ_ENABLE__SHIFT \
0x00000001

// ISP_CORE_ISP_VSM_H_OFFS
#define	\
ISP_CORE_ISP_VSM_H_OFFS__ISP_VSM_H_OFFSET__SHIFT \
	0x00000000

// ISP_CORE_ISP_VSM_V_OFFS
#define	\
ISP_CORE_ISP_VSM_V_OFFS__ISP_VSM_V_OFFSET__SHIFT \
	0x00000000

// ISP_CORE_ISP_VSM_H_SIZE
#define	\
ISP_CORE_ISP_VSM_H_SIZE__ISP_VSM_H_SIZE__SHIFT \
	0x00000001

// ISP_CORE_ISP_VSM_V_SIZE
#define	\
ISP_CORE_ISP_VSM_V_SIZE__ISP_VSM_V_SIZE__SHIFT \
	0x00000001

// ISP_CORE_ISP_VSM_H_SEGMENTS
#define	\
ISP_CORE_ISP_VSM_H_SEGMENTS__ISP_VSM_H_SEGMENTS__SHIFT \
0x00000000

// ISP_CORE_ISP_VSM_V_SEGMENTS
#define	\
ISP_CORE_ISP_VSM_V_SEGMENTS__ISP_VSM_V_SEGMENTS__SHIFT \
0x00000000

// ISP_CORE_ISP_VSM_DELTA_H
#define	\
ISP_CORE_ISP_VSM_DELTA_H__ISP_VSM_DELTA_H__SHIFT \
	0x00000000

// ISP_CORE_ISP_VSM_DELTA_V
#define	\
ISP_CORE_ISP_VSM_DELTA_V__ISP_VSM_DELTA_V__SHIFT \
	0x00000000

// ISP_CORE_ISP_LSC_CTRL
#define	\
ISP_CORE_ISP_LSC_CTRL__MRV_LSC_EN__SHIFT \
	0x00000000

// ISP_CORE_ISP_LSC_R_TABLE_ADDR
#define	\
ISP_CORE_ISP_LSC_R_TABLE_ADDR__MRV_LSC_R_RAM_ADDR__SHIFT \
0x00000000

// ISP_CORE_ISP_LSC_GR_TABLE_ADDR
#define	\
ISP_CORE_ISP_LSC_GR_TABLE_ADDR__MRV_LSC_GR_RAM_ADDR__SHIFT \
0x00000000

// ISP_CORE_ISP_LSC_B_TABLE_ADDR
#define	\
ISP_CORE_ISP_LSC_B_TABLE_ADDR__MRV_LSC_B_RAM_ADDR__SHIFT \
0x00000000

// ISP_CORE_ISP_LSC_GB_TABLE_ADDR
#define	\
ISP_CORE_ISP_LSC_GB_TABLE_ADDR__MRV_LSC_GB_RAM_ADDR__SHIFT \
0x00000000

// ISP_CORE_ISP_LSC_R_TABLE_DATA
#define	\
ISP_CORE_ISP_LSC_R_TABLE_DATA__MRV_LSC_R_SAMPLE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_R_TABLE_DATA__MRV_LSC_R_SAMPLE_1__SHIFT \
0x0000000c

// ISP_CORE_ISP_LSC_GR_TABLE_DATA
#define	\
ISP_CORE_ISP_LSC_GR_TABLE_DATA__MRV_LSC_GR_SAMPLE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_GR_TABLE_DATA__MRV_LSC_GR_SAMPLE_1__SHIFT \
0x0000000c

// ISP_CORE_ISP_LSC_B_TABLE_DATA
#define	\
ISP_CORE_ISP_LSC_B_TABLE_DATA__MRV_LSC_B_SAMPLE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_B_TABLE_DATA__MRV_LSC_B_SAMPLE_1__SHIFT \
0x0000000c

// ISP_CORE_ISP_LSC_GB_TABLE_DATA
#define	\
ISP_CORE_ISP_LSC_GB_TABLE_DATA__MRV_LSC_GB_SAMPLE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_GB_TABLE_DATA__MRV_LSC_GB_SAMPLE_1__SHIFT \
0x0000000c

// ISP_CORE_ISP_LSC_XGRAD_01
#define	\
ISP_CORE_ISP_LSC_XGRAD_01__MRV_LSC_XGRAD_0__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_LSC_XGRAD_01__MRV_LSC_XGRAD_1__SHIFT \
	0x00000010

// ISP_CORE_ISP_LSC_XGRAD_23
#define	\
ISP_CORE_ISP_LSC_XGRAD_23__MRV_LSC_XGRAD_2__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_LSC_XGRAD_23__MRV_LSC_XGRAD_3__SHIFT \
	0x00000010

// ISP_CORE_ISP_LSC_XGRAD_45
#define	\
ISP_CORE_ISP_LSC_XGRAD_45__MRV_LSC_XGRAD_4__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_LSC_XGRAD_45__MRV_LSC_XGRAD_5__SHIFT \
	0x00000010

// ISP_CORE_ISP_LSC_XGRAD_67
#define	\
ISP_CORE_ISP_LSC_XGRAD_67__MRV_LSC_XGRAD_6__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_LSC_XGRAD_67__MRV_LSC_XGRAD_7__SHIFT \
	0x00000010

// ISP_CORE_ISP_LSC_YGRAD_01
#define	\
ISP_CORE_ISP_LSC_YGRAD_01__MRV_LSC_YGRAD_0__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_LSC_YGRAD_01__MRV_LSC_YGRAD_1__SHIFT \
	0x00000010

// ISP_CORE_ISP_LSC_YGRAD_23
#define	\
ISP_CORE_ISP_LSC_YGRAD_23__MRV_LSC_YGRAD_2__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_LSC_YGRAD_23__MRV_LSC_YGRAD_3__SHIFT \
	0x00000010

// ISP_CORE_ISP_LSC_YGRAD_45
#define	\
ISP_CORE_ISP_LSC_YGRAD_45__MRV_LSC_YGRAD_4__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_LSC_YGRAD_45__MRV_LSC_YGRAD_5__SHIFT \
	0x00000010

// ISP_CORE_ISP_LSC_YGRAD_67
#define	\
ISP_CORE_ISP_LSC_YGRAD_67__MRV_LSC_YGRAD_6__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_LSC_YGRAD_67__MRV_LSC_YGRAD_7__SHIFT \
	0x00000010

// ISP_CORE_ISP_LSC_XSIZE_01
#define	\
ISP_CORE_ISP_LSC_XSIZE_01__MRV_LSC_X_SECT_SIZE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_XSIZE_01__MRV_LSC_X_SECT_SIZE_1__SHIFT \
0x00000010

// ISP_CORE_ISP_LSC_XSIZE_23
#define	\
ISP_CORE_ISP_LSC_XSIZE_23__MRV_LSC_X_SECT_SIZE_2__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_XSIZE_23__MRV_LSC_X_SECT_SIZE_3__SHIFT \
0x00000010

// ISP_CORE_ISP_LSC_XSIZE_45
#define	\
ISP_CORE_ISP_LSC_XSIZE_45__MRV_LSC_X_SECT_SIZE_4__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_XSIZE_45__MRV_LSC_X_SECT_SIZE_5__SHIFT \
0x00000010

// ISP_CORE_ISP_LSC_XSIZE_67
#define	\
ISP_CORE_ISP_LSC_XSIZE_67__MRV_LSC_X_SECT_SIZE_6__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_XSIZE_67__MRV_LSC_X_SECT_SIZE_7__SHIFT \
0x00000010

// ISP_CORE_ISP_LSC_YSIZE_01
#define	\
ISP_CORE_ISP_LSC_YSIZE_01__MRV_LSC_Y_SECT_SIZE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_YSIZE_01__MRV_LSC_Y_SECT_SIZE_1__SHIFT \
0x00000010

// ISP_CORE_ISP_LSC_YSIZE_23
#define	\
ISP_CORE_ISP_LSC_YSIZE_23__MRV_LSC_Y_SECT_SIZE_2__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_YSIZE_23__MRV_LSC_Y_SECT_SIZE_3__SHIFT \
0x00000010

// ISP_CORE_ISP_LSC_YSIZE_45
#define	\
ISP_CORE_ISP_LSC_YSIZE_45__MRV_LSC_Y_SECT_SIZE_4__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_YSIZE_45__MRV_LSC_Y_SECT_SIZE_5__SHIFT \
0x00000010

// ISP_CORE_ISP_LSC_YSIZE_67
#define	\
ISP_CORE_ISP_LSC_YSIZE_67__MRV_LSC_Y_SECT_SIZE_6__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_LSC_YSIZE_67__MRV_LSC_Y_SECT_SIZE_7__SHIFT \
0x00000010

// ISP_CORE_ISP_LSC_TABLE_SEL
#define	\
ISP_CORE_ISP_LSC_TABLE_SEL__MRV_LSC_TABLE_SEL__SHIFT \
0x00000000

// ISP_CORE_ISP_LSC_STATUS
#define	\
ISP_CORE_ISP_LSC_STATUS__MRV_LSC_EN_STATUS__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_LSC_STATUS__MRV_LSC_ACTIVE_TABLE__SHIFT \
0x00000001

// ISP_CORE_ISP_IS_CTRL
#define	\
ISP_CORE_ISP_IS_CTRL__MRV_IS_EN__SHIFT \
		0x00000000
#define	\
ISP_CORE_ISP_IS_CTRL__MRV_IS_FIX__SHIFT \
	0x00000001

// ISP_CORE_ISP_IS_RECENTER
#define	\
ISP_CORE_ISP_IS_RECENTER__MRV_IS_RECENTER__SHIFT \
	0x00000000

// ISP_CORE_ISP_IS_H_OFFS
#define	\
ISP_CORE_ISP_IS_H_OFFS__MRV_IS_H_OFFS__SHIFT \
	0x00000000

// ISP_CORE_ISP_IS_V_OFFS
#define	\
ISP_CORE_ISP_IS_V_OFFS__MRV_IS_V_OFFS__SHIFT \
	0x00000000

// ISP_CORE_ISP_IS_H_SIZE
#define	\
ISP_CORE_ISP_IS_H_SIZE__MRV_IS_H_SIZE__SHIFT \
	0x00000000

// ISP_CORE_ISP_IS_V_SIZE
#define	\
ISP_CORE_ISP_IS_V_SIZE__MRV_IS_V_SIZE__SHIFT \
	0x00000000

// ISP_CORE_ISP_IS_MAX_DX
#define	\
ISP_CORE_ISP_IS_MAX_DX__MRV_IS_MAX_DX__SHIFT \
	0x00000000

// ISP_CORE_ISP_IS_MAX_DY
#define	\
ISP_CORE_ISP_IS_MAX_DY__MRV_IS_MAX_DY__SHIFT \
	0x00000000

// ISP_CORE_ISP_IS_DISPLACE
#define	\
ISP_CORE_ISP_IS_DISPLACE__MRV_IS_DX__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_IS_DISPLACE__MRV_IS_DY__SHIFT \
	0x00000010

// ISP_CORE_ISP_IS_H_OFFS_SHD
#define	\
ISP_CORE_ISP_IS_H_OFFS_SHD__MRV_IS_H_OFFS_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_IS_V_OFFS_SHD
#define	\
ISP_CORE_ISP_IS_V_OFFS_SHD__MRV_IS_V_OFFS_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_IS_H_SIZE_SHD
#define	\
ISP_CORE_ISP_IS_H_SIZE_SHD__MRV_IS_ISP_H_SIZE_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_IS_V_SIZE_SHD
#define	\
ISP_CORE_ISP_IS_V_SIZE_SHD__MRV_IS_ISP_V_SIZE_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_HIST_PROP
#define	\
ISP_CORE_ISP_HIST_PROP__MRV_HIST_MODE__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_HIST_PROP__MRV_HIST_STEPSIZE__SHIFT \
	0x00000003

// ISP_CORE_ISP_HIST_H_OFFS
#define	\
ISP_CORE_ISP_HIST_H_OFFS__MRV_HIST_H_OFFSET__SHIFT \
0x00000000

// ISP_CORE_ISP_HIST_V_OFFS
#define	\
ISP_CORE_ISP_HIST_V_OFFS__MRV_HIST_V_OFFSET__SHIFT \
0x00000000

// ISP_CORE_ISP_HIST_H_SIZE
#define	\
ISP_CORE_ISP_HIST_H_SIZE__MRV_HIST_H_SIZE__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_V_SIZE
#define	\
ISP_CORE_ISP_HIST_V_SIZE__MRV_HIST_V_SIZE__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_0
#define	\
ISP_CORE_ISP_HIST_BIN_0__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_1
#define	\
ISP_CORE_ISP_HIST_BIN_1__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_2
#define	\
ISP_CORE_ISP_HIST_BIN_2__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_3
#define	\
ISP_CORE_ISP_HIST_BIN_3__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_4
#define	\
ISP_CORE_ISP_HIST_BIN_4__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_5
#define	\
ISP_CORE_ISP_HIST_BIN_5__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_6
#define	\
ISP_CORE_ISP_HIST_BIN_6__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_7
#define	\
ISP_CORE_ISP_HIST_BIN_7__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_8
#define	\
ISP_CORE_ISP_HIST_BIN_8__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_9
#define	\
ISP_CORE_ISP_HIST_BIN_9__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_10
#define	\
ISP_CORE_ISP_HIST_BIN_10__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_11
#define	\
ISP_CORE_ISP_HIST_BIN_11__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_12
#define	\
ISP_CORE_ISP_HIST_BIN_12__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_13
#define	\
ISP_CORE_ISP_HIST_BIN_13__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_14
#define	\
ISP_CORE_ISP_HIST_BIN_14__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_BIN_15
#define	\
ISP_CORE_ISP_HIST_BIN_15__MRV_HIST_BIN_N__SHIFT \
	0x00000000

// ISP_CORE_ISP_HIST_WEIGHT_00TO30
#define	\
ISP_CORE_ISP_HIST_WEIGHT_00TO30__MRV_HIST_WEIGHT_00__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_HIST_WEIGHT_00TO30__MRV_HIST_WEIGHT_10__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_HIST_WEIGHT_00TO30__MRV_HIST_WEIGHT_20__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_HIST_WEIGHT_00TO30__MRV_HIST_WEIGHT_30__SHIFT \
0x00000018

// ISP_CORE_ISP_HIST_WEIGHT_40TO21
#define	\
ISP_CORE_ISP_HIST_WEIGHT_40TO21__MRV_HIST_WEIGHT_40__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_HIST_WEIGHT_40TO21__MRV_HIST_WEIGHT_01__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_HIST_WEIGHT_40TO21__MRV_HIST_WEIGHT_11__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_HIST_WEIGHT_40TO21__MRV_HIST_WEIGHT_21__SHIFT \
0x00000018

// ISP_CORE_ISP_HIST_WEIGHT_31TO12
#define	\
ISP_CORE_ISP_HIST_WEIGHT_31TO12__MRV_HIST_WEIGHT_31__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_HIST_WEIGHT_31TO12__MRV_HIST_WEIGHT_41__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_HIST_WEIGHT_31TO12__MRV_HIST_WEIGHT_02__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_HIST_WEIGHT_31TO12__MRV_HIST_WEIGHT_12__SHIFT \
0x00000018

// ISP_CORE_ISP_HIST_WEIGHT_22TO03
#define	\
ISP_CORE_ISP_HIST_WEIGHT_22TO03__MRV_HIST_WEIGHT_22__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_HIST_WEIGHT_22TO03__MRV_HIST_WEIGHT_32__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_HIST_WEIGHT_22TO03__MRV_HIST_WEIGHT_42__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_HIST_WEIGHT_22TO03__MRV_HIST_WEIGHT_03__SHIFT \
0x00000018

// ISP_CORE_ISP_HIST_WEIGHT_13TO43
#define	\
ISP_CORE_ISP_HIST_WEIGHT_13TO43__MRV_HIST_WEIGHT_13__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_HIST_WEIGHT_13TO43__MRV_HIST_WEIGHT_23__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_HIST_WEIGHT_13TO43__MRV_HIST_WEIGHT_33__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_HIST_WEIGHT_13TO43__MRV_HIST_WEIGHT_43__SHIFT \
0x00000018

// ISP_CORE_ISP_HIST_WEIGHT_04TO34
#define	\
ISP_CORE_ISP_HIST_WEIGHT_04TO34__MRV_HIST_WEIGHT_04__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_HIST_WEIGHT_04TO34__MRV_HIST_WEIGHT_14__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_HIST_WEIGHT_04TO34__MRV_HIST_WEIGHT_24__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_HIST_WEIGHT_04TO34__MRV_HIST_WEIGHT_34__SHIFT \
0x00000018

// ISP_CORE_ISP_HIST_WEIGHT_44
#define	\
ISP_CORE_ISP_HIST_WEIGHT_44__MRV_HIST_WEIGHT_44__SHIFT \
0x00000000

// ISP_CORE_ISP_FILT_MODE
#define	\
ISP_CORE_ISP_FILT_MODE__MRV_FILT_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_FILT_MODE__MRV_FILT_MODE__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_FILT_MODE__MRV_FILT_CHR_V_MODE__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_FILT_MODE__MRV_FILT_CHR_H_MODE__SHIFT \
0x00000006
#define	\
ISP_CORE_ISP_FILT_MODE__MRV_FILT_STAGE1_SELECT__SHIFT \
0x00000008

// ISP_CORE_ISP_FILT_THRESH_BL0
#define	\
ISP_CORE_ISP_FILT_THRESH_BL0__MRV_FILT_THRESH_BL0__SHIFT \
0x00000000

// ISP_CORE_ISP_FILT_THRESH_BL1
#define	\
ISP_CORE_ISP_FILT_THRESH_BL1__MRV_FILT_THRESH_BL1__SHIFT \
0x00000000

// ISP_CORE_ISP_FILT_THRESH_SH0
#define	\
ISP_CORE_ISP_FILT_THRESH_SH0__MRV_FILT_THRESH_SH0__SHIFT \
0x00000000

// ISP_CORE_ISP_FILT_THRESH_SH1
#define	\
ISP_CORE_ISP_FILT_THRESH_SH1__MRV_FILT_THRESH_SH1__SHIFT \
0x00000000

// ISP_CORE_ISP_FILT_LUM_WEIGHT
#define	\
ISP_CORE_ISP_FILT_LUM_WEIGHT__MRV_FILT_LUM_WEIGHT_MIN__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_FILT_LUM_WEIGHT__MRV_FILT_LUM_WEIGHT_KINK__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_FILT_LUM_WEIGHT__MRV_FILT_LUM_WEIGHT_GAIN__SHIFT \
0x00000010

// ISP_CORE_ISP_FILT_FAC_SH1
#define	\
ISP_CORE_ISP_FILT_FAC_SH1__MRV_FILT_FAC_SH1__SHIFT \
0x00000000

// ISP_CORE_ISP_FILT_FAC_SH0
#define	\
ISP_CORE_ISP_FILT_FAC_SH0__MRV_FILT_FAC_SH0__SHIFT \
0x00000000

// ISP_CORE_ISP_FILT_FAC_MID
#define	\
ISP_CORE_ISP_FILT_FAC_MID__MRV_FILT_FAC_MID__SHIFT \
0x00000000

// ISP_CORE_ISP_FILT_FAC_BL0
#define	\
ISP_CORE_ISP_FILT_FAC_BL0__MRV_FILT_FAC_BL0__SHIFT \
0x00000000

// ISP_CORE_ISP_FILT_FAC_BL1
#define	\
ISP_CORE_ISP_FILT_FAC_BL1__MRV_FILT_FAC_BL1__SHIFT \
0x00000000

// ISP_CORE_ISP_CAC_CTRL
#define	\
ISP_CORE_ISP_CAC_CTRL__MRV_CAC_EN__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_CAC_CTRL__MRV_CAC_V_CLIP_MODE__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_CAC_CTRL__MRV_CAC_H_CLIP_MODE__SHIFT \
	0x00000003

// ISP_CORE_ISP_CAC_COUNT_START
#define	\
ISP_CORE_ISP_CAC_COUNT_START__MRV_CAC_H_COUNT_START__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_CAC_COUNT_START__MRV_CAC_V_COUNT_START__SHIFT \
0x00000010

// ISP_CORE_ISP_CAC_A
#define	\
ISP_CORE_ISP_CAC_A__MRV_CAC_A_RED__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_CAC_A__MRV_CAC_A_BLUE__SHIFT \
	0x00000010

// ISP_CORE_ISP_CAC_B
#define	\
ISP_CORE_ISP_CAC_B__MRV_CAC_B_RED__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_CAC_B__MRV_CAC_B_BLUE__SHIFT \
	0x00000010

// ISP_CORE_ISP_CAC_C
#define	\
ISP_CORE_ISP_CAC_C__MRV_CAC_C_RED__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_CAC_C__MRV_CAC_C_BLUE__SHIFT \
	0x00000010

// ISP_CORE_ISP_CAC_X_NORM
#define	\
ISP_CORE_ISP_CAC_X_NORM__MRV_CAC_X_NF__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_CAC_X_NORM__MRV_CAC_X_NS__SHIFT \
	0x00000010

// ISP_CORE_ISP_CAC_Y_NORM
#define	\
ISP_CORE_ISP_CAC_Y_NORM__MRV_CAC_Y_NF__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_CAC_Y_NORM__MRV_CAC_Y_NS__SHIFT \
	0x00000010

// ISP_CORE_ISP_EXP_CTRL
#define	\
ISP_CORE_ISP_EXP_CTRL__MRV_AE_EXP_START__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_EXP_CTRL__MRV_AE_AUTOSTOP__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_EXP_CTRL__MRV_AE_EXP_MEAS_MODE__SHIFT \
0x0000001f

// ISP_CORE_ISP_EXP_H_OFFSET
#define	\
ISP_CORE_ISP_EXP_H_OFFSET__MRV_AE_ISP_EXP_H_OFFSET__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_V_OFFSET
#define	\
ISP_CORE_ISP_EXP_V_OFFSET__MRV_AE_ISP_EXP_V_OFFSET__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_H_SIZE
#define	\
ISP_CORE_ISP_EXP_H_SIZE__MRV_AE_ISP_EXP_H_SIZE__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_V_SIZE
#define	\
ISP_CORE_ISP_EXP_V_SIZE__MRV_AE_ISP_EXP_V_SIZE__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_00
#define	\
ISP_CORE_ISP_EXP_MEAN_00__MRV_AE_ISP_EXP_MEAN_00__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_10
#define	\
ISP_CORE_ISP_EXP_MEAN_10__MRV_AE_ISP_EXP_MEAN_10__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_20
#define	\
ISP_CORE_ISP_EXP_MEAN_20__MRV_AE_ISP_EXP_MEAN_20__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_30
#define	\
ISP_CORE_ISP_EXP_MEAN_30__MRV_AE_ISP_EXP_MEAN_30__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_40
#define	\
ISP_CORE_ISP_EXP_MEAN_40__MRV_AE_ISP_EXP_MEAN_40__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_01
#define	\
ISP_CORE_ISP_EXP_MEAN_01__MRV_AE_ISP_EXP_MEAN_01__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_11
#define	\
ISP_CORE_ISP_EXP_MEAN_11__MRV_AE_ISP_EXP_MEAN_11__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_21
#define	\
ISP_CORE_ISP_EXP_MEAN_21__MRV_AE_ISP_EXP_MEAN_21__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_31
#define	\
ISP_CORE_ISP_EXP_MEAN_31__MRV_AE_ISP_EXP_MEAN_31__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_41
#define	\
ISP_CORE_ISP_EXP_MEAN_41__MRV_AE_ISP_EXP_MEAN_41__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_02
#define	\
ISP_CORE_ISP_EXP_MEAN_02__MRV_AE_ISP_EXP_MEAN_02__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_12
#define	\
ISP_CORE_ISP_EXP_MEAN_12__MRV_AE_ISP_EXP_MEAN_12__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_22
#define	\
ISP_CORE_ISP_EXP_MEAN_22__MRV_AE_ISP_EXP_MEAN_22__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_32
#define	\
ISP_CORE_ISP_EXP_MEAN_32__MRV_AE_ISP_EXP_MEAN_32__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_42
#define	\
ISP_CORE_ISP_EXP_MEAN_42__MRV_AE_ISP_EXP_MEAN_42__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_03
#define	\
ISP_CORE_ISP_EXP_MEAN_03__MRV_AE_ISP_EXP_MEAN_03__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_13
#define	\
ISP_CORE_ISP_EXP_MEAN_13__MRV_AE_ISP_EXP_MEAN_13__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_23
#define	\
ISP_CORE_ISP_EXP_MEAN_23__MRV_AE_ISP_EXP_MEAN_23__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_33
#define	\
ISP_CORE_ISP_EXP_MEAN_33__MRV_AE_ISP_EXP_MEAN_33__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_43
#define	\
ISP_CORE_ISP_EXP_MEAN_43__MRV_AE_ISP_EXP_MEAN_43__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_04
#define	\
ISP_CORE_ISP_EXP_MEAN_04__MRV_AE_ISP_EXP_MEAN_04__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_14
#define	\
ISP_CORE_ISP_EXP_MEAN_14__MRV_AE_ISP_EXP_MEAN_14__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_24
#define	\
ISP_CORE_ISP_EXP_MEAN_24__MRV_AE_ISP_EXP_MEAN_24__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_34
#define	\
ISP_CORE_ISP_EXP_MEAN_34__MRV_AE_ISP_EXP_MEAN_34__SHIFT \
0x00000000

// ISP_CORE_ISP_EXP_MEAN_44
#define	\
ISP_CORE_ISP_EXP_MEAN_44__MRV_AE_ISP_EXP_MEAN_44__SHIFT \
0x00000000

// ISP_CORE_ISP_BLS_CTRL
#define	\
ISP_CORE_ISP_BLS_CTRL__MRV_BLS_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_BLS_CTRL__MRV_BLS_MODE__SHIFT \
	0x00000001
#define	\
ISP_CORE_ISP_BLS_CTRL__MRV_BLS_WINDOW_ENABLE__SHIFT \
0x00000002

// ISP_CORE_ISP_BLS_SAMPLES
#define	\
ISP_CORE_ISP_BLS_SAMPLES__MRV_BLS_SAMPLES__SHIFT \
	0x00000000

// ISP_CORE_ISP_BLS_H1_START
#define	\
ISP_CORE_ISP_BLS_H1_START__MRV_BLS_H1_START__SHIFT \
0x00000000

// ISP_CORE_ISP_BLS_H1_STOP
#define	\
ISP_CORE_ISP_BLS_H1_STOP__MRV_BLS_H1_STOP__SHIFT \
	0x00000000

// ISP_CORE_ISP_BLS_V1_START
#define	\
ISP_CORE_ISP_BLS_V1_START__MRV_BLS_V1_START__SHIFT \
0x00000000

// ISP_CORE_ISP_BLS_V1_STOP
#define	\
ISP_CORE_ISP_BLS_V1_STOP__MRV_BLS_V1_STOP__SHIFT \
	0x00000000

// ISP_CORE_ISP_BLS_H2_START
#define	\
ISP_CORE_ISP_BLS_H2_START__MRV_BLS_H2_START__SHIFT \
0x00000000

// ISP_CORE_ISP_BLS_H2_STOP
#define	\
ISP_CORE_ISP_BLS_H2_STOP__MRV_BLS_H2_STOP__SHIFT \
	0x00000000

// ISP_CORE_ISP_BLS_V2_START
#define	\
ISP_CORE_ISP_BLS_V2_START__MRV_BLS_V2_START__SHIFT \
0x00000000

// ISP_CORE_ISP_BLS_V2_STOP
#define	\
ISP_CORE_ISP_BLS_V2_STOP__MRV_BLS_V2_STOP__SHIFT \
	0x00000000

// ISP_CORE_ISP_BLS_A_FIXED
#define	\
ISP_CORE_ISP_BLS_A_FIXED__MRV_BLS_A_FIXED__SHIFT \
	0x00000000

// ISP_CORE_ISP_BLS_B_FIXED
#define	\
ISP_CORE_ISP_BLS_B_FIXED__MRV_BLS_B_FIXED__SHIFT \
	0x00000000

// ISP_CORE_ISP_BLS_C_FIXED
#define	\
ISP_CORE_ISP_BLS_C_FIXED__MRV_BLS_C_FIXED__SHIFT \
	0x00000000

// ISP_CORE_ISP_BLS_D_FIXED
#define	\
ISP_CORE_ISP_BLS_D_FIXED__MRV_BLS_D_FIXED__SHIFT \
	0x00000000

// ISP_CORE_ISP_BLS_A_MEASURED
#define	\
ISP_CORE_ISP_BLS_A_MEASURED__MRV_BLS_A_MEASURED__SHIFT \
0x00000000

// ISP_CORE_ISP_BLS_B_MEASURED
#define	\
ISP_CORE_ISP_BLS_B_MEASURED__MRV_BLS_B_MEASURED__SHIFT \
0x00000000

// ISP_CORE_ISP_BLS_C_MEASURED
#define	\
ISP_CORE_ISP_BLS_C_MEASURED__MRV_BLS_C_MEASURED__SHIFT \
0x00000000

// ISP_CORE_ISP_BLS_D_MEASURED
#define	\
ISP_CORE_ISP_BLS_D_MEASURED__MRV_BLS_D_MEASURED__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_MODE
#define	\
ISP_CORE_ISP_DPF_MODE__MRV_DPF_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_DPF_MODE__MRV_DPF_B_FILTER_OFF__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_DPF_MODE__MRV_DPF_GB_FILTER_OFF__SHIFT \
0x00000002
#define	\
ISP_CORE_ISP_DPF_MODE__MRV_DPF_GR_FILTER_OFF__SHIFT \
0x00000003
#define	\
ISP_CORE_ISP_DPF_MODE__MRV_DPF_R_FILTER_OFF__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_DPF_MODE__MRV_DPF_RB_FILTER_SIZE__SHIFT \
0x00000005
#define	\
ISP_CORE_ISP_DPF_MODE__MRV_DPF_NLL_SEGMENTATION__SHIFT \
0x00000006
#define	\
ISP_CORE_ISP_DPF_MODE__MRV_DPF_AWB_GAIN_COMP__SHIFT \
0x00000007
#define	\
ISP_CORE_ISP_DPF_MODE__MRV_DPF_LSC_GAIN_COMP__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_DPF_MODE__MRV_DPF_USE_NF_GAIN__SHIFT \
	0x00000009

// ISP_CORE_ISP_DPF_STRENGTH_R
#define	\
ISP_CORE_ISP_DPF_STRENGTH_R__MRV_DPF_INV_WEIGHT_R__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_STRENGTH_G
#define	\
ISP_CORE_ISP_DPF_STRENGTH_G__MRV_DPF_INV_WEIGHT_G__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_STRENGTH_B
#define	\
ISP_CORE_ISP_DPF_STRENGTH_B__MRV_DPF_INV_WEIGHT_B__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_S_WEIGHT_G_1_4
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_G_1_4__MRV_DPF_S_WEIGHT_G1__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_G_1_4__MRV_DPF_S_WEIGHT_G2__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_G_1_4__MRV_DPF_S_WEIGHT_G3__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_G_1_4__MRV_DPF_S_WEIGHT_G4__SHIFT \
0x00000018

// ISP_CORE_ISP_DPF_S_WEIGHT_G_5_6
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_G_5_6__MRV_DPF_S_WEIGHT_G5__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_G_5_6__MRV_DPF_S_WEIGHT_G6__SHIFT \
0x00000008

// ISP_CORE_ISP_DPF_S_WEIGHT_RB_1_4
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_RB_1_4__MRV_DPF_S_WEIGHT_RB1__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_RB_1_4__MRV_DPF_S_WEIGHT_RB2__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_RB_1_4__MRV_DPF_S_WEIGHT_RB3__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_RB_1_4__MRV_DPF_S_WEIGHT_RB4__SHIFT \
0x00000018

// ISP_CORE_ISP_DPF_S_WEIGHT_RB_5_6
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_RB_5_6__MRV_DPF_S_WEIGHT_RB5__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPF_S_WEIGHT_RB_5_6__MRV_DPF_S_WEIGHT_RB6__SHIFT \
0x00000008

// ISP_CORE_ISP_DPF_NLL_COEFF_0
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_0__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_1
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_1__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_2
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_2__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_3
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_3__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_4
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_4__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_5
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_5__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_6
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_6__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_7
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_7__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_8
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_8__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_9
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_9__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_10
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_10__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_11
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_11__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_12
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_12__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_13
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_13__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_14
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_14__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_15
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_15__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NLL_COEFF_16
#define	\
ISP_CORE_ISP_DPF_NLL_COEFF_16__MRV_DPF_NLL_COEFF_N__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NF_GAIN_R
#define	\
ISP_CORE_ISP_DPF_NF_GAIN_R__MRV_DPF_NF_GAIN_R__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NF_GAIN_GR
#define	\
ISP_CORE_ISP_DPF_NF_GAIN_GR__MRV_DPF_NF_GAIN_GR__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NF_GAIN_GB
#define	\
ISP_CORE_ISP_DPF_NF_GAIN_GB__MRV_DPF_NF_GAIN_GB__SHIFT \
0x00000000

// ISP_CORE_ISP_DPF_NF_GAIN_B
#define	\
ISP_CORE_ISP_DPF_NF_GAIN_B__MRV_DPF_NF_GAIN_B__SHIFT \
0x00000000

// ISP_CORE_ISP_DPCC_MODE
#define	\
ISP_CORE_ISP_DPCC_MODE__MRV_DPCC_ISP_DPCC_ENABLE__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_MODE__MRV_DPCC_GRAYSCALE_MODE__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_DPCC_MODE__MRV_DPCC_STAGE1_ENABLE__SHIFT \
0x00000002

// ISP_CORE_ISP_DPCC_OUTPUT_MODE
#define	\
ISP_CORE_ISP_DPCC_OUTPUT_MODE__MRV_DPCC_STAGE1_INCL_GREEN_CENTER__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_OUTPUT_MODE__MRV_DPCC_STAGE1_INCL_RB_CENTER__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_DPCC_OUTPUT_MODE__MRV_DPCC_STAGE1_G_3X3__SHIFT \
0x00000002
#define	\
ISP_CORE_ISP_DPCC_OUTPUT_MODE__MRV_DPCC_STAGE1_RB_3X3__SHIFT \
0x00000003

// ISP_CORE_ISP_DPCC_SET_USE
#define	\
ISP_CORE_ISP_DPCC_SET_USE__MRV_DPCC_STAGE1_USE_SET_1__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_SET_USE__MRV_DPCC_STAGE1_USE_SET_2__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_DPCC_SET_USE__MRV_DPCC_STAGE1_USE_SET_3__SHIFT \
0x00000002
#define	\
ISP_CORE_ISP_DPCC_SET_USE__MRV_DPCC_STAGE1_USE_FIX_SET__SHIFT \
0x00000003

// ISP_CORE_ISP_DPCC_METHODS_SET_1
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_1__MRV_DPCC_PG_GREEN1_ENABLE__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_1__MRV_DPCC_LC_GREEN1_ENABLE__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_1__MRV_DPCC_RO_GREEN1_ENABLE__SHIFT \
0x00000002
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_1__MRV_DPCC_RND_GREEN1_ENABLE__SHIFT \
0x00000003
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_1__MRV_DPCC_RG_GREEN1_ENABLE__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_1__MRV_DPCC_PG_RED_BLUE1_ENABLE__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_1__MRV_DPCC_LC_RED_BLUE1_ENABLE__SHIFT \
0x00000009
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_1__MRV_DPCC_RO_RED_BLUE1_ENABLE__SHIFT \
0x0000000a
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_1__MRV_DPCC_RND_RED_BLUE1_ENABLE__SHIFT \
0x0000000b
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_1__MRV_DPCC_RG_RED_BLUE1_ENABLE__SHIFT \
0x0000000c

// ISP_CORE_ISP_DPCC_METHODS_SET_2
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_2__MRV_DPCC_PG_GREEN2_ENABLE__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_2__MRV_DPCC_LC_GREEN2_ENABLE__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_2__MRV_DPCC_RO_GREEN2_ENABLE__SHIFT \
0x00000002
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_2__MRV_DPCC_RND_GREEN2_ENABLE__SHIFT \
0x00000003
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_2__MRV_DPCC_RG_GREEN2_ENABLE__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_2__MRV_DPCC_PG_RED_BLUE2_ENABLE__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_2__MRV_DPCC_LC_RED_BLUE2_ENABLE__SHIFT \
0x00000009
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_2__MRV_DPCC_RO_RED_BLUE2_ENABLE__SHIFT \
0x0000000a
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_2__MRV_DPCC_RND_RED_BLUE2_ENABLE__SHIFT \
0x0000000b
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_2__MRV_DPCC_RG_RED_BLUE2_ENABLE__SHIFT \
0x0000000c

// ISP_CORE_ISP_DPCC_METHODS_SET_3
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_3__MRV_DPCC_PG_GREEN3_ENABLE__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_3__MRV_DPCC_LC_GREEN3_ENABLE__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_3__MRV_DPCC_RO_GREEN3_ENABLE__SHIFT \
0x00000002
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_3__MRV_DPCC_RND_GREEN3_ENABLE__SHIFT \
0x00000003
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_3__MRV_DPCC_RG_GREEN3_ENABLE__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_3__MRV_DPCC_PG_RED_BLUE3_ENABLE__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_3__MRV_DPCC_LC_RED_BLUE3_ENABLE__SHIFT \
0x00000009
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_3__MRV_DPCC_RO_RED_BLUE3_ENABLE__SHIFT \
0x0000000a
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_3__MRV_DPCC_RND_RED_BLUE3_ENABLE__SHIFT \
0x0000000b
#define	\
ISP_CORE_ISP_DPCC_METHODS_SET_3__MRV_DPCC_RG_RED_BLUE3_ENABLE__SHIFT \
0x0000000c

// ISP_CORE_ISP_DPCC_LINE_THRESH_1
#define	\
ISP_CORE_ISP_DPCC_LINE_THRESH_1__MRV_DPCC_LINE_THR_1_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_LINE_THRESH_1__MRV_DPCC_LINE_THR_1_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_LINE_MAD_FAC_1
#define	\
ISP_CORE_ISP_DPCC_LINE_MAD_FAC_1__MRV_DPCC_LINE_MAD_FAC_1_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_LINE_MAD_FAC_1__MRV_DPCC_LINE_MAD_FAC_1_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_PG_FAC_1
#define	\
ISP_CORE_ISP_DPCC_PG_FAC_1__MRV_DPCC_PG_FAC_1_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_PG_FAC_1__MRV_DPCC_PG_FAC_1_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_RND_THRESH_1
#define	\
ISP_CORE_ISP_DPCC_RND_THRESH_1__MRV_DPCC_RND_THR_1_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_RND_THRESH_1__MRV_DPCC_RND_THR_1_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_RG_FAC_1
#define	\
ISP_CORE_ISP_DPCC_RG_FAC_1__MRV_DPCC_RG_FAC_1_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_RG_FAC_1__MRV_DPCC_RG_FAC_1_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_LINE_THRESH_2
#define	\
ISP_CORE_ISP_DPCC_LINE_THRESH_2__MRV_DPCC_LINE_THR_2_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_LINE_THRESH_2__MRV_DPCC_LINE_THR_2_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_LINE_MAD_FAC_2
#define	\
ISP_CORE_ISP_DPCC_LINE_MAD_FAC_2__MRV_DPCC_LINE_MAD_FAC_2_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_LINE_MAD_FAC_2__MRV_DPCC_LINE_MAD_FAC_2_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_PG_FAC_2
#define	\
ISP_CORE_ISP_DPCC_PG_FAC_2__MRV_DPCC_PG_FAC_2_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_PG_FAC_2__MRV_DPCC_PG_FAC_2_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_RND_THRESH_2
#define	\
ISP_CORE_ISP_DPCC_RND_THRESH_2__MRV_DPCC_RND_THR_2_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_RND_THRESH_2__MRV_DPCC_RND_THR_2_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_RG_FAC_2
#define	\
ISP_CORE_ISP_DPCC_RG_FAC_2__MRV_DPCC_RG_FAC_2_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_RG_FAC_2__MRV_DPCC_RG_FAC_2_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_LINE_THRESH_3
#define	\
ISP_CORE_ISP_DPCC_LINE_THRESH_3__MRV_DPCC_LINE_THR_3_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_LINE_THRESH_3__MRV_DPCC_LINE_THR_3_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_LINE_MAD_FAC_3
#define	\
ISP_CORE_ISP_DPCC_LINE_MAD_FAC_3__MRV_DPCC_LINE_MAD_FAC_3_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_LINE_MAD_FAC_3__MRV_DPCC_LINE_MAD_FAC_3_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_PG_FAC_3
#define	\
ISP_CORE_ISP_DPCC_PG_FAC_3__MRV_DPCC_PG_FAC_3_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_PG_FAC_3__MRV_DPCC_PG_FAC_3_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_RND_THRESH_3
#define	\
ISP_CORE_ISP_DPCC_RND_THRESH_3__MRV_DPCC_RND_THR_3_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_RND_THRESH_3__MRV_DPCC_RND_THR_3_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_RG_FAC_3
#define	\
ISP_CORE_ISP_DPCC_RG_FAC_3__MRV_DPCC_RG_FAC_3_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_RG_FAC_3__MRV_DPCC_RG_FAC_3_RB__SHIFT \
0x00000008

// ISP_CORE_ISP_DPCC_RO_LIMITS
#define	\
ISP_CORE_ISP_DPCC_RO_LIMITS__MRV_DPCC_RO_LIM_1_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_RO_LIMITS__MRV_DPCC_RO_LIM_1_RB__SHIFT \
0x00000002
#define	\
ISP_CORE_ISP_DPCC_RO_LIMITS__MRV_DPCC_RO_LIM_2_G__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_DPCC_RO_LIMITS__MRV_DPCC_RO_LIM_2_RB__SHIFT \
0x00000006
#define	\
ISP_CORE_ISP_DPCC_RO_LIMITS__MRV_DPCC_RO_LIM_3_G__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_DPCC_RO_LIMITS__MRV_DPCC_RO_LIM_3_RB__SHIFT \
0x0000000a

// ISP_CORE_ISP_DPCC_RND_OFFS
#define	\
ISP_CORE_ISP_DPCC_RND_OFFS__MRV_DPCC_RND_OFFS_1_G__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_RND_OFFS__MRV_DPCC_RND_OFFS_1_RB__SHIFT \
0x00000002
#define	\
ISP_CORE_ISP_DPCC_RND_OFFS__MRV_DPCC_RND_OFFS_2_G__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_DPCC_RND_OFFS__MRV_DPCC_RND_OFFS_2_RB__SHIFT \
0x00000006
#define	\
ISP_CORE_ISP_DPCC_RND_OFFS__MRV_DPCC_RND_OFFS_3_G__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_DPCC_RND_OFFS__MRV_DPCC_RND_OFFS_3_RB__SHIFT \
0x0000000a

// ISP_CORE_ISP_DPCC_BPT_CTRL
#define	\
ISP_CORE_ISP_DPCC_BPT_CTRL__MRV_DPCC_BPT_DET_EN__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_BPT_CTRL__MRV_DPCC_BPT_COR_EN__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_DPCC_BPT_CTRL__MRV_DPCC_BPT_USE_SET_1__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_DPCC_BPT_CTRL__MRV_DPCC_BPT_USE_SET_2__SHIFT \
0x00000005
#define	\
ISP_CORE_ISP_DPCC_BPT_CTRL__MRV_DPCC_BPT_USE_SET_3__SHIFT \
0x00000006
#define	\
ISP_CORE_ISP_DPCC_BPT_CTRL__MRV_DPCC_BPT_USE_FIX_SET__SHIFT \
0x00000007
#define	\
ISP_CORE_ISP_DPCC_BPT_CTRL__MRV_DPCC_BPT_INCL_GREEN_CENTER__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_DPCC_BPT_CTRL__MRV_DPCC_BPT_INCL_RB_CENTER__SHIFT \
0x00000009
#define	\
ISP_CORE_ISP_DPCC_BPT_CTRL__MRV_DPCC_BPT_G_3X3__SHIFT \
0x0000000a
#define	\
ISP_CORE_ISP_DPCC_BPT_CTRL__MRV_DPCC_BPT_RB_3X3__SHIFT \
0x0000000b

// ISP_CORE_ISP_DPCC_BPT_NUMBER
#define	\
ISP_CORE_ISP_DPCC_BPT_NUMBER__MRV_DPCC_BP_NUMBER__SHIFT \
0x00000000

// ISP_CORE_ISP_DPCC_BPT_ADDR
#define	\
ISP_CORE_ISP_DPCC_BPT_ADDR__MRV_DPCC_BP_TABLE_ADDR__SHIFT \
0x00000000

// ISP_CORE_ISP_DPCC_BPT_DATA
#define	\
ISP_CORE_ISP_DPCC_BPT_DATA__MRV_DPCC_BPT_H_ADDR__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_DPCC_BPT_DATA__MRV_DPCC_BPT_V_ADDR__SHIFT \
0x00000010

// ISP_CORE_ISP_WDR_CTRL
#define	\
ISP_CORE_ISP_WDR_CTRL__MRV_WDR_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_WDR_CTRL__MRV_WDR_COLOR_SPACE_SELECT__SHIFT \
0x00000001
#define	\
ISP_CORE_ISP_WDR_CTRL__MRV_WDR_CR_MAPPING_DISABLE__SHIFT \
0x00000002
#define	\
ISP_CORE_ISP_WDR_CTRL__MRV_WDR_USE_IREF__SHIFT \
	0x00000003
#define	\
ISP_CORE_ISP_WDR_CTRL__MRV_WDR_USE_Y9_8__SHIFT \
	0x00000004
#define	\
ISP_CORE_ISP_WDR_CTRL__MRV_WDR_USE_RGB7_8__SHIFT \
	0x00000005
#define	\
ISP_CORE_ISP_WDR_CTRL__MRV_WDR_DISABLE_TRANSIENT__SHIFT \
0x00000006
#define	\
ISP_CORE_ISP_WDR_CTRL__MRV_WDR_RGB_FACTOR__SHIFT \
	0x00000008

// ISP_CORE_ISP_WDR_TONECURVE_1
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1__MRV_WDR_DY1__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1__MRV_WDR_DY2__SHIFT \
	0x00000004
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1__MRV_WDR_DY3__SHIFT \
	0x00000008
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1__MRV_WDR_DY4__SHIFT \
	0x0000000c
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1__MRV_WDR_DY5__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1__MRV_WDR_DY6__SHIFT \
	0x00000014
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1__MRV_WDR_DY7__SHIFT \
	0x00000018
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1__MRV_WDR_DY8__SHIFT \
	0x0000001c

// ISP_CORE_ISP_WDR_TONECURVE_2
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2__MRV_WDR_DY9__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2__MRV_WDR_DY10__SHIFT \
	0x00000004
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2__MRV_WDR_DY11__SHIFT \
	0x00000008
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2__MRV_WDR_DY12__SHIFT \
	0x0000000c
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2__MRV_WDR_DY13__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2__MRV_WDR_DY14__SHIFT \
	0x00000014
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2__MRV_WDR_DY15__SHIFT \
	0x00000018
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2__MRV_WDR_DY16__SHIFT \
	0x0000001c

// ISP_CORE_ISP_WDR_TONECURVE_3
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3__MRV_WDR_DY17__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3__MRV_WDR_DY18__SHIFT \
	0x00000004
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3__MRV_WDR_DY19__SHIFT \
	0x00000008
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3__MRV_WDR_DY20__SHIFT \
	0x0000000c
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3__MRV_WDR_DY21__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3__MRV_WDR_DY22__SHIFT \
	0x00000014
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3__MRV_WDR_DY23__SHIFT \
	0x00000018
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3__MRV_WDR_DY24__SHIFT \
	0x0000001c

// ISP_CORE_ISP_WDR_TONECURVE_4
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4__MRV_WDR_DY25__SHIFT \
	0x00000000
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4__MRV_WDR_DY26__SHIFT \
	0x00000004
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4__MRV_WDR_DY27__SHIFT \
	0x00000008
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4__MRV_WDR_DY28__SHIFT \
	0x0000000c
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4__MRV_WDR_DY29__SHIFT \
	0x00000010
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4__MRV_WDR_DY30__SHIFT \
	0x00000014
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4__MRV_WDR_DY31__SHIFT \
	0x00000018
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4__MRV_WDR_DY32__SHIFT \
	0x0000001c

// ISP_CORE_ISP_WDR_TONECURVE_YM_0
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_0__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_1
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_1__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_2
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_2__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_3
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_3__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_4
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_4__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_5
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_5__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_6
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_6__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_7
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_7__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_8
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_8__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_9
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_9__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_10
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_10__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_11
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_11__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_12
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_12__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_13
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_13__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_14
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_14__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_15
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_15__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_16
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_16__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_17
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_17__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_18
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_18__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_19
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_19__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_20
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_20__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_21
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_21__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_22
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_22__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_23
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_23__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_24
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_24__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_25
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_25__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_26
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_26__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_27
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_27__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_28
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_28__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_29
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_29__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_30
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_30__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_31
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_31__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_32
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_32__MRV_WDR_TONECURVE_YM_N__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_OFFSET
#define	\
ISP_CORE_ISP_WDR_OFFSET__MRV_WDR_RGB_OFFSET__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_WDR_OFFSET__MRV_WDR_LUM_OFFSET__SHIFT \
0x00000010

// ISP_CORE_ISP_WDR_DELTAMIN
#define	\
ISP_CORE_ISP_WDR_DELTAMIN__MRV_WDR_DMIN_THRESH__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_WDR_DELTAMIN__MRV_WDR_DMIN_STRENGTH__SHIFT \
0x00000010

// ISP_CORE_ISP_WDR_TONECURVE_1_SHD
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1_SHD__MRV_WDR_DY1__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1_SHD__MRV_WDR_DY2__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1_SHD__MRV_WDR_DY3__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1_SHD__MRV_WDR_DY4__SHIFT \
0x0000000c
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1_SHD__MRV_WDR_DY5__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1_SHD__MRV_WDR_DY6__SHIFT \
0x00000014
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1_SHD__MRV_WDR_DY7__SHIFT \
0x00000018
#define	\
ISP_CORE_ISP_WDR_TONECURVE_1_SHD__MRV_WDR_DY8__SHIFT \
0x0000001c

// ISP_CORE_ISP_WDR_TONECURVE_2_SHD
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2_SHD__MRV_WDR_DY9__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2_SHD__MRV_WDR_DY10__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2_SHD__MRV_WDR_DY11__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2_SHD__MRV_WDR_DY12__SHIFT \
0x0000000c
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2_SHD__MRV_WDR_DY13__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2_SHD__MRV_WDR_DY14__SHIFT \
0x00000014
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2_SHD__MRV_WDR_DY15__SHIFT \
0x00000018
#define	\
ISP_CORE_ISP_WDR_TONECURVE_2_SHD__MRV_WDR_DY16__SHIFT \
0x0000001c

// ISP_CORE_ISP_WDR_TONECURVE_3_SHD
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3_SHD__MRV_WDR_DY17__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3_SHD__MRV_WDR_DY18__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3_SHD__MRV_WDR_DY19__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3_SHD__MRV_WDR_DY20__SHIFT \
0x0000000c
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3_SHD__MRV_WDR_DY21__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3_SHD__MRV_WDR_DY22__SHIFT \
0x00000014
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3_SHD__MRV_WDR_DY23__SHIFT \
0x00000018
#define	\
ISP_CORE_ISP_WDR_TONECURVE_3_SHD__MRV_WDR_DY24__SHIFT \
0x0000001c

// ISP_CORE_ISP_WDR_TONECURVE_4_SHD
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4_SHD__MRV_WDR_DY25__SHIFT \
0x00000000
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4_SHD__MRV_WDR_DY26__SHIFT \
0x00000004
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4_SHD__MRV_WDR_DY27__SHIFT \
0x00000008
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4_SHD__MRV_WDR_DY28__SHIFT \
0x0000000c
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4_SHD__MRV_WDR_DY29__SHIFT \
0x00000010
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4_SHD__MRV_WDR_DY30__SHIFT \
0x00000014
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4_SHD__MRV_WDR_DY31__SHIFT \
0x00000018
#define	\
ISP_CORE_ISP_WDR_TONECURVE_4_SHD__MRV_WDR_DY32__SHIFT \
0x0000001c

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_0
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_0__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_1
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_1__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_2
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_2__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_3
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_3__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_4
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_4__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_5
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_5__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_6
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_6__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_7
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_7__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_8
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_8__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_9
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_9__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_10
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_10__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_11
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_11__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_12
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_12__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_13
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_13__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_14
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_14__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_15
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_15__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_16
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_16__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_17
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_17__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_18
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_18__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_19
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_19__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_20
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_20__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_21
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_21__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_22
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_22__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_23
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_23__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_24
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_24__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_25
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_25__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_26
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_26__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_27
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_27__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_28
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_28__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_29
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_29__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_30
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_30__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_31
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_31__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_32
#define	\
ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_32__MRV_WDR_TONECURVE_YM_N_SHD__SHIFT \
0x00000000

// ISP_CORE_CPROC_CTRL
#define	\
ISP_CORE_CPROC_CTRL__MRV_CPROC_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_CPROC_CTRL__MRV_CPROC_Y_OUT_RANGE__SHIFT \
	0x00000001
#define	\
ISP_CORE_CPROC_CTRL__MRV_CPROC_Y_IN_RANGE__SHIFT \
	0x00000002
#define	\
ISP_CORE_CPROC_CTRL__MRV_CPROC_C_OUT_RANGE__SHIFT \
	0x00000003
#define	\
ISP_CORE_CPROC_CTRL__MRV_CPROC_CFG_UPD__SHIFT \
	0x00000004

// ISP_CORE_CPROC_CONTRAST
#define	\
ISP_CORE_CPROC_CONTRAST__MRV_CPROC_CONTRAST__SHIFT \
0x00000000

// ISP_CORE_CPROC_BRIGHTNESS
#define	\
ISP_CORE_CPROC_BRIGHTNESS__MRV_CPROC_BRIGHTNESS__SHIFT \
0x00000000

// ISP_CORE_CPROC_SATURATION
#define	\
ISP_CORE_CPROC_SATURATION__MRV_CPROC_SATURATION__SHIFT \
0x00000000

// ISP_CORE_CPROC_HUE
#define	\
ISP_CORE_CPROC_HUE__MRV_CPROC_HUE__SHIFT \
	0x00000000

// ISP_CORE_H_FLIP_Y_PIC_WIDTH_INIT
#define	\
ISP_CORE_H_FLIP_Y_PIC_WIDTH_INIT__MRV_H_FLIP_Y_PIC_WIDTH_INIT__SHIFT \
0x00000000

// ISP_CORE_H_FLIP_CTRL
#define	\
ISP_CORE_H_FLIP_CTRL__MRV_H_FLIP_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_H_FLIP_CTRL__MRV_H_FLIP_SOFT_UPD__SHIFT \
	0x00000001
#define	\
ISP_CORE_H_FLIP_CTRL__MRV_H_FLIP_AUTO_UPD__SHIFT \
	0x00000002

// ISP_CORE_H_FLIP_Y_PIC_WIDTH_SHD
#define	\
ISP_CORE_H_FLIP_Y_PIC_WIDTH_SHD__MRV_H_FLIP_Y_PIC_WIDTH_SHD__SHIFT \
0x00000000

// ISP_CORE_H_FLIP_CTRL_SHD
#define	\
ISP_CORE_H_FLIP_CTRL_SHD__MRV_H_FLIP_ENABLE_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_CTRL
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_SCALE_HY_ENABLE__SHIFT \
0x00000000
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_SCALE_HC_ENABLE__SHIFT \
0x00000001
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_SCALE_VY_ENABLE__SHIFT \
0x00000002
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_SCALE_VC_ENABLE__SHIFT \
0x00000003
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_SCALE_HY_UP__SHIFT \
	0x00000004
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_SCALE_HC_UP__SHIFT \
	0x00000005
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_SCALE_VY_UP__SHIFT \
	0x00000006
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_SCALE_VC_UP__SHIFT \
	0x00000007
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_CFG_UPD__SHIFT \
	0x00000008
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_GEN_CFG_UPD__SHIFT \
	0x00000009
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_SCALE_YUV420__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MRSZ_CTRL__MRV_MRSZ_SCALE_CLIP__SHIFT \
	0x0000000f

// ISP_CORE_MRSZ_SCALE_HY
#define	\
ISP_CORE_MRSZ_SCALE_HY__MRV_MRSZ_SCALE_HY__SHIFT \
	0x00000000

// ISP_CORE_MRSZ_SCALE_HCB
#define	\
ISP_CORE_MRSZ_SCALE_HCB__MRV_MRSZ_SCALE_HCB__SHIFT \
0x00000000

// ISP_CORE_MRSZ_SCALE_HCR
#define	\
ISP_CORE_MRSZ_SCALE_HCR__MRV_MRSZ_SCALE_HCR__SHIFT \
0x00000000

// ISP_CORE_MRSZ_SCALE_VY
#define	\
ISP_CORE_MRSZ_SCALE_VY__MRV_MRSZ_SCALE_VY__SHIFT \
	0x00000000

// ISP_CORE_MRSZ_SCALE_VC
#define	\
ISP_CORE_MRSZ_SCALE_VC__MRV_MRSZ_SCALE_VC__SHIFT \
	0x00000000

// ISP_CORE_MRSZ_PHASE_HY
#define	\
ISP_CORE_MRSZ_PHASE_HY__MRV_MRSZ_PHASE_HY__SHIFT \
	0x00000000

// ISP_CORE_MRSZ_PHASE_HC
#define	\
ISP_CORE_MRSZ_PHASE_HC__MRV_MRSZ_PHASE_HC__SHIFT \
	0x00000000

// ISP_CORE_MRSZ_PHASE_VY
#define	\
ISP_CORE_MRSZ_PHASE_VY__MRV_MRSZ_PHASE_VY__SHIFT \
	0x00000000

// ISP_CORE_MRSZ_PHASE_VC
#define	\
ISP_CORE_MRSZ_PHASE_VC__MRV_MRSZ_PHASE_VC__SHIFT \
	0x00000000

// ISP_CORE_MRSZ_SCALE_LUT_ADDR
#define	\
ISP_CORE_MRSZ_SCALE_LUT_ADDR__MRV_MRSZ_SCALE_LUT_ADDR__SHIFT \
0x00000000

// ISP_CORE_MRSZ_SCALE_LUT
#define	\
ISP_CORE_MRSZ_SCALE_LUT__MRV_MRSZ_SCALE_LUT__SHIFT \
0x00000000

// ISP_CORE_MRSZ_CTRL_SHD
#define	\
ISP_CORE_MRSZ_CTRL_SHD__MRV_MRSZ_SCALE_HY_ENABLE_SHD__SHIFT \
0x00000000
#define	\
ISP_CORE_MRSZ_CTRL_SHD__MRV_MRSZ_SCALE_HC_ENABLE_SHD__SHIFT \
0x00000001
#define	\
ISP_CORE_MRSZ_CTRL_SHD__MRV_MRSZ_SCALE_VY_ENABLE_SHD__SHIFT \
0x00000002
#define	\
ISP_CORE_MRSZ_CTRL_SHD__MRV_MRSZ_SCALE_VC_ENABLE_SHD__SHIFT \
0x00000003
#define	\
ISP_CORE_MRSZ_CTRL_SHD__MRV_MRSZ_SCALE_HY_UP_SHD__SHIFT \
0x00000004
#define	\
ISP_CORE_MRSZ_CTRL_SHD__MRV_MRSZ_SCALE_HC_UP_SHD__SHIFT \
0x00000005
#define	\
ISP_CORE_MRSZ_CTRL_SHD__MRV_MRSZ_SCALE_VY_UP_SHD__SHIFT \
0x00000006
#define	\
ISP_CORE_MRSZ_CTRL_SHD__MRV_MRSZ_SCALE_VC_UP_SHD__SHIFT \
0x00000007
#define	\
ISP_CORE_MRSZ_CTRL_SHD__MRV_MRSZ_SCALE_YUV420_SHD__SHIFT \
0x0000000e
#define	\
ISP_CORE_MRSZ_CTRL_SHD__MRV_MRSZ_SCALE_CLIP_SHD__SHIFT \
0x0000000f

// ISP_CORE_MRSZ_SCALE_HY_SHD
#define	\
ISP_CORE_MRSZ_SCALE_HY_SHD__MRV_MRSZ_SCALE_HY_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_SCALE_HCB_SHD
#define	\
ISP_CORE_MRSZ_SCALE_HCB_SHD__MRV_MRSZ_SCALE_HCB_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_SCALE_HCR_SHD
#define	\
ISP_CORE_MRSZ_SCALE_HCR_SHD__MRV_MRSZ_SCALE_HCR_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_SCALE_VY_SHD
#define	\
ISP_CORE_MRSZ_SCALE_VY_SHD__MRV_MRSZ_SCALE_VY_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_SCALE_VC_SHD
#define	\
ISP_CORE_MRSZ_SCALE_VC_SHD__MRV_MRSZ_SCALE_VC_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_PHASE_HY_SHD
#define	\
ISP_CORE_MRSZ_PHASE_HY_SHD__MRV_MRSZ_PHASE_HY_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_PHASE_HC_SHD
#define	\
ISP_CORE_MRSZ_PHASE_HC_SHD__MRV_MRSZ_PHASE_HC_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_PHASE_VY_SHD
#define	\
ISP_CORE_MRSZ_PHASE_VY_SHD__MRV_MRSZ_PHASE_VY_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_PHASE_VC_SHD
#define	\
ISP_CORE_MRSZ_PHASE_VC_SHD__MRV_MRSZ_PHASE_VC_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_HEIGHT_SRC
#define	\
ISP_CORE_MRSZ_HEIGHT_SRC__MRV_MRSZ_HEIGHT_SRC__SHIFT \
0x00000000

// ISP_CORE_MRSZ_COEFF_SUM_HY
#define	\
ISP_CORE_MRSZ_COEFF_SUM_HY__MRV_MRSZ_COEFF_SUM_HY__SHIFT \
0x00000000

// ISP_CORE_MRSZ_COEFF_SUM_VY
#define	\
ISP_CORE_MRSZ_COEFF_SUM_VY__MRV_MRSZ_COEFF_SUM_VY__SHIFT \
0x00000000

// ISP_CORE_MRSZ_COEFF_SUM_HC
#define	\
ISP_CORE_MRSZ_COEFF_SUM_HC__MRV_MRSZ_COEFF_SUM_HC__SHIFT \
0x00000000

// ISP_CORE_MRSZ_COEFF_SUM_VC
#define	\
ISP_CORE_MRSZ_COEFF_SUM_VC__MRV_MRSZ_COEFF_SUM_VC__SHIFT \
0x00000000

// ISP_CORE_MRSZ_HEIGHT_SRC_SHD
#define	\
ISP_CORE_MRSZ_HEIGHT_SRC_SHD__MRV_MRSZ_HEIGHT_SRC_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_COEFF_SUM_HY_SHD
#define	\
ISP_CORE_MRSZ_COEFF_SUM_HY_SHD__MRV_MRSZ_COEFF_SUM_HY_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_COEFF_SUM_VY_SHD
#define	\
ISP_CORE_MRSZ_COEFF_SUM_VY_SHD__MRV_MRSZ_COEFF_SUM_VY_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_COEFF_SUM_HC_SHD
#define	\
ISP_CORE_MRSZ_COEFF_SUM_HC_SHD__MRV_MRSZ_COEFF_SUM_HC_SHD__SHIFT \
0x00000000

// ISP_CORE_MRSZ_COEFF_SUM_VC_SHD
#define	\
ISP_CORE_MRSZ_COEFF_SUM_VC_SHD__MRV_MRSZ_COEFF_SUM_VC_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_CTRL
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_SCALE_HY_ENABLE__SHIFT \
0x00000000
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_SCALE_HC_ENABLE__SHIFT \
0x00000001
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_SCALE_VY_ENABLE__SHIFT \
0x00000002
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_SCALE_VC_ENABLE__SHIFT \
0x00000003
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_SCALE_HY_UP__SHIFT \
	0x00000004
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_SCALE_HC_UP__SHIFT \
	0x00000005
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_SCALE_VY_UP__SHIFT \
	0x00000006
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_SCALE_VC_UP__SHIFT \
	0x00000007
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_CFG_UPD__SHIFT \
	0x00000008
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_GEN_CFG_UPD__SHIFT \
	0x00000009
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_SCALE_YUV420__SHIFT \
	0x0000000e
#define	\
ISP_CORE_VRSZ_CTRL__MRV_VRSZ_SCALE_CLIP__SHIFT \
	0x0000000f

// ISP_CORE_VRSZ_SCALE_HY
#define	\
ISP_CORE_VRSZ_SCALE_HY__MRV_VRSZ_SCALE_HY__SHIFT \
	0x00000000

// ISP_CORE_VRSZ_SCALE_HCB
#define	\
ISP_CORE_VRSZ_SCALE_HCB__MRV_VRSZ_SCALE_HCB__SHIFT \
0x00000000

// ISP_CORE_VRSZ_SCALE_HCR
#define	\
ISP_CORE_VRSZ_SCALE_HCR__MRV_VRSZ_SCALE_HCR__SHIFT \
0x00000000

// ISP_CORE_VRSZ_SCALE_VY
#define	\
ISP_CORE_VRSZ_SCALE_VY__MRV_VRSZ_SCALE_VY__SHIFT \
	0x00000000

// ISP_CORE_VRSZ_SCALE_VC
#define	\
ISP_CORE_VRSZ_SCALE_VC__MRV_VRSZ_SCALE_VC__SHIFT \
	0x00000000

// ISP_CORE_VRSZ_PHASE_HY
#define	\
ISP_CORE_VRSZ_PHASE_HY__MRV_VRSZ_PHASE_HY__SHIFT \
	0x00000000

// ISP_CORE_VRSZ_PHASE_HC
#define	\
ISP_CORE_VRSZ_PHASE_HC__MRV_VRSZ_PHASE_HC__SHIFT \
	0x00000000

// ISP_CORE_VRSZ_PHASE_VY
#define	\
ISP_CORE_VRSZ_PHASE_VY__MRV_VRSZ_PHASE_VY__SHIFT \
	0x00000000

// ISP_CORE_VRSZ_PHASE_VC
#define	\
ISP_CORE_VRSZ_PHASE_VC__MRV_VRSZ_PHASE_VC__SHIFT \
	0x00000000

// ISP_CORE_VRSZ_SCALE_LUT_ADDR
#define	\
ISP_CORE_VRSZ_SCALE_LUT_ADDR__MRV_VRSZ_SCALE_LUT_ADDR__SHIFT \
0x00000000

// ISP_CORE_VRSZ_SCALE_LUT
#define	\
ISP_CORE_VRSZ_SCALE_LUT__MRV_VRSZ_SCALE_LUT__SHIFT \
0x00000000

// ISP_CORE_VRSZ_CTRL_SHD
#define	\
ISP_CORE_VRSZ_CTRL_SHD__MRV_VRSZ_SCALE_HY_ENABLE_SHD__SHIFT \
0x00000000
#define	\
ISP_CORE_VRSZ_CTRL_SHD__MRV_VRSZ_SCALE_HC_ENABLE_SHD__SHIFT \
0x00000001
#define	\
ISP_CORE_VRSZ_CTRL_SHD__MRV_VRSZ_SCALE_VY_ENABLE_SHD__SHIFT \
0x00000002
#define	\
ISP_CORE_VRSZ_CTRL_SHD__MRV_VRSZ_SCALE_VC_ENABLE_SHD__SHIFT \
0x00000003
#define	\
ISP_CORE_VRSZ_CTRL_SHD__MRV_VRSZ_SCALE_HY_UP_SHD__SHIFT \
0x00000004
#define	\
ISP_CORE_VRSZ_CTRL_SHD__MRV_VRSZ_SCALE_HC_UP_SHD__SHIFT \
0x00000005
#define	\
ISP_CORE_VRSZ_CTRL_SHD__MRV_VRSZ_SCALE_VY_UP_SHD__SHIFT \
0x00000006
#define	\
ISP_CORE_VRSZ_CTRL_SHD__MRV_VRSZ_SCALE_VC_UP_SHD__SHIFT \
0x00000007
#define	\
ISP_CORE_VRSZ_CTRL_SHD__MRV_VRSZ_SCALE_YUV420_SHD__SHIFT \
0x0000000e
#define	\
ISP_CORE_VRSZ_CTRL_SHD__MRV_VRSZ_SCALE_CLIP_SHD__SHIFT \
0x0000000f

// ISP_CORE_VRSZ_SCALE_HY_SHD
#define	\
ISP_CORE_VRSZ_SCALE_HY_SHD__MRV_VRSZ_SCALE_HY_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_SCALE_HCB_SHD
#define	\
ISP_CORE_VRSZ_SCALE_HCB_SHD__MRV_VRSZ_SCALE_HCB_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_SCALE_HCR_SHD
#define	\
ISP_CORE_VRSZ_SCALE_HCR_SHD__MRV_VRSZ_SCALE_HCR_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_SCALE_VY_SHD
#define	\
ISP_CORE_VRSZ_SCALE_VY_SHD__MRV_VRSZ_SCALE_VY_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_SCALE_VC_SHD
#define	\
ISP_CORE_VRSZ_SCALE_VC_SHD__MRV_VRSZ_SCALE_VC_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_PHASE_HY_SHD
#define	\
ISP_CORE_VRSZ_PHASE_HY_SHD__MRV_VRSZ_PHASE_HY_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_PHASE_HC_SHD
#define	\
ISP_CORE_VRSZ_PHASE_HC_SHD__MRV_VRSZ_PHASE_HC_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_PHASE_VY_SHD
#define	\
ISP_CORE_VRSZ_PHASE_VY_SHD__MRV_VRSZ_PHASE_VY_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_PHASE_VC_SHD
#define	\
ISP_CORE_VRSZ_PHASE_VC_SHD__MRV_VRSZ_PHASE_VC_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_HEIGHT_SRC
#define	\
ISP_CORE_VRSZ_HEIGHT_SRC__MRV_VRSZ_HEIGHT_SRC__SHIFT \
0x00000000

// ISP_CORE_VRSZ_COEFF_SUM_HY
#define	\
ISP_CORE_VRSZ_COEFF_SUM_HY__MRV_VRSZ_COEFF_SUM_HY__SHIFT \
0x00000000

// ISP_CORE_VRSZ_COEFF_SUM_VY
#define	\
ISP_CORE_VRSZ_COEFF_SUM_VY__MRV_VRSZ_COEFF_SUM_VY__SHIFT \
0x00000000

// ISP_CORE_VRSZ_COEFF_SUM_HC
#define	\
ISP_CORE_VRSZ_COEFF_SUM_HC__MRV_VRSZ_COEFF_SUM_HC__SHIFT \
0x00000000

// ISP_CORE_VRSZ_COEFF_SUM_VC
#define	\
ISP_CORE_VRSZ_COEFF_SUM_VC__MRV_VRSZ_COEFF_SUM_VC__SHIFT \
0x00000000

// ISP_CORE_VRSZ_HEIGHT_SRC_SHD
#define	\
ISP_CORE_VRSZ_HEIGHT_SRC_SHD__MRV_VRSZ_HEIGHT_SRC_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_COEFF_SUM_HY_SHD
#define	\
ISP_CORE_VRSZ_COEFF_SUM_HY_SHD__MRV_VRSZ_COEFF_SUM_HY_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_COEFF_SUM_VY_SHD
#define	\
ISP_CORE_VRSZ_COEFF_SUM_VY_SHD__MRV_VRSZ_COEFF_SUM_VY_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_COEFF_SUM_HC_SHD
#define	\
ISP_CORE_VRSZ_COEFF_SUM_HC_SHD__MRV_VRSZ_COEFF_SUM_HC_SHD__SHIFT \
0x00000000

// ISP_CORE_VRSZ_COEFF_SUM_VC_SHD
#define	\
ISP_CORE_VRSZ_COEFF_SUM_VC_SHD__MRV_VRSZ_COEFF_SUM_VC_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_CTRL
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_SCALE_HY_ENABLE__SHIFT \
0x00000000
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_SCALE_HC_ENABLE__SHIFT \
0x00000001
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_SCALE_VY_ENABLE__SHIFT \
0x00000002
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_SCALE_VC_ENABLE__SHIFT \
0x00000003
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_SCALE_HY_UP__SHIFT \
	0x00000004
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_SCALE_HC_UP__SHIFT \
	0x00000005
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_SCALE_VY_UP__SHIFT \
	0x00000006
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_SCALE_VC_UP__SHIFT \
	0x00000007
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_CFG_UPD__SHIFT \
	0x00000008
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_GEN_CFG_UPD__SHIFT \
	0x00000009
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_SCALE_YUV420__SHIFT \
	0x0000000e
#define	\
ISP_CORE_PRSZ_CTRL__MRV_PRSZ_SCALE_CLIP__SHIFT \
	0x0000000f

// ISP_CORE_PRSZ_SCALE_HY
#define	\
ISP_CORE_PRSZ_SCALE_HY__MRV_PRSZ_SCALE_HY__SHIFT \
	0x00000000

// ISP_CORE_PRSZ_SCALE_HCB
#define	\
ISP_CORE_PRSZ_SCALE_HCB__MRV_PRSZ_SCALE_HCB__SHIFT \
0x00000000

// ISP_CORE_PRSZ_SCALE_HCR
#define	\
ISP_CORE_PRSZ_SCALE_HCR__MRV_PRSZ_SCALE_HCR__SHIFT \
0x00000000

// ISP_CORE_PRSZ_SCALE_VY
#define	\
ISP_CORE_PRSZ_SCALE_VY__MRV_PRSZ_SCALE_VY__SHIFT \
	0x00000000

// ISP_CORE_PRSZ_SCALE_VC
#define	\
ISP_CORE_PRSZ_SCALE_VC__MRV_PRSZ_SCALE_VC__SHIFT \
	0x00000000

// ISP_CORE_PRSZ_PHASE_HY
#define	\
ISP_CORE_PRSZ_PHASE_HY__MRV_PRSZ_PHASE_HY__SHIFT \
	0x00000000

// ISP_CORE_PRSZ_PHASE_HC
#define	\
ISP_CORE_PRSZ_PHASE_HC__MRV_PRSZ_PHASE_HC__SHIFT \
	0x00000000

// ISP_CORE_PRSZ_PHASE_VY
#define	\
ISP_CORE_PRSZ_PHASE_VY__MRV_PRSZ_PHASE_VY__SHIFT \
	0x00000000

// ISP_CORE_PRSZ_PHASE_VC
#define	\
ISP_CORE_PRSZ_PHASE_VC__MRV_PRSZ_PHASE_VC__SHIFT \
	0x00000000

// ISP_CORE_PRSZ_SCALE_LUT_ADDR
#define	\
ISP_CORE_PRSZ_SCALE_LUT_ADDR__MRV_PRSZ_SCALE_LUT_ADDR__SHIFT \
0x00000000

// ISP_CORE_PRSZ_SCALE_LUT
#define	\
ISP_CORE_PRSZ_SCALE_LUT__MRV_PRSZ_SCALE_LUT__SHIFT \
0x00000000

// ISP_CORE_PRSZ_CTRL_SHD
#define	\
ISP_CORE_PRSZ_CTRL_SHD__MRV_PRSZ_SCALE_HY_ENABLE_SHD__SHIFT \
0x00000000
#define	\
ISP_CORE_PRSZ_CTRL_SHD__MRV_PRSZ_SCALE_HC_ENABLE_SHD__SHIFT \
0x00000001
#define	\
ISP_CORE_PRSZ_CTRL_SHD__MRV_PRSZ_SCALE_VY_ENABLE_SHD__SHIFT \
0x00000002
#define	\
ISP_CORE_PRSZ_CTRL_SHD__MRV_PRSZ_SCALE_VC_ENABLE_SHD__SHIFT \
0x00000003
#define	\
ISP_CORE_PRSZ_CTRL_SHD__MRV_PRSZ_SCALE_HY_UP_SHD__SHIFT \
0x00000004
#define	\
ISP_CORE_PRSZ_CTRL_SHD__MRV_PRSZ_SCALE_HC_UP_SHD__SHIFT \
0x00000005
#define	\
ISP_CORE_PRSZ_CTRL_SHD__MRV_PRSZ_SCALE_VY_UP_SHD__SHIFT \
0x00000006
#define	\
ISP_CORE_PRSZ_CTRL_SHD__MRV_PRSZ_SCALE_VC_UP_SHD__SHIFT \
0x00000007
#define	\
ISP_CORE_PRSZ_CTRL_SHD__MRV_PRSZ_SCALE_YUV420_SHD__SHIFT \
0x0000000e
#define	\
ISP_CORE_PRSZ_CTRL_SHD__MRV_PRSZ_SCALE_CLIP_SHD__SHIFT \
0x0000000f

// ISP_CORE_PRSZ_SCALE_HY_SHD
#define	\
ISP_CORE_PRSZ_SCALE_HY_SHD__MRV_PRSZ_SCALE_HY_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_SCALE_HCB_SHD
#define	\
ISP_CORE_PRSZ_SCALE_HCB_SHD__MRV_PRSZ_SCALE_HCB_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_SCALE_HCR_SHD
#define	\
ISP_CORE_PRSZ_SCALE_HCR_SHD__MRV_PRSZ_SCALE_HCR_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_SCALE_VY_SHD
#define	\
ISP_CORE_PRSZ_SCALE_VY_SHD__MRV_PRSZ_SCALE_VY_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_SCALE_VC_SHD
#define	\
ISP_CORE_PRSZ_SCALE_VC_SHD__MRV_PRSZ_SCALE_VC_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_PHASE_HY_SHD
#define	\
ISP_CORE_PRSZ_PHASE_HY_SHD__MRV_PRSZ_PHASE_HY_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_PHASE_HC_SHD
#define	\
ISP_CORE_PRSZ_PHASE_HC_SHD__MRV_PRSZ_PHASE_HC_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_PHASE_VY_SHD
#define	\
ISP_CORE_PRSZ_PHASE_VY_SHD__MRV_PRSZ_PHASE_VY_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_PHASE_VC_SHD
#define	\
ISP_CORE_PRSZ_PHASE_VC_SHD__MRV_PRSZ_PHASE_VC_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_HEIGHT_SRC
#define	\
ISP_CORE_PRSZ_HEIGHT_SRC__MRV_PRSZ_HEIGHT_SRC__SHIFT \
0x00000000

// ISP_CORE_PRSZ_COEFF_SUM_HY
#define	\
ISP_CORE_PRSZ_COEFF_SUM_HY__MRV_PRSZ_COEFF_SUM_HY__SHIFT \
0x00000000

// ISP_CORE_PRSZ_COEFF_SUM_VY
#define	\
ISP_CORE_PRSZ_COEFF_SUM_VY__MRV_PRSZ_COEFF_SUM_VY__SHIFT \
0x00000000

// ISP_CORE_PRSZ_COEFF_SUM_HC
#define	\
ISP_CORE_PRSZ_COEFF_SUM_HC__MRV_PRSZ_COEFF_SUM_HC__SHIFT \
0x00000000

// ISP_CORE_PRSZ_COEFF_SUM_VC
#define	\
ISP_CORE_PRSZ_COEFF_SUM_VC__MRV_PRSZ_COEFF_SUM_VC__SHIFT \
0x00000000

// ISP_CORE_PRSZ_HEIGHT_SRC_SHD
#define	\
ISP_CORE_PRSZ_HEIGHT_SRC_SHD__MRV_PRSZ_HEIGHT_SRC_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_COEFF_SUM_HY_SHD
#define	\
ISP_CORE_PRSZ_COEFF_SUM_HY_SHD__MRV_PRSZ_COEFF_SUM_HY_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_COEFF_SUM_VY_SHD
#define	\
ISP_CORE_PRSZ_COEFF_SUM_VY_SHD__MRV_PRSZ_COEFF_SUM_VY_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_COEFF_SUM_HC_SHD
#define	\
ISP_CORE_PRSZ_COEFF_SUM_HC_SHD__MRV_PRSZ_COEFF_SUM_HC_SHD__SHIFT \
0x00000000

// ISP_CORE_PRSZ_COEFF_SUM_VC_SHD
#define	\
ISP_CORE_PRSZ_COEFF_SUM_VC_SHD__MRV_PRSZ_COEFF_SUM_VC_SHD__SHIFT \
0x00000000

// ISP_CORE_PREP_CTRL
#define	\
ISP_CORE_PREP_CTRL__EXT_DBG_EN__SHIFT \
		0x00000000
#define	\
ISP_CORE_PREP_CTRL__MRV_PREP_INTF_TYPE__SHIFT \
	0x00000001
#define	\
ISP_CORE_PREP_CTRL__MRV_PREP_INFORM_ENABLE__SHIFT \
	0x00000004
#define	\
ISP_CORE_PREP_CTRL__MRV_PREP_BYPASS_STNR__SHIFT \
	0x00000005
#define	\
ISP_CORE_PREP_CTRL__MRV_PREP_CLSC_CFG_UPD__SHIFT \
	0x00000008
#define	\
ISP_CORE_PREP_CTRL__MRV_PREP_SNR_CFG_UPD__SHIFT \
	0x00000009
#define	\
ISP_CORE_PREP_CTRL__MRV_PREP_TNR_CFG_UPD__SHIFT \
	0x0000000a
#define	\
ISP_CORE_PREP_CTRL__MRV_PREP_WDMA_CFG_UPD__SHIFT \
	0x0000000b
#define	\
ISP_CORE_PREP_CTRL__MRV_PREP_GEN_CFG_UPD__SHIFT \
	0x0000000f

// ISP_CORE_PREP_IMSC
#define	\
ISP_CORE_PREP_IMSC__MRV_PREP_IMSC_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_IMSC__MRV_PREP_IMSC_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_CORE_PREP_IMSC__MRV_PREP_IMSC_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_CORE_PREP_IMSC__MRV_PREP_IMSC_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_CORE_PREP_IMSC__MRV_PREP_IMSC_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_CORE_PREP_IMSC__MRV_PREP_IMSC_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_CORE_PREP_IMSC__MRV_PREP_IMSC_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_CORE_PREP_IMSC__MRV_PREP_IMSC_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_CORE_PREP_IMSC__MRV_PREP_IMSC_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_CORE_PREP_RIS
#define	\
ISP_CORE_PREP_RIS__MRV_PREP_RIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_RIS__MRV_PREP_RIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_CORE_PREP_RIS__MRV_PREP_RIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_CORE_PREP_RIS__MRV_PREP_RIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_CORE_PREP_RIS__MRV_PREP_RIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_CORE_PREP_RIS__MRV_PREP_RIS_INFORM_OFF__SHIFT \
	0x00000005
#define	\
ISP_CORE_PREP_RIS__MRV_PREP_RIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_CORE_PREP_RIS__MRV_PREP_RIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_CORE_PREP_RIS__MRV_PREP_RIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_CORE_PREP_MIS
#define	\
ISP_CORE_PREP_MIS__MRV_PREP_MIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_MIS__MRV_PREP_MIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_CORE_PREP_MIS__MRV_PREP_MIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_CORE_PREP_MIS__MRV_PREP_MIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_CORE_PREP_MIS__MRV_PREP_MIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_CORE_PREP_MIS__MRV_PREP_MIS_INFORM_OFF__SHIFT \
	0x00000005
#define	\
ISP_CORE_PREP_MIS__MRV_PREP_MIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_CORE_PREP_MIS__MRV_PREP_MIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_CORE_PREP_MIS__MRV_PREP_MIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_CORE_PREP_ICR
#define	\
ISP_CORE_PREP_ICR__MRV_PREP_ICR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_ICR__MRV_PREP_ICR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_CORE_PREP_ICR__MRV_PREP_ICR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_CORE_PREP_ICR__MRV_PREP_ICR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_CORE_PREP_ICR__MRV_PREP_ICR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_CORE_PREP_ICR__MRV_PREP_ICR_INFORM_OFF__SHIFT \
	0x00000005
#define	\
ISP_CORE_PREP_ICR__MRV_PREP_ICR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_CORE_PREP_ICR__MRV_PREP_ICR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_CORE_PREP_ICR__MRV_PREP_ICR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_CORE_PREP_ISR
#define	\
ISP_CORE_PREP_ISR__MRV_PREP_ISR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_ISR__MRV_PREP_ISR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_CORE_PREP_ISR__MRV_PREP_ISR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_CORE_PREP_ISR__MRV_PREP_ISR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_CORE_PREP_ISR__MRV_PREP_ISR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_CORE_PREP_ISR__MRV_PREP_ISR_INFORM_OFF__SHIFT \
	0x00000005
#define	\
ISP_CORE_PREP_ISR__MRV_PREP_ISR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_CORE_PREP_ISR__MRV_PREP_ISR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_CORE_PREP_ISR__MRV_PREP_ISR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_CORE_PREP_FLAGS_SHD
#define	\
ISP_CORE_PREP_FLAGS_SHD__MRV_PREP_INFORM_EN_SHD__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_FLAGS_SHD__MRV_PREP_INFORM_FIELD_SHD__SHIFT \
0x00000001

// ISP_CORE_PREP_ACQ_PROP
#define	\
ISP_CORE_PREP_ACQ_PROP__MRV_PREP_HSYNC_POL__SHIFT \
	0x00000000
#define	\
ISP_CORE_PREP_ACQ_PROP__MRV_PREP_VSYNC_POL__SHIFT \
	0x00000001
#define	\
ISP_CORE_PREP_ACQ_PROP__MRV_PREP_BAYER_PAT__SHIFT \
	0x00000002
#define	\
ISP_CORE_PREP_ACQ_PROP__MRV_PREP_FIELD_SELECTION__SHIFT \
0x00000004
#define	\
ISP_CORE_PREP_ACQ_PROP__MRV_PREP_FIELD_INV__SHIFT \
	0x00000006
#define	\
ISP_CORE_PREP_ACQ_PROP__MRV_PREP_INPUT_SELECTION__SHIFT \
0x00000007
#define	\
ISP_CORE_PREP_ACQ_PROP__DMA_SELECTION__SHIFT \
	0x0000000a

// ISP_CORE_PREP_ACQ_H_OFFS
#define	\
ISP_CORE_PREP_ACQ_H_OFFS__MRV_PREP_ACQ_H_OFFS__SHIFT \
0x00000000

// ISP_CORE_PREP_ACQ_V_OFFS
#define	\
ISP_CORE_PREP_ACQ_V_OFFS__MRV_PREP_ACQ_V_OFFS__SHIFT \
0x00000000

// ISP_CORE_PREP_ACQ_H_SIZE
#define	\
ISP_CORE_PREP_ACQ_H_SIZE__MRV_PREP_ACQ_H_SIZE__SHIFT \
0x00000000

// ISP_CORE_PREP_ACQ_V_SIZE
#define	\
ISP_CORE_PREP_ACQ_V_SIZE__MRV_PREP_ACQ_V_SIZE__SHIFT \
0x00000000

// ISP_CORE_PREP_OUT_H_OFFS
#define	\
ISP_CORE_PREP_OUT_H_OFFS__MRV_PREP_OUT_H_OFFS__SHIFT \
0x00000000

// ISP_CORE_PREP_OUT_V_OFFS
#define	\
ISP_CORE_PREP_OUT_V_OFFS__MRV_PREP_OUT_V_OFFS__SHIFT \
0x00000000

// ISP_CORE_PREP_OUT_H_SIZE
#define	\
ISP_CORE_PREP_OUT_H_SIZE__MRV_PREP_OUT_H_SIZE__SHIFT \
0x00000000

// ISP_CORE_PREP_OUT_V_SIZE
#define	\
ISP_CORE_PREP_OUT_V_SIZE__MRV_PREP_OUT_V_SIZE__SHIFT \
0x00000000

// ISP_CORE_PREP_ERR
#define	\
ISP_CORE_PREP_ERR__MRV_PREP_INFORM_SIZE_ERR__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_ERR__MRV_PREP_OUTFORM_SIZE_ERR__SHIFT \
0x00000001

// ISP_CORE_PREP_ERR_CLR
#define	\
ISP_CORE_PREP_ERR_CLR__MRV_PREP_INFORM_SIZE_ERR_CLR__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_ERR_CLR__MRV_PREP_OUTFORM_SIZE_ERR_CLR__SHIFT \
0x00000001

// ISP_CORE_PREP_BLS_CTRL
#define	\
ISP_CORE_PREP_BLS_CTRL__MRV_BLS_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_PREP_BLS_CTRL__MRV_BLS_MODE__SHIFT \
	0x00000001
#define	\
ISP_CORE_PREP_BLS_CTRL__MRV_BLS_WINDOW_ENABLE__SHIFT \
0x00000002

// ISP_CORE_PREP_BLS_SAMPLES
#define	\
ISP_CORE_PREP_BLS_SAMPLES__MRV_BLS_SAMPLES__SHIFT \
	0x00000000

// ISP_CORE_PREP_BLS_H1_START
#define	\
ISP_CORE_PREP_BLS_H1_START__MRV_BLS_H1_START__SHIFT \
0x00000000

// ISP_CORE_PREP_BLS_H1_STOP
#define	\
ISP_CORE_PREP_BLS_H1_STOP__MRV_BLS_H1_STOP__SHIFT \
	0x00000000

// ISP_CORE_PREP_BLS_V1_START
#define	\
ISP_CORE_PREP_BLS_V1_START__MRV_BLS_V1_START__SHIFT \
0x00000000

// ISP_CORE_PREP_BLS_V1_STOP
#define	\
ISP_CORE_PREP_BLS_V1_STOP__MRV_BLS_V1_STOP__SHIFT \
	0x00000000

// ISP_CORE_PREP_BLS_A_FIXED
#define	\
ISP_CORE_PREP_BLS_A_FIXED__MRV_BLS_A_FIXED__SHIFT \
	0x00000000

// ISP_CORE_PREP_BLS_B_FIXED
#define	\
ISP_CORE_PREP_BLS_B_FIXED__MRV_BLS_B_FIXED__SHIFT \
	0x00000000

// ISP_CORE_PREP_BLS_C_FIXED
#define	\
ISP_CORE_PREP_BLS_C_FIXED__MRV_BLS_C_FIXED__SHIFT \
	0x00000000

// ISP_CORE_PREP_BLS_D_FIXED
#define	\
ISP_CORE_PREP_BLS_D_FIXED__MRV_BLS_D_FIXED__SHIFT \
	0x00000000

// ISP_CORE_PREP_BLS_A_MEASURED
#define	\
ISP_CORE_PREP_BLS_A_MEASURED__MRV_BLS_A_MEASURED__SHIFT \
0x00000000

// ISP_CORE_PREP_BLS_B_MEASURED
#define	\
ISP_CORE_PREP_BLS_B_MEASURED__MRV_BLS_B_MEASURED__SHIFT \
0x00000000

// ISP_CORE_PREP_BLS_C_MEASURED
#define	\
ISP_CORE_PREP_BLS_C_MEASURED__MRV_BLS_C_MEASURED__SHIFT \
0x00000000

// ISP_CORE_PREP_BLS_D_MEASURED
#define	\
ISP_CORE_PREP_BLS_D_MEASURED__MRV_BLS_D_MEASURED__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_CTRL
#define	\
ISP_CORE_PREP_GAMMA_CTRL__MRV_PREP_GAMMA_EN__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_DX_LO
#define	\
ISP_CORE_PREP_GAMMA_DX_LO__MRV_PREP_GAMMA_DX_1__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_GAMMA_DX_LO__MRV_PREP_GAMMA_DX_2__SHIFT \
0x00000004
#define	\
ISP_CORE_PREP_GAMMA_DX_LO__MRV_PREP_GAMMA_DX_3__SHIFT \
0x00000008
#define	\
ISP_CORE_PREP_GAMMA_DX_LO__MRV_PREP_GAMMA_DX_4__SHIFT \
0x0000000c
#define	\
ISP_CORE_PREP_GAMMA_DX_LO__MRV_PREP_GAMMA_DX_5__SHIFT \
0x00000010
#define	\
ISP_CORE_PREP_GAMMA_DX_LO__MRV_PREP_GAMMA_DX_6__SHIFT \
0x00000014
#define	\
ISP_CORE_PREP_GAMMA_DX_LO__MRV_PREP_GAMMA_DX_7__SHIFT \
0x00000018
#define	\
ISP_CORE_PREP_GAMMA_DX_LO__MRV_PREP_GAMMA_DX_8__SHIFT \
0x0000001c

// ISP_CORE_PREP_GAMMA_DX_HI
#define	\
ISP_CORE_PREP_GAMMA_DX_HI__MRV_PREP_GAMMA_DX_9__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_GAMMA_DX_HI__MRV_PREP_GAMMA_DX_10__SHIFT \
0x00000004
#define	\
ISP_CORE_PREP_GAMMA_DX_HI__MRV_PREP_GAMMA_DX_11__SHIFT \
0x00000008
#define	\
ISP_CORE_PREP_GAMMA_DX_HI__MRV_PREP_GAMMA_DX_12__SHIFT \
0x0000000c
#define	\
ISP_CORE_PREP_GAMMA_DX_HI__MRV_PREP_GAMMA_DX_13__SHIFT \
0x00000010
#define	\
ISP_CORE_PREP_GAMMA_DX_HI__MRV_PREP_GAMMA_DX_14__SHIFT \
0x00000014
#define	\
ISP_CORE_PREP_GAMMA_DX_HI__MRV_PREP_GAMMA_DX_15__SHIFT \
0x00000018
#define	\
ISP_CORE_PREP_GAMMA_DX_HI__MRV_PREP_GAMMA_DX_16__SHIFT \
0x0000001c

// ISP_CORE_PREP_GAMMA_R_Y_0
#define	\
ISP_CORE_PREP_GAMMA_R_Y_0__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_1
#define	\
ISP_CORE_PREP_GAMMA_R_Y_1__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_2
#define	\
ISP_CORE_PREP_GAMMA_R_Y_2__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_3
#define	\
ISP_CORE_PREP_GAMMA_R_Y_3__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_4
#define	\
ISP_CORE_PREP_GAMMA_R_Y_4__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_5
#define	\
ISP_CORE_PREP_GAMMA_R_Y_5__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_6
#define	\
ISP_CORE_PREP_GAMMA_R_Y_6__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_7
#define	\
ISP_CORE_PREP_GAMMA_R_Y_7__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_8
#define	\
ISP_CORE_PREP_GAMMA_R_Y_8__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_9
#define	\
ISP_CORE_PREP_GAMMA_R_Y_9__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_10
#define	\
ISP_CORE_PREP_GAMMA_R_Y_10__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_11
#define	\
ISP_CORE_PREP_GAMMA_R_Y_11__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_12
#define	\
ISP_CORE_PREP_GAMMA_R_Y_12__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_13
#define	\
ISP_CORE_PREP_GAMMA_R_Y_13__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_14
#define	\
ISP_CORE_PREP_GAMMA_R_Y_14__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_15
#define	\
ISP_CORE_PREP_GAMMA_R_Y_15__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_R_Y_16
#define	\
ISP_CORE_PREP_GAMMA_R_Y_16__MRV_PREP_GAMMA_R_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_0
#define	\
ISP_CORE_PREP_GAMMA_G_Y_0__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_1
#define	\
ISP_CORE_PREP_GAMMA_G_Y_1__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_2
#define	\
ISP_CORE_PREP_GAMMA_G_Y_2__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_3
#define	\
ISP_CORE_PREP_GAMMA_G_Y_3__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_4
#define	\
ISP_CORE_PREP_GAMMA_G_Y_4__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_5
#define	\
ISP_CORE_PREP_GAMMA_G_Y_5__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_6
#define	\
ISP_CORE_PREP_GAMMA_G_Y_6__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_7
#define	\
ISP_CORE_PREP_GAMMA_G_Y_7__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_8
#define	\
ISP_CORE_PREP_GAMMA_G_Y_8__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_9
#define	\
ISP_CORE_PREP_GAMMA_G_Y_9__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_10
#define	\
ISP_CORE_PREP_GAMMA_G_Y_10__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_11
#define	\
ISP_CORE_PREP_GAMMA_G_Y_11__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_12
#define	\
ISP_CORE_PREP_GAMMA_G_Y_12__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_13
#define	\
ISP_CORE_PREP_GAMMA_G_Y_13__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_14
#define	\
ISP_CORE_PREP_GAMMA_G_Y_14__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_15
#define	\
ISP_CORE_PREP_GAMMA_G_Y_15__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_G_Y_16
#define	\
ISP_CORE_PREP_GAMMA_G_Y_16__MRV_PREP_GAMMA_G_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_0
#define	\
ISP_CORE_PREP_GAMMA_B_Y_0__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_1
#define	\
ISP_CORE_PREP_GAMMA_B_Y_1__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_2
#define	\
ISP_CORE_PREP_GAMMA_B_Y_2__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_3
#define	\
ISP_CORE_PREP_GAMMA_B_Y_3__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_4
#define	\
ISP_CORE_PREP_GAMMA_B_Y_4__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_5
#define	\
ISP_CORE_PREP_GAMMA_B_Y_5__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_6
#define	\
ISP_CORE_PREP_GAMMA_B_Y_6__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_7
#define	\
ISP_CORE_PREP_GAMMA_B_Y_7__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_8
#define	\
ISP_CORE_PREP_GAMMA_B_Y_8__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_9
#define	\
ISP_CORE_PREP_GAMMA_B_Y_9__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_10
#define	\
ISP_CORE_PREP_GAMMA_B_Y_10__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_11
#define	\
ISP_CORE_PREP_GAMMA_B_Y_11__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_12
#define	\
ISP_CORE_PREP_GAMMA_B_Y_12__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_13
#define	\
ISP_CORE_PREP_GAMMA_B_Y_13__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_14
#define	\
ISP_CORE_PREP_GAMMA_B_Y_14__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_15
#define	\
ISP_CORE_PREP_GAMMA_B_Y_15__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_GAMMA_B_Y_16
#define	\
ISP_CORE_PREP_GAMMA_B_Y_16__MRV_PREP_GAMMA_B_Y__SHIFT \
0x00000000

// ISP_CORE_PREP_LSC_CTRL
#define	\
ISP_CORE_PREP_LSC_CTRL__MRV_LSC_EN__SHIFT \
	0x00000000

// ISP_CORE_PREP_LSC_R_TABLE_ADDR
#define	\
ISP_CORE_PREP_LSC_R_TABLE_ADDR__MRV_LSC_R_RAM_ADDR__SHIFT \
0x00000000

// ISP_CORE_PREP_LSC_GR_TABLE_ADDR
#define	\
ISP_CORE_PREP_LSC_GR_TABLE_ADDR__MRV_LSC_GR_RAM_ADDR__SHIFT \
0x00000000

// ISP_CORE_PREP_LSC_B_TABLE_ADDR
#define	\
ISP_CORE_PREP_LSC_B_TABLE_ADDR__MRV_LSC_B_RAM_ADDR__SHIFT \
0x00000000

// ISP_CORE_PREP_LSC_GB_TABLE_ADDR
#define	\
ISP_CORE_PREP_LSC_GB_TABLE_ADDR__MRV_LSC_GB_RAM_ADDR__SHIFT \
0x00000000

// ISP_CORE_PREP_LSC_R_TABLE_DATA
#define	\
ISP_CORE_PREP_LSC_R_TABLE_DATA__MRV_LSC_R_SAMPLE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_R_TABLE_DATA__MRV_LSC_R_SAMPLE_1__SHIFT \
0x0000000c

// ISP_CORE_PREP_LSC_GR_TABLE_DATA
#define	\
ISP_CORE_PREP_LSC_GR_TABLE_DATA__MRV_LSC_GR_SAMPLE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_GR_TABLE_DATA__MRV_LSC_GR_SAMPLE_1__SHIFT \
0x0000000c

// ISP_CORE_PREP_LSC_B_TABLE_DATA
#define	\
ISP_CORE_PREP_LSC_B_TABLE_DATA__MRV_LSC_B_SAMPLE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_B_TABLE_DATA__MRV_LSC_B_SAMPLE_1__SHIFT \
0x0000000c

// ISP_CORE_PREP_LSC_GB_TABLE_DATA
#define	\
ISP_CORE_PREP_LSC_GB_TABLE_DATA__MRV_LSC_GB_SAMPLE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_GB_TABLE_DATA__MRV_LSC_GB_SAMPLE_1__SHIFT \
0x0000000c

// ISP_CORE_PREP_LSC_XGRAD_01
#define	\
ISP_CORE_PREP_LSC_XGRAD_01__MRV_LSC_XGRAD_0__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XGRAD_01__MRV_LSC_XGRAD_1__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_XGRAD_23
#define	\
ISP_CORE_PREP_LSC_XGRAD_23__MRV_LSC_XGRAD_2__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XGRAD_23__MRV_LSC_XGRAD_3__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_XGRAD_45
#define	\
ISP_CORE_PREP_LSC_XGRAD_45__MRV_LSC_XGRAD_4__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XGRAD_45__MRV_LSC_XGRAD_5__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_XGRAD_67
#define	\
ISP_CORE_PREP_LSC_XGRAD_67__MRV_LSC_XGRAD_6__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XGRAD_67__MRV_LSC_XGRAD_7__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YGRAD_01
#define	\
ISP_CORE_PREP_LSC_YGRAD_01__MRV_LSC_YGRAD_0__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YGRAD_01__MRV_LSC_YGRAD_1__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YGRAD_23
#define	\
ISP_CORE_PREP_LSC_YGRAD_23__MRV_LSC_YGRAD_2__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YGRAD_23__MRV_LSC_YGRAD_3__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YGRAD_45
#define	\
ISP_CORE_PREP_LSC_YGRAD_45__MRV_LSC_YGRAD_4__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YGRAD_45__MRV_LSC_YGRAD_5__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YGRAD_67
#define	\
ISP_CORE_PREP_LSC_YGRAD_67__MRV_LSC_YGRAD_6__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YGRAD_67__MRV_LSC_YGRAD_7__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_XSIZE_01
#define	\
ISP_CORE_PREP_LSC_XSIZE_01__MRV_LSC_X_SECT_SIZE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XSIZE_01__MRV_LSC_X_SECT_SIZE_1__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_XSIZE_23
#define	\
ISP_CORE_PREP_LSC_XSIZE_23__MRV_LSC_X_SECT_SIZE_2__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XSIZE_23__MRV_LSC_X_SECT_SIZE_3__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_XSIZE_45
#define	\
ISP_CORE_PREP_LSC_XSIZE_45__MRV_LSC_X_SECT_SIZE_4__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XSIZE_45__MRV_LSC_X_SECT_SIZE_5__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_XSIZE_67
#define	\
ISP_CORE_PREP_LSC_XSIZE_67__MRV_LSC_X_SECT_SIZE_6__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XSIZE_67__MRV_LSC_X_SECT_SIZE_7__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_XSIZE_89
#define	\
ISP_CORE_PREP_LSC_XSIZE_89__MRV_LSC_X_SECT_SIZE_8__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XSIZE_89__MRV_LSC_X_SECT_SIZE_9__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_XSIZE_AB
#define	\
ISP_CORE_PREP_LSC_XSIZE_AB__MRV_LSC_X_SECT_SIZE_10__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XSIZE_AB__MRV_LSC_X_SECT_SIZE_11__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_XSIZE_CD
#define	\
ISP_CORE_PREP_LSC_XSIZE_CD__MRV_LSC_X_SECT_SIZE_12__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XSIZE_CD__MRV_LSC_X_SECT_SIZE_13__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_XSIZE_EF
#define	\
ISP_CORE_PREP_LSC_XSIZE_EF__MRV_LSC_X_SECT_SIZE_14__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_XSIZE_EF__MRV_LSC_X_SECT_SIZE_15__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YSIZE_01
#define	\
ISP_CORE_PREP_LSC_YSIZE_01__MRV_LSC_Y_SECT_SIZE_0__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YSIZE_01__MRV_LSC_Y_SECT_SIZE_1__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YSIZE_23
#define	\
ISP_CORE_PREP_LSC_YSIZE_23__MRV_LSC_Y_SECT_SIZE_2__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YSIZE_23__MRV_LSC_Y_SECT_SIZE_3__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YSIZE_45
#define	\
ISP_CORE_PREP_LSC_YSIZE_45__MRV_LSC_Y_SECT_SIZE_4__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YSIZE_45__MRV_LSC_Y_SECT_SIZE_5__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YSIZE_67
#define	\
ISP_CORE_PREP_LSC_YSIZE_67__MRV_LSC_Y_SECT_SIZE_6__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YSIZE_67__MRV_LSC_Y_SECT_SIZE_7__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YSIZE_89
#define	\
ISP_CORE_PREP_LSC_YSIZE_89__MRV_LSC_Y_SECT_SIZE_8__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YSIZE_89__MRV_LSC_Y_SECT_SIZE_9__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YSIZE_AB
#define	\
ISP_CORE_PREP_LSC_YSIZE_AB__MRV_LSC_Y_SECT_SIZE_10__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YSIZE_AB__MRV_LSC_Y_SECT_SIZE_11__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YSIZE_CD
#define	\
ISP_CORE_PREP_LSC_YSIZE_CD__MRV_LSC_Y_SECT_SIZE_12__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YSIZE_CD__MRV_LSC_Y_SECT_SIZE_13__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_YSIZE_EF
#define	\
ISP_CORE_PREP_LSC_YSIZE_EF__MRV_LSC_Y_SECT_SIZE_14__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_YSIZE_EF__MRV_LSC_Y_SECT_SIZE_15__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_TL_OFFSET
#define	\
ISP_CORE_PREP_LSC_TL_OFFSET__MRV_LSC_H_OFFSET_TL__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_TL_OFFSET__MRV_LSC_V_OFFSET_TL__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_BR_OFFSET
#define	\
ISP_CORE_PREP_LSC_BR_OFFSET__MRV_LSC_H_OFFSET_BR__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_BR_OFFSET__MRV_LSC_V_OFFSET_BR__SHIFT \
0x00000010

// ISP_CORE_PREP_LSC_TABLE_SEL
#define	\
ISP_CORE_PREP_LSC_TABLE_SEL__MRV_LSC_TABLE_SEL__SHIFT \
0x00000000

// ISP_CORE_PREP_LSC_STATUS
#define	\
ISP_CORE_PREP_LSC_STATUS__MRV_LSC_EN_STATUS__SHIFT \
0x00000000
#define	\
ISP_CORE_PREP_LSC_STATUS__MRV_LSC_ACTIVE_TABLE__SHIFT \
0x00000001

// ISP_POWER_STATUS
#define	\
ISP_POWER_STATUS__ISP_POWER_STATUS__SHIFT \
	0x00000000

// ISP_CCPU_ERR_DETECT_BOT_LO
#define	\
ISP_CCPU_ERR_DETECT_BOT_LO__ISP_CCPU_ERR_DETECT_BOT_LO__SHIFT \
0x0000000c

// ISP_CCPU_ERR_DETECT_BOT_HI
#define	\
ISP_CCPU_ERR_DETECT_BOT_HI__ISP_CCPU_ERR_DETECT_BOT_HI__SHIFT \
0x00000000

// ISP_CCPU_ERR_DETECT_TOP_LO
#define	\
ISP_CCPU_ERR_DETECT_TOP_LO__ISP_CCPU_ERR_DETECT_TOP_LO__SHIFT \
0x0000000c

// ISP_CCPU_ERR_DETECT_TOP_HI
#define	\
ISP_CCPU_ERR_DETECT_TOP_HI__ISP_CCPU_ERR_DETECT_TOP_HI__SHIFT \
0x00000000

// ISP_CCPU_ERR_DETECT_EN
#define	\
ISP_CCPU_ERR_DETECT_EN__ISP_CCPU_ERR_DETECT_EN__SHIFT \
0x00000000

// ISP_RSMU_SLAVE_CTRL
#define	\
ISP_RSMU_SLAVE_CTRL__ISP_RSMU_SLAVE_REG_ERROR__SHIFT \
0x00000000

// ISP_RSMU_HCID
#define	\
ISP_RSMU_HCID__ISP_RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
ISP_RSMU_HCID__ISP_RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
ISP_RSMU_HCID__ISP_RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d

// ISP_RSMU_SIID
#define	\
ISP_RSMU_SIID__ISP_RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
ISP_RSMU_SIID__ISP_RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
ISP_RSMU_SIID__ISP_RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d

// ISP_MI_UNITID0
#define	\
ISP_MI_UNITID0__ISP_MI_UNIT_MI_WR_MIPI0__SHIFT \
	0x00000000
#define	\
ISP_MI_UNITID0__ISP_MI_UNIT_MI_WR_MIPI1__SHIFT \
	0x00000006
#define	\
ISP_MI_UNITID0__ISP_MI_UNIT_CCPU_WR__SHIFT \
	0x0000000c
#define	\
ISP_MI_UNITID0__ISP_MI_UNIT_CCPU_RD__SHIFT \
	0x00000012
#define	\
ISP_MI_UNITID0__ISP_MI_UNIT_MI_RD__SHIFT \
	0x00000018

// ISP_MI_UNITID1
#define	\
ISP_MI_UNITID1__ISP_MI_UNIT_MI_WR_MP__SHIFT \
	0x00000000
#define	\
ISP_MI_UNITID1__ISP_MI_UNIT_MI_WR_VP__SHIFT \
	0x00000006
#define	\
ISP_MI_UNITID1__ISP_MI_UNIT_MI_WR_PP__SHIFT \
	0x0000000c
#define	\
ISP_MI_UNITID1__ISP_MI_UNIT_STNR_WDMA__SHIFT \
	0x00000012
#define	\
ISP_MI_UNITID1__ISP_MI_UNIT_STNR_RDMA__SHIFT \
	0x00000018

// ISP_MI_SECLV0
#define	\
ISP_MI_SECLV0__ISP_MI_SECURE_MI_WR_MIPI0__SHIFT \
	0x00000000
#define	\
ISP_MI_SECLV0__ISP_MI_SECURE_MI_WR_MIPI1__SHIFT \
	0x00000003
#define	\
ISP_MI_SECLV0__ISP_MI_SECURE_CCPU_WR__SHIFT \
	0x00000006
#define	\
ISP_MI_SECLV0__ISP_MI_SECURE_CCPU_RD__SHIFT \
	0x00000009
#define	\
ISP_MI_SECLV0__ISP_MI_SECURE_MI_RD__SHIFT \
	0x0000000c
#define	\
ISP_MI_SECLV0__ISP_MI_SECURE_MI_WR_MP__SHIFT \
	0x0000000f
#define	\
ISP_MI_SECLV0__ISP_MI_SECURE_MI_WR_VP__SHIFT \
	0x00000012
#define	\
ISP_MI_SECLV0__ISP_MI_SECURE_MI_WR_PP__SHIFT \
	0x00000015
#define	\
ISP_MI_SECLV0__ISP_MI_SECURE_STNR_WDMA__SHIFT \
	0x00000018
#define	\
ISP_MI_SECLV0__ISP_MI_SECURE_STNR_RDMA__SHIFT \
	0x0000001b

// ISP_PHY0_CFG_REG0
#define	\
ISP_PHY0_CFG_REG0__shutdownz__SHIFT \
		0x00000000
#define	\
ISP_PHY0_CFG_REG0__rstz__SHIFT \
			0x00000001

// ISP_PHY0_CFG_REG1
#define	\
ISP_PHY0_CFG_REG1__basedir_0__SHIFT \
		0x00000000

// ISP_PHY0_CFG_REG2
#define	\
ISP_PHY0_CFG_REG2__hsfreqrange__SHIFT \
		0x00000000

// ISP_PHY0_CFG_REG3
#define	\
ISP_PHY0_CFG_REG3__cfgclkfreqrange__SHIFT \
	0x00000000

// ISP_PHY0_CFG_REG4
#define	\
ISP_PHY0_CFG_REG4__enableclk__SHIFT \
		0x00000000
#define	\
ISP_PHY0_CFG_REG4__enable_0__SHIFT \
		0x00000001
#define	\
ISP_PHY0_CFG_REG4__enable_1__SHIFT \
		0x00000002
#define	\
ISP_PHY0_CFG_REG4__enable_2__SHIFT \
		0x00000003
#define	\
ISP_PHY0_CFG_REG4__enable_3__SHIFT \
		0x00000004

// ISP_PHY0_CFG_REG5
#define	\
ISP_PHY0_CFG_REG5__forcerxmode_0__SHIFT \
	0x00000000
#define	\
ISP_PHY0_CFG_REG5__forcerxmode_1__SHIFT \
	0x00000001
#define	\
ISP_PHY0_CFG_REG5__forcerxmode_2__SHIFT \
	0x00000002
#define	\
ISP_PHY0_CFG_REG5__forcerxmode_3__SHIFT \
	0x00000003

// ISP_PHY0_CFG_REG6
#define	\
ISP_PHY0_CFG_REG6__turndisable_0__SHIFT \
	0x00000000

// ISP_PHY0_CFG_REG7
#define	\
ISP_PHY0_CFG_REG7__testclr__SHIFT \
		0x00000000

// ISP_PHY0_TESTINTERF_CMD
#define	\
ISP_PHY0_TESTINTERF_CMD__CMD_WDATA__SHIFT \
	0x00000000
#define	\
ISP_PHY0_TESTINTERF_CMD__CMD_ADDR__SHIFT \
	0x00000008
#define	\
ISP_PHY0_TESTINTERF_CMD__CMD_WRITE__SHIFT \
	0x00000018

// ISP_PHY0_TESTINTERF_ACK
#define	\
ISP_PHY0_TESTINTERF_ACK__CMD_RDATA__SHIFT \
	0x00000000
#define	\
ISP_PHY0_TESTINTERF_ACK__CMD_ACK__SHIFT \
	0x00000010

// ISP_PHY1_CFG_REG0
#define	\
ISP_PHY1_CFG_REG0__shutdownz__SHIFT \
		0x00000000
#define	\
ISP_PHY1_CFG_REG0__rstz__SHIFT \
			0x00000001

// ISP_PHY1_CFG_REG1
#define	\
ISP_PHY1_CFG_REG1__basedir_0__SHIFT \
		0x00000000

// ISP_PHY1_CFG_REG2
#define	\
ISP_PHY1_CFG_REG2__hsfreqrange__SHIFT \
		0x00000000

// ISP_PHY1_CFG_REG3
#define	\
ISP_PHY1_CFG_REG3__cfgclkfreqrange__SHIFT \
	0x00000000

// ISP_PHY1_CFG_REG4
#define	\
ISP_PHY1_CFG_REG4__enableclk__SHIFT \
		0x00000000
#define	\
ISP_PHY1_CFG_REG4__enable_0__SHIFT \
		0x00000001
#define	\
ISP_PHY1_CFG_REG4__enable_1__SHIFT \
		0x00000002

// ISP_PHY1_CFG_REG5
#define	\
ISP_PHY1_CFG_REG5__forcerxmode_0__SHIFT \
	0x00000000
#define	\
ISP_PHY1_CFG_REG5__forcerxmode_1__SHIFT \
	0x00000001

// ISP_PHY1_CFG_REG6
#define	\
ISP_PHY1_CFG_REG6__turndisable_0__SHIFT \
	0x00000000

// ISP_PHY1_CFG_REG7
#define	\
ISP_PHY1_CFG_REG7__testclr__SHIFT \
		0x00000000

// ISP_PHY1_TESTINTERF_CMD
#define	\
ISP_PHY1_TESTINTERF_CMD__CMD_WDATA__SHIFT \
	0x00000000
#define	\
ISP_PHY1_TESTINTERF_CMD__CMD_ADDR__SHIFT \
	0x00000008
#define	\
ISP_PHY1_TESTINTERF_CMD__CMD_WRITE__SHIFT \
	0x00000018

// ISP_PHY1_TESTINTERF_ACK
#define	\
ISP_PHY1_TESTINTERF_ACK__CMD_RDATA__SHIFT \
	0x00000000
#define	\
ISP_PHY1_TESTINTERF_ACK__CMD_ACK__SHIFT \
	0x00000010

// ISP_MIPI_VI_CCL
#define	\
ISP_MIPI_VI_CCL__MRV_VI_CCL_DIS__SHIFT \
		0x00000000

// ISP_MIPI_VI_ICCL
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MIPI0_CLK_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MIPI1_CLK_ENABLE__SHIFT \
	0x00000001
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MIPI0_FORM0_CLK_ENABLE__SHIFT \
0x00000002
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MIPI0_FORM1_CLK_ENABLE__SHIFT \
0x00000003
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MIPI0_FORM2_CLK_ENABLE__SHIFT \
0x00000004
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MIPI1_FORM0_CLK_ENABLE__SHIFT \
0x00000005
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MIPI1_FORM1_CLK_ENABLE__SHIFT \
0x00000006
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MIPI1_FORM2_CLK_ENABLE__SHIFT \
0x00000007
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MI_MIPI0_CLK_ENABLE__SHIFT \
0x00000008
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MI_MIPI1_CLK_ENABLE__SHIFT \
0x00000009
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MI_FLASH0_CLK_ENABLE__SHIFT \
0x0000000a
#define	\
ISP_MIPI_VI_ICCL__MRV_VI_MI_FLASH1_CLK_ENABLE__SHIFT \
0x0000000b

// ISP_MIPI_VI_IRCL
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MIPI0_SOFT_RST__SHIFT \
	0x00000000
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MIPI1_SOFT_RST__SHIFT \
	0x00000001
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MIPI0_FORM0_SOFT_RST__SHIFT \
0x00000002
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MIPI0_FORM1_SOFT_RST__SHIFT \
0x00000003
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MIPI0_FORM2_SOFT_RST__SHIFT \
0x00000004
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MIPI1_FORM0_SOFT_RST__SHIFT \
0x00000005
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MIPI1_FORM1_SOFT_RST__SHIFT \
0x00000006
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MIPI1_FORM2_SOFT_RST__SHIFT \
0x00000007
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MI_MIPI0_SOFT_RST__SHIFT \
	0x00000008
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MI_MIPI1_SOFT_RST__SHIFT \
	0x00000009
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MIPI_PIPE0_SOFT_RST__SHIFT \
0x0000000e
#define	\
ISP_MIPI_VI_IRCL__MRV_VI_MIPI_PIPE1_SOFT_RST__SHIFT \
0x0000000f

// ISP_MIPI_VI_DPCL
#define	\
ISP_MIPI_VI_DPCL__MRV_FORM_IN_SELECT0__SHIFT \
	0x00000000
#define	\
ISP_MIPI_VI_DPCL__MRV_FORM_IN_SELECT1__SHIFT \
	0x00000002
#define	\
ISP_MIPI_VI_DPCL__MRV_MI_MIPI0_MCH1_MUX__SHIFT \
	0x00000004
#define	\
ISP_MIPI_VI_DPCL__MRV_MI_MIPI1_MCH1_MUX__SHIFT \
	0x00000005

// ISP_MIPI_VI_CUSTOM
#define	\
ISP_MIPI_VI_CUSTOM__MRV_VI_SENSOR0_SAMPLE_EDGE__SHIFT \
0x00000000
#define	\
ISP_MIPI_VI_CUSTOM__MRV_VI_SENSOR1_SAMPLE_EDGE__SHIFT \
0x00000001

// ISP_MIPI_VI_CREST
#define	\
ISP_MIPI_VI_CREST__MRV_VI_CREST_EN__SHIFT \
	0x00000000
#define	\
ISP_MIPI_VI_CREST__MRV_VI_CREST_HSIZE__SHIFT \
	0x00000001
#define	\
ISP_MIPI_VI_CREST__MRV_VI_CREST_VSIZE__SHIFT \
	0x0000000e

// ISP_MIPI_FLASH_0_CTRL
#define	\
ISP_MIPI_FLASH_0_CTRL__MRV_MIPI_FLASH_ON__SHIFT \
	0x00000000
#define	\
ISP_MIPI_FLASH_0_CTRL__MRV_MIPI_FLASH_MODE__SHIFT \
	0x00000001
#define	\
ISP_MIPI_FLASH_0_CTRL__MRV_MIPI_FLASH_TRIG_SEL__SHIFT \
0x00000003
#define	\
ISP_MIPI_FLASH_0_CTRL__MRV_MIPI_FLASH_TRIG_POL__SHIFT \
0x00000004
#define	\
ISP_MIPI_FLASH_0_CTRL__MRV_MIPI_FLASH_STROBE_POL__SHIFT \
0x00000005
#define	\
ISP_MIPI_FLASH_0_CTRL__MRV_MIPI_FLASH_CAPTURE_DELAY__SHIFT \
0x00000006
#define	\
ISP_MIPI_FLASH_0_CTRL__MRV_MIPI_FLASH_PERIOD__SHIFT \
0x0000000a

// ISP_MIPI_FLASH_0_DELAY
#define	\
ISP_MIPI_FLASH_0_DELAY__MRV_MIPI_FLASH_DELAY__SHIFT \
0x00000000

// ISP_MIPI_FLASH_0_TIME
#define	\
ISP_MIPI_FLASH_0_TIME__MRV_MIPI_FLASH_TIME__SHIFT \
	0x00000000

// ISP_MIPI_FLASH_0_MAX_TIME
#define	\
ISP_MIPI_FLASH_0_MAX_TIME__MRV_MIPI_FLASH_MAX_TIME__SHIFT \
0x00000000

// ISP_MIPI_FLASH_0_END_TIME
#define	\
ISP_MIPI_FLASH_0_END_TIME__MRV_MIPI_FLASH_END_TIME__SHIFT \
0x00000000

// ISP_MIPI_FLASH_0_IMSC
#define	\
ISP_MIPI_FLASH_0_IMSC__MRV_MIPI_IMSC_FLASH_ON__SHIFT \
0x00000000
#define	\
ISP_MIPI_FLASH_0_IMSC__MRV_MIPI_IMSC_FLASH_OFF__SHIFT \
0x00000001
#define	\
ISP_MIPI_FLASH_0_IMSC__MRV_MIPI_IMSC_FLASH_CAP__SHIFT \
0x00000002

// ISP_MIPI_FLASH_0_ISR
#define	\
ISP_MIPI_FLASH_0_ISR__MRV_MIPI_ISR_FLASH_ON__SHIFT \
0x00000000
#define	\
ISP_MIPI_FLASH_0_ISR__MRV_MIPI_ISR_FLASH_OFF__SHIFT \
0x00000001
#define	\
ISP_MIPI_FLASH_0_ISR__MRV_MIPI_ISR_FLASH_CAP__SHIFT \
0x00000002

// ISP_MIPI_FLASH_0_ICR
#define	\
ISP_MIPI_FLASH_0_ICR__MRV_MIPI_ICR_FLASH_ON__SHIFT \
0x00000000
#define	\
ISP_MIPI_FLASH_0_ICR__MRV_MIPI_ICR_FLASH_OFF__SHIFT \
0x00000001
#define	\
ISP_MIPI_FLASH_0_ICR__MRV_MIPI_ICR_FLASH_CAP__SHIFT \
0x00000002

// ISP_MIPI_FLASH_0_RIS
#define	\
ISP_MIPI_FLASH_0_RIS__MRV_MIPI_RIS_FLASH_ON__SHIFT \
0x00000000
#define	\
ISP_MIPI_FLASH_0_RIS__MRV_MIPI_RIS_FLASH_OFF__SHIFT \
0x00000001
#define	\
ISP_MIPI_FLASH_0_RIS__MRV_MIPI_RIS_FLASH_CAP__SHIFT \
0x00000002

// ISP_MIPI_FLASH_0_MIS
#define	\
ISP_MIPI_FLASH_0_MIS__MRV_MIPI_MIS_FLASH_ON__SHIFT \
0x00000000
#define	\
ISP_MIPI_FLASH_0_MIS__MRV_MIPI_MIS_FLASH_OFF__SHIFT \
0x00000001
#define	\
ISP_MIPI_FLASH_0_MIS__MRV_MIPI_MIS_FLASH_CAP__SHIFT \
0x00000002

// ISP_MIPI_FLASH_1_CTRL
#define	\
ISP_MIPI_FLASH_1_CTRL__MRV_MIPI_FLASH_ON__SHIFT \
	0x00000000
#define	\
ISP_MIPI_FLASH_1_CTRL__MRV_MIPI_FLASH_MODE__SHIFT \
	0x00000001
#define	\
ISP_MIPI_FLASH_1_CTRL__MRV_MIPI_FLASH_TRIG_SEL__SHIFT \
0x00000003
#define	\
ISP_MIPI_FLASH_1_CTRL__MRV_MIPI_FLASH_TRIG_POL__SHIFT \
0x00000004
#define	\
ISP_MIPI_FLASH_1_CTRL__MRV_MIPI_FLASH_STROBE_POL__SHIFT \
0x00000005
#define	\
ISP_MIPI_FLASH_1_CTRL__MRV_MIPI_FLASH_CAPTURE_DELAY__SHIFT \
0x00000006
#define	\
ISP_MIPI_FLASH_1_CTRL__MRV_MIPI_FLASH_PERIOD__SHIFT \
0x0000000a

// ISP_MIPI_FLASH_1_DELAY
#define	\
ISP_MIPI_FLASH_1_DELAY__MRV_MIPI_FLASH_DELAY__SHIFT \
0x00000000

// ISP_MIPI_FLASH_1_TIME
#define	\
ISP_MIPI_FLASH_1_TIME__MRV_MIPI_FLASH_TIME__SHIFT \
	0x00000000

// ISP_MIPI_FLASH_1_MAX_TIME
#define	\
ISP_MIPI_FLASH_1_MAX_TIME__MRV_MIPI_FLASH_MAX_TIME__SHIFT \
0x00000000

// ISP_MIPI_FLASH_1_END_TIME
#define	\
ISP_MIPI_FLASH_1_END_TIME__MRV_MIPI_FLASH_END_TIME__SHIFT \
0x00000000

// ISP_MIPI_FLASH_1_IMSC
#define	\
ISP_MIPI_FLASH_1_IMSC__MRV_MIPI_IMSC_FLASH_ON__SHIFT \
0x00000000
#define	\
ISP_MIPI_FLASH_1_IMSC__MRV_MIPI_IMSC_FLASH_OFF__SHIFT \
0x00000001
#define	\
ISP_MIPI_FLASH_1_IMSC__MRV_MIPI_IMSC_FLASH_CAP__SHIFT \
0x00000002

// ISP_MIPI_FLASH_1_ISR
#define	\
ISP_MIPI_FLASH_1_ISR__MRV_MIPI_ISR_FLASH_ON__SHIFT \
0x00000000
#define	\
ISP_MIPI_FLASH_1_ISR__MRV_MIPI_ISR_FLASH_OFF__SHIFT \
0x00000001
#define	\
ISP_MIPI_FLASH_1_ISR__MRV_MIPI_ISR_FLASH_CAP__SHIFT \
0x00000002

// ISP_MIPI_FLASH_1_ICR
#define	\
ISP_MIPI_FLASH_1_ICR__MRV_MIPI_ICR_FLASH_ON__SHIFT \
0x00000000
#define	\
ISP_MIPI_FLASH_1_ICR__MRV_MIPI_ICR_FLASH_OFF__SHIFT \
0x00000001
#define	\
ISP_MIPI_FLASH_1_ICR__MRV_MIPI_ICR_FLASH_CAP__SHIFT \
0x00000002

// ISP_MIPI_FLASH_1_RIS
#define	\
ISP_MIPI_FLASH_1_RIS__MRV_MIPI_RIS_FLASH_ON__SHIFT \
0x00000000
#define	\
ISP_MIPI_FLASH_1_RIS__MRV_MIPI_RIS_FLASH_OFF__SHIFT \
0x00000001
#define	\
ISP_MIPI_FLASH_1_RIS__MRV_MIPI_RIS_FLASH_CAP__SHIFT \
0x00000002

// ISP_MIPI_FLASH_1_MIS
#define	\
ISP_MIPI_FLASH_1_MIS__MRV_MIPI_MIS_FLASH_ON__SHIFT \
0x00000000
#define	\
ISP_MIPI_FLASH_1_MIS__MRV_MIPI_MIS_FLASH_OFF__SHIFT \
0x00000001
#define	\
ISP_MIPI_FLASH_1_MIS__MRV_MIPI_MIS_FLASH_CAP__SHIFT \
0x00000002

// ISP_MIPI_MIPI0_CTRL
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_CH0_OUTPUT_ENA__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_CH1_OUTPUT_ENA__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_CH2_OUTPUT_ENA__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_CH3_OUTPUT_ENA__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_CH2_ADD_DATA_EN__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_NUM_LANES__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_ERR_SOT_HS_SKIP__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_ERR_SOT_SYNC_HS_SKIP__SHIFT \
0x00000011
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_S_ENABLE_CLK__SHIFT \
	0x00000012
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_DUMP_PADDING_DATA_EN__SHIFT \
0x00000013
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_FRAME_START_VC__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI0_CTRL__MRV_MIPI_FRAME_START_SYNC_DISABLE__SHIFT \
0x0000001c

// ISP_MIPI_MIPI0_STATUS
#define	\
ISP_MIPI_MIPI0_STATUS__MRV_MIPI_STOPSTATE__SHIFT \
	0x00000008
#define	\
ISP_MIPI_MIPI0_STATUS__MRV_MIPI_S_STOPSTATE_CLK__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI0_STATUS__MRV_MIPI_S_ULP_ACTIVE_NOT_CLK__SHIFT \
0x0000000d

// ISP_MIPI_MIPI0_IMSC
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_SYNC_FIFO_OVFLW__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_ERR_SOT__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_ERR_SOT_SYNC__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_ERR_EOT_SYNC__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_ERR_CONTROL__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_ERR_PROTOCOL__SHIFT \
0x00000014
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_ERR_ECC2__SHIFT \
0x00000015
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_ERR_ECC1__SHIFT \
0x00000016
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_ERR_CS__SHIFT \
	0x00000017
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_FRAME_END__SHIFT \
0x00000018
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_FRAME_START__SHIFT \
0x00000019
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_ADD_DATA_OVERFLOW__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_GEN_SHORT_PACK__SHIFT \
0x0000001b
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_CH0_FRAME_END__SHIFT \
0x0000001c
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_CH1_FRAME_END__SHIFT \
0x0000001d
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_CH2_FRAME_END__SHIFT \
0x0000001e
#define	\
ISP_MIPI_MIPI0_IMSC__MRV_MIPI_IMSC_CH3_FRAME_END__SHIFT \
0x0000001f

// ISP_MIPI_MIPI0_RIS
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_SYNC_FIFO_OVFLW__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_ERR_SOT__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_ERR_SOT_SYNC__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_ERR_EOT_SYNC__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_ERR_CONTROL__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_ERR_PROTOCOL__SHIFT \
0x00000014
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_ERR_ECC2__SHIFT \
	0x00000015
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_ERR_ECC1__SHIFT \
	0x00000016
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_ERR_CS__SHIFT \
	0x00000017
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_FRAME_END__SHIFT \
	0x00000018
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_FRAME_START__SHIFT \
0x00000019
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_ADD_DATA_OVERFLOW__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_GEN_SHORT_PACK__SHIFT \
0x0000001b
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_CH0_FRAME_END__SHIFT \
0x0000001c
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_CH1_FRAME_END__SHIFT \
0x0000001d
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_CH2_FRAME_END__SHIFT \
0x0000001e
#define	\
ISP_MIPI_MIPI0_RIS__MRV_MIPI_RIS_CH3_FRAME_END__SHIFT \
0x0000001f

// ISP_MIPI_MIPI0_MIS
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_SYNC_FIFO_OVFLW__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_ERR_SOT__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_ERR_SOT_SYNC__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_ERR_EOT_SYNC__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_ERR_CONTROL__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_ERR_PROTOCOL__SHIFT \
0x00000014
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_ERR_ECC2__SHIFT \
	0x00000015
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_ERR_ECC1__SHIFT \
	0x00000016
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_ERR_CS__SHIFT \
	0x00000017
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_FRAME_END__SHIFT \
	0x00000018
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_FRAME_START__SHIFT \
0x00000019
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_ADD_DATA_OVERFLOW__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_GEN_SHORT_PACK__SHIFT \
0x0000001b
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_CH0_FRAME_END__SHIFT \
0x0000001c
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_CH1_FRAME_END__SHIFT \
0x0000001d
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_CH2_FRAME_END__SHIFT \
0x0000001e
#define	\
ISP_MIPI_MIPI0_MIS__MRV_MIPI_MIS_CH3_FRAME_END__SHIFT \
0x0000001f

// ISP_MIPI_MIPI0_ICR
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_SYNC_FIFO_OVFLW__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_ERR_SOT__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_ERR_SOT_SYNC__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_ERR_EOT_SYNC__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_ERR_CONTROL__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_ERR_PROTOCOL__SHIFT \
0x00000014
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_ERR_ECC2__SHIFT \
	0x00000015
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_ERR_ECC1__SHIFT \
	0x00000016
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_ERR_CS__SHIFT \
	0x00000017
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_FRAME_END__SHIFT \
	0x00000018
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_FRAME_START__SHIFT \
0x00000019
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_ADD_DATA_OVERFLOW__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_GEN_SHORT_PACK__SHIFT \
0x0000001b
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_CH0_FRAME_END__SHIFT \
0x0000001c
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_CH1_FRAME_END__SHIFT \
0x0000001d
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_CH2_FRAME_END__SHIFT \
0x0000001e
#define	\
ISP_MIPI_MIPI0_ICR__MRV_MIPI_ICR_CH3_FRAME_END__SHIFT \
0x0000001f

// ISP_MIPI_MIPI0_ISR
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_SYNC_FIFO_OVFLW__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_ERR_SOT__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_ERR_SOT_SYNC__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_ERR_EOT_SYNC__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_ERR_CONTROL__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_ERR_PROTOCOL__SHIFT \
0x00000014
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_ERR_ECC2__SHIFT \
	0x00000015
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_ERR_ECC1__SHIFT \
	0x00000016
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_ERR_CS__SHIFT \
	0x00000017
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_FRAME_END__SHIFT \
	0x00000018
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_FRAME_START__SHIFT \
0x00000019
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_ADD_DATA_OVERFLOW__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_GEN_SHORT_PACK__SHIFT \
0x0000001b
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_CH0_FRAME_END__SHIFT \
0x0000001c
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_CH1_FRAME_END__SHIFT \
0x0000001d
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_CH2_FRAME_END__SHIFT \
0x0000001e
#define	\
ISP_MIPI_MIPI0_ISR__MRV_MIPI_ISR_CH3_FRAME_END__SHIFT \
0x0000001f

// ISP_MIPI_MIPI0_CUR_DATA_ID
#define	\
ISP_MIPI_MIPI0_CUR_DATA_ID__MRV_MIPI_DATA_TYPE__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_CUR_DATA_ID__MRV_MIPI_VIRTUAL_CHANNEL__SHIFT \
0x00000006

// ISP_MIPI_MIPI0_CH0_IMG_DATA_SEL
#define	\
ISP_MIPI_MIPI0_CH0_IMG_DATA_SEL__MRV_MIPI_DATA_TYPE_SEL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_CH0_IMG_DATA_SEL__MRV_MIPI_VIRTUAL_CHANNEL_SEL__SHIFT \
0x00000006

// ISP_MIPI_MIPI0_CH1_IMG_DATA_SEL
#define	\
ISP_MIPI_MIPI0_CH1_IMG_DATA_SEL__MRV_MIPI_DATA_TYPE_SEL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_CH1_IMG_DATA_SEL__MRV_MIPI_VIRTUAL_CHANNEL_SEL__SHIFT \
0x00000006

// ISP_MIPI_MIPI0_CH2_IMG_DATA_SEL
#define	\
ISP_MIPI_MIPI0_CH2_IMG_DATA_SEL__MRV_MIPI_DATA_TYPE_SEL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_CH2_IMG_DATA_SEL__MRV_MIPI_VIRTUAL_CHANNEL_SEL__SHIFT \
0x00000006

// ISP_MIPI_MIPI0_CH3_IMG_DATA_SEL
#define	\
ISP_MIPI_MIPI0_CH3_IMG_DATA_SEL__MRV_MIPI_DATA_TYPE_SEL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_CH3_IMG_DATA_SEL__MRV_MIPI_VIRTUAL_CHANNEL_SEL__SHIFT \
0x00000006

// ISP_MIPI_MIPI0_CH0_COMPRESSED_MODE
#define	\
ISP_MIPI_MIPI0_CH0_COMPRESSED_MODE__MRV_MIPI_COMPRESS_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_CH0_COMPRESSED_MODE__MRV_MIPI_COMP_SCHEME__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_CH0_COMPRESSED_MODE__MRV_MIPI_PREDICTOR_SEL__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_CH1_COMPRESSED_MODE
#define	\
ISP_MIPI_MIPI0_CH1_COMPRESSED_MODE__MRV_MIPI_COMPRESS_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_CH1_COMPRESSED_MODE__MRV_MIPI_COMP_SCHEME__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_CH1_COMPRESSED_MODE__MRV_MIPI_PREDICTOR_SEL__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_CH2_COMPRESSED_MODE
#define	\
ISP_MIPI_MIPI0_CH2_COMPRESSED_MODE__MRV_MIPI_COMPRESS_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_CH2_COMPRESSED_MODE__MRV_MIPI_COMP_SCHEME__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_CH2_COMPRESSED_MODE__MRV_MIPI_PREDICTOR_SEL__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_CH3_COMPRESSED_MODE
#define	\
ISP_MIPI_MIPI0_CH3_COMPRESSED_MODE__MRV_MIPI_COMPRESS_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_CH3_COMPRESSED_MODE__MRV_MIPI_COMP_SCHEME__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_CH3_COMPRESSED_MODE__MRV_MIPI_PREDICTOR_SEL__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_VC0_FRAME_NUM
#define	\
ISP_MIPI_MIPI0_VC0_FRAME_NUM__MRV_MIPI_FRAME_NUM_FS__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC0_FRAME_NUM__MRV_MIPI_FRAME_NUM_FE__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC0_GEN_SHORT_DT
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X9__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XA__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XB__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XC__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XD__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XE__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XF__SHIFT \
0x00000007

// ISP_MIPI_MIPI0_VC0_GEN_SHORT_8_9
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_9__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC0_GEN_SHORT_A_B
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_A__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_B__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC0_GEN_SHORT_C_D
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_C__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_D__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC0_GEN_SHORT_E_F
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_E__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC0_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_F__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC1_FRAME_NUM
#define	\
ISP_MIPI_MIPI0_VC1_FRAME_NUM__MRV_MIPI_FRAME_NUM_FS__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC1_FRAME_NUM__MRV_MIPI_FRAME_NUM_FE__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC1_GEN_SHORT_DT
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X9__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XA__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XB__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XC__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XD__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XE__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XF__SHIFT \
0x00000007

// ISP_MIPI_MIPI0_VC1_GEN_SHORT_8_9
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_9__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC1_GEN_SHORT_A_B
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_A__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_B__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC1_GEN_SHORT_C_D
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_C__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_D__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC1_GEN_SHORT_E_F
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_E__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC1_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_F__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC2_FRAME_NUM
#define	\
ISP_MIPI_MIPI0_VC2_FRAME_NUM__MRV_MIPI_FRAME_NUM_FS__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC2_FRAME_NUM__MRV_MIPI_FRAME_NUM_FE__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC2_GEN_SHORT_DT
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X9__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XA__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XB__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XC__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XD__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XE__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XF__SHIFT \
0x00000007

// ISP_MIPI_MIPI0_VC2_GEN_SHORT_8_9
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_9__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC2_GEN_SHORT_A_B
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_A__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_B__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC2_GEN_SHORT_C_D
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_C__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_D__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC2_GEN_SHORT_E_F
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_E__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC2_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_F__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC3_FRAME_NUM
#define	\
ISP_MIPI_MIPI0_VC3_FRAME_NUM__MRV_MIPI_FRAME_NUM_FS__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC3_FRAME_NUM__MRV_MIPI_FRAME_NUM_FE__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC3_GEN_SHORT_DT
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X9__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XA__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XB__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XC__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XD__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XE__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XF__SHIFT \
0x00000007

// ISP_MIPI_MIPI0_VC3_GEN_SHORT_8_9
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_9__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC3_GEN_SHORT_A_B
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_A__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_B__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC3_GEN_SHORT_C_D
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_C__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_D__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_VC3_GEN_SHORT_E_F
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_E__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_VC3_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_F__SHIFT \
0x00000010

// ISP_MIPI_MIPI0_ADD_DATA_SEL1
#define	\
ISP_MIPI_MIPI0_ADD_DATA_SEL1__MRV_MIPI_ADD_DATA_SEL1__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_ADD_DATA_SEL2
#define	\
ISP_MIPI_MIPI0_ADD_DATA_SEL2__MRV_MIPI_ADD_DATA_SEL2__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_ADD_DATA_SEL3
#define	\
ISP_MIPI_MIPI0_ADD_DATA_SEL3__MRV_MIPI_ADD_DATA_SEL3__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_ADD_DATA_SEL4
#define	\
ISP_MIPI_MIPI0_ADD_DATA_SEL4__MRV_MIPI_ADD_DATA_SEL4__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_ADD_DATA_FRAME_SIZE
#define	\
ISP_MIPI_MIPI0_ADD_DATA_FRAME_SIZE__MRV_MIPI_ADD_DATA_FRAME_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_ADD_DATA_VBLANK_CNT
#define	\
ISP_MIPI_MIPI0_ADD_DATA_VBLANK_CNT__MRV_MIPI_ADD_DATA_VBLANK_CNT__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_CTRL
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_CH0_OUTPUT_ENA__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_CH1_OUTPUT_ENA__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_CH2_OUTPUT_ENA__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_CH3_OUTPUT_ENA__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_CH2_ADD_DATA_EN__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_NUM_LANES__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_ERR_SOT_HS_SKIP__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_ERR_SOT_SYNC_HS_SKIP__SHIFT \
0x00000011
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_S_ENABLE_CLK__SHIFT \
	0x00000012
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_DUMP_PADDING_DATA_EN__SHIFT \
0x00000013
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_FRAME_START_VC__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI1_CTRL__MRV_MIPI_FRAME_START_SYNC_DISABLE__SHIFT \
0x0000001c

// ISP_MIPI_MIPI1_STATUS
#define	\
ISP_MIPI_MIPI1_STATUS__MRV_MIPI_STOPSTATE__SHIFT \
	0x00000008
#define	\
ISP_MIPI_MIPI1_STATUS__MRV_MIPI_S_STOPSTATE_CLK__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI1_STATUS__MRV_MIPI_S_ULP_ACTIVE_NOT_CLK__SHIFT \
0x0000000d

// ISP_MIPI_MIPI1_IMSC
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_SYNC_FIFO_OVFLW__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_ERR_SOT__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_ERR_SOT_SYNC__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_ERR_EOT_SYNC__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_ERR_CONTROL__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_ERR_PROTOCOL__SHIFT \
0x00000014
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_ERR_ECC2__SHIFT \
0x00000015
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_ERR_ECC1__SHIFT \
0x00000016
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_ERR_CS__SHIFT \
	0x00000017
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_FRAME_END__SHIFT \
0x00000018
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_FRAME_START__SHIFT \
0x00000019
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_ADD_DATA_OVERFLOW__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_GEN_SHORT_PACK__SHIFT \
0x0000001b
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_CH0_FRAME_END__SHIFT \
0x0000001c
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_CH1_FRAME_END__SHIFT \
0x0000001d
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_CH2_FRAME_END__SHIFT \
0x0000001e
#define	\
ISP_MIPI_MIPI1_IMSC__MRV_MIPI_IMSC_CH3_FRAME_END__SHIFT \
0x0000001f

// ISP_MIPI_MIPI1_RIS
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_SYNC_FIFO_OVFLW__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_ERR_SOT__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_ERR_SOT_SYNC__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_ERR_EOT_SYNC__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_ERR_CONTROL__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_ERR_PROTOCOL__SHIFT \
0x00000014
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_ERR_ECC2__SHIFT \
	0x00000015
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_ERR_ECC1__SHIFT \
	0x00000016
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_ERR_CS__SHIFT \
	0x00000017
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_FRAME_END__SHIFT \
	0x00000018
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_FRAME_START__SHIFT \
0x00000019
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_ADD_DATA_OVERFLOW__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_GEN_SHORT_PACK__SHIFT \
0x0000001b
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_CH0_FRAME_END__SHIFT \
0x0000001c
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_CH1_FRAME_END__SHIFT \
0x0000001d
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_CH2_FRAME_END__SHIFT \
0x0000001e
#define	\
ISP_MIPI_MIPI1_RIS__MRV_MIPI_RIS_CH3_FRAME_END__SHIFT \
0x0000001f

// ISP_MIPI_MIPI1_MIS
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_SYNC_FIFO_OVFLW__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_ERR_SOT__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_ERR_SOT_SYNC__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_ERR_EOT_SYNC__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_ERR_CONTROL__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_ERR_PROTOCOL__SHIFT \
0x00000014
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_ERR_ECC2__SHIFT \
	0x00000015
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_ERR_ECC1__SHIFT \
	0x00000016
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_ERR_CS__SHIFT \
	0x00000017
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_FRAME_END__SHIFT \
	0x00000018
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_FRMAE_START__SHIFT \
0x00000019
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_ADD_DATA_OVERFLOW__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_GEN_SHORT_PACK__SHIFT \
0x0000001b
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_CH0_FRAME_END__SHIFT \
0x0000001c
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_CH1_FRAME_END__SHIFT \
0x0000001d
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_CH2_FRAME_END__SHIFT \
0x0000001e
#define	\
ISP_MIPI_MIPI1_MIS__MRV_MIPI_MIS_CH3_FRAME_END__SHIFT \
0x0000001f

// ISP_MIPI_MIPI1_ICR
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_SYNC_FIFO_OVFLW__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_ERR_SOT__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_ERR_SOT_SYNC__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_ERR_EOT_SYNC__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_ERR_CONTROL__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_ERR_PROTOCOL__SHIFT \
0x00000014
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_ERR_ECC2__SHIFT \
	0x00000015
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_ERR_ECC1__SHIFT \
	0x00000016
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_ERR_CS__SHIFT \
	0x00000017
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_FRAME_END__SHIFT \
	0x00000018
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_FRAME_START__SHIFT \
0x00000019
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_ADD_DATA_OVERFLOW__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_GEN_SHORT_PACK__SHIFT \
0x0000001b
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_CH0_FRAME_END__SHIFT \
0x0000001c
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_CH1_FRAME_END__SHIFT \
0x0000001d
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_CH2_FRAME_END__SHIFT \
0x0000001e
#define	\
ISP_MIPI_MIPI1_ICR__MRV_MIPI_ICR_CH3_FRAME_END__SHIFT \
0x0000001f

// ISP_MIPI_MIPI1_ISR
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_SYNC_FIFO_OVFLW__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_ERR_SOT__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_ERR_SOT_SYNC__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_ERR_EOT_SYNC__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_ERR_CONTROL__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_ERR_PROTOCOL__SHIFT \
0x00000014
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_ERR_ECC2__SHIFT \
	0x00000015
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_ERR_ECC1__SHIFT \
	0x00000016
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_ERR_CS__SHIFT \
	0x00000017
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_FRAME_END__SHIFT \
	0x00000018
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_FRAME_START__SHIFT \
0x00000019
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_ADD_DATA_OVERFLOW__SHIFT \
0x0000001a
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_GEN_SHORT_PACK__SHIFT \
0x0000001b
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_CH0_FRAME_END__SHIFT \
0x0000001c
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_CH1_FRAME_END__SHIFT \
0x0000001d
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_CH2_FRAME_END__SHIFT \
0x0000001e
#define	\
ISP_MIPI_MIPI1_ISR__MRV_MIPI_ISR_CH3_FRAME_END__SHIFT \
0x0000001f

// ISP_MIPI_MIPI1_CUR_DATA_ID
#define	\
ISP_MIPI_MIPI1_CUR_DATA_ID__MRV_MIPI_DATA_TYPE__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_CUR_DATA_ID__MRV_MIPI_VIRTUAL_CHANNEL__SHIFT \
0x00000006

// ISP_MIPI_MIPI1_CH0_IMG_DATA_SEL
#define	\
ISP_MIPI_MIPI1_CH0_IMG_DATA_SEL__MRV_MIPI_DATA_TYPE_SEL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_CH0_IMG_DATA_SEL__MRV_MIPI_VIRTUAL_CHANNEL_SEL__SHIFT \
0x00000006

// ISP_MIPI_MIPI1_CH1_IMG_DATA_SEL
#define	\
ISP_MIPI_MIPI1_CH1_IMG_DATA_SEL__MRV_MIPI_DATA_TYPE_SEL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_CH1_IMG_DATA_SEL__MRV_MIPI_VIRTUAL_CHANNEL_SEL__SHIFT \
0x00000006

// ISP_MIPI_MIPI1_CH2_IMG_DATA_SEL
#define	\
ISP_MIPI_MIPI1_CH2_IMG_DATA_SEL__MRV_MIPI_DATA_TYPE_SEL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_CH2_IMG_DATA_SEL__MRV_MIPI_VIRTUAL_CHANNEL_SEL__SHIFT \
0x00000006

// ISP_MIPI_MIPI1_CH3_IMG_DATA_SEL
#define	\
ISP_MIPI_MIPI1_CH3_IMG_DATA_SEL__MRV_MIPI_DATA_TYPE_SEL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_CH3_IMG_DATA_SEL__MRV_MIPI_VIRTUAL_CHANNEL_SEL__SHIFT \
0x00000006

// ISP_MIPI_MIPI1_CH0_COMPRESSED_MODE
#define	\
ISP_MIPI_MIPI1_CH0_COMPRESSED_MODE__MRV_MIPI_COMPRESS_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_CH0_COMPRESSED_MODE__MRV_MIPI_COMP_SCHEME__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_CH0_COMPRESSED_MODE__MRV_MIPI_PREDICTOR_SEL__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_CH1_COMPRESSED_MODE
#define	\
ISP_MIPI_MIPI1_CH1_COMPRESSED_MODE__MRV_MIPI_COMPRESS_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_CH1_COMPRESSED_MODE__MRV_MIPI_COMP_SCHEME__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_CH1_COMPRESSED_MODE__MRV_MIPI_PREDICTOR_SEL__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_CH2_COMPRESSED_MODE
#define	\
ISP_MIPI_MIPI1_CH2_COMPRESSED_MODE__MRV_MIPI_COMPRESS_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_CH2_COMPRESSED_MODE__MRV_MIPI_COMP_SCHEME__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_CH2_COMPRESSED_MODE__MRV_MIPI_PREDICTOR_SEL__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_CH3_COMPRESSED_MODE
#define	\
ISP_MIPI_MIPI1_CH3_COMPRESSED_MODE__MRV_MIPI_COMPRESS_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_CH3_COMPRESSED_MODE__MRV_MIPI_COMP_SCHEME__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_CH3_COMPRESSED_MODE__MRV_MIPI_PREDICTOR_SEL__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_VC0_FRAME_NUM
#define	\
ISP_MIPI_MIPI1_VC0_FRAME_NUM__MRV_MIPI_FRAME_NUM_FS__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC0_FRAME_NUM__MRV_MIPI_FRAME_NUM_FE__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC0_GEN_SHORT_DT
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X9__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XA__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XB__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XC__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XD__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XE__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XF__SHIFT \
0x00000007

// ISP_MIPI_MIPI1_VC0_GEN_SHORT_8_9
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_9__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC0_GEN_SHORT_A_B
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_A__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_B__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC0_GEN_SHORT_C_D
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_C__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_D__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC0_GEN_SHORT_E_F
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_E__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC0_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_F__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC1_FRAME_NUM
#define	\
ISP_MIPI_MIPI1_VC1_FRAME_NUM__MRV_MIPI_FRAME_NUM_FS__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC1_FRAME_NUM__MRV_MIPI_FRAME_NUM_FE__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC1_GEN_SHORT_DT
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X9__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XA__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XB__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XC__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XD__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XE__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XF__SHIFT \
0x00000007

// ISP_MIPI_MIPI1_VC1_GEN_SHORT_8_9
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_9__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC1_GEN_SHORT_A_B
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_A__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_B__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC1_GEN_SHORT_C_D
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_C__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_D__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC1_GEN_SHORT_E_F
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_E__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC1_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_F__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC2_FRAME_NUM
#define	\
ISP_MIPI_MIPI1_VC2_FRAME_NUM__MRV_MIPI_FRAME_NUM_FS__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC2_FRAME_NUM__MRV_MIPI_FRAME_NUM_FE__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC2_GEN_SHORT_DT
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X9__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XA__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XB__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XC__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XD__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XE__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XF__SHIFT \
0x00000007

// ISP_MIPI_MIPI1_VC2_GEN_SHORT_8_9
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_9__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC2_GEN_SHORT_A_B
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_A__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_B__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC2_GEN_SHORT_C_D
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_C__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_D__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC2_GEN_SHORT_E_F
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_E__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC2_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_F__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC3_FRAME_NUM
#define	\
ISP_MIPI_MIPI1_VC3_FRAME_NUM__MRV_MIPI_FRAME_NUM_FS__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC3_FRAME_NUM__MRV_MIPI_FRAME_NUM_FE__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC3_GEN_SHORT_DT
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0X9__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XA__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XB__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XC__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XD__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XE__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_DT__MRV_MIPI_GEN_SHORT_DT_0XF__SHIFT \
0x00000007

// ISP_MIPI_MIPI1_VC3_GEN_SHORT_8_9
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_8__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_8_9__MRV_MIPI_DATA_FIELD_9__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC3_GEN_SHORT_A_B
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_A__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_A_B__MRV_MIPI_DATA_FIELD_B__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC3_GEN_SHORT_C_D
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_C__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_C_D__MRV_MIPI_DATA_FIELD_D__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_VC3_GEN_SHORT_E_F
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_E__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_VC3_GEN_SHORT_E_F__MRV_MIPI_DATA_FIELD_F__SHIFT \
0x00000010

// ISP_MIPI_MIPI1_ADD_DATA_SEL1
#define	\
ISP_MIPI_MIPI1_ADD_DATA_SEL1__MRV_MIPI_ADD_DATA_SEL1__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_ADD_DATA_SEL2
#define	\
ISP_MIPI_MIPI1_ADD_DATA_SEL2__MRV_MIPI_ADD_DATA_SEL2__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_ADD_DATA_SEL3
#define	\
ISP_MIPI_MIPI1_ADD_DATA_SEL3__MRV_MIPI_ADD_DATA_SEL3__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_ADD_DATA_SEL4
#define	\
ISP_MIPI_MIPI1_ADD_DATA_SEL4__MRV_MIPI_ADD_DATA_SEL4__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_ADD_DATA_FRAME_SIZE
#define	\
ISP_MIPI_MIPI1_ADD_DATA_FRAME_SIZE__MRV_MIPI_ADD_DATA_FRAME_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_ADD_DATA_VBLANK_CNT
#define	\
ISP_MIPI_MIPI1_ADD_DATA_VBLANK_CNT__MRV_MIPI_ADD_DATA_VBLANK_CNT__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_CTRL
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_OUTFORM_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_DATA_TYPE__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_MEM_PKT_FMT__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_ONE_FRM_SHOT__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_INFORM_ENABLE__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_RGBIR_EN__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_IR_SEL__SHIFT \
	0x00000009
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_RGBIR_SWAP__SHIFT \
0x0000000b
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_IR_SWAP__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_IR_EN__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_CFG_UPD__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI0_FORM0_CTRL__MRV_FORM_GEN_CFG_UPD__SHIFT \
0x00000011

// ISP_MIPI_MIPI0_FORM0_ACQ_PROP
#define	\
ISP_MIPI_MIPI0_FORM0_ACQ_PROP__MRV_FORM_HSYNC_POL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM0_ACQ_PROP__MRV_FORM_VSYNC_POL__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM0_ACQ_PROP__MRV_FORM_FIELD_SELECTION__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM0_ACQ_PROP__MRV_FORM_FIELD_INV__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM0_ACQ_PROP__MRV_FORM_INPUT_SELECTION__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM0_ACQ_PROP__MRV_FORM_INTF_TYPE__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM0_ACQ_H_OFFS
#define	\
ISP_MIPI_MIPI0_FORM0_ACQ_H_OFFS__MRV_FORM_ACQ_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_ACQ_V_OFFS
#define	\
ISP_MIPI_MIPI0_FORM0_ACQ_V_OFFS__MRV_FORM_ACQ_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_ACQ_H_SIZE
#define	\
ISP_MIPI_MIPI0_FORM0_ACQ_H_SIZE__MRV_FORM_ACQ_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_ACQ_V_SIZE
#define	\
ISP_MIPI_MIPI0_FORM0_ACQ_V_SIZE__MRV_FORM_ACQ_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_FLAGS_SHD
#define	\
ISP_MIPI_MIPI0_FORM0_FLAGS_SHD__MRV_FORM_INFORM_FIELD__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM0_FLAGS_SHD__MRV_FORM_OUTFORM_ENABLE_SHD__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM0_FLAGS_SHD__MRV_FORM_DATA_TYPE_SHD__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM0_FLAGS_SHD__MRV_FORM_PARALLEL_VSYNC__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM0_FLAGS_SHD__MRV_FORM_PARALLEL_HSYNC__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM0_FLAGS_SHD__MRV_FORM_PARALLEL_data__SHIFT \
0x00000007

// ISP_MIPI_MIPI0_FORM0_ERR
#define	\
ISP_MIPI_MIPI0_FORM0_ERR__MRV_FORM_INFORM_SIZE_ERR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM0_ERR__MRV_FORM_OUTFORM_SIZE_ERR__SHIFT \
0x00000001

// ISP_MIPI_MIPI0_FORM0_ERR_CLR
#define	\
ISP_MIPI_MIPI0_FORM0_ERR_CLR__MRV_FORM_INFORM_SIZE_ERR_CLR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM0_ERR_CLR__MRV_FORM_OUTFORM_SIZE_ERR_CLR__SHIFT \
0x00000001

// ISP_MIPI_MIPI0_FORM0_IMSC
#define	\
ISP_MIPI_MIPI0_FORM0_IMSC__MRV_FORM_IMSC_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM0_IMSC__MRV_FORM_IMSC_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM0_IMSC__MRV_FORM_IMSC_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM0_IMSC__MRV_FORM_IMSC_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM0_IMSC__MRV_FORM_IMSC_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM0_IMSC__MRV_FORM_IMSC_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM0_IMSC__MRV_FORM_IMSC_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM0_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM0_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM0_RIS
#define	\
ISP_MIPI_MIPI0_FORM0_RIS__MRV_FORM_RIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM0_RIS__MRV_FORM_RIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM0_RIS__MRV_FORM_RIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM0_RIS__MRV_FORM_RIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM0_RIS__MRV_FORM_RIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM0_RIS__MRV_FORM_RIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM0_RIS__MRV_FORM_RIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM0_RIS__MRV_FORM_RIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM0_RIS__MRV_FORM_RIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM0_MIS
#define	\
ISP_MIPI_MIPI0_FORM0_MIS__MRV_FORM_MIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM0_MIS__MRV_FORM_MIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM0_MIS__MRV_FORM_MIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM0_MIS__MRV_FORM_MIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM0_MIS__MRV_FORM_MIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM0_MIS__MRV_FORM_MIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM0_MIS__MRV_FORM_MIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM0_MIS__MRV_FORM_MIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM0_MIS__MRV_FORM_MIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM0_ICR
#define	\
ISP_MIPI_MIPI0_FORM0_ICR__MRV_FORM_ICR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM0_ICR__MRV_FORM_ICR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM0_ICR__MRV_FORM_ICR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM0_ICR__MRV_FORM_ICR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM0_ICR__MRV_FORM_ICR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM0_ICR__MRV_FORM_ICR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM0_ICR__MRV_FORM_ICR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM0_ICR__MRV_FORM_ICR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM0_ICR__MRV_FORM_ICR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM0_ISR
#define	\
ISP_MIPI_MIPI0_FORM0_ISR__MRV_FORM_ISR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM0_ISR__MRV_FORM_ISR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM0_ISR__MRV_FORM_ISR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM0_ISR__MRV_FORM_ISR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM0_ISR__MRV_FORM_ISR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM0_ISR__MRV_FORM_ISR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM0_ISR__MRV_FORM_ISR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM0_ISR__MRV_FORM_ISR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM0_ISR__MRV_FORM_ISR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM0_OUT_H_OFFS
#define	\
ISP_MIPI_MIPI0_FORM0_OUT_H_OFFS__MRV_FORM_OUT_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_OUT_V_OFFS
#define	\
ISP_MIPI_MIPI0_FORM0_OUT_V_OFFS__MRV_FORM_OUT_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_OUT_H_SIZE
#define	\
ISP_MIPI_MIPI0_FORM0_OUT_H_SIZE__MRV_FORM_OUT_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_OUT_V_SIZE
#define	\
ISP_MIPI_MIPI0_FORM0_OUT_V_SIZE__MRV_FORM_OUT_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_OUT_H_OFFS_SHD
#define	\
ISP_MIPI_MIPI0_FORM0_OUT_H_OFFS_SHD__MRV_FORM_OUT_H_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_OUT_V_OFFS_SHD
#define	\
ISP_MIPI_MIPI0_FORM0_OUT_V_OFFS_SHD__MRV_FORM_OUT_V_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_OUT_H_SIZE_SHD
#define	\
ISP_MIPI_MIPI0_FORM0_OUT_H_SIZE_SHD__MRV_FORM_OUT_H_SIZE_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM0_OUT_V_SIZE_SHD
#define	\
ISP_MIPI_MIPI0_FORM0_OUT_V_SIZE_SHD__MRV_FORM_OUT_V_SIZE_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_CTRL
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_OUTFORM_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_DATA_TYPE__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_MEM_PKT_FMT__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_ONE_FRM_SHOT__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_INFORM_ENABLE__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_RGBIR_EN__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_IR_SEL__SHIFT \
	0x00000009
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_RGBIR_SWAP__SHIFT \
0x0000000b
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_IR_SWAP__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_IR_EN__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_CFG_UPD__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI0_FORM1_CTRL__MRV_FORM_GEN_CFG_UPD__SHIFT \
0x00000011

// ISP_MIPI_MIPI0_FORM1_ACQ_PROP
#define	\
ISP_MIPI_MIPI0_FORM1_ACQ_PROP__MRV_FORM_HSYNC_POL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM1_ACQ_PROP__MRV_FORM_VSYNC_POL__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM1_ACQ_PROP__MRV_FORM_FIELD_SELECTION__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM1_ACQ_PROP__MRV_FORM_FIELD_INV__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM1_ACQ_PROP__MRV_FORM_INPUT_SELECTION__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM1_ACQ_PROP__MRV_FORM_INTF_TYPE__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM1_ACQ_H_OFFS
#define	\
ISP_MIPI_MIPI0_FORM1_ACQ_H_OFFS__MRV_FORM_ACQ_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_ACQ_V_OFFS
#define	\
ISP_MIPI_MIPI0_FORM1_ACQ_V_OFFS__MRV_FORM_ACQ_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_ACQ_H_SIZE
#define	\
ISP_MIPI_MIPI0_FORM1_ACQ_H_SIZE__MRV_FORM_ACQ_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_ACQ_V_SIZE
#define	\
ISP_MIPI_MIPI0_FORM1_ACQ_V_SIZE__MRV_FORM_ACQ_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_FLAGS_SHD
#define	\
ISP_MIPI_MIPI0_FORM1_FLAGS_SHD__MRV_FORM_INFORM_FIELD__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM1_FLAGS_SHD__MRV_FORM_OUTFORM_ENABLE_SHD__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM1_FLAGS_SHD__MRV_FORM_DATA_TYPE_SHD__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM1_FLAGS_SHD__MRV_FORM_PARALLEL_VSYNC__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM1_FLAGS_SHD__MRV_FORM_PARALLEL_HSYNC__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM1_FLAGS_SHD__MRV_FORM_PARALLEL_data__SHIFT \
0x00000007

// ISP_MIPI_MIPI0_FORM1_ERR
#define	\
ISP_MIPI_MIPI0_FORM1_ERR__MRV_FORM_INFORM_SIZE_ERR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM1_ERR__MRV_FORM_OUTFORM_SIZE_ERR__SHIFT \
0x00000001

// ISP_MIPI_MIPI0_FORM1_ERR_CLR
#define	\
ISP_MIPI_MIPI0_FORM1_ERR_CLR__MRV_FORM_INFORM_SIZE_ERR_CLR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM1_ERR_CLR__MRV_FORM_OUTFORM_SIZE_ERR_CLR__SHIFT \
0x00000001

// ISP_MIPI_MIPI0_FORM1_IMSC
#define	\
ISP_MIPI_MIPI0_FORM1_IMSC__MRV_FORM_IMSC_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM1_IMSC__MRV_FORM_IMSC_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM1_IMSC__MRV_FORM_IMSC_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM1_IMSC__MRV_FORM_IMSC_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM1_IMSC__MRV_FORM_IMSC_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM1_IMSC__MRV_FORM_IMSC_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM1_IMSC__MRV_FORM_IMSC_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM1_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM1_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM1_RIS
#define	\
ISP_MIPI_MIPI0_FORM1_RIS__MRV_FORM_RIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM1_RIS__MRV_FORM_RIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM1_RIS__MRV_FORM_RIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM1_RIS__MRV_FORM_RIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM1_RIS__MRV_FORM_RIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM1_RIS__MRV_FORM_RIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM1_RIS__MRV_FORM_RIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM1_RIS__MRV_FORM_RIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM1_RIS__MRV_FORM_RIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM1_MIS
#define	\
ISP_MIPI_MIPI0_FORM1_MIS__MRV_FORM_MIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM1_MIS__MRV_FORM_MIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM1_MIS__MRV_FORM_MIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM1_MIS__MRV_FORM_MIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM1_MIS__MRV_FORM_MIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM1_MIS__MRV_FORM_MIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM1_MIS__MRV_FORM_MIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM1_MIS__MRV_FORM_MIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM1_MIS__MRV_FORM_MIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM1_ICR
#define	\
ISP_MIPI_MIPI0_FORM1_ICR__MRV_FORM_ICR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM1_ICR__MRV_FORM_ICR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM1_ICR__MRV_FORM_ICR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM1_ICR__MRV_FORM_ICR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM1_ICR__MRV_FORM_ICR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM1_ICR__MRV_FORM_ICR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM1_ICR__MRV_FORM_ICR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM1_ICR__MRV_FORM_ICR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM1_ICR__MRV_FORM_ICR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM1_ISR
#define	\
ISP_MIPI_MIPI0_FORM1_ISR__MRV_FORM_ISR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM1_ISR__MRV_FORM_ISR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM1_ISR__MRV_FORM_ISR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM1_ISR__MRV_FORM_ISR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM1_ISR__MRV_FORM_ISR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM1_ISR__MRV_FORM_ISR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM1_ISR__MRV_FORM_ISR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM1_ISR__MRV_FORM_ISR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM1_ISR__MRV_FORM_ISR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM1_OUT_H_OFFS
#define	\
ISP_MIPI_MIPI0_FORM1_OUT_H_OFFS__MRV_FORM_OUT_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_OUT_V_OFFS
#define	\
ISP_MIPI_MIPI0_FORM1_OUT_V_OFFS__MRV_FORM_OUT_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_OUT_H_SIZE
#define	\
ISP_MIPI_MIPI0_FORM1_OUT_H_SIZE__MRV_FORM_OUT_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_OUT_V_SIZE
#define	\
ISP_MIPI_MIPI0_FORM1_OUT_V_SIZE__MRV_FORM_OUT_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_OUT_H_OFFS_SHD
#define	\
ISP_MIPI_MIPI0_FORM1_OUT_H_OFFS_SHD__MRV_FORM_OUT_H_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_OUT_V_OFFS_SHD
#define	\
ISP_MIPI_MIPI0_FORM1_OUT_V_OFFS_SHD__MRV_FORM_OUT_V_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_OUT_H_SIZE_SHD
#define	\
ISP_MIPI_MIPI0_FORM1_OUT_H_SIZE_SHD__MRV_FORM_OUT_H_SIZE_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM1_OUT_V_SIZE_SHD
#define	\
ISP_MIPI_MIPI0_FORM1_OUT_V_SIZE_SHD__MRV_FORM_OUT_V_SIZE_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_CTRL
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_OUTFORM_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_DATA_TYPE__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_MEM_PKT_FMT__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_ONE_FRM_SHOT__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_INFORM_ENABLE__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_RGBIR_EN__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_IR_SEL__SHIFT \
	0x00000009
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_RGBIR_SWAP__SHIFT \
0x0000000b
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_IR_SWAP__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_IR_EN__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_CFG_UPD__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI0_FORM2_CTRL__MRV_FORM_GEN_CFG_UPD__SHIFT \
0x00000011

// ISP_MIPI_MIPI0_FORM2_ACQ_PROP
#define	\
ISP_MIPI_MIPI0_FORM2_ACQ_PROP__MRV_FORM_HSYNC_POL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM2_ACQ_PROP__MRV_FORM_VSYNC_POL__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM2_ACQ_PROP__MRV_FORM_FIELD_SELECTION__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM2_ACQ_PROP__MRV_FORM_FIELD_INV__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM2_ACQ_PROP__MRV_FORM_INPUT_SELECTION__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM2_ACQ_PROP__MRV_FORM_INTF_TYPE__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM2_ACQ_H_OFFS
#define	\
ISP_MIPI_MIPI0_FORM2_ACQ_H_OFFS__MRV_FORM_ACQ_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_ACQ_V_OFFS
#define	\
ISP_MIPI_MIPI0_FORM2_ACQ_V_OFFS__MRV_FORM_ACQ_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_ACQ_H_SIZE
#define	\
ISP_MIPI_MIPI0_FORM2_ACQ_H_SIZE__MRV_FORM_ACQ_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_ACQ_V_SIZE
#define	\
ISP_MIPI_MIPI0_FORM2_ACQ_V_SIZE__MRV_FORM_ACQ_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_FLAGS_SHD
#define	\
ISP_MIPI_MIPI0_FORM2_FLAGS_SHD__MRV_FORM_INFORM_FIELD__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM2_FLAGS_SHD__MRV_FORM_OUTFORM_ENABLE_SHD__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM2_FLAGS_SHD__MRV_FORM_DATA_TYPE_SHD__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM2_FLAGS_SHD__MRV_FORM_PARALLEL_VSYNC__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM2_FLAGS_SHD__MRV_FORM_PARALLEL_HSYNC__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM2_FLAGS_SHD__MRV_FORM_PARALLEL_data__SHIFT \
0x00000007

// ISP_MIPI_MIPI0_FORM2_ERR
#define	\
ISP_MIPI_MIPI0_FORM2_ERR__MRV_FORM_INFORM_SIZE_ERR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM2_ERR__MRV_FORM_OUTFORM_SIZE_ERR__SHIFT \
0x00000001

// ISP_MIPI_MIPI0_FORM2_ERR_CLR
#define	\
ISP_MIPI_MIPI0_FORM2_ERR_CLR__MRV_FORM_INFORM_SIZE_ERR_CLR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM2_ERR_CLR__MRV_FORM_OUTFORM_SIZE_ERR_CLR__SHIFT \
0x00000001

// ISP_MIPI_MIPI0_FORM2_IMSC
#define	\
ISP_MIPI_MIPI0_FORM2_IMSC__MRV_FORM_IMSC_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM2_IMSC__MRV_FORM_IMSC_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM2_IMSC__MRV_FORM_IMSC_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM2_IMSC__MRV_FORM_IMSC_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM2_IMSC__MRV_FORM_IMSC_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM2_IMSC__MRV_FORM_IMSC_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM2_IMSC__MRV_FORM_IMSC_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM2_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM2_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM2_RIS
#define	\
ISP_MIPI_MIPI0_FORM2_RIS__MRV_FORM_RIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM2_RIS__MRV_FORM_RIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM2_RIS__MRV_FORM_RIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM2_RIS__MRV_FORM_RIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM2_RIS__MRV_FORM_RIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM2_RIS__MRV_FORM_RIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM2_RIS__MRV_FORM_RIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM2_RIS__MRV_FORM_RIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM2_RIS__MRV_FORM_RIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM2_MIS
#define	\
ISP_MIPI_MIPI0_FORM2_MIS__MRV_FORM_MIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM2_MIS__MRV_FORM_MIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM2_MIS__MRV_FORM_MIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM2_MIS__MRV_FORM_MIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM2_MIS__MRV_FORM_MIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM2_MIS__MRV_FORM_MIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM2_MIS__MRV_FORM_MIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM2_MIS__MRV_FORM_MIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM2_MIS__MRV_FORM_MIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM2_ICR
#define	\
ISP_MIPI_MIPI0_FORM2_ICR__MRV_FORM_ICR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM2_ICR__MRV_FORM_ICR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM2_ICR__MRV_FORM_ICR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM2_ICR__MRV_FORM_ICR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM2_ICR__MRV_FORM_ICR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM2_ICR__MRV_FORM_ICR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM2_ICR__MRV_FORM_ICR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM2_ICR__MRV_FORM_ICR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM2_ICR__MRV_FORM_ICR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM2_ISR
#define	\
ISP_MIPI_MIPI0_FORM2_ISR__MRV_FORM_ISR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI0_FORM2_ISR__MRV_FORM_ISR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI0_FORM2_ISR__MRV_FORM_ISR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI0_FORM2_ISR__MRV_FORM_ISR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI0_FORM2_ISR__MRV_FORM_ISR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI0_FORM2_ISR__MRV_FORM_ISR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI0_FORM2_ISR__MRV_FORM_ISR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI0_FORM2_ISR__MRV_FORM_ISR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI0_FORM2_ISR__MRV_FORM_ISR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI0_FORM2_OUT_H_OFFS
#define	\
ISP_MIPI_MIPI0_FORM2_OUT_H_OFFS__MRV_FORM_OUT_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_OUT_V_OFFS
#define	\
ISP_MIPI_MIPI0_FORM2_OUT_V_OFFS__MRV_FORM_OUT_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_OUT_H_SIZE
#define	\
ISP_MIPI_MIPI0_FORM2_OUT_H_SIZE__MRV_FORM_OUT_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_OUT_V_SIZE
#define	\
ISP_MIPI_MIPI0_FORM2_OUT_V_SIZE__MRV_FORM_OUT_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_OUT_H_OFFS_SHD
#define	\
ISP_MIPI_MIPI0_FORM2_OUT_H_OFFS_SHD__MRV_FORM_OUT_H_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_OUT_V_OFFS_SHD
#define	\
ISP_MIPI_MIPI0_FORM2_OUT_V_OFFS_SHD__MRV_FORM_OUT_V_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_OUT_H_SIZE_SHD
#define	\
ISP_MIPI_MIPI0_FORM2_OUT_H_SIZE_SHD__MRV_FORM_OUT_H_SIZE_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI0_FORM2_OUT_V_SIZE_SHD
#define	\
ISP_MIPI_MIPI0_FORM2_OUT_V_SIZE_SHD__MRV_FORM_OUT_V_SIZE_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_CTRL
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_OUTFORM_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_DATA_TYPE__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_MEM_PKT_FMT__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_ONE_FRM_SHOT__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_INFORM_ENABLE__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_RGBIR_EN__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_IR_SEL__SHIFT \
	0x00000009
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_RGBIR_SWAP__SHIFT \
0x0000000b
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_IR_SWAP__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_IR_EN__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_CFG_UPD__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI1_FORM0_CTRL__MRV_FORM_GEN_CFG_UPD__SHIFT \
0x00000011

// ISP_MIPI_MIPI1_FORM0_ACQ_PROP
#define	\
ISP_MIPI_MIPI1_FORM0_ACQ_PROP__MRV_FORM_HSYNC_POL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM0_ACQ_PROP__MRV_FORM_VSYNC_POL__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM0_ACQ_PROP__MRV_FORM_FIELD_SELECTION__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM0_ACQ_PROP__MRV_FORM_FIELD_INV__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM0_ACQ_PROP__MRV_FORM_INPUT_SELECTION__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM0_ACQ_PROP__MRV_FORM_INTF_TYPE__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM0_ACQ_H_OFFS
#define	\
ISP_MIPI_MIPI1_FORM0_ACQ_H_OFFS__MRV_FORM_ACQ_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_ACQ_V_OFFS
#define	\
ISP_MIPI_MIPI1_FORM0_ACQ_V_OFFS__MRV_FORM_ACQ_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_ACQ_H_SIZE
#define	\
ISP_MIPI_MIPI1_FORM0_ACQ_H_SIZE__MRV_FORM_ACQ_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_ACQ_V_SIZE
#define	\
ISP_MIPI_MIPI1_FORM0_ACQ_V_SIZE__MRV_FORM_ACQ_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_FLAGS_SHD
#define	\
ISP_MIPI_MIPI1_FORM0_FLAGS_SHD__MRV_FORM_INFORM_FIELD__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM0_FLAGS_SHD__MRV_FORM_OUTFORM_ENABLE_SHD__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM0_FLAGS_SHD__MRV_FORM_DATA_TYPE_SHD__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM0_FLAGS_SHD__MRV_FORM_PARALLEL_VSYNC__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM0_FLAGS_SHD__MRV_FORM_PARALLEL_HSYNC__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM0_FLAGS_SHD__MRV_FORM_PARALLEL_data__SHIFT \
0x00000007

// ISP_MIPI_MIPI1_FORM0_ERR
#define	\
ISP_MIPI_MIPI1_FORM0_ERR__MRV_FORM_INFORM_SIZE_ERR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM0_ERR__MRV_FORM_OUTFORM_SIZE_ERR__SHIFT \
0x00000001

// ISP_MIPI_MIPI1_FORM0_ERR_CLR
#define	\
ISP_MIPI_MIPI1_FORM0_ERR_CLR__MRV_FORM_INFORM_SIZE_ERR_CLR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM0_ERR_CLR__MRV_FORM_OUTFORM_SIZE_ERR_CLR__SHIFT \
0x00000001

// ISP_MIPI_MIPI1_FORM0_IMSC
#define	\
ISP_MIPI_MIPI1_FORM0_IMSC__MRV_FORM_IMSC_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM0_IMSC__MRV_FORM_IMSC_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM0_IMSC__MRV_FORM_IMSC_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM0_IMSC__MRV_FORM_IMSC_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM0_IMSC__MRV_FORM_IMSC_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM0_IMSC__MRV_FORM_IMSC_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM0_IMSC__MRV_FORM_IMSC_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM0_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM0_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM0_RIS
#define	\
ISP_MIPI_MIPI1_FORM0_RIS__MRV_FORM_RIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM0_RIS__MRV_FORM_RIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM0_RIS__MRV_FORM_RIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM0_RIS__MRV_FORM_RIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM0_RIS__MRV_FORM_RIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM0_RIS__MRV_FORM_RIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM0_RIS__MRV_FORM_RIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM0_RIS__MRV_FORM_RIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM0_RIS__MRV_FORM_RIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM0_MIS
#define	\
ISP_MIPI_MIPI1_FORM0_MIS__MRV_FORM_MIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM0_MIS__MRV_FORM_MIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM0_MIS__MRV_FORM_MIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM0_MIS__MRV_FORM_MIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM0_MIS__MRV_FORM_MIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM0_MIS__MRV_FORM_MIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM0_MIS__MRV_FORM_MIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM0_MIS__MRV_FORM_MIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM0_MIS__MRV_FORM_MIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM0_ICR
#define	\
ISP_MIPI_MIPI1_FORM0_ICR__MRV_FORM_ICR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM0_ICR__MRV_FORM_ICR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM0_ICR__MRV_FORM_ICR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM0_ICR__MRV_FORM_ICR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM0_ICR__MRV_FORM_ICR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM0_ICR__MRV_FORM_ICR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM0_ICR__MRV_FORM_ICR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM0_ICR__MRV_FORM_ICR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM0_ICR__MRV_FORM_ICR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM0_ISR
#define	\
ISP_MIPI_MIPI1_FORM0_ISR__MRV_FORM_ISR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM0_ISR__MRV_FORM_ISR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM0_ISR__MRV_FORM_ISR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM0_ISR__MRV_FORM_ISR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM0_ISR__MRV_FORM_ISR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM0_ISR__MRV_FORM_ISR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM0_ISR__MRV_FORM_ISR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM0_ISR__MRV_FORM_ISR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM0_ISR__MRV_FORM_ISR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM0_OUT_H_OFFS
#define	\
ISP_MIPI_MIPI1_FORM0_OUT_H_OFFS__MRV_FORM_OUT_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_OUT_V_OFFS
#define	\
ISP_MIPI_MIPI1_FORM0_OUT_V_OFFS__MRV_FORM_OUT_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_OUT_H_SIZE
#define	\
ISP_MIPI_MIPI1_FORM0_OUT_H_SIZE__MRV_FORM_OUT_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_OUT_V_SIZE
#define	\
ISP_MIPI_MIPI1_FORM0_OUT_V_SIZE__MRV_FORM_OUT_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_OUT_H_OFFS_SHD
#define	\
ISP_MIPI_MIPI1_FORM0_OUT_H_OFFS_SHD__MRV_FORM_OUT_H_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_OUT_V_OFFS_SHD
#define	\
ISP_MIPI_MIPI1_FORM0_OUT_V_OFFS_SHD__MRV_FORM_OUT_V_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_OUT_H_SIZE_SHD
#define	\
ISP_MIPI_MIPI1_FORM0_OUT_H_SIZE_SHD__MRV_FORM_OUT_H_SIZE_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM0_OUT_V_SIZE_SHD
#define	\
ISP_MIPI_MIPI1_FORM0_OUT_V_SIZE_SHD__MRV_FORM_OUT_V_SIZE_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_CTRL
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_OUTFORM_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_DATA_TYPE__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_MEM_PKT_FMT__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_ONE_FRM_SHOT__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_INFORM_ENABLE__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_RGBIR_EN__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_IR_SEL__SHIFT \
	0x00000009
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_RGBIR_SWAP__SHIFT \
0x0000000b
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_IR_SWAP__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_IR_EN__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_CFG_UPD__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI1_FORM1_CTRL__MRV_FORM_GEN_CFG_UPD__SHIFT \
0x00000011

// ISP_MIPI_MIPI1_FORM1_ACQ_PROP
#define	\
ISP_MIPI_MIPI1_FORM1_ACQ_PROP__MRV_FORM_HSYNC_POL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM1_ACQ_PROP__MRV_FORM_VSYNC_POL__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM1_ACQ_PROP__MRV_FORM_FIELD_SELECTION__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM1_ACQ_PROP__MRV_FORM_FIELD_INV__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM1_ACQ_PROP__MRV_FORM_INPUT_SELECTION__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM1_ACQ_PROP__MRV_FORM_INTF_TYPE__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM1_ACQ_H_OFFS
#define	\
ISP_MIPI_MIPI1_FORM1_ACQ_H_OFFS__MRV_FORM_ACQ_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_ACQ_V_OFFS
#define	\
ISP_MIPI_MIPI1_FORM1_ACQ_V_OFFS__MRV_FORM_ACQ_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_ACQ_H_SIZE
#define	\
ISP_MIPI_MIPI1_FORM1_ACQ_H_SIZE__MRV_FORM_ACQ_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_ACQ_V_SIZE
#define	\
ISP_MIPI_MIPI1_FORM1_ACQ_V_SIZE__MRV_FORM_ACQ_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_FLAGS_SHD
#define	\
ISP_MIPI_MIPI1_FORM1_FLAGS_SHD__MRV_FORM_INFORM_FIELD__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM1_FLAGS_SHD__MRV_FORM_OUTFORM_ENABLE_SHD__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM1_FLAGS_SHD__MRV_FORM_DATA_TYPE_SHD__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM1_FLAGS_SHD__MRV_FORM_PARALLEL_VSYNC__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM1_FLAGS_SHD__MRV_FORM_PARALLEL_HSYNC__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM1_FLAGS_SHD__MRV_FORM_PARALLEL_data__SHIFT \
0x00000007

// ISP_MIPI_MIPI1_FORM1_ERR
#define	\
ISP_MIPI_MIPI1_FORM1_ERR__MRV_FORM_INFORM_SIZE_ERR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM1_ERR__MRV_FORM_OUTFORM_SIZE_ERR__SHIFT \
0x00000001

// ISP_MIPI_MIPI1_FORM1_ERR_CLR
#define	\
ISP_MIPI_MIPI1_FORM1_ERR_CLR__MRV_FORM_INFORM_SIZE_ERR_CLR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM1_ERR_CLR__MRV_FORM_OUTFORM_SIZE_ERR_CLR__SHIFT \
0x00000001

// ISP_MIPI_MIPI1_FORM1_IMSC
#define	\
ISP_MIPI_MIPI1_FORM1_IMSC__MRV_FORM_IMSC_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM1_IMSC__MRV_FORM_IMSC_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM1_IMSC__MRV_FORM_IMSC_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM1_IMSC__MRV_FORM_IMSC_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM1_IMSC__MRV_FORM_IMSC_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM1_IMSC__MRV_FORM_IMSC_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM1_IMSC__MRV_FORM_IMSC_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM1_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM1_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM1_RIS
#define	\
ISP_MIPI_MIPI1_FORM1_RIS__MRV_FORM_RIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM1_RIS__MRV_FORM_RIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM1_RIS__MRV_FORM_RIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM1_RIS__MRV_FORM_RIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM1_RIS__MRV_FORM_RIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM1_RIS__MRV_FORM_RIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM1_RIS__MRV_FORM_RIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM1_RIS__MRV_FORM_RIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM1_RIS__MRV_FORM_RIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM1_MIS
#define	\
ISP_MIPI_MIPI1_FORM1_MIS__MRV_FORM_MIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM1_MIS__MRV_FORM_MIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM1_MIS__MRV_FORM_MIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM1_MIS__MRV_FORM_MIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM1_MIS__MRV_FORM_MIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM1_MIS__MRV_FORM_MIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM1_MIS__MRV_FORM_MIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM1_MIS__MRV_FORM_MIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM1_MIS__MRV_FORM_MIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM1_ICR
#define	\
ISP_MIPI_MIPI1_FORM1_ICR__MRV_FORM_ICR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM1_ICR__MRV_FORM_ICR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM1_ICR__MRV_FORM_ICR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM1_ICR__MRV_FORM_ICR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM1_ICR__MRV_FORM_ICR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM1_ICR__MRV_FORM_ICR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM1_ICR__MRV_FORM_ICR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM1_ICR__MRV_FORM_ICR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM1_ICR__MRV_FORM_ICR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM1_ISR
#define	\
ISP_MIPI_MIPI1_FORM1_ISR__MRV_FORM_ISR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM1_ISR__MRV_FORM_ISR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM1_ISR__MRV_FORM_ISR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM1_ISR__MRV_FORM_ISR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM1_ISR__MRV_FORM_ISR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM1_ISR__MRV_FORM_ISR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM1_ISR__MRV_FORM_ISR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM1_ISR__MRV_FORM_ISR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM1_ISR__MRV_FORM_ISR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM1_OUT_H_OFFS
#define	\
ISP_MIPI_MIPI1_FORM1_OUT_H_OFFS__MRV_FORM_OUT_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_OUT_V_OFFS
#define	\
ISP_MIPI_MIPI1_FORM1_OUT_V_OFFS__MRV_FORM_OUT_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_OUT_H_SIZE
#define	\
ISP_MIPI_MIPI1_FORM1_OUT_H_SIZE__MRV_FORM_OUT_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_OUT_V_SIZE
#define	\
ISP_MIPI_MIPI1_FORM1_OUT_V_SIZE__MRV_FORM_OUT_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_OUT_H_OFFS_SHD
#define	\
ISP_MIPI_MIPI1_FORM1_OUT_H_OFFS_SHD__MRV_FORM_OUT_H_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_OUT_V_OFFS_SHD
#define	\
ISP_MIPI_MIPI1_FORM1_OUT_V_OFFS_SHD__MRV_FORM_OUT_V_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_OUT_H_SIZE_SHD
#define	\
ISP_MIPI_MIPI1_FORM1_OUT_H_SIZE_SHD__MRV_FORM_OUT_H_SIZE_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM1_OUT_V_SIZE_SHD
#define	\
ISP_MIPI_MIPI1_FORM1_OUT_V_SIZE_SHD__MRV_FORM_OUT_V_SIZE_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_CTRL
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_OUTFORM_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_DATA_TYPE__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_MEM_PKT_FMT__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_ONE_FRM_SHOT__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_INFORM_ENABLE__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_RGBIR_EN__SHIFT \
0x00000008
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_IR_SEL__SHIFT \
	0x00000009
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_RGBIR_SWAP__SHIFT \
0x0000000b
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_IR_SWAP__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_IR_EN__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_CFG_UPD__SHIFT \
0x00000010
#define	\
ISP_MIPI_MIPI1_FORM2_CTRL__MRV_FORM_GEN_CFG_UPD__SHIFT \
0x00000011

// ISP_MIPI_MIPI1_FORM2_ACQ_PROP
#define	\
ISP_MIPI_MIPI1_FORM2_ACQ_PROP__MRV_FORM_HSYNC_POL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM2_ACQ_PROP__MRV_FORM_VSYNC_POL__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM2_ACQ_PROP__MRV_FORM_FIELD_SELECTION__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM2_ACQ_PROP__MRV_FORM_FIELD_INV__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM2_ACQ_PROP__MRV_FORM_INPUT_SELECTION__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM2_ACQ_PROP__MRV_FORM_INTF_TYPE__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM2_ACQ_H_OFFS
#define	\
ISP_MIPI_MIPI1_FORM2_ACQ_H_OFFS__MRV_FORM_ACQ_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_ACQ_V_OFFS
#define	\
ISP_MIPI_MIPI1_FORM2_ACQ_V_OFFS__MRV_FORM_ACQ_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_ACQ_H_SIZE
#define	\
ISP_MIPI_MIPI1_FORM2_ACQ_H_SIZE__MRV_FORM_ACQ_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_ACQ_V_SIZE
#define	\
ISP_MIPI_MIPI1_FORM2_ACQ_V_SIZE__MRV_FORM_ACQ_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_FLAGS_SHD
#define	\
ISP_MIPI_MIPI1_FORM2_FLAGS_SHD__MRV_FORM_INFORM_FIELD__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM2_FLAGS_SHD__MRV_FORM_OUTFORM_ENABLE_SHD__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM2_FLAGS_SHD__MRV_FORM_DATA_TYPE_SHD__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM2_FLAGS_SHD__MRV_FORM_PARALLEL_VSYNC__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM2_FLAGS_SHD__MRV_FORM_PARALLEL_HSYNC__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM2_FLAGS_SHD__MRV_FORM_PARALLEL_data__SHIFT \
0x00000007

// ISP_MIPI_MIPI1_FORM2_ERR
#define	\
ISP_MIPI_MIPI1_FORM2_ERR__MRV_FORM_INFORM_SIZE_ERR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM2_ERR__MRV_FORM_OUTFORM_SIZE_ERR__SHIFT \
0x00000001

// ISP_MIPI_MIPI1_FORM2_ERR_CLR
#define	\
ISP_MIPI_MIPI1_FORM2_ERR_CLR__MRV_FORM_INFORM_SIZE_ERR_CLR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM2_ERR_CLR__MRV_FORM_OUTFORM_SIZE_ERR_CLR__SHIFT \
0x00000001

// ISP_MIPI_MIPI1_FORM2_IMSC
#define	\
ISP_MIPI_MIPI1_FORM2_IMSC__MRV_FORM_IMSC_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM2_IMSC__MRV_FORM_IMSC_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM2_IMSC__MRV_FORM_IMSC_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM2_IMSC__MRV_FORM_IMSC_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM2_IMSC__MRV_FORM_IMSC_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM2_IMSC__MRV_FORM_IMSC_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM2_IMSC__MRV_FORM_IMSC_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM2_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM2_IMSC__MRV_FORM_IMSC_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM2_RIS
#define	\
ISP_MIPI_MIPI1_FORM2_RIS__MRV_FORM_RIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM2_RIS__MRV_FORM_RIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM2_RIS__MRV_FORM_RIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM2_RIS__MRV_FORM_RIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM2_RIS__MRV_FORM_RIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM2_RIS__MRV_FORM_RIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM2_RIS__MRV_FORM_RIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM2_RIS__MRV_FORM_RIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM2_RIS__MRV_FORM_RIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM2_MIS
#define	\
ISP_MIPI_MIPI1_FORM2_MIS__MRV_FORM_MIS_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM2_MIS__MRV_FORM_MIS_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM2_MIS__MRV_FORM_MIS_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM2_MIS__MRV_FORM_MIS_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM2_MIS__MRV_FORM_MIS_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM2_MIS__MRV_FORM_MIS_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM2_MIS__MRV_FORM_MIS_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM2_MIS__MRV_FORM_MIS_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM2_MIS__MRV_FORM_MIS_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM2_ICR
#define	\
ISP_MIPI_MIPI1_FORM2_ICR__MRV_FORM_ICR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM2_ICR__MRV_FORM_ICR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM2_ICR__MRV_FORM_ICR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM2_ICR__MRV_FORM_ICR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM2_ICR__MRV_FORM_ICR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM2_ICR__MRV_FORM_ICR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM2_ICR__MRV_FORM_ICR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM2_ICR__MRV_FORM_ICR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM2_ICR__MRV_FORM_ICR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM2_ISR
#define	\
ISP_MIPI_MIPI1_FORM2_ISR__MRV_FORM_ISR_INFORM_H_START__SHIFT \
0x00000000
#define	\
ISP_MIPI_MIPI1_FORM2_ISR__MRV_FORM_ISR_INFORM_V_START__SHIFT \
0x00000001
#define	\
ISP_MIPI_MIPI1_FORM2_ISR__MRV_FORM_ISR_INFORM_SIZE_ERR__SHIFT \
0x00000002
#define	\
ISP_MIPI_MIPI1_FORM2_ISR__MRV_FORM_ISR_INFORM_FRAME_START__SHIFT \
0x00000003
#define	\
ISP_MIPI_MIPI1_FORM2_ISR__MRV_FORM_ISR_INFORM_FRAME_END__SHIFT \
0x00000004
#define	\
ISP_MIPI_MIPI1_FORM2_ISR__MRV_FORM_ISR_INFORM_OFF__SHIFT \
0x00000005
#define	\
ISP_MIPI_MIPI1_FORM2_ISR__MRV_FORM_ISR_OUTFORM_SIZE_ERR__SHIFT \
0x00000006
#define	\
ISP_MIPI_MIPI1_FORM2_ISR__MRV_FORM_ISR_OUTFORM_FRAME_START__SHIFT \
0x00000007
#define	\
ISP_MIPI_MIPI1_FORM2_ISR__MRV_FORM_ISR_OUTFORM_FRAME_END__SHIFT \
0x00000008

// ISP_MIPI_MIPI1_FORM2_OUT_H_OFFS
#define	\
ISP_MIPI_MIPI1_FORM2_OUT_H_OFFS__MRV_FORM_OUT_H_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_OUT_V_OFFS
#define	\
ISP_MIPI_MIPI1_FORM2_OUT_V_OFFS__MRV_FORM_OUT_V_OFFS__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_OUT_H_SIZE
#define	\
ISP_MIPI_MIPI1_FORM2_OUT_H_SIZE__MRV_FORM_OUT_H_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_OUT_V_SIZE
#define	\
ISP_MIPI_MIPI1_FORM2_OUT_V_SIZE__MRV_FORM_OUT_V_SIZE__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_OUT_H_OFFS_SHD
#define	\
ISP_MIPI_MIPI1_FORM2_OUT_H_OFFS_SHD__MRV_FORM_OUT_H_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_OUT_V_OFFS_SHD
#define	\
ISP_MIPI_MIPI1_FORM2_OUT_V_OFFS_SHD__MRV_FORM_OUT_V_OFFS_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_OUT_H_SIZE_SHD
#define	\
ISP_MIPI_MIPI1_FORM2_OUT_H_SIZE_SHD__MRV_FORM_OUT_H_SIZE_SHD__SHIFT \
0x00000000

// ISP_MIPI_MIPI1_FORM2_OUT_V_SIZE_SHD
#define	\
ISP_MIPI_MIPI1_FORM2_OUT_V_SIZE_SHD__MRV_FORM_OUT_V_SIZE_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CTRL
#define	\
ISP_CORE_MI_MP_CTRL__MRV_MI_PATH_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_CTRL__MRV_MI_MIPI_SEL__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_MP_CTRL__MRV_MI_ISP_AUTO_UPD__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_MP_CTRL__MRV_MI_BYTE_SWAP__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_MP_CTRL__MRV_MI_UV_SWAP__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_MP_CTRL__MRV_MI_YUV_FORMAT__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_MP_CTRL__MRV_MI_BURST_LEN_LUM__SHIFT \
	0x00000010
#define	\
ISP_CORE_MI_MP_CTRL__MRV_MI_BURST_LEN_CHROM__SHIFT \
0x00000012
#define	\
ISP_CORE_MI_MP_CTRL__MRV_MI_INIT_BASE_EN__SHIFT \
	0x00000014
#define	\
ISP_CORE_MI_MP_CTRL__MRV_MI_ISP_WRITE_FORMAT__SHIFT \
0x00000016

// ISP_CORE_MI_MP_CTRL2
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_AUTO_UPD_MCH0__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_AUTO_UPD_MCH1__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_AUTO_UPD_MCH2__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_MODE_8BIT_MCH0__SHIFT \
0x00000004
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_MODE_8BIT_MCH1__SHIFT \
0x00000005
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_MODE_8BIT_MCH2__SHIFT \
0x00000006
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_BURST_LEN_MCH0__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_BURST_LEN_MCH1__SHIFT \
0x0000000a
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_BURST_LEN_MCH2__SHIFT \
0x0000000c
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_INIT_BASE_EN_MCH0__SHIFT \
0x00000010
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_INIT_BASE_EN_MCH1__SHIFT \
0x00000011
#define	\
ISP_CORE_MI_MP_CTRL2__MRV_MI_INIT_BASE_EN_MCH2__SHIFT \
0x00000012

// ISP_CORE_MI_MP_INIT
#define	\
ISP_CORE_MI_MP_INIT__MRV_MI_CFG_UPD__SHIFT \
	0x00000004

// ISP_CORE_MI_MP_INIT2
#define	\
ISP_CORE_MI_MP_INIT2__MRV_MI_CFG_UPD_MCH0__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_INIT2__MRV_MI_CFG_UPD_MCH1__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_MP_INIT2__MRV_MI_CFG_UPD_MCH2__SHIFT \
	0x00000002

// ISP_CORE_MI_MP_Y_BASE_AD_INIT
#define	\
ISP_CORE_MI_MP_Y_BASE_AD_INIT__MRV_MI_Y_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_MP_Y_BASE_AD_H_INIT
#define	\
ISP_CORE_MI_MP_Y_BASE_AD_H_INIT__MRV_MI_Y_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_MP_Y_SIZE_INIT
#define	\
ISP_CORE_MI_MP_Y_SIZE_INIT__MRV_MI_Y_SIZE_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_MP_Y_IRQ_OFFS_INIT
#define	\
ISP_CORE_MI_MP_Y_IRQ_OFFS_INIT__MRV_MI_Y_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_MP_Y_LLENGTH_INIT
#define	\
ISP_CORE_MI_MP_Y_LLENGTH_INIT__MRV_MI_Y_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CB_BASE_AD_INIT
#define	\
ISP_CORE_MI_MP_CB_BASE_AD_INIT__MRV_MI_CB_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_MP_CB_BASE_AD_H_INIT
#define	\
ISP_CORE_MI_MP_CB_BASE_AD_H_INIT__MRV_MI_CB_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CB_SIZE_INIT
#define	\
ISP_CORE_MI_MP_CB_SIZE_INIT__MRV_MI_CB_SIZE_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_MP_CB_IRQ_OFFS_INIT
#define	\
ISP_CORE_MI_MP_CB_IRQ_OFFS_INIT__MRV_MI_CB_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_MP_CB_LLENGTH_INIT
#define	\
ISP_CORE_MI_MP_CB_LLENGTH_INIT__MRV_MI_CB_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CR_BASE_AD_INIT
#define	\
ISP_CORE_MI_MP_CR_BASE_AD_INIT__MRV_MI_CR_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_MP_CR_BASE_AD_H_INIT
#define	\
ISP_CORE_MI_MP_CR_BASE_AD_H_INIT__MRV_MI_CR_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CR_SIZE_INIT
#define	\
ISP_CORE_MI_MP_CR_SIZE_INIT__MRV_MI_CR_SIZE_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_MP_CR_IRQ_OFFS_INIT
#define	\
ISP_CORE_MI_MP_CR_IRQ_OFFS_INIT__MRV_MI_CR_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_MP_CR_LLENGTH_INIT
#define	\
ISP_CORE_MI_MP_CR_LLENGTH_INIT__MRV_MI_CR_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CTRL_SHD
#define	\
ISP_CORE_MI_MP_CTRL_SHD__MRV_MI_PATH_ENABLE_IN__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_CTRL_SHD__MRV_MI_PATH_ENABLE_OUT__SHIFT \
0x00000010

// ISP_CORE_MI_MP_Y_BASE_AD_SHD
#define	\
ISP_CORE_MI_MP_Y_BASE_AD_SHD__MRV_MI_Y_BASE_AD__SHIFT \
0x00000005

// ISP_CORE_MI_MP_Y_BASE_AD_H_SHD
#define	\
ISP_CORE_MI_MP_Y_BASE_AD_H_SHD__MRV_MI_Y_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_MP_Y_SIZE_SHD
#define	\
ISP_CORE_MI_MP_Y_SIZE_SHD__MRV_MI_Y_SIZE__SHIFT \
	0x00000005

// ISP_CORE_MI_MP_Y_IRQ_OFFS_SHD
#define	\
ISP_CORE_MI_MP_Y_IRQ_OFFS_SHD__MRV_MI_Y_IRQ_OFFS__SHIFT \
0x00000005

// ISP_CORE_MI_MP_Y_LLENGTH_SHD
#define	\
ISP_CORE_MI_MP_Y_LLENGTH_SHD__MRV_MI_Y_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CB_BASE_AD_SHD
#define	\
ISP_CORE_MI_MP_CB_BASE_AD_SHD__MRV_MI_CB_BASE_AD__SHIFT \
0x00000005

// ISP_CORE_MI_MP_CB_BASE_AD_H_SHD
#define	\
ISP_CORE_MI_MP_CB_BASE_AD_H_SHD__MRV_MI_CB_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CB_SIZE_SHD
#define	\
ISP_CORE_MI_MP_CB_SIZE_SHD__MRV_MI_CB_SIZE__SHIFT \
	0x00000005

// ISP_CORE_MI_MP_CB_IRQ_OFFS_SHD
#define	\
ISP_CORE_MI_MP_CB_IRQ_OFFS_SHD__MRV_MI_CB_IRQ_OFFS__SHIFT \
0x00000005

// ISP_CORE_MI_MP_CB_LLENGTH_SHD
#define	\
ISP_CORE_MI_MP_CB_LLENGTH_SHD__MRV_MI_CB_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CR_BASE_AD_SHD
#define	\
ISP_CORE_MI_MP_CR_BASE_AD_SHD__MRV_MI_CR_BASE_AD__SHIFT \
0x00000005

// ISP_CORE_MI_MP_CR_BASE_AD_H_SHD
#define	\
ISP_CORE_MI_MP_CR_BASE_AD_H_SHD__MRV_MI_CR_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CR_SIZE_SHD
#define	\
ISP_CORE_MI_MP_CR_SIZE_SHD__MRV_MI_CR_SIZE__SHIFT \
	0x00000005

// ISP_CORE_MI_MP_CR_IRQ_OFFS_SHD
#define	\
ISP_CORE_MI_MP_CR_IRQ_OFFS_SHD__MRV_MI_CR_IRQ_OFFS__SHIFT \
0x00000005

// ISP_CORE_MI_MP_CR_LLENGTH_SHD
#define	\
ISP_CORE_MI_MP_CR_LLENGTH_SHD__MRV_MI_CR_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_MP_IMSC
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_MP_IMSC__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_MP_RIS
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_MP_RIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_MP_MIS
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_MP_MIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_MP_ICR
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_MP_ICR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_MP_ISR
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_MP_ISR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_MP_STATUS
#define	\
ISP_CORE_MI_MP_STATUS__MRV_MI_Y_FIFO_FULL__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_STATUS__MRV_MI_CB_FIFO_FULL__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_MP_STATUS__MRV_MI_CR_FIFO_FULL__SHIFT \
	0x00000002

// ISP_CORE_MI_MP_STATUS_CLR
#define	\
ISP_CORE_MI_MP_STATUS_CLR__MRV_MI_Y_FIFO_FULL__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_STATUS_CLR__MRV_MI_CB_FIFO_FULL__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_MP_STATUS_CLR__MRV_MI_CR_FIFO_FULL__SHIFT \
0x00000002

// ISP_CORE_MI_MP_RAW_BYTE_CNT
#define	\
ISP_CORE_MI_MP_RAW_BYTE_CNT__MRV_MI_RAW_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_MP_DP_PIXEL_CNT
#define	\
ISP_CORE_MI_MP_DP_PIXEL_CNT__MRV_MI_DP_PIXEL_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_MP_MCH0_BYTE_CNT
#define	\
ISP_CORE_MI_MP_MCH0_BYTE_CNT__MRV_MI_MCH0_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_MP_MCH1_BYTE_CNT
#define	\
ISP_CORE_MI_MP_MCH1_BYTE_CNT__MRV_MI_MCH1_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_MP_MCH2_BYTE_CNT
#define	\
ISP_CORE_MI_MP_MCH2_BYTE_CNT__MRV_MI_MCH2_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_MP_PSTATE_CTRL_Y
#define	\
ISP_CORE_MI_MP_PSTATE_CTRL_Y__MRV_MI_PSTATE_TH_Y__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_PSTATE_CTRL_Y__MRV_MI_PSTATE_EN_Y__SHIFT \
0x00000010

// ISP_CORE_MI_MP_PSTATE_CTRL_CB
#define	\
ISP_CORE_MI_MP_PSTATE_CTRL_CB__MRV_MI_PSTATE_TH_CB__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_PSTATE_CTRL_CB__MRV_MI_PSTATE_EN_CB__SHIFT \
0x00000010

// ISP_CORE_MI_MP_PSTATE_CTRL_CR
#define	\
ISP_CORE_MI_MP_PSTATE_CTRL_CR__MRV_MI_PSTATE_TH_CR__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_PSTATE_CTRL_CR__MRV_MI_PSTATE_EN_CR__SHIFT \
0x00000010

// ISP_CORE_MI_MP_PSTATE_ALLOW_STAT
#define	\
ISP_CORE_MI_MP_PSTATE_ALLOW_STAT__MRV_MI_PSTATE_ALLOW__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CID_ENABLE
#define	\
ISP_CORE_MI_MP_CID_ENABLE__MRV_MI_CID_ENABLE__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_CID_ENABLE__MRV_MI_CID_UPDATE__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_MP_CID_ENABLE__MRV_MI_CID_NUM__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_MP_CID_ENABLE__MRV_MI_CID_ENABLE_SHD__SHIFT \
0x00000010
#define	\
ISP_CORE_MI_MP_CID_ENABLE__MRV_MI_CID_NUM_SHD__SHIFT \
0x00000014

// ISP_CORE_MI_MP_LEAK_ENABLE
#define	\
ISP_CORE_MI_MP_LEAK_ENABLE__MRV_MI_LEAK_ENABLE__SHIFT \
0x00000000

// ISP_CORE_MI_MP_LEAK_TH_Y
#define	\
ISP_CORE_MI_MP_LEAK_TH_Y__MRV_MI_LEAK_TH_Y__SHIFT \
	0x00000000

// ISP_CORE_MI_MP_LEAK_TH_CB
#define	\
ISP_CORE_MI_MP_LEAK_TH_CB__MRV_MI_LEAK_TH_CB__SHIFT \
0x00000000

// ISP_CORE_MI_MP_LEAK_TH_CR
#define	\
ISP_CORE_MI_MP_LEAK_TH_CR__MRV_MI_LEAK_TH_CR__SHIFT \
0x00000000

// ISP_CORE_MI_MP_TIMER_EN
#define	\
ISP_CORE_MI_MP_TIMER_EN__MRV_MI_TIMER_EN__SHIFT \
	0x00000000

// ISP_CORE_MI_MP_TIMER_TH
#define	\
ISP_CORE_MI_MP_TIMER_TH__MRV_MI_TIMER_TH__SHIFT \
	0x00000000

// ISP_CORE_MI_MP_CUR_LEAK_STATUS
#define	\
ISP_CORE_MI_MP_CUR_LEAK_STATUS__MRV_MI_CUR_MCH0_LEAK_STATUS__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_CUR_LEAK_STATUS__MRV_MI_CUR_MCH1_LEAK_STATUS__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_MP_CUR_LEAK_STATUS__MRV_MI_CUR_MCH2_LEAK_STATUS__SHIFT \
0x00000002
#define	\
ISP_CORE_MI_MP_CUR_LEAK_STATUS__MRV_MI_CUR_ISP_LEAK_STATUS__SHIFT \
0x00000003

// ISP_CORE_MI_MP_SRAM_FILL_LEVEL_Y
#define	\
ISP_CORE_MI_MP_SRAM_FILL_LEVEL_Y__MRV_MI_SRAM_FILL_LEVEL_Y__SHIFT \
0x00000000

// ISP_CORE_MI_MP_SRAM_FILL_LEVEL_CB
#define	\
ISP_CORE_MI_MP_SRAM_FILL_LEVEL_CB__MRV_MI_SRAM_FILL_LEVEL_CB__SHIFT \
0x00000000

// ISP_CORE_MI_MP_SRAM_FILL_LEVEL_CR
#define	\
ISP_CORE_MI_MP_SRAM_FILL_LEVEL_CR__MRV_MI_SRAM_FILL_LEVEL_CR__SHIFT \
0x00000000

// ISP_CORE_MI_MP_FIFO_OVERFLOW
#define	\
ISP_CORE_MI_MP_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_Y__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_CB__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_MP_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_CR__SHIFT \
0x00000002

// ISP_CORE_MI_MP_MAFD
#define	\
ISP_CORE_MI_MP_MAFD__MRV_MI_MAF_CLEAR__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_MAFD__MRV_MI_MAF_NACK__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_MP_MAFD__MRV_MI_MAF_ID__SHIFT \
	0x00000008

// ISP_CORE_MI_MP_SPH_TEST
#define	\
ISP_CORE_MI_MP_SPH_TEST__MRV_MI_SPH_TOGGLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_SPH_TEST__MRV_MI_SPH_DONE__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_MP_SPH_TEST__MRV_MI_SPH_CLR__SHIFT \
	0x00000008

// ISP_CORE_MI_MP_SPH_WDATA
#define	\
ISP_CORE_MI_MP_SPH_WDATA__MRV_MI_SPH_WDATA__SHIFT \
	0x00000000

// ISP_CORE_MI_MP_STALL
#define	\
ISP_CORE_MI_MP_STALL__MRV_MI_STALL__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_STALL__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x00000004

// ISP_CORE_MI_MP_AXI_GENERAL
#define	\
ISP_CORE_MI_MP_AXI_GENERAL__MRV_MI_AXI_AWLOCK__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_AXI_GENERAL__MRV_MI_AXI_AWPROT__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_MP_AXI_GENERAL__MRV_MI_AXI_AWCACHE__SHIFT \
0x00000004
#define	\
ISP_CORE_MI_MP_AXI_GENERAL__MRV_MI_AXI_AWQOS__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_MP_AXI_GENERAL__MRV_MI_AXI_AWREGION__SHIFT \
0x0000000c

// ISP_CORE_MI_MP_AXI_AWUSER
#define	\
ISP_CORE_MI_MP_AXI_AWUSER__MRV_MI_AXI_SPACE__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_AXI_AWUSER__MRV_MI_AXI_VMID__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_MP_AXI_AWUSER__MRV_MI_AXI_VF__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_MP_AXI_AWUSER__MRV_MI_AXI_VFID__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_MP_AXI_AWUSER__MRV_MI_AXI_RO__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_MP_AXI_AWUSER__MRV_MI_AXI_GCC__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_MP_AXI_AWUSER__MRV_MI_AXI_TMZ__SHIFT \
	0x0000000e

// ISP_CORE_MI_MP_AXI_WUSER
#define	\
ISP_CORE_MI_MP_AXI_WUSER__MRV_MI_AXI_DBGMSK__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_AXI_WUSER__MRV_MI_AXI_SWAP__SHIFT \
	0x00000001

// ISP_CORE_MI_MP_QOS_CTRL
#define	\
ISP_CORE_MI_MP_QOS_CTRL__MRV_MI_QOS_MANU_EN__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_QOS_CTRL__MRV_MI_QOS_MC_TMO_EN__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_MP_QOS_CTRL__MRV_MI_QOS_MANU__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_MP_QOS_CTRL__MRV_MI_QOS_MC_WATERMARK__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_MP_QOS_CTRL__MRV_MI_QOS_TIMER__SHIFT \
	0x00000010
#define	\
ISP_CORE_MI_MP_QOS_CTRL__MRV_MI_QOS_PROG_STEP__SHIFT \
0x00000018

// ISP_CORE_MI_MP_PFM_CTRL
#define	\
ISP_CORE_MI_MP_PFM_CTRL__MRV_MI_PFM_EN__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_MP_PFM_CTRL__MRV_MI_PFM_ID_EN__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_MP_PFM_CTRL__MRV_MI_PFM_SEL__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_MP_PFM_CTRL__MRV_MI_PFM_MAX_REQ_CFG__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_MP_PFM_CTRL__MRV_MI_PFM_RD__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_MP_PFM_CTRL__MRV_MI_PFM_ID__SHIFT \
	0x00000010

// ISP_CORE_MI_MP_PFM_REGION_SET0
#define	\
ISP_CORE_MI_MP_PFM_REGION_SET0__MRV_MI_PFM_REGION_SET0__SHIFT \
0x00000000

// ISP_CORE_MI_MP_PFM_REGION_SET1
#define	\
ISP_CORE_MI_MP_PFM_REGION_SET1__MRV_MI_PFM_REGION_SET1__SHIFT \
0x00000000

// ISP_CORE_MI_MP_PFM_REGION_SET2
#define	\
ISP_CORE_MI_MP_PFM_REGION_SET2__MRV_MI_PFM_REGION_SET2__SHIFT \
0x00000000

// ISP_CORE_MI_MP_PFM_REGION_SET3
#define	\
ISP_CORE_MI_MP_PFM_REGION_SET3__MRV_MI_PFM_REGION_SET3__SHIFT \
0x00000000

// ISP_CORE_MI_MP_PFM_REGION_SET4
#define	\
ISP_CORE_MI_MP_PFM_REGION_SET4__MRV_MI_PFM_REGION_SET4__SHIFT \
0x00000000

// ISP_CORE_MI_MP_PFM_REGION_SET5
#define	\
ISP_CORE_MI_MP_PFM_REGION_SET5__MRV_MI_PFM_REGION_SET5__SHIFT \
0x00000000

// ISP_CORE_MI_MP_PFM_REGION_SET6
#define	\
ISP_CORE_MI_MP_PFM_REGION_SET6__MRV_MI_PFM_REGION_SET6__SHIFT \
0x00000000

// ISP_CORE_MI_MP_PFM_REGION_SET7
#define	\
ISP_CORE_MI_MP_PFM_REGION_SET7__MRV_MI_PFM_REGION_SET7__SHIFT \
0x00000000

// ISP_CORE_MI_MP_PFM_STAT_0_1_CNT
#define	\
ISP_CORE_MI_MP_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT0_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT1_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_MP_PFM_STAT_2_3_CNT
#define	\
ISP_CORE_MI_MP_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT2_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT3_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_MP_PFM_STAT_4_5_CNT
#define	\
ISP_CORE_MI_MP_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT4_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT5_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_MP_PFM_STAT_6_7_CNT
#define	\
ISP_CORE_MI_MP_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT6_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_MP_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT7_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_MP_CTRL_CRC
#define	\
ISP_CORE_MI_MP_CTRL_CRC__MRV_MI_CTRL_CRC_RESET__SHIFT \
0x00000000

// ISP_CORE_MI_MP_CRC0
#define	\
ISP_CORE_MI_MP_CRC0__MRV_MI_CRC0__SHIFT \
	0x00000000

// ISP_CORE_MI_MP_CRC1
#define	\
ISP_CORE_MI_MP_CRC1__MRV_MI_CRC1__SHIFT \
	0x00000000

// ISP_CORE_MI_MP_CRC2
#define	\
ISP_CORE_MI_MP_CRC2__MRV_MI_CRC2__SHIFT \
	0x00000000

// ISP_CORE_MI_MP_CRC3
#define	\
ISP_CORE_MI_MP_CRC3__MRV_MI_CRC3__SHIFT \
	0x00000000

// ISP_CORE_MI_MP_CRC4
#define	\
ISP_CORE_MI_MP_CRC4__MRV_MI_CRC4__SHIFT \
	0x00000000

// ISP_CORE_MI_MP_CRC5
#define	\
ISP_CORE_MI_MP_CRC5__MRV_MI_CRC5__SHIFT \
	0x00000000

// ISP_CORE_MI_MP_CRC6
#define	\
ISP_CORE_MI_MP_CRC6__MRV_MI_CRC6__SHIFT \
	0x00000000

// ISP_CORE_MI_MP_CRC7
#define	\
ISP_CORE_MI_MP_CRC7__MRV_MI_CRC7__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_CTRL
#define	\
ISP_CORE_MI_VP_CTRL__MRV_MI_PATH_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_CTRL__MRV_MI_MIPI_SEL__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_VP_CTRL__MRV_MI_ISP_AUTO_UPD__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_VP_CTRL__MRV_MI_BYTE_SWAP__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_VP_CTRL__MRV_MI_UV_SWAP__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_VP_CTRL__MRV_MI_YUV_FORMAT__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_VP_CTRL__MRV_MI_BURST_LEN_LUM__SHIFT \
	0x00000010
#define	\
ISP_CORE_MI_VP_CTRL__MRV_MI_BURST_LEN_CHROM__SHIFT \
0x00000012
#define	\
ISP_CORE_MI_VP_CTRL__MRV_MI_INIT_BASE_EN__SHIFT \
	0x00000014
#define	\
ISP_CORE_MI_VP_CTRL__MRV_MI_ISP_WRITE_FORMAT__SHIFT \
0x00000016

// ISP_CORE_MI_VP_CTRL2
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_AUTO_UPD_MCH0__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_AUTO_UPD_MCH1__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_AUTO_UPD_MCH2__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_MODE_8BIT_MCH0__SHIFT \
0x00000004
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_MODE_8BIT_MCH1__SHIFT \
0x00000005
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_MODE_8BIT_MCH2__SHIFT \
0x00000006
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_BURST_LEN_MCH0__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_BURST_LEN_MCH1__SHIFT \
0x0000000a
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_BURST_LEN_MCH2__SHIFT \
0x0000000c
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_INIT_BASE_EN_MCH0__SHIFT \
0x00000010
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_INIT_BASE_EN_MCH1__SHIFT \
0x00000011
#define	\
ISP_CORE_MI_VP_CTRL2__MRV_MI_INIT_BASE_EN_MCH2__SHIFT \
0x00000012

// ISP_CORE_MI_VP_INIT
#define	\
ISP_CORE_MI_VP_INIT__MRV_MI_CFG_UPD__SHIFT \
	0x00000004

// ISP_CORE_MI_VP_INIT2
#define	\
ISP_CORE_MI_VP_INIT2__MRV_MI_CFG_UPD_MCH0__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_INIT2__MRV_MI_CFG_UPD_MCH1__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_VP_INIT2__MRV_MI_CFG_UPD_MCH2__SHIFT \
	0x00000002

// ISP_CORE_MI_VP_Y_BASE_AD_INIT
#define	\
ISP_CORE_MI_VP_Y_BASE_AD_INIT__MRV_MI_Y_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_VP_Y_BASE_AD_H_INIT
#define	\
ISP_CORE_MI_VP_Y_BASE_AD_H_INIT__MRV_MI_Y_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_VP_Y_SIZE_INIT
#define	\
ISP_CORE_MI_VP_Y_SIZE_INIT__MRV_MI_Y_SIZE_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_VP_Y_IRQ_OFFS_INIT
#define	\
ISP_CORE_MI_VP_Y_IRQ_OFFS_INIT__MRV_MI_Y_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_VP_Y_LLENGTH_INIT
#define	\
ISP_CORE_MI_VP_Y_LLENGTH_INIT__MRV_MI_Y_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_VP_CB_BASE_AD_INIT
#define	\
ISP_CORE_MI_VP_CB_BASE_AD_INIT__MRV_MI_CB_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_VP_CB_BASE_AD_H_INIT
#define	\
ISP_CORE_MI_VP_CB_BASE_AD_H_INIT__MRV_MI_CB_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_VP_CB_SIZE_INIT
#define	\
ISP_CORE_MI_VP_CB_SIZE_INIT__MRV_MI_CB_SIZE_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_VP_CB_IRQ_OFFS_INIT
#define	\
ISP_CORE_MI_VP_CB_IRQ_OFFS_INIT__MRV_MI_CB_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_VP_CB_LLENGTH_INIT
#define	\
ISP_CORE_MI_VP_CB_LLENGTH_INIT__MRV_MI_CB_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_VP_CR_BASE_AD_INIT
#define	\
ISP_CORE_MI_VP_CR_BASE_AD_INIT__MRV_MI_CR_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_VP_CR_BASE_AD_H_INIT
#define	\
ISP_CORE_MI_VP_CR_BASE_AD_H_INIT__MRV_MI_CR_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_VP_CR_SIZE_INIT
#define	\
ISP_CORE_MI_VP_CR_SIZE_INIT__MRV_MI_CR_SIZE_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_VP_CR_IRQ_OFFS_INIT
#define	\
ISP_CORE_MI_VP_CR_IRQ_OFFS_INIT__MRV_MI_CR_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_VP_CR_LLENGTH_INIT
#define	\
ISP_CORE_MI_VP_CR_LLENGTH_INIT__MRV_MI_CR_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_VP_CTRL_SHD
#define	\
ISP_CORE_MI_VP_CTRL_SHD__MRV_MI_PATH_ENABLE_IN__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_CTRL_SHD__MRV_MI_PATH_ENABLE_OUT__SHIFT \
0x00000010

// ISP_CORE_MI_VP_Y_BASE_AD_SHD
#define	\
ISP_CORE_MI_VP_Y_BASE_AD_SHD__MRV_MI_Y_BASE_AD__SHIFT \
0x00000005

// ISP_CORE_MI_VP_Y_BASE_AD_H_SHD
#define	\
ISP_CORE_MI_VP_Y_BASE_AD_H_SHD__MRV_MI_Y_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_VP_Y_SIZE_SHD
#define	\
ISP_CORE_MI_VP_Y_SIZE_SHD__MRV_MI_Y_SIZE__SHIFT \
	0x00000005

// ISP_CORE_MI_VP_Y_IRQ_OFFS_SHD
#define	\
ISP_CORE_MI_VP_Y_IRQ_OFFS_SHD__MRV_MI_Y_IRQ_OFFS__SHIFT \
0x00000005

// ISP_CORE_MI_VP_Y_LLENGTH_SHD
#define	\
ISP_CORE_MI_VP_Y_LLENGTH_SHD__MRV_MI_Y_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_VP_CB_BASE_AD_SHD
#define	\
ISP_CORE_MI_VP_CB_BASE_AD_SHD__MRV_MI_CB_BASE_AD__SHIFT \
0x00000005

// ISP_CORE_MI_VP_CB_BASE_AD_H_SHD
#define	\
ISP_CORE_MI_VP_CB_BASE_AD_H_SHD__MRV_MI_CB_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_VP_CB_SIZE_SHD
#define	\
ISP_CORE_MI_VP_CB_SIZE_SHD__MRV_MI_CB_SIZE__SHIFT \
	0x00000005

// ISP_CORE_MI_VP_CB_IRQ_OFFS_SHD
#define	\
ISP_CORE_MI_VP_CB_IRQ_OFFS_SHD__MRV_MI_CB_IRQ_OFFS__SHIFT \
0x00000005

// ISP_CORE_MI_VP_CB_LLENGTH_SHD
#define	\
ISP_CORE_MI_VP_CB_LLENGTH_SHD__MRV_MI_CB_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_VP_CR_BASE_AD_SHD
#define	\
ISP_CORE_MI_VP_CR_BASE_AD_SHD__MRV_MI_CR_BASE_AD__SHIFT \
0x00000005

// ISP_CORE_MI_VP_CR_BASE_AD_H_SHD
#define	\
ISP_CORE_MI_VP_CR_BASE_AD_H_SHD__MRV_MI_CR_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_VP_CR_SIZE_SHD
#define	\
ISP_CORE_MI_VP_CR_SIZE_SHD__MRV_MI_CR_SIZE__SHIFT \
	0x00000005

// ISP_CORE_MI_VP_CR_IRQ_OFFS_SHD
#define	\
ISP_CORE_MI_VP_CR_IRQ_OFFS_SHD__MRV_MI_CR_IRQ_OFFS__SHIFT \
0x00000005

// ISP_CORE_MI_VP_CR_LLENGTH_SHD
#define	\
ISP_CORE_MI_VP_CR_LLENGTH_SHD__MRV_MI_CR_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_VP_IMSC
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_VP_IMSC__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_VP_RIS
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_VP_RIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_VP_MIS
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_VP_MIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_VP_ICR
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_VP_ICR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_VP_ISR
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_VP_ISR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_VP_STATUS
#define	\
ISP_CORE_MI_VP_STATUS__MRV_MI_Y_FIFO_FULL__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_STATUS__MRV_MI_CB_FIFO_FULL__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_VP_STATUS__MRV_MI_CR_FIFO_FULL__SHIFT \
	0x00000002

// ISP_CORE_MI_VP_STATUS_CLR
#define	\
ISP_CORE_MI_VP_STATUS_CLR__MRV_MI_Y_FIFO_FULL__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_STATUS_CLR__MRV_MI_CB_FIFO_FULL__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_VP_STATUS_CLR__MRV_MI_CR_FIFO_FULL__SHIFT \
0x00000002

// ISP_CORE_MI_VP_RAW_BYTE_CNT
#define	\
ISP_CORE_MI_VP_RAW_BYTE_CNT__MRV_MI_RAW_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_VP_DP_PIXEL_CNT
#define	\
ISP_CORE_MI_VP_DP_PIXEL_CNT__MRV_MI_DP_PIXEL_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_VP_MCH0_BYTE_CNT
#define	\
ISP_CORE_MI_VP_MCH0_BYTE_CNT__MRV_MI_MCH0_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_VP_MCH1_BYTE_CNT
#define	\
ISP_CORE_MI_VP_MCH1_BYTE_CNT__MRV_MI_MCH1_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_VP_MCH2_BYTE_CNT
#define	\
ISP_CORE_MI_VP_MCH2_BYTE_CNT__MRV_MI_MCH2_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_VP_PSTATE_CTRL_Y
#define	\
ISP_CORE_MI_VP_PSTATE_CTRL_Y__MRV_MI_PSTATE_TH_Y__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_PSTATE_CTRL_Y__MRV_MI_PSTATE_EN_Y__SHIFT \
0x00000010

// ISP_CORE_MI_VP_PSTATE_CTRL_CB
#define	\
ISP_CORE_MI_VP_PSTATE_CTRL_CB__MRV_MI_PSTATE_TH_CB__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_PSTATE_CTRL_CB__MRV_MI_PSTATE_EN_CB__SHIFT \
0x00000010

// ISP_CORE_MI_VP_PSTATE_CTRL_CR
#define	\
ISP_CORE_MI_VP_PSTATE_CTRL_CR__MRV_MI_PSTATE_TH_CR__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_PSTATE_CTRL_CR__MRV_MI_PSTATE_EN_CR__SHIFT \
0x00000010

// ISP_CORE_MI_VP_PSTATE_ALLOW_STAT
#define	\
ISP_CORE_MI_VP_PSTATE_ALLOW_STAT__MRV_MI_PSTATE_ALLOW__SHIFT \
0x00000000

// ISP_CORE_MI_VP_CID_ENABLE
#define	\
ISP_CORE_MI_VP_CID_ENABLE__MRV_MI_CID_ENABLE__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_CID_ENABLE__MRV_MI_CID_UPDATE__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_VP_CID_ENABLE__MRV_MI_CID_NUM__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_VP_CID_ENABLE__MRV_MI_CID_ENABLE_SHD__SHIFT \
0x00000010
#define	\
ISP_CORE_MI_VP_CID_ENABLE__MRV_MI_CID_NUM_SHD__SHIFT \
0x00000014

// ISP_CORE_MI_VP_LEAK_ENABLE
#define	\
ISP_CORE_MI_VP_LEAK_ENABLE__MRV_MI_LEAK_ENABLE__SHIFT \
0x00000000

// ISP_CORE_MI_VP_LEAK_TH_Y
#define	\
ISP_CORE_MI_VP_LEAK_TH_Y__MRV_MI_LEAK_TH_Y__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_LEAK_TH_CB
#define	\
ISP_CORE_MI_VP_LEAK_TH_CB__MRV_MI_LEAK_TH_CB__SHIFT \
0x00000000

// ISP_CORE_MI_VP_LEAK_TH_CR
#define	\
ISP_CORE_MI_VP_LEAK_TH_CR__MRV_MI_LEAK_TH_CR__SHIFT \
0x00000000

// ISP_CORE_MI_VP_TIMER_EN
#define	\
ISP_CORE_MI_VP_TIMER_EN__MRV_MI_TIMER_EN__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_TIMER_TH
#define	\
ISP_CORE_MI_VP_TIMER_TH__MRV_MI_TIMER_TH__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_CUR_LEAK_STATUS
#define	\
ISP_CORE_MI_VP_CUR_LEAK_STATUS__MRV_MI_CUR_MCH0_LEAK_STATUS__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_CUR_LEAK_STATUS__MRV_MI_CUR_MCH1_LEAK_STATUS__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_VP_CUR_LEAK_STATUS__MRV_MI_CUR_MCH2_LEAK_STATUS__SHIFT \
0x00000002
#define	\
ISP_CORE_MI_VP_CUR_LEAK_STATUS__MRV_MI_CUR_ISP_LEAK_STATUS__SHIFT \
0x00000003

// ISP_CORE_MI_VP_SRAM_FILL_LEVEL_Y
#define	\
ISP_CORE_MI_VP_SRAM_FILL_LEVEL_Y__MRV_MI_SRAM_FILL_LEVEL_Y__SHIFT \
0x00000000

// ISP_CORE_MI_VP_SRAM_FILL_LEVEL_CB
#define	\
ISP_CORE_MI_VP_SRAM_FILL_LEVEL_CB__MRV_MI_SRAM_FILL_LEVEL_CB__SHIFT \
0x00000000

// ISP_CORE_MI_VP_SRAM_FILL_LEVEL_CR
#define	\
ISP_CORE_MI_VP_SRAM_FILL_LEVEL_CR__MRV_MI_SRAM_FILL_LEVEL_CR__SHIFT \
0x00000000

// ISP_CORE_MI_VP_FIFO_OVERFLOW
#define	\
ISP_CORE_MI_VP_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_Y__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_CB__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_VP_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_CR__SHIFT \
0x00000002

// ISP_CORE_MI_VP_MAFD
#define	\
ISP_CORE_MI_VP_MAFD__MRV_MI_MAF_CLEAR__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_MAFD__MRV_MI_MAF_NACK__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_VP_MAFD__MRV_MI_MAF_ID__SHIFT \
	0x00000008

// ISP_CORE_MI_VP_SPH_TEST
#define	\
ISP_CORE_MI_VP_SPH_TEST__MRV_MI_SPH_TOGGLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_SPH_TEST__MRV_MI_SPH_DONE__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_VP_SPH_TEST__MRV_MI_SPH_CLR__SHIFT \
	0x00000008

// ISP_CORE_MI_VP_SPH_WDATA
#define	\
ISP_CORE_MI_VP_SPH_WDATA__MRV_MI_SPH_WDATA__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_STALL
#define	\
ISP_CORE_MI_VP_STALL__MRV_MI_STALL__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_STALL__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x00000004

// ISP_CORE_MI_VP_AXI_GENERAL
#define	\
ISP_CORE_MI_VP_AXI_GENERAL__MRV_MI_AXI_AWLOCK__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_AXI_GENERAL__MRV_MI_AXI_AWPROT__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_VP_AXI_GENERAL__MRV_MI_AXI_AWCACHE__SHIFT \
0x00000004
#define	\
ISP_CORE_MI_VP_AXI_GENERAL__MRV_MI_AXI_AWQOS__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_VP_AXI_GENERAL__MRV_MI_AXI_AWREGION__SHIFT \
0x0000000c

// ISP_CORE_MI_VP_AXI_AWUSER
#define	\
ISP_CORE_MI_VP_AXI_AWUSER__MRV_MI_AXI_SPACE__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_AXI_AWUSER__MRV_MI_AXI_VMID__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_VP_AXI_AWUSER__MRV_MI_AXI_VF__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_VP_AXI_AWUSER__MRV_MI_AXI_VFID__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_VP_AXI_AWUSER__MRV_MI_AXI_RO__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_VP_AXI_AWUSER__MRV_MI_AXI_GCC__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_VP_AXI_AWUSER__MRV_MI_AXI_TMZ__SHIFT \
	0x0000000e

// ISP_CORE_MI_VP_AXI_WUSER
#define	\
ISP_CORE_MI_VP_AXI_WUSER__MRV_MI_AXI_DBGMSK__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_AXI_WUSER__MRV_MI_AXI_SWAP__SHIFT \
	0x00000001

// ISP_CORE_MI_VP_QOS_CTRL
#define	\
ISP_CORE_MI_VP_QOS_CTRL__MRV_MI_QOS_MANU_EN__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_QOS_CTRL__MRV_MI_QOS_MC_TMO_EN__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_VP_QOS_CTRL__MRV_MI_QOS_MANU__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_VP_QOS_CTRL__MRV_MI_QOS_MC_WATERMARK__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_VP_QOS_CTRL__MRV_MI_QOS_TIMER__SHIFT \
	0x00000010
#define	\
ISP_CORE_MI_VP_QOS_CTRL__MRV_MI_QOS_PROG_STEP__SHIFT \
0x00000018

// ISP_CORE_MI_VP_PFM_CTRL
#define	\
ISP_CORE_MI_VP_PFM_CTRL__MRV_MI_PFM_EN__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_VP_PFM_CTRL__MRV_MI_PFM_ID_EN__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_VP_PFM_CTRL__MRV_MI_PFM_SEL__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_VP_PFM_CTRL__MRV_MI_PFM_MAX_REQ_CFG__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_VP_PFM_CTRL__MRV_MI_PFM_RD__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_VP_PFM_CTRL__MRV_MI_PFM_ID__SHIFT \
	0x00000010

// ISP_CORE_MI_VP_PFM_REGION_SET0
#define	\
ISP_CORE_MI_VP_PFM_REGION_SET0__MRV_MI_PFM_REGION_SET0__SHIFT \
0x00000000

// ISP_CORE_MI_VP_PFM_REGION_SET1
#define	\
ISP_CORE_MI_VP_PFM_REGION_SET1__MRV_MI_PFM_REGION_SET1__SHIFT \
0x00000000

// ISP_CORE_MI_VP_PFM_REGION_SET2
#define	\
ISP_CORE_MI_VP_PFM_REGION_SET2__MRV_MI_PFM_REGION_SET2__SHIFT \
0x00000000

// ISP_CORE_MI_VP_PFM_REGION_SET3
#define	\
ISP_CORE_MI_VP_PFM_REGION_SET3__MRV_MI_PFM_REGION_SET3__SHIFT \
0x00000000

// ISP_CORE_MI_VP_PFM_REGION_SET4
#define	\
ISP_CORE_MI_VP_PFM_REGION_SET4__MRV_MI_PFM_REGION_SET4__SHIFT \
0x00000000

// ISP_CORE_MI_VP_PFM_REGION_SET5
#define	\
ISP_CORE_MI_VP_PFM_REGION_SET5__MRV_MI_PFM_REGION_SET5__SHIFT \
0x00000000

// ISP_CORE_MI_VP_PFM_REGION_SET6
#define	\
ISP_CORE_MI_VP_PFM_REGION_SET6__MRV_MI_PFM_REGION_SET6__SHIFT \
0x00000000

// ISP_CORE_MI_VP_PFM_REGION_SET7
#define	\
ISP_CORE_MI_VP_PFM_REGION_SET7__MRV_MI_PFM_REGION_SET7__SHIFT \
0x00000000

// ISP_CORE_MI_VP_PFM_STAT_0_1_CNT
#define	\
ISP_CORE_MI_VP_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT0_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT1_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_VP_PFM_STAT_2_3_CNT
#define	\
ISP_CORE_MI_VP_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT2_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT3_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_VP_PFM_STAT_4_5_CNT
#define	\
ISP_CORE_MI_VP_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT4_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT5_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_VP_PFM_STAT_6_7_CNT
#define	\
ISP_CORE_MI_VP_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT6_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_VP_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT7_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_VP_CTRL_CRC
#define	\
ISP_CORE_MI_VP_CTRL_CRC__MRV_MI_CTRL_CRC_RESET__SHIFT \
0x00000000

// ISP_CORE_MI_VP_CRC0
#define	\
ISP_CORE_MI_VP_CRC0__MRV_MI_CRC0__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_CRC1
#define	\
ISP_CORE_MI_VP_CRC1__MRV_MI_CRC1__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_CRC2
#define	\
ISP_CORE_MI_VP_CRC2__MRV_MI_CRC2__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_CRC3
#define	\
ISP_CORE_MI_VP_CRC3__MRV_MI_CRC3__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_CRC4
#define	\
ISP_CORE_MI_VP_CRC4__MRV_MI_CRC4__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_CRC5
#define	\
ISP_CORE_MI_VP_CRC5__MRV_MI_CRC5__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_CRC6
#define	\
ISP_CORE_MI_VP_CRC6__MRV_MI_CRC6__SHIFT \
	0x00000000

// ISP_CORE_MI_VP_CRC7
#define	\
ISP_CORE_MI_VP_CRC7__MRV_MI_CRC7__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_CTRL
#define	\
ISP_CORE_MI_PP_CTRL__MRV_MI_PATH_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_CTRL__MRV_MI_MIPI_SEL__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_PP_CTRL__MRV_MI_ISP_AUTO_UPD__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_PP_CTRL__MRV_MI_BYTE_SWAP__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_PP_CTRL__MRV_MI_UV_SWAP__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_PP_CTRL__MRV_MI_YUV_FORMAT__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_PP_CTRL__MRV_MI_BURST_LEN_LUM__SHIFT \
	0x00000010
#define	\
ISP_CORE_MI_PP_CTRL__MRV_MI_BURST_LEN_CHROM__SHIFT \
0x00000012
#define	\
ISP_CORE_MI_PP_CTRL__MRV_MI_INIT_BASE_EN__SHIFT \
	0x00000014
#define	\
ISP_CORE_MI_PP_CTRL__MRV_MI_ISP_WRITE_FORMAT__SHIFT \
0x00000016

// ISP_CORE_MI_PP_CTRL2
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_AUTO_UPD_MCH0__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_AUTO_UPD_MCH1__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_AUTO_UPD_MCH2__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_MODE_8BIT_MCH0__SHIFT \
0x00000004
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_MODE_8BIT_MCH1__SHIFT \
0x00000005
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_MODE_8BIT_MCH2__SHIFT \
0x00000006
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_BURST_LEN_MCH0__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_BURST_LEN_MCH1__SHIFT \
0x0000000a
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_BURST_LEN_MCH2__SHIFT \
0x0000000c
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_INIT_BASE_EN_MCH0__SHIFT \
0x00000010
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_INIT_BASE_EN_MCH1__SHIFT \
0x00000011
#define	\
ISP_CORE_MI_PP_CTRL2__MRV_MI_INIT_BASE_EN_MCH2__SHIFT \
0x00000012

// ISP_CORE_MI_PP_INIT
#define	\
ISP_CORE_MI_PP_INIT__MRV_MI_CFG_UPD__SHIFT \
	0x00000004

// ISP_CORE_MI_PP_INIT2
#define	\
ISP_CORE_MI_PP_INIT2__MRV_MI_CFG_UPD_MCH0__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_INIT2__MRV_MI_CFG_UPD_MCH1__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_PP_INIT2__MRV_MI_CFG_UPD_MCH2__SHIFT \
	0x00000002

// ISP_CORE_MI_PP_Y_BASE_AD_INIT
#define	\
ISP_CORE_MI_PP_Y_BASE_AD_INIT__MRV_MI_Y_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_PP_Y_BASE_AD_H_INIT
#define	\
ISP_CORE_MI_PP_Y_BASE_AD_H_INIT__MRV_MI_Y_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_PP_Y_SIZE_INIT
#define	\
ISP_CORE_MI_PP_Y_SIZE_INIT__MRV_MI_Y_SIZE_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_PP_Y_IRQ_OFFS_INIT
#define	\
ISP_CORE_MI_PP_Y_IRQ_OFFS_INIT__MRV_MI_Y_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_PP_Y_LLENGTH_INIT
#define	\
ISP_CORE_MI_PP_Y_LLENGTH_INIT__MRV_MI_Y_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_PP_CB_BASE_AD_INIT
#define	\
ISP_CORE_MI_PP_CB_BASE_AD_INIT__MRV_MI_CB_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_PP_CB_BASE_AD_H_INIT
#define	\
ISP_CORE_MI_PP_CB_BASE_AD_H_INIT__MRV_MI_CB_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_PP_CB_SIZE_INIT
#define	\
ISP_CORE_MI_PP_CB_SIZE_INIT__MRV_MI_CB_SIZE_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_PP_CB_IRQ_OFFS_INIT
#define	\
ISP_CORE_MI_PP_CB_IRQ_OFFS_INIT__MRV_MI_CB_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_PP_CB_LLENGTH_INIT
#define	\
ISP_CORE_MI_PP_CB_LLENGTH_INIT__MRV_MI_CB_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_PP_CR_BASE_AD_INIT
#define	\
ISP_CORE_MI_PP_CR_BASE_AD_INIT__MRV_MI_CR_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_PP_CR_BASE_AD_H_INIT
#define	\
ISP_CORE_MI_PP_CR_BASE_AD_H_INIT__MRV_MI_CR_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_PP_CR_SIZE_INIT
#define	\
ISP_CORE_MI_PP_CR_SIZE_INIT__MRV_MI_CR_SIZE_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_PP_CR_IRQ_OFFS_INIT
#define	\
ISP_CORE_MI_PP_CR_IRQ_OFFS_INIT__MRV_MI_CR_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_CORE_MI_PP_CR_LLENGTH_INIT
#define	\
ISP_CORE_MI_PP_CR_LLENGTH_INIT__MRV_MI_CR_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_PP_CTRL_SHD
#define	\
ISP_CORE_MI_PP_CTRL_SHD__MRV_MI_PATH_ENABLE_IN__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_CTRL_SHD__MRV_MI_PATH_ENABLE_OUT__SHIFT \
0x00000010

// ISP_CORE_MI_PP_Y_BASE_AD_SHD
#define	\
ISP_CORE_MI_PP_Y_BASE_AD_SHD__MRV_MI_Y_BASE_AD__SHIFT \
0x00000005

// ISP_CORE_MI_PP_Y_BASE_AD_H_SHD
#define	\
ISP_CORE_MI_PP_Y_BASE_AD_H_SHD__MRV_MI_Y_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_PP_Y_SIZE_SHD
#define	\
ISP_CORE_MI_PP_Y_SIZE_SHD__MRV_MI_Y_SIZE__SHIFT \
	0x00000005

// ISP_CORE_MI_PP_Y_IRQ_OFFS_SHD
#define	\
ISP_CORE_MI_PP_Y_IRQ_OFFS_SHD__MRV_MI_Y_IRQ_OFFS__SHIFT \
0x00000005

// ISP_CORE_MI_PP_Y_LLENGTH_SHD
#define	\
ISP_CORE_MI_PP_Y_LLENGTH_SHD__MRV_MI_Y_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_PP_CB_BASE_AD_SHD
#define	\
ISP_CORE_MI_PP_CB_BASE_AD_SHD__MRV_MI_CB_BASE_AD__SHIFT \
0x00000005

// ISP_CORE_MI_PP_CB_BASE_AD_H_SHD
#define	\
ISP_CORE_MI_PP_CB_BASE_AD_H_SHD__MRV_MI_CB_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_PP_CB_SIZE_SHD
#define	\
ISP_CORE_MI_PP_CB_SIZE_SHD__MRV_MI_CB_SIZE__SHIFT \
	0x00000005

// ISP_CORE_MI_PP_CB_IRQ_OFFS_SHD
#define	\
ISP_CORE_MI_PP_CB_IRQ_OFFS_SHD__MRV_MI_CB_IRQ_OFFS__SHIFT \
0x00000005

// ISP_CORE_MI_PP_CB_LLENGTH_SHD
#define	\
ISP_CORE_MI_PP_CB_LLENGTH_SHD__MRV_MI_CB_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_PP_CR_BASE_AD_SHD
#define	\
ISP_CORE_MI_PP_CR_BASE_AD_SHD__MRV_MI_CR_BASE_AD__SHIFT \
0x00000005

// ISP_CORE_MI_PP_CR_BASE_AD_H_SHD
#define	\
ISP_CORE_MI_PP_CR_BASE_AD_H_SHD__MRV_MI_CR_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_PP_CR_SIZE_SHD
#define	\
ISP_CORE_MI_PP_CR_SIZE_SHD__MRV_MI_CR_SIZE__SHIFT \
	0x00000005

// ISP_CORE_MI_PP_CR_IRQ_OFFS_SHD
#define	\
ISP_CORE_MI_PP_CR_IRQ_OFFS_SHD__MRV_MI_CR_IRQ_OFFS__SHIFT \
0x00000005

// ISP_CORE_MI_PP_CR_LLENGTH_SHD
#define	\
ISP_CORE_MI_PP_CR_LLENGTH_SHD__MRV_MI_CR_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_PP_IMSC
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_PP_IMSC__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_PP_RIS
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_PP_RIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_PP_MIS
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_PP_MIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_PP_ICR
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_PP_ICR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_PP_ISR
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_ISP_FRAME_END__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_MCH0_FRAME_END__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_MCH1_FRAME_END__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_MCH2_FRAME_END__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_MAF__SHIFT \
		0x0000000f
#define	\
ISP_CORE_MI_PP_ISR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_CORE_MI_PP_STATUS
#define	\
ISP_CORE_MI_PP_STATUS__MRV_MI_Y_FIFO_FULL__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_STATUS__MRV_MI_CB_FIFO_FULL__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_PP_STATUS__MRV_MI_CR_FIFO_FULL__SHIFT \
	0x00000002

// ISP_CORE_MI_PP_STATUS_CLR
#define	\
ISP_CORE_MI_PP_STATUS_CLR__MRV_MI_Y_FIFO_FULL__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_STATUS_CLR__MRV_MI_CB_FIFO_FULL__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_PP_STATUS_CLR__MRV_MI_CR_FIFO_FULL__SHIFT \
0x00000002

// ISP_CORE_MI_PP_RAW_BYTE_CNT
#define	\
ISP_CORE_MI_PP_RAW_BYTE_CNT__MRV_MI_RAW_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_PP_DP_PIXEL_CNT
#define	\
ISP_CORE_MI_PP_DP_PIXEL_CNT__MRV_MI_DP_PIXEL_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_PP_MCH0_BYTE_CNT
#define	\
ISP_CORE_MI_PP_MCH0_BYTE_CNT__MRV_MI_MCH0_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_PP_MCH1_BYTE_CNT
#define	\
ISP_CORE_MI_PP_MCH1_BYTE_CNT__MRV_MI_MCH1_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_PP_MCH2_BYTE_CNT
#define	\
ISP_CORE_MI_PP_MCH2_BYTE_CNT__MRV_MI_MCH2_BYTE_CNT__SHIFT \
0x00000000

// ISP_CORE_MI_PP_PSTATE_CTRL_Y
#define	\
ISP_CORE_MI_PP_PSTATE_CTRL_Y__MRV_MI_PSTATE_TH_Y__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_PSTATE_CTRL_Y__MRV_MI_PSTATE_EN_Y__SHIFT \
0x00000010

// ISP_CORE_MI_PP_PSTATE_CTRL_CB
#define	\
ISP_CORE_MI_PP_PSTATE_CTRL_CB__MRV_MI_PSTATE_TH_CB__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_PSTATE_CTRL_CB__MRV_MI_PSTATE_EN_CB__SHIFT \
0x00000010

// ISP_CORE_MI_PP_PSTATE_CTRL_CR
#define	\
ISP_CORE_MI_PP_PSTATE_CTRL_CR__MRV_MI_PSTATE_TH_CR__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_PSTATE_CTRL_CR__MRV_MI_PSTATE_EN_CR__SHIFT \
0x00000010

// ISP_CORE_MI_PP_PSTATE_ALLOW_STAT
#define	\
ISP_CORE_MI_PP_PSTATE_ALLOW_STAT__MRV_MI_PSTATE_ALLOW__SHIFT \
0x00000000

// ISP_CORE_MI_PP_CID_ENABLE
#define	\
ISP_CORE_MI_PP_CID_ENABLE__MRV_MI_CID_ENABLE__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_CID_ENABLE__MRV_MI_CID_UPDATE__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_PP_CID_ENABLE__MRV_MI_CID_NUM__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_PP_CID_ENABLE__MRV_MI_CID_ENABLE_SHD__SHIFT \
0x00000010
#define	\
ISP_CORE_MI_PP_CID_ENABLE__MRV_MI_CID_NUM_SHD__SHIFT \
0x00000014

// ISP_CORE_MI_PP_LEAK_ENABLE
#define	\
ISP_CORE_MI_PP_LEAK_ENABLE__MRV_MI_LEAK_ENABLE__SHIFT \
0x00000000

// ISP_CORE_MI_PP_LEAK_TH_Y
#define	\
ISP_CORE_MI_PP_LEAK_TH_Y__MRV_MI_LEAK_TH_Y__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_LEAK_TH_CB
#define	\
ISP_CORE_MI_PP_LEAK_TH_CB__MRV_MI_LEAK_TH_CB__SHIFT \
0x00000000

// ISP_CORE_MI_PP_LEAK_TH_CR
#define	\
ISP_CORE_MI_PP_LEAK_TH_CR__MRV_MI_LEAK_TH_CR__SHIFT \
0x00000000

// ISP_CORE_MI_PP_TIMER_EN
#define	\
ISP_CORE_MI_PP_TIMER_EN__MRV_MI_TIMER_EN__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_TIMER_TH
#define	\
ISP_CORE_MI_PP_TIMER_TH__MRV_MI_TIMER_TH__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_CUR_LEAK_STATUS
#define	\
ISP_CORE_MI_PP_CUR_LEAK_STATUS__MRV_MI_CUR_MCH0_LEAK_STATUS__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_CUR_LEAK_STATUS__MRV_MI_CUR_MCH1_LEAK_STATUS__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_PP_CUR_LEAK_STATUS__MRV_MI_CUR_MCH2_LEAK_STATUS__SHIFT \
0x00000002
#define	\
ISP_CORE_MI_PP_CUR_LEAK_STATUS__MRV_MI_CUR_ISP_LEAK_STATUS__SHIFT \
0x00000003

// ISP_CORE_MI_PP_SRAM_FILL_LEVEL_Y
#define	\
ISP_CORE_MI_PP_SRAM_FILL_LEVEL_Y__MRV_MI_SRAM_FILL_LEVEL_Y__SHIFT \
0x00000000

// ISP_CORE_MI_PP_SRAM_FILL_LEVEL_CB
#define	\
ISP_CORE_MI_PP_SRAM_FILL_LEVEL_CB__MRV_MI_SRAM_FILL_LEVEL_CB__SHIFT \
0x00000000

// ISP_CORE_MI_PP_SRAM_FILL_LEVEL_CR
#define	\
ISP_CORE_MI_PP_SRAM_FILL_LEVEL_CR__MRV_MI_SRAM_FILL_LEVEL_CR__SHIFT \
0x00000000

// ISP_CORE_MI_PP_FIFO_OVERFLOW
#define	\
ISP_CORE_MI_PP_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_Y__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_CB__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_PP_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_CR__SHIFT \
0x00000002

// ISP_CORE_MI_PP_MAFD
#define	\
ISP_CORE_MI_PP_MAFD__MRV_MI_MAF_CLEAR__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_MAFD__MRV_MI_MAF_NACK__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_PP_MAFD__MRV_MI_MAF_ID__SHIFT \
	0x00000008

// ISP_CORE_MI_PP_SPH_TEST
#define	\
ISP_CORE_MI_PP_SPH_TEST__MRV_MI_SPH_TOGGLE__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_SPH_TEST__MRV_MI_SPH_DONE__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_PP_SPH_TEST__MRV_MI_SPH_CLR__SHIFT \
	0x00000008

// ISP_CORE_MI_PP_SPH_WDATA
#define	\
ISP_CORE_MI_PP_SPH_WDATA__MRV_MI_SPH_WDATA__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_STALL
#define	\
ISP_CORE_MI_PP_STALL__MRV_MI_STALL__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_STALL__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x00000004

// ISP_CORE_MI_PP_AXI_GENERAL
#define	\
ISP_CORE_MI_PP_AXI_GENERAL__MRV_MI_AXI_AWLOCK__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_AXI_GENERAL__MRV_MI_AXI_AWPROT__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_PP_AXI_GENERAL__MRV_MI_AXI_AWCACHE__SHIFT \
0x00000004
#define	\
ISP_CORE_MI_PP_AXI_GENERAL__MRV_MI_AXI_AWQOS__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_PP_AXI_GENERAL__MRV_MI_AXI_AWREGION__SHIFT \
0x0000000c

// ISP_CORE_MI_PP_AXI_AWUSER
#define	\
ISP_CORE_MI_PP_AXI_AWUSER__MRV_MI_AXI_SPACE__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_AXI_AWUSER__MRV_MI_AXI_VMID__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_PP_AXI_AWUSER__MRV_MI_AXI_VF__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_PP_AXI_AWUSER__MRV_MI_AXI_VFID__SHIFT \
	0x00000008
#define	\
ISP_CORE_MI_PP_AXI_AWUSER__MRV_MI_AXI_RO__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_PP_AXI_AWUSER__MRV_MI_AXI_GCC__SHIFT \
	0x0000000d
#define	\
ISP_CORE_MI_PP_AXI_AWUSER__MRV_MI_AXI_TMZ__SHIFT \
	0x0000000e

// ISP_CORE_MI_PP_AXI_WUSER
#define	\
ISP_CORE_MI_PP_AXI_WUSER__MRV_MI_AXI_DBGMSK__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_AXI_WUSER__MRV_MI_AXI_SWAP__SHIFT \
	0x00000001

// ISP_CORE_MI_PP_QOS_CTRL
#define	\
ISP_CORE_MI_PP_QOS_CTRL__MRV_MI_QOS_MANU_EN__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_QOS_CTRL__MRV_MI_QOS_MC_TMO_EN__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_PP_QOS_CTRL__MRV_MI_QOS_MANU__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_PP_QOS_CTRL__MRV_MI_QOS_MC_WATERMARK__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_PP_QOS_CTRL__MRV_MI_QOS_TIMER__SHIFT \
	0x00000010
#define	\
ISP_CORE_MI_PP_QOS_CTRL__MRV_MI_QOS_PROG_STEP__SHIFT \
0x00000018

// ISP_CORE_MI_PP_PFM_CTRL
#define	\
ISP_CORE_MI_PP_PFM_CTRL__MRV_MI_PFM_EN__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_PP_PFM_CTRL__MRV_MI_PFM_ID_EN__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_PP_PFM_CTRL__MRV_MI_PFM_SEL__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_PP_PFM_CTRL__MRV_MI_PFM_MAX_REQ_CFG__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_PP_PFM_CTRL__MRV_MI_PFM_RD__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_PP_PFM_CTRL__MRV_MI_PFM_ID__SHIFT \
	0x00000010

// ISP_CORE_MI_PP_PFM_REGION_SET0
#define	\
ISP_CORE_MI_PP_PFM_REGION_SET0__MRV_MI_PFM_REGION_SET0__SHIFT \
0x00000000

// ISP_CORE_MI_PP_PFM_REGION_SET1
#define	\
ISP_CORE_MI_PP_PFM_REGION_SET1__MRV_MI_PFM_REGION_SET1__SHIFT \
0x00000000

// ISP_CORE_MI_PP_PFM_REGION_SET2
#define	\
ISP_CORE_MI_PP_PFM_REGION_SET2__MRV_MI_PFM_REGION_SET2__SHIFT \
0x00000000

// ISP_CORE_MI_PP_PFM_REGION_SET3
#define	\
ISP_CORE_MI_PP_PFM_REGION_SET3__MRV_MI_PFM_REGION_SET3__SHIFT \
0x00000000

// ISP_CORE_MI_PP_PFM_REGION_SET4
#define	\
ISP_CORE_MI_PP_PFM_REGION_SET4__MRV_MI_PFM_REGION_SET4__SHIFT \
0x00000000

// ISP_CORE_MI_PP_PFM_REGION_SET5
#define	\
ISP_CORE_MI_PP_PFM_REGION_SET5__MRV_MI_PFM_REGION_SET5__SHIFT \
0x00000000

// ISP_CORE_MI_PP_PFM_REGION_SET6
#define	\
ISP_CORE_MI_PP_PFM_REGION_SET6__MRV_MI_PFM_REGION_SET6__SHIFT \
0x00000000

// ISP_CORE_MI_PP_PFM_REGION_SET7
#define	\
ISP_CORE_MI_PP_PFM_REGION_SET7__MRV_MI_PFM_REGION_SET7__SHIFT \
0x00000000

// ISP_CORE_MI_PP_PFM_STAT_0_1_CNT
#define	\
ISP_CORE_MI_PP_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT0_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT1_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_PP_PFM_STAT_2_3_CNT
#define	\
ISP_CORE_MI_PP_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT2_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT3_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_PP_PFM_STAT_4_5_CNT
#define	\
ISP_CORE_MI_PP_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT4_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT5_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_PP_PFM_STAT_6_7_CNT
#define	\
ISP_CORE_MI_PP_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT6_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_PP_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT7_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_PP_CTRL_CRC
#define	\
ISP_CORE_MI_PP_CTRL_CRC__MRV_MI_CTRL_CRC_RESET__SHIFT \
0x00000000

// ISP_CORE_MI_PP_CRC0
#define	\
ISP_CORE_MI_PP_CRC0__MRV_MI_CRC0__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_CRC1
#define	\
ISP_CORE_MI_PP_CRC1__MRV_MI_CRC1__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_CRC2
#define	\
ISP_CORE_MI_PP_CRC2__MRV_MI_CRC2__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_CRC3
#define	\
ISP_CORE_MI_PP_CRC3__MRV_MI_CRC3__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_CRC4
#define	\
ISP_CORE_MI_PP_CRC4__MRV_MI_CRC4__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_CRC5
#define	\
ISP_CORE_MI_PP_CRC5__MRV_MI_CRC5__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_CRC6
#define	\
ISP_CORE_MI_PP_CRC6__MRV_MI_CRC6__SHIFT \
	0x00000000

// ISP_CORE_MI_PP_CRC7
#define	\
ISP_CORE_MI_PP_CRC7__MRV_MI_CRC7__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI0_CTRL
#define	\
ISP_MIPI_MI_MIPI0_CTRL__MRV_MI_PATH_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_MIPI_MI_MIPI0_CTRL__MRV_MI_MIPI_SEL__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI0_CTRL__MRV_MI_ISP_AUTO_UPD__SHIFT \
0x00000005
#define	\
ISP_MIPI_MI_MIPI0_CTRL__MRV_MI_BYTE_SWAP__SHIFT \
	0x00000007
#define	\
ISP_MIPI_MI_MIPI0_CTRL__MRV_MI_UV_SWAP__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI0_CTRL__MRV_MI_YUV_FORMAT__SHIFT \
	0x0000000e
#define	\
ISP_MIPI_MI_MIPI0_CTRL__MRV_MI_BURST_LEN_LUM__SHIFT \
0x00000010
#define	\
ISP_MIPI_MI_MIPI0_CTRL__MRV_MI_BURST_LEN_CHROM__SHIFT \
0x00000012
#define	\
ISP_MIPI_MI_MIPI0_CTRL__MRV_MI_INIT_BASE_EN__SHIFT \
0x00000014
#define	\
ISP_MIPI_MI_MIPI0_CTRL__MRV_MI_ISP_WRITE_FORMAT__SHIFT \
0x00000016

// ISP_MIPI_MI_MIPI0_CTRL2
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_AUTO_UPD_MCH0__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_AUTO_UPD_MCH1__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_AUTO_UPD_MCH2__SHIFT \
0x00000002
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_MODE_8BIT_MCH0__SHIFT \
0x00000004
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_MODE_8BIT_MCH1__SHIFT \
0x00000005
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_MODE_8BIT_MCH2__SHIFT \
0x00000006
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_BURST_LEN_MCH0__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_BURST_LEN_MCH1__SHIFT \
0x0000000a
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_BURST_LEN_MCH2__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_INIT_BASE_EN_MCH0__SHIFT \
0x00000010
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_INIT_BASE_EN_MCH1__SHIFT \
0x00000011
#define	\
ISP_MIPI_MI_MIPI0_CTRL2__MRV_MI_INIT_BASE_EN_MCH2__SHIFT \
0x00000012

// ISP_MIPI_MI_MIPI0_INIT
#define	\
ISP_MIPI_MI_MIPI0_INIT__MRV_MI_CFG_UPD__SHIFT \
	0x00000004

// ISP_MIPI_MI_MIPI0_INIT2
#define	\
ISP_MIPI_MI_MIPI0_INIT2__MRV_MI_CFG_UPD_MCH0__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_INIT2__MRV_MI_CFG_UPD_MCH1__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI0_INIT2__MRV_MI_CFG_UPD_MCH2__SHIFT \
0x00000002

// ISP_MIPI_MI_MIPI0_Y_BASE_AD_INIT
#define	\
ISP_MIPI_MI_MIPI0_Y_BASE_AD_INIT__MRV_MI_Y_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_Y_BASE_AD_H_INIT
#define	\
ISP_MIPI_MI_MIPI0_Y_BASE_AD_H_INIT__MRV_MI_Y_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_Y_SIZE_INIT
#define	\
ISP_MIPI_MI_MIPI0_Y_SIZE_INIT__MRV_MI_Y_SIZE_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_Y_IRQ_OFFS_INIT
#define	\
ISP_MIPI_MI_MIPI0_Y_IRQ_OFFS_INIT__MRV_MI_Y_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_Y_LLENGTH_INIT
#define	\
ISP_MIPI_MI_MIPI0_Y_LLENGTH_INIT__MRV_MI_Y_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CB_BASE_AD_INIT
#define	\
ISP_MIPI_MI_MIPI0_CB_BASE_AD_INIT__MRV_MI_CB_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CB_BASE_AD_H_INIT
#define	\
ISP_MIPI_MI_MIPI0_CB_BASE_AD_H_INIT__MRV_MI_CB_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CB_SIZE_INIT
#define	\
ISP_MIPI_MI_MIPI0_CB_SIZE_INIT__MRV_MI_CB_SIZE_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CB_IRQ_OFFS_INIT
#define	\
ISP_MIPI_MI_MIPI0_CB_IRQ_OFFS_INIT__MRV_MI_CB_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CB_LLENGTH_INIT
#define	\
ISP_MIPI_MI_MIPI0_CB_LLENGTH_INIT__MRV_MI_CB_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CR_BASE_AD_INIT
#define	\
ISP_MIPI_MI_MIPI0_CR_BASE_AD_INIT__MRV_MI_CR_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CR_BASE_AD_H_INIT
#define	\
ISP_MIPI_MI_MIPI0_CR_BASE_AD_H_INIT__MRV_MI_CR_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CR_SIZE_INIT
#define	\
ISP_MIPI_MI_MIPI0_CR_SIZE_INIT__MRV_MI_CR_SIZE_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CR_IRQ_OFFS_INIT
#define	\
ISP_MIPI_MI_MIPI0_CR_IRQ_OFFS_INIT__MRV_MI_CR_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CR_LLENGTH_INIT
#define	\
ISP_MIPI_MI_MIPI0_CR_LLENGTH_INIT__MRV_MI_CR_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CTRL_SHD
#define	\
ISP_MIPI_MI_MIPI0_CTRL_SHD__MRV_MI_PATH_ENABLE_IN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_CTRL_SHD__MRV_MI_PATH_ENABLE_OUT__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI0_Y_BASE_AD_SHD
#define	\
ISP_MIPI_MI_MIPI0_Y_BASE_AD_SHD__MRV_MI_Y_BASE_AD__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_Y_BASE_AD_H_SHD
#define	\
ISP_MIPI_MI_MIPI0_Y_BASE_AD_H_SHD__MRV_MI_Y_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_Y_SIZE_SHD
#define	\
ISP_MIPI_MI_MIPI0_Y_SIZE_SHD__MRV_MI_Y_SIZE__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_Y_IRQ_OFFS_SHD
#define	\
ISP_MIPI_MI_MIPI0_Y_IRQ_OFFS_SHD__MRV_MI_Y_IRQ_OFFS__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_Y_LLENGTH_SHD
#define	\
ISP_MIPI_MI_MIPI0_Y_LLENGTH_SHD__MRV_MI_Y_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CB_BASE_AD_SHD
#define	\
ISP_MIPI_MI_MIPI0_CB_BASE_AD_SHD__MRV_MI_CB_BASE_AD__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CB_BASE_AD_H_SHD
#define	\
ISP_MIPI_MI_MIPI0_CB_BASE_AD_H_SHD__MRV_MI_CB_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CB_SIZE_SHD
#define	\
ISP_MIPI_MI_MIPI0_CB_SIZE_SHD__MRV_MI_CB_SIZE__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CB_IRQ_OFFS_SHD
#define	\
ISP_MIPI_MI_MIPI0_CB_IRQ_OFFS_SHD__MRV_MI_CB_IRQ_OFFS__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CB_LLENGTH_SHD
#define	\
ISP_MIPI_MI_MIPI0_CB_LLENGTH_SHD__MRV_MI_CB_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CR_BASE_AD_SHD
#define	\
ISP_MIPI_MI_MIPI0_CR_BASE_AD_SHD__MRV_MI_CR_BASE_AD__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CR_BASE_AD_H_SHD
#define	\
ISP_MIPI_MI_MIPI0_CR_BASE_AD_H_SHD__MRV_MI_CR_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CR_SIZE_SHD
#define	\
ISP_MIPI_MI_MIPI0_CR_SIZE_SHD__MRV_MI_CR_SIZE__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CR_IRQ_OFFS_SHD
#define	\
ISP_MIPI_MI_MIPI0_CR_IRQ_OFFS_SHD__MRV_MI_CR_IRQ_OFFS__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI0_CR_LLENGTH_SHD
#define	\
ISP_MIPI_MI_MIPI0_CR_LLENGTH_SHD__MRV_MI_CR_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_IMSC
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_ISP_FRAME_END__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_MCH0_FRAME_END__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_MCH1_FRAME_END__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_MCH2_FRAME_END__SHIFT \
0x00000009
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x0000000e
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_MAF__SHIFT \
	0x0000000f
#define	\
ISP_MIPI_MI_MIPI0_IMSC__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI0_RIS
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_ISP_FRAME_END__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_MCH0_FRAME_END__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_MCH1_FRAME_END__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_MCH2_FRAME_END__SHIFT \
0x00000009
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x0000000e
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_MAF__SHIFT \
	0x0000000f
#define	\
ISP_MIPI_MI_MIPI0_RIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI0_MIS
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_ISP_FRAME_END__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_MCH0_FRAME_END__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_MCH1_FRAME_END__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_MCH2_FRAME_END__SHIFT \
0x00000009
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x0000000e
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_MAF__SHIFT \
	0x0000000f
#define	\
ISP_MIPI_MI_MIPI0_MIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI0_ICR
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_ISP_FRAME_END__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_MCH0_FRAME_END__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_MCH1_FRAME_END__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_MCH2_FRAME_END__SHIFT \
0x00000009
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x0000000e
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_MAF__SHIFT \
	0x0000000f
#define	\
ISP_MIPI_MI_MIPI0_ICR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI0_ISR
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_ISP_FRAME_END__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_MCH0_FRAME_END__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_MCH1_FRAME_END__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_MCH2_FRAME_END__SHIFT \
0x00000009
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x0000000e
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_MAF__SHIFT \
	0x0000000f
#define	\
ISP_MIPI_MI_MIPI0_ISR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI0_STATUS
#define	\
ISP_MIPI_MI_MIPI0_STATUS__MRV_MI_Y_FIFO_FULL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_STATUS__MRV_MI_CB_FIFO_FULL__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI0_STATUS__MRV_MI_CR_FIFO_FULL__SHIFT \
0x00000002

// ISP_MIPI_MI_MIPI0_STATUS_CLR
#define	\
ISP_MIPI_MI_MIPI0_STATUS_CLR__MRV_MI_Y_FIFO_FULL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_STATUS_CLR__MRV_MI_CB_FIFO_FULL__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI0_STATUS_CLR__MRV_MI_CR_FIFO_FULL__SHIFT \
0x00000002

// ISP_MIPI_MI_MIPI0_RAW_BYTE_CNT
#define	\
ISP_MIPI_MI_MIPI0_RAW_BYTE_CNT__MRV_MI_RAW_BYTE_CNT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_DP_PIXEL_CNT
#define	\
ISP_MIPI_MI_MIPI0_DP_PIXEL_CNT__MRV_MI_DP_PIXEL_CNT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_MCH0_BYTE_CNT
#define	\
ISP_MIPI_MI_MIPI0_MCH0_BYTE_CNT__MRV_MI_MCH0_BYTE_CNT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_MCH1_BYTE_CNT
#define	\
ISP_MIPI_MI_MIPI0_MCH1_BYTE_CNT__MRV_MI_MCH1_BYTE_CNT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_MCH2_BYTE_CNT
#define	\
ISP_MIPI_MI_MIPI0_MCH2_BYTE_CNT__MRV_MI_MCH2_BYTE_CNT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_PSTATE_CTRL_Y
#define	\
ISP_MIPI_MI_MIPI0_PSTATE_CTRL_Y__MRV_MI_PSTATE_TH_Y__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_PSTATE_CTRL_Y__MRV_MI_PSTATE_EN_Y__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI0_PSTATE_CTRL_CB
#define	\
ISP_MIPI_MI_MIPI0_PSTATE_CTRL_CB__MRV_MI_PSTATE_TH_CB__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_PSTATE_CTRL_CB__MRV_MI_PSTATE_EN_CB__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI0_PSTATE_CTRL_CR
#define	\
ISP_MIPI_MI_MIPI0_PSTATE_CTRL_CR__MRV_MI_PSTATE_TH_CR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_PSTATE_CTRL_CR__MRV_MI_PSTATE_EN_CR__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI0_PSTATE_ALLOW_STAT
#define	\
ISP_MIPI_MI_MIPI0_PSTATE_ALLOW_STAT__MRV_MI_PSTATE_ALLOW__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CID_ENABLE
#define	\
ISP_MIPI_MI_MIPI0_CID_ENABLE__MRV_MI_CID_ENABLE__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_CID_ENABLE__MRV_MI_CID_UPDATE__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI0_CID_ENABLE__MRV_MI_CID_NUM__SHIFT \
0x00000004
#define	\
ISP_MIPI_MI_MIPI0_CID_ENABLE__MRV_MI_CID_ENABLE_SHD__SHIFT \
0x00000010
#define	\
ISP_MIPI_MI_MIPI0_CID_ENABLE__MRV_MI_CID_NUM_SHD__SHIFT \
0x00000014

// ISP_MIPI_MI_MIPI0_LEAK_ENABLE
#define	\
ISP_MIPI_MI_MIPI0_LEAK_ENABLE__MRV_MI_LEAK_ENABLE__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_LEAK_TH_Y
#define	\
ISP_MIPI_MI_MIPI0_LEAK_TH_Y__MRV_MI_LEAK_TH_Y__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_LEAK_TH_CB
#define	\
ISP_MIPI_MI_MIPI0_LEAK_TH_CB__MRV_MI_LEAK_TH_CB__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_LEAK_TH_CR
#define	\
ISP_MIPI_MI_MIPI0_LEAK_TH_CR__MRV_MI_LEAK_TH_CR__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_TIMER_EN
#define	\
ISP_MIPI_MI_MIPI0_TIMER_EN__MRV_MI_TIMER_EN__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_TIMER_TH
#define	\
ISP_MIPI_MI_MIPI0_TIMER_TH__MRV_MI_TIMER_TH__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CUR_LEAK_STATUS
#define	\
ISP_MIPI_MI_MIPI0_CUR_LEAK_STATUS__MRV_MI_CUR_MCH0_LEAK_STATUS__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_CUR_LEAK_STATUS__MRV_MI_CUR_MCH1_LEAK_STATUS__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI0_CUR_LEAK_STATUS__MRV_MI_CUR_MCH2_LEAK_STATUS__SHIFT \
0x00000002
#define	\
ISP_MIPI_MI_MIPI0_CUR_LEAK_STATUS__MRV_MI_CUR_ISP_LEAK_STATUS__SHIFT \
0x00000003

// ISP_MIPI_MI_MIPI0_SRAM_FILL_LEVEL_Y
#define	\
ISP_MIPI_MI_MIPI0_SRAM_FILL_LEVEL_Y__MRV_MI_SRAM_FILL_LEVEL_Y__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_SRAM_FILL_LEVEL_CB
#define	\
ISP_MIPI_MI_MIPI0_SRAM_FILL_LEVEL_CB__MRV_MI_SRAM_FILL_LEVEL_CB__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_SRAM_FILL_LEVEL_CR
#define	\
ISP_MIPI_MI_MIPI0_SRAM_FILL_LEVEL_CR__MRV_MI_SRAM_FILL_LEVEL_CR__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_FIFO_OVERFLOW
#define	\
ISP_MIPI_MI_MIPI0_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_Y__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_CB__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI0_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_CR__SHIFT \
0x00000002

// ISP_MIPI_MI_MIPI0_MAFD
#define	\
ISP_MIPI_MI_MIPI0_MAFD__MRV_MI_MAF_CLEAR__SHIFT \
	0x00000000
#define	\
ISP_MIPI_MI_MIPI0_MAFD__MRV_MI_MAF_NACK__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI0_MAFD__MRV_MI_MAF_ID__SHIFT \
	0x00000008

// ISP_MIPI_MI_MIPI0_SPH_TEST
#define	\
ISP_MIPI_MI_MIPI0_SPH_TEST__MRV_MI_SPH_TOGGLE__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_SPH_TEST__MRV_MI_SPH_DONE__SHIFT \
0x00000004
#define	\
ISP_MIPI_MI_MIPI0_SPH_TEST__MRV_MI_SPH_CLR__SHIFT \
	0x00000008

// ISP_MIPI_MI_MIPI0_SPH_WDATA
#define	\
ISP_MIPI_MI_MIPI0_SPH_WDATA__MRV_MI_SPH_WDATA__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_STALL
#define	\
ISP_MIPI_MI_MIPI0_STALL__MRV_MI_STALL__SHIFT \
	0x00000000
#define	\
ISP_MIPI_MI_MIPI0_STALL__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x00000004

// ISP_MIPI_MI_MIPI0_AXI_GENERAL
#define	\
ISP_MIPI_MI_MIPI0_AXI_GENERAL__MRV_MI_AXI_AWLOCK__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_AXI_GENERAL__MRV_MI_AXI_AWPROT__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI0_AXI_GENERAL__MRV_MI_AXI_AWCACHE__SHIFT \
0x00000004
#define	\
ISP_MIPI_MI_MIPI0_AXI_GENERAL__MRV_MI_AXI_AWQOS__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI0_AXI_GENERAL__MRV_MI_AXI_AWREGION__SHIFT \
0x0000000c

// ISP_MIPI_MI_MIPI0_AXI_AWUSER
#define	\
ISP_MIPI_MI_MIPI0_AXI_AWUSER__MRV_MI_AXI_SPACE__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_AXI_AWUSER__MRV_MI_AXI_VMID__SHIFT \
0x00000003
#define	\
ISP_MIPI_MI_MIPI0_AXI_AWUSER__MRV_MI_AXI_VF__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI0_AXI_AWUSER__MRV_MI_AXI_VFID__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI0_AXI_AWUSER__MRV_MI_AXI_RO__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MI_MIPI0_AXI_AWUSER__MRV_MI_AXI_GCC__SHIFT \
0x0000000d
#define	\
ISP_MIPI_MI_MIPI0_AXI_AWUSER__MRV_MI_AXI_TMZ__SHIFT \
0x0000000e

// ISP_MIPI_MI_MIPI0_AXI_WUSER
#define	\
ISP_MIPI_MI_MIPI0_AXI_WUSER__MRV_MI_AXI_DBGMSK__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_AXI_WUSER__MRV_MI_AXI_SWAP__SHIFT \
0x00000001

// ISP_MIPI_MI_MIPI0_QOS_CTRL
#define	\
ISP_MIPI_MI_MIPI0_QOS_CTRL__MRV_MI_QOS_MANU_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_QOS_CTRL__MRV_MI_QOS_MC_TMO_EN__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI0_QOS_CTRL__MRV_MI_QOS_MANU__SHIFT \
0x00000004
#define	\
ISP_MIPI_MI_MIPI0_QOS_CTRL__MRV_MI_QOS_MC_WATERMARK__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI0_QOS_CTRL__MRV_MI_QOS_TIMER__SHIFT \
0x00000010
#define	\
ISP_MIPI_MI_MIPI0_QOS_CTRL__MRV_MI_QOS_PROG_STEP__SHIFT \
0x00000018

// ISP_MIPI_MI_MIPI0_PFM_CTRL
#define	\
ISP_MIPI_MI_MIPI0_PFM_CTRL__MRV_MI_PFM_EN__SHIFT \
	0x00000000
#define	\
ISP_MIPI_MI_MIPI0_PFM_CTRL__MRV_MI_PFM_ID_EN__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI0_PFM_CTRL__MRV_MI_PFM_SEL__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI0_PFM_CTRL__MRV_MI_PFM_MAX_REQ_CFG__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI0_PFM_CTRL__MRV_MI_PFM_RD__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI0_PFM_CTRL__MRV_MI_PFM_ID__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI0_PFM_REGION_SET0
#define	\
ISP_MIPI_MI_MIPI0_PFM_REGION_SET0__MRV_MI_PFM_REGION_SET0__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_PFM_REGION_SET1
#define	\
ISP_MIPI_MI_MIPI0_PFM_REGION_SET1__MRV_MI_PFM_REGION_SET1__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_PFM_REGION_SET2
#define	\
ISP_MIPI_MI_MIPI0_PFM_REGION_SET2__MRV_MI_PFM_REGION_SET2__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_PFM_REGION_SET3
#define	\
ISP_MIPI_MI_MIPI0_PFM_REGION_SET3__MRV_MI_PFM_REGION_SET3__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_PFM_REGION_SET4
#define	\
ISP_MIPI_MI_MIPI0_PFM_REGION_SET4__MRV_MI_PFM_REGION_SET4__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_PFM_REGION_SET5
#define	\
ISP_MIPI_MI_MIPI0_PFM_REGION_SET5__MRV_MI_PFM_REGION_SET5__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_PFM_REGION_SET6
#define	\
ISP_MIPI_MI_MIPI0_PFM_REGION_SET6__MRV_MI_PFM_REGION_SET6__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_PFM_REGION_SET7
#define	\
ISP_MIPI_MI_MIPI0_PFM_REGION_SET7__MRV_MI_PFM_REGION_SET7__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_PFM_STAT_0_1_CNT
#define	\
ISP_MIPI_MI_MIPI0_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT0_CNT__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT1_CNT__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI0_PFM_STAT_2_3_CNT
#define	\
ISP_MIPI_MI_MIPI0_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT2_CNT__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT3_CNT__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI0_PFM_STAT_4_5_CNT
#define	\
ISP_MIPI_MI_MIPI0_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT4_CNT__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT5_CNT__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI0_PFM_STAT_6_7_CNT
#define	\
ISP_MIPI_MI_MIPI0_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT6_CNT__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI0_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT7_CNT__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI0_CTRL_CRC
#define	\
ISP_MIPI_MI_MIPI0_CTRL_CRC__MRV_MI_CTRL_CRC_RESET__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI0_CRC0
#define	\
ISP_MIPI_MI_MIPI0_CRC0__MRV_MI_CRC0__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI0_CRC1
#define	\
ISP_MIPI_MI_MIPI0_CRC1__MRV_MI_CRC1__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI0_CRC2
#define	\
ISP_MIPI_MI_MIPI0_CRC2__MRV_MI_CRC2__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI0_CRC3
#define	\
ISP_MIPI_MI_MIPI0_CRC3__MRV_MI_CRC3__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI0_CRC4
#define	\
ISP_MIPI_MI_MIPI0_CRC4__MRV_MI_CRC4__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI0_CRC5
#define	\
ISP_MIPI_MI_MIPI0_CRC5__MRV_MI_CRC5__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI0_CRC6
#define	\
ISP_MIPI_MI_MIPI0_CRC6__MRV_MI_CRC6__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI0_CRC7
#define	\
ISP_MIPI_MI_MIPI0_CRC7__MRV_MI_CRC7__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI1_CTRL
#define	\
ISP_MIPI_MI_MIPI1_CTRL__MRV_MI_PATH_ENABLE__SHIFT \
	0x00000000
#define	\
ISP_MIPI_MI_MIPI1_CTRL__MRV_MI_MIPI_SEL__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI1_CTRL__MRV_MI_ISP_AUTO_UPD__SHIFT \
0x00000005
#define	\
ISP_MIPI_MI_MIPI1_CTRL__MRV_MI_BYTE_SWAP__SHIFT \
	0x00000007
#define	\
ISP_MIPI_MI_MIPI1_CTRL__MRV_MI_UV_SWAP__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI1_CTRL__MRV_MI_YUV_FORMAT__SHIFT \
	0x0000000e
#define	\
ISP_MIPI_MI_MIPI1_CTRL__MRV_MI_BURST_LEN_LUM__SHIFT \
0x00000010
#define	\
ISP_MIPI_MI_MIPI1_CTRL__MRV_MI_BURST_LEN_CHROM__SHIFT \
0x00000012
#define	\
ISP_MIPI_MI_MIPI1_CTRL__MRV_MI_INIT_BASE_EN__SHIFT \
0x00000014
#define	\
ISP_MIPI_MI_MIPI1_CTRL__MRV_MI_ISP_WRITE_FORMAT__SHIFT \
0x00000016

// ISP_MIPI_MI_MIPI1_CTRL2
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_AUTO_UPD_MCH0__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_AUTO_UPD_MCH1__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_AUTO_UPD_MCH2__SHIFT \
0x00000002
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_MODE_8BIT_MCH0__SHIFT \
0x00000004
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_MODE_8BIT_MCH1__SHIFT \
0x00000005
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_MODE_8BIT_MCH2__SHIFT \
0x00000006
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_BURST_LEN_MCH0__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_BURST_LEN_MCH1__SHIFT \
0x0000000a
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_BURST_LEN_MCH2__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_INIT_BASE_EN_MCH0__SHIFT \
0x00000010
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_INIT_BASE_EN_MCH1__SHIFT \
0x00000011
#define	\
ISP_MIPI_MI_MIPI1_CTRL2__MRV_MI_INIT_BASE_EN_MCH2__SHIFT \
0x00000012

// ISP_MIPI_MI_MIPI1_INIT
#define	\
ISP_MIPI_MI_MIPI1_INIT__MRV_MI_CFG_UPD__SHIFT \
	0x00000004

// ISP_MIPI_MI_MIPI1_INIT2
#define	\
ISP_MIPI_MI_MIPI1_INIT2__MRV_MI_CFG_UPD_MCH0__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_INIT2__MRV_MI_CFG_UPD_MCH1__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI1_INIT2__MRV_MI_CFG_UPD_MCH2__SHIFT \
0x00000002

// ISP_MIPI_MI_MIPI1_Y_BASE_AD_INIT
#define	\
ISP_MIPI_MI_MIPI1_Y_BASE_AD_INIT__MRV_MI_Y_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_Y_BASE_AD_H_INIT
#define	\
ISP_MIPI_MI_MIPI1_Y_BASE_AD_H_INIT__MRV_MI_Y_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_Y_SIZE_INIT
#define	\
ISP_MIPI_MI_MIPI1_Y_SIZE_INIT__MRV_MI_Y_SIZE_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_Y_IRQ_OFFS_INIT
#define	\
ISP_MIPI_MI_MIPI1_Y_IRQ_OFFS_INIT__MRV_MI_Y_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_Y_LLENGTH_INIT
#define	\
ISP_MIPI_MI_MIPI1_Y_LLENGTH_INIT__MRV_MI_Y_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CB_BASE_AD_INIT
#define	\
ISP_MIPI_MI_MIPI1_CB_BASE_AD_INIT__MRV_MI_CB_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CB_BASE_AD_H_INIT
#define	\
ISP_MIPI_MI_MIPI1_CB_BASE_AD_H_INIT__MRV_MI_CB_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CB_SIZE_INIT
#define	\
ISP_MIPI_MI_MIPI1_CB_SIZE_INIT__MRV_MI_CB_SIZE_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CB_IRQ_OFFS_INIT
#define	\
ISP_MIPI_MI_MIPI1_CB_IRQ_OFFS_INIT__MRV_MI_CB_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CB_LLENGTH_INIT
#define	\
ISP_MIPI_MI_MIPI1_CB_LLENGTH_INIT__MRV_MI_CB_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CR_BASE_AD_INIT
#define	\
ISP_MIPI_MI_MIPI1_CR_BASE_AD_INIT__MRV_MI_CR_BASE_AD_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CR_BASE_AD_H_INIT
#define	\
ISP_MIPI_MI_MIPI1_CR_BASE_AD_H_INIT__MRV_MI_CR_BASE_AD_H_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CR_SIZE_INIT
#define	\
ISP_MIPI_MI_MIPI1_CR_SIZE_INIT__MRV_MI_CR_SIZE_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CR_IRQ_OFFS_INIT
#define	\
ISP_MIPI_MI_MIPI1_CR_IRQ_OFFS_INIT__MRV_MI_CR_IRQ_OFFS_INIT__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CR_LLENGTH_INIT
#define	\
ISP_MIPI_MI_MIPI1_CR_LLENGTH_INIT__MRV_MI_CR_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CTRL_SHD
#define	\
ISP_MIPI_MI_MIPI1_CTRL_SHD__MRV_MI_PATH_ENABLE_IN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_CTRL_SHD__MRV_MI_PATH_ENABLE_OUT__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI1_Y_BASE_AD_SHD
#define	\
ISP_MIPI_MI_MIPI1_Y_BASE_AD_SHD__MRV_MI_Y_BASE_AD__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_Y_BASE_AD_H_SHD
#define	\
ISP_MIPI_MI_MIPI1_Y_BASE_AD_H_SHD__MRV_MI_Y_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_Y_SIZE_SHD
#define	\
ISP_MIPI_MI_MIPI1_Y_SIZE_SHD__MRV_MI_Y_SIZE__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_Y_IRQ_OFFS_SHD
#define	\
ISP_MIPI_MI_MIPI1_Y_IRQ_OFFS_SHD__MRV_MI_Y_IRQ_OFFS__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_Y_LLENGTH_SHD
#define	\
ISP_MIPI_MI_MIPI1_Y_LLENGTH_SHD__MRV_MI_Y_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CB_BASE_AD_SHD
#define	\
ISP_MIPI_MI_MIPI1_CB_BASE_AD_SHD__MRV_MI_CB_BASE_AD__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CB_BASE_AD_H_SHD
#define	\
ISP_MIPI_MI_MIPI1_CB_BASE_AD_H_SHD__MRV_MI_CB_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CB_SIZE_SHD
#define	\
ISP_MIPI_MI_MIPI1_CB_SIZE_SHD__MRV_MI_CB_SIZE__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CB_IRQ_OFFS_SHD
#define	\
ISP_MIPI_MI_MIPI1_CB_IRQ_OFFS_SHD__MRV_MI_CB_IRQ_OFFS__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CB_LLENGTH_SHD
#define	\
ISP_MIPI_MI_MIPI1_CB_LLENGTH_SHD__MRV_MI_CB_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CR_BASE_AD_SHD
#define	\
ISP_MIPI_MI_MIPI1_CR_BASE_AD_SHD__MRV_MI_CR_BASE_AD__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CR_BASE_AD_H_SHD
#define	\
ISP_MIPI_MI_MIPI1_CR_BASE_AD_H_SHD__MRV_MI_CR_BASE_AD_H_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CR_SIZE_SHD
#define	\
ISP_MIPI_MI_MIPI1_CR_SIZE_SHD__MRV_MI_CR_SIZE__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CR_IRQ_OFFS_SHD
#define	\
ISP_MIPI_MI_MIPI1_CR_IRQ_OFFS_SHD__MRV_MI_CR_IRQ_OFFS__SHIFT \
0x00000005

// ISP_MIPI_MI_MIPI1_CR_LLENGTH_SHD
#define	\
ISP_MIPI_MI_MIPI1_CR_LLENGTH_SHD__MRV_MI_CR_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_IMSC
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_ISP_FRAME_END__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_MCH0_FRAME_END__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_MCH1_FRAME_END__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_MCH2_FRAME_END__SHIFT \
0x00000009
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x0000000e
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_MAF__SHIFT \
	0x0000000f
#define	\
ISP_MIPI_MI_MIPI1_IMSC__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI1_RIS
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_ISP_FRAME_END__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_MCH0_FRAME_END__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_MCH1_FRAME_END__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_MCH2_FRAME_END__SHIFT \
0x00000009
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x0000000e
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_MAF__SHIFT \
	0x0000000f
#define	\
ISP_MIPI_MI_MIPI1_RIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI1_MIS
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_ISP_FRAME_END__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_MCH0_FRAME_END__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_MCH1_FRAME_END__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_MCH2_FRAME_END__SHIFT \
0x00000009
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x0000000e
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_MAF__SHIFT \
	0x0000000f
#define	\
ISP_MIPI_MI_MIPI1_MIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI1_ICR
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_ISP_FRAME_END__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_MCH0_FRAME_END__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_MCH1_FRAME_END__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_MCH2_FRAME_END__SHIFT \
0x00000009
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x0000000e
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_MAF__SHIFT \
	0x0000000f
#define	\
ISP_MIPI_MI_MIPI1_ICR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI1_ISR
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_ISP_FRAME_END__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_FILL_CR__SHIFT \
	0x00000001
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_FILL_CB__SHIFT \
	0x00000002
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_FILL_Y__SHIFT \
	0x00000003
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_WRAP_Y__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_WRAP_CB__SHIFT \
	0x00000005
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_WRAP_CR__SHIFT \
	0x00000006
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_MCH0_FRAME_END__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_MCH1_FRAME_END__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_MCH2_FRAME_END__SHIFT \
0x00000009
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_MCH0_LEAK__SHIFT \
	0x0000000a
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_MCH1_LEAK__SHIFT \
	0x0000000b
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_MCH2_LEAK__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_ISP_LEAK__SHIFT \
	0x0000000d
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x0000000e
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_MAF__SHIFT \
	0x0000000f
#define	\
ISP_MIPI_MI_MIPI1_ISR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI1_STATUS
#define	\
ISP_MIPI_MI_MIPI1_STATUS__MRV_MI_Y_FIFO_FULL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_STATUS__MRV_MI_CB_FIFO_FULL__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI1_STATUS__MRV_MI_CR_FIFO_FULL__SHIFT \
0x00000002

// ISP_MIPI_MI_MIPI1_STATUS_CLR
#define	\
ISP_MIPI_MI_MIPI1_STATUS_CLR__MRV_MI_Y_FIFO_FULL__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_STATUS_CLR__MRV_MI_CB_FIFO_FULL__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI1_STATUS_CLR__MRV_MI_CR_FIFO_FULL__SHIFT \
0x00000002

// ISP_MIPI_MI_MIPI1_RAW_BYTE_CNT
#define	\
ISP_MIPI_MI_MIPI1_RAW_BYTE_CNT__MRV_MI_RAW_BYTE_CNT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_DP_PIXEL_CNT
#define	\
ISP_MIPI_MI_MIPI1_DP_PIXEL_CNT__MRV_MI_DP_PIXEL_CNT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_MCH0_BYTE_CNT
#define	\
ISP_MIPI_MI_MIPI1_MCH0_BYTE_CNT__MRV_MI_MCH0_BYTE_CNT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_MCH1_BYTE_CNT
#define	\
ISP_MIPI_MI_MIPI1_MCH1_BYTE_CNT__MRV_MI_MCH1_BYTE_CNT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_MCH2_BYTE_CNT
#define	\
ISP_MIPI_MI_MIPI1_MCH2_BYTE_CNT__MRV_MI_MCH2_BYTE_CNT__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_PSTATE_CTRL_Y
#define	\
ISP_MIPI_MI_MIPI1_PSTATE_CTRL_Y__MRV_MI_PSTATE_TH_Y__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_PSTATE_CTRL_Y__MRV_MI_PSTATE_EN_Y__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI1_PSTATE_CTRL_CB
#define	\
ISP_MIPI_MI_MIPI1_PSTATE_CTRL_CB__MRV_MI_PSTATE_TH_CB__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_PSTATE_CTRL_CB__MRV_MI_PSTATE_EN_CB__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI1_PSTATE_CTRL_CR
#define	\
ISP_MIPI_MI_MIPI1_PSTATE_CTRL_CR__MRV_MI_PSTATE_TH_CR__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_PSTATE_CTRL_CR__MRV_MI_PSTATE_EN_CR__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI1_PSTATE_ALLOW_STAT
#define	\
ISP_MIPI_MI_MIPI1_PSTATE_ALLOW_STAT__MRV_MI_PSTATE_ALLOW__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CID_ENABLE
#define	\
ISP_MIPI_MI_MIPI1_CID_ENABLE__MRV_MI_CID_ENABLE__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_CID_ENABLE__MRV_MI_CID_UPDATE__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI1_CID_ENABLE__MRV_MI_CID_NUM__SHIFT \
0x00000004
#define	\
ISP_MIPI_MI_MIPI1_CID_ENABLE__MRV_MI_CID_ENABLE_SHD__SHIFT \
0x00000010
#define	\
ISP_MIPI_MI_MIPI1_CID_ENABLE__MRV_MI_CID_NUM_SHD__SHIFT \
0x00000014

// ISP_MIPI_MI_MIPI1_LEAK_ENABLE
#define	\
ISP_MIPI_MI_MIPI1_LEAK_ENABLE__MRV_MI_LEAK_ENABLE__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_LEAK_TH_Y
#define	\
ISP_MIPI_MI_MIPI1_LEAK_TH_Y__MRV_MI_LEAK_TH_Y__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_LEAK_TH_CB
#define	\
ISP_MIPI_MI_MIPI1_LEAK_TH_CB__MRV_MI_LEAK_TH_CB__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_LEAK_TH_CR
#define	\
ISP_MIPI_MI_MIPI1_LEAK_TH_CR__MRV_MI_LEAK_TH_CR__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_TIMER_EN
#define	\
ISP_MIPI_MI_MIPI1_TIMER_EN__MRV_MI_TIMER_EN__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_TIMER_TH
#define	\
ISP_MIPI_MI_MIPI1_TIMER_TH__MRV_MI_TIMER_TH__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CUR_LEAK_STATUS
#define	\
ISP_MIPI_MI_MIPI1_CUR_LEAK_STATUS__MRV_MI_CUR_MCH0_LEAK_STATUS__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_CUR_LEAK_STATUS__MRV_MI_CUR_MCH1_LEAK_STATUS__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI1_CUR_LEAK_STATUS__MRV_MI_CUR_MCH2_LEAK_STATUS__SHIFT \
0x00000002
#define	\
ISP_MIPI_MI_MIPI1_CUR_LEAK_STATUS__MRV_MI_CUR_ISP_LEAK_STATUS__SHIFT \
0x00000003

// ISP_MIPI_MI_MIPI1_SRAM_FILL_LEVEL_Y
#define	\
ISP_MIPI_MI_MIPI1_SRAM_FILL_LEVEL_Y__MRV_MI_SRAM_FILL_LEVEL_Y__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_SRAM_FILL_LEVEL_CB
#define	\
ISP_MIPI_MI_MIPI1_SRAM_FILL_LEVEL_CB__MRV_MI_SRAM_FILL_LEVEL_CB__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_SRAM_FILL_LEVEL_CR
#define	\
ISP_MIPI_MI_MIPI1_SRAM_FILL_LEVEL_CR__MRV_MI_SRAM_FILL_LEVEL_CR__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_FIFO_OVERFLOW
#define	\
ISP_MIPI_MI_MIPI1_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_Y__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_CB__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI1_FIFO_OVERFLOW__MRV_MI_FIFO_OVERFLOW_CR__SHIFT \
0x00000002

// ISP_MIPI_MI_MIPI1_MAFD
#define	\
ISP_MIPI_MI_MIPI1_MAFD__MRV_MI_MAF_CLEAR__SHIFT \
	0x00000000
#define	\
ISP_MIPI_MI_MIPI1_MAFD__MRV_MI_MAF_NACK__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI1_MAFD__MRV_MI_MAF_ID__SHIFT \
	0x00000008

// ISP_MIPI_MI_MIPI1_SPH_TEST
#define	\
ISP_MIPI_MI_MIPI1_SPH_TEST__MRV_MI_SPH_TOGGLE__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_SPH_TEST__MRV_MI_SPH_DONE__SHIFT \
0x00000004
#define	\
ISP_MIPI_MI_MIPI1_SPH_TEST__MRV_MI_SPH_CLR__SHIFT \
	0x00000008

// ISP_MIPI_MI_MIPI1_SPH_WDATA
#define	\
ISP_MIPI_MI_MIPI1_SPH_WDATA__MRV_MI_SPH_WDATA__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_STALL
#define	\
ISP_MIPI_MI_MIPI1_STALL__MRV_MI_STALL__SHIFT \
	0x00000000
#define	\
ISP_MIPI_MI_MIPI1_STALL__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x00000004

// ISP_MIPI_MI_MIPI1_AXI_GENERAL
#define	\
ISP_MIPI_MI_MIPI1_AXI_GENERAL__MRV_MI_AXI_AWLOCK__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_AXI_GENERAL__MRV_MI_AXI_AWPROT__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI1_AXI_GENERAL__MRV_MI_AXI_AWCACHE__SHIFT \
0x00000004
#define	\
ISP_MIPI_MI_MIPI1_AXI_GENERAL__MRV_MI_AXI_AWQOS__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI1_AXI_GENERAL__MRV_MI_AXI_AWREGION__SHIFT \
0x0000000c

// ISP_MIPI_MI_MIPI1_AXI_AWUSER
#define	\
ISP_MIPI_MI_MIPI1_AXI_AWUSER__MRV_MI_AXI_SPACE__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_AXI_AWUSER__MRV_MI_AXI_VMID__SHIFT \
0x00000003
#define	\
ISP_MIPI_MI_MIPI1_AXI_AWUSER__MRV_MI_AXI_VF__SHIFT \
0x00000007
#define	\
ISP_MIPI_MI_MIPI1_AXI_AWUSER__MRV_MI_AXI_VFID__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI1_AXI_AWUSER__MRV_MI_AXI_RO__SHIFT \
0x0000000c
#define	\
ISP_MIPI_MI_MIPI1_AXI_AWUSER__MRV_MI_AXI_GCC__SHIFT \
0x0000000d
#define	\
ISP_MIPI_MI_MIPI1_AXI_AWUSER__MRV_MI_AXI_TMZ__SHIFT \
0x0000000e

// ISP_MIPI_MI_MIPI1_AXI_WUSER
#define	\
ISP_MIPI_MI_MIPI1_AXI_WUSER__MRV_MI_AXI_DBGMSK__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_AXI_WUSER__MRV_MI_AXI_SWAP__SHIFT \
0x00000001

// ISP_MIPI_MI_MIPI1_QOS_CTRL
#define	\
ISP_MIPI_MI_MIPI1_QOS_CTRL__MRV_MI_QOS_MANU_EN__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_QOS_CTRL__MRV_MI_QOS_MC_TMO_EN__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI1_QOS_CTRL__MRV_MI_QOS_MANU__SHIFT \
0x00000004
#define	\
ISP_MIPI_MI_MIPI1_QOS_CTRL__MRV_MI_QOS_MC_WATERMARK__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI1_QOS_CTRL__MRV_MI_QOS_TIMER__SHIFT \
0x00000010
#define	\
ISP_MIPI_MI_MIPI1_QOS_CTRL__MRV_MI_QOS_PROG_STEP__SHIFT \
0x00000018

// ISP_MIPI_MI_MIPI1_PFM_CTRL
#define	\
ISP_MIPI_MI_MIPI1_PFM_CTRL__MRV_MI_PFM_EN__SHIFT \
	0x00000000
#define	\
ISP_MIPI_MI_MIPI1_PFM_CTRL__MRV_MI_PFM_ID_EN__SHIFT \
0x00000001
#define	\
ISP_MIPI_MI_MIPI1_PFM_CTRL__MRV_MI_PFM_SEL__SHIFT \
	0x00000004
#define	\
ISP_MIPI_MI_MIPI1_PFM_CTRL__MRV_MI_PFM_MAX_REQ_CFG__SHIFT \
0x00000008
#define	\
ISP_MIPI_MI_MIPI1_PFM_CTRL__MRV_MI_PFM_RD__SHIFT \
	0x0000000c
#define	\
ISP_MIPI_MI_MIPI1_PFM_CTRL__MRV_MI_PFM_ID__SHIFT \
	0x00000010

// ISP_MIPI_MI_MIPI1_PFM_REGION_SET0
#define	\
ISP_MIPI_MI_MIPI1_PFM_REGION_SET0__MRV_MI_PFM_REGION_SET0__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_PFM_REGION_SET1
#define	\
ISP_MIPI_MI_MIPI1_PFM_REGION_SET1__MRV_MI_PFM_REGION_SET1__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_PFM_REGION_SET2
#define	\
ISP_MIPI_MI_MIPI1_PFM_REGION_SET2__MRV_MI_PFM_REGION_SET2__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_PFM_REGION_SET3
#define	\
ISP_MIPI_MI_MIPI1_PFM_REGION_SET3__MRV_MI_PFM_REGION_SET3__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_PFM_REGION_SET4
#define	\
ISP_MIPI_MI_MIPI1_PFM_REGION_SET4__MRV_MI_PFM_REGION_SET4__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_PFM_REGION_SET5
#define	\
ISP_MIPI_MI_MIPI1_PFM_REGION_SET5__MRV_MI_PFM_REGION_SET5__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_PFM_REGION_SET6
#define	\
ISP_MIPI_MI_MIPI1_PFM_REGION_SET6__MRV_MI_PFM_REGION_SET6__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_PFM_REGION_SET7
#define	\
ISP_MIPI_MI_MIPI1_PFM_REGION_SET7__MRV_MI_PFM_REGION_SET7__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_PFM_STAT_0_1_CNT
#define	\
ISP_MIPI_MI_MIPI1_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT0_CNT__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT1_CNT__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI1_PFM_STAT_2_3_CNT
#define	\
ISP_MIPI_MI_MIPI1_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT2_CNT__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT3_CNT__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI1_PFM_STAT_4_5_CNT
#define	\
ISP_MIPI_MI_MIPI1_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT4_CNT__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT5_CNT__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI1_PFM_STAT_6_7_CNT
#define	\
ISP_MIPI_MI_MIPI1_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT6_CNT__SHIFT \
0x00000000
#define	\
ISP_MIPI_MI_MIPI1_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT7_CNT__SHIFT \
0x00000010

// ISP_MIPI_MI_MIPI1_CTRL_CRC
#define	\
ISP_MIPI_MI_MIPI1_CTRL_CRC__MRV_MI_CTRL_CRC_RESET__SHIFT \
0x00000000

// ISP_MIPI_MI_MIPI1_CRC0
#define	\
ISP_MIPI_MI_MIPI1_CRC0__MRV_MI_CRC0__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI1_CRC1
#define	\
ISP_MIPI_MI_MIPI1_CRC1__MRV_MI_CRC1__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI1_CRC2
#define	\
ISP_MIPI_MI_MIPI1_CRC2__MRV_MI_CRC2__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI1_CRC3
#define	\
ISP_MIPI_MI_MIPI1_CRC3__MRV_MI_CRC3__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI1_CRC4
#define	\
ISP_MIPI_MI_MIPI1_CRC4__MRV_MI_CRC4__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI1_CRC5
#define	\
ISP_MIPI_MI_MIPI1_CRC5__MRV_MI_CRC5__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI1_CRC6
#define	\
ISP_MIPI_MI_MIPI1_CRC6__MRV_MI_CRC6__SHIFT \
	0x00000000

// ISP_MIPI_MI_MIPI1_CRC7
#define	\
ISP_MIPI_MI_MIPI1_CRC7__MRV_MI_CRC7__SHIFT \
	0x00000000

// ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_INIT
#define	\
ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_INIT__MRV_MI_DMA_Y_PIC_START_AD_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_H_INIT
#define	\
ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_H_INIT__MARVIN_MI_DMA_Y_PIC_START_AD_H_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_Y_PIC_WIDTH_INIT
#define	\
ISP_CORE_MI_RD_DMA_Y_PIC_WIDTH_INIT__MRV_MI_DMA_Y_PIC_WIDTH_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_Y_LLENGTH_INIT
#define	\
ISP_CORE_MI_RD_DMA_Y_LLENGTH_INIT__MRV_MI_DMA_Y_LLENGTH_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_Y_PIC_SIZE_INIT
#define	\
ISP_CORE_MI_RD_DMA_Y_PIC_SIZE_INIT__MRV_MI_DMA_Y_PIC_SIZE_INIT__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_SHD
#define	\
ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_SHD__MRV_MI_DMA_Y_PIC_START_AD_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_H_SHD
#define	\
ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_H_SHD__MARVIN_MI_DMA_Y_PIC_START_AD_H_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_Y_PIC_WIDTH_SHD
#define	\
ISP_CORE_MI_RD_DMA_Y_PIC_WIDTH_SHD__MRV_MI_DMA_Y_PIC_WIDTH_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_Y_LLENGTH_SHD
#define	\
ISP_CORE_MI_RD_DMA_Y_LLENGTH_SHD__MRV_MI_DMA_Y_LLENGTH_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_Y_PIC_SIZE_SHD
#define	\
ISP_CORE_MI_RD_DMA_Y_PIC_SIZE_SHD__MRV_MI_DMA_Y_PIC_SIZE_SHD__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_CTRL
#define	\
ISP_CORE_MI_RD_DMA_CTRL__MRV_MI_DMA_BURST_LEN__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_RD_DMA_CTRL__MRV_MI_DMA_BYTE_SWAP__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_RD_DMA_CTRL__MRV_MI_DMA_FRAME_END_DISABLE__SHIFT \
0x0000000a
#define	\
ISP_CORE_MI_RD_DMA_CTRL__MRV_MI_DMA_DATA_FORMAT__SHIFT \
0x0000000c

// ISP_CORE_MI_RD_DMA_INIT
#define	\
ISP_CORE_MI_RD_DMA_INIT__MRV_MI_DMA_CFG_UPD__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_AUTO_CFG_UPDATE
#define	\
ISP_CORE_MI_RD_DMA_AUTO_CFG_UPDATE__MRV_MI_DMA_AUTO_CFG_UPDATE__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_GEN_CFG_UPDATE
#define	\
ISP_CORE_MI_RD_DMA_GEN_CFG_UPDATE__MRV_DMA_GEN_CFG_UPDATE__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_START
#define	\
ISP_CORE_MI_RD_DMA_START__MRV_MI_DMA_START__SHIFT \
	0x00000000

// ISP_CORE_MI_RD_DMA_STATUS
#define	\
ISP_CORE_MI_RD_DMA_STATUS__MRV_MI_DMA_ACTIVE__SHIFT \
0x00000000

// ISP_CORE_MI_RD_IMSC
#define	\
ISP_CORE_MI_RD_IMSC__MRV_MI_MAF__SHIFT \
		0x00000008
#define	\
ISP_CORE_MI_RD_IMSC__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_RD_IMSC__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_RD_IMSC__MRV_MI_DMA_READY__SHIFT \
	0x0000000b

// ISP_CORE_MI_RD_RIS
#define	\
ISP_CORE_MI_RD_RIS__MRV_MI_MAF__SHIFT \
		0x00000008
#define	\
ISP_CORE_MI_RD_RIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_RD_RIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_RD_RIS__MRV_MI_DMA_READY__SHIFT \
	0x0000000b

// ISP_CORE_MI_RD_MIS
#define	\
ISP_CORE_MI_RD_MIS__MRV_MI_MAF__SHIFT \
		0x00000008
#define	\
ISP_CORE_MI_RD_MIS__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_RD_MIS__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_RD_MIS__MRV_MI_DMA_READY__SHIFT \
	0x0000000b

// ISP_CORE_MI_RD_ICR
#define	\
ISP_CORE_MI_RD_ICR__MRV_MI_MAF__SHIFT \
		0x00000008
#define	\
ISP_CORE_MI_RD_ICR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_RD_ICR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_RD_ICR__MRV_MI_DMA_READY__SHIFT \
	0x0000000b

// ISP_CORE_MI_RD_ISR
#define	\
ISP_CORE_MI_RD_ISR__MRV_MI_MAF__SHIFT \
		0x00000008
#define	\
ISP_CORE_MI_RD_ISR__MRV_MI_AXI_TMOUT__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_RD_ISR__MRV_MI_AXI_BUS_CLEAN__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_RD_ISR__MRV_MI_DMA_READY__SHIFT \
	0x0000000b

// ISP_CORE_MI_RD_DMA_STALL
#define	\
ISP_CORE_MI_RD_DMA_STALL__MRV_MI_DMA_STALL__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_RD_DMA_STALL__MRV_MI_AXI_BUS_CLEAN__SHIFT \
0x00000004

// ISP_CORE_MI_RD_DMA_TIMER_EN
#define	\
ISP_CORE_MI_RD_DMA_TIMER_EN__MRV_MI_DMA_TIMER_EN__SHIFT \
0x00000000

// ISP_CORE_MI_RD_DMA_TIMER_TH
#define	\
ISP_CORE_MI_RD_DMA_TIMER_TH__MRV_MI_DMA_TIMER_TH__SHIFT \
0x00000000

// ISP_CORE_MI_RD_AXI_ARUSER
#define	\
ISP_CORE_MI_RD_AXI_ARUSER__MRV_MI_AXI_SPACE__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_RD_AXI_ARUSER__MRV_MI_AXI_VMID__SHIFT \
	0x00000003
#define	\
ISP_CORE_MI_RD_AXI_ARUSER__MRV_MI_AXI_SWAP__SHIFT \
	0x00000007
#define	\
ISP_CORE_MI_RD_AXI_ARUSER__MRV_MI_AXI_VF__SHIFT \
	0x00000009
#define	\
ISP_CORE_MI_RD_AXI_ARUSER__MRV_MI_AXI_VFID__SHIFT \
	0x0000000a
#define	\
ISP_CORE_MI_RD_AXI_ARUSER__MRV_MI_AXI_RO__SHIFT \
	0x0000000e
#define	\
ISP_CORE_MI_RD_AXI_ARUSER__MRV_MI_AXI_GCC__SHIFT \
	0x0000000f
#define	\
ISP_CORE_MI_RD_AXI_ARUSER__MRV_MI_AXI_TMZ__SHIFT \
	0x00000010

// ISP_CORE_MI_RD_QOS_CTRL
#define	\
ISP_CORE_MI_RD_QOS_CTRL__MRV_MI_QOS_MANU_EN__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_RD_QOS_CTRL__MRV_MI_QOS_MC_TMO_EN__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_RD_QOS_CTRL__MRV_MI_QOS_MANU__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_RD_QOS_CTRL__MRV_MI_QOS_MC_WATERMARK__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_RD_QOS_CTRL__MRV_MI_QOS_TIMER__SHIFT \
	0x00000010
#define	\
ISP_CORE_MI_RD_QOS_CTRL__MRV_MI_QOS_PROG_STEP__SHIFT \
0x00000018

// ISP_CORE_MI_RD_MAFD
#define	\
ISP_CORE_MI_RD_MAFD__MRV_MI_MAF_CLEAR__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_RD_MAFD__MRV_MI_MAF_NACK__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_RD_MAFD__MRV_MI_MAF_ID__SHIFT \
	0x00000008

// ISP_CORE_MI_RD_AXI_GENERAL
#define	\
ISP_CORE_MI_RD_AXI_GENERAL__MRV_MI_AXI_ARLOCK__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_RD_AXI_GENERAL__MRV_MI_AXI_ARPROT__SHIFT \
0x00000001
#define	\
ISP_CORE_MI_RD_AXI_GENERAL__MRV_MI_AXI_ARCACHE__SHIFT \
0x00000004
#define	\
ISP_CORE_MI_RD_AXI_GENERAL__MRV_MI_AXI_ARQOS__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_RD_AXI_GENERAL__MRV_MI_AXI_ARREGION__SHIFT \
0x0000000c

// ISP_CORE_MI_RD_PFM_CTRL
#define	\
ISP_CORE_MI_RD_PFM_CTRL__MRV_MI_PFM_EN__SHIFT \
	0x00000000
#define	\
ISP_CORE_MI_RD_PFM_CTRL__MRV_MI_PFM_ID_EN__SHIFT \
	0x00000001
#define	\
ISP_CORE_MI_RD_PFM_CTRL__MRV_MI_PFM_SEL__SHIFT \
	0x00000004
#define	\
ISP_CORE_MI_RD_PFM_CTRL__MRV_MI_PFM_MAX_REQ_CFG__SHIFT \
0x00000008
#define	\
ISP_CORE_MI_RD_PFM_CTRL__MRV_MI_PFM_RD__SHIFT \
	0x0000000c
#define	\
ISP_CORE_MI_RD_PFM_CTRL__MRV_MI_PFM_ID__SHIFT \
	0x00000010

// ISP_CORE_MI_RD_PFM_REGION_SET0
#define	\
ISP_CORE_MI_RD_PFM_REGION_SET0__MRV_MI_PFM_REGION_SET0__SHIFT \
0x00000000

// ISP_CORE_MI_RD_PFM_REGION_SET1
#define	\
ISP_CORE_MI_RD_PFM_REGION_SET1__MRV_MI_PFM_REGION_SET1__SHIFT \
0x00000000

// ISP_CORE_MI_RD_PFM_REGION_SET2
#define	\
ISP_CORE_MI_RD_PFM_REGION_SET2__MRV_MI_PFM_REGION_SET2__SHIFT \
0x00000000

// ISP_CORE_MI_RD_PFM_REGION_SET3
#define	\
ISP_CORE_MI_RD_PFM_REGION_SET3__MRV_MI_PFM_REGION_SET3__SHIFT \
0x00000000

// ISP_CORE_MI_RD_PFM_REGION_SET4
#define	\
ISP_CORE_MI_RD_PFM_REGION_SET4__MRV_MI_PFM_REGION_SET4__SHIFT \
0x00000000

// ISP_CORE_MI_RD_PFM_REGION_SET5
#define	\
ISP_CORE_MI_RD_PFM_REGION_SET5__MRV_MI_PFM_REGION_SET5__SHIFT \
0x00000000

// ISP_CORE_MI_RD_PFM_REGION_SET6
#define	\
ISP_CORE_MI_RD_PFM_REGION_SET6__MRV_MI_PFM_REGION_SET6__SHIFT \
0x00000000

// ISP_CORE_MI_RD_PFM_REGION_SET7
#define	\
ISP_CORE_MI_RD_PFM_REGION_SET7__MRV_MI_PFM_REGION_SET7__SHIFT \
0x00000000

// ISP_CORE_MI_RD_PFM_STAT_0_1_CNT
#define	\
ISP_CORE_MI_RD_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT0_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_RD_PFM_STAT_0_1_CNT__MRV_MI_PFM_STAT1_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_RD_PFM_STAT_2_3_CNT
#define	\
ISP_CORE_MI_RD_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT2_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_RD_PFM_STAT_2_3_CNT__MRV_MI_PFM_STAT3_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_RD_PFM_STAT_4_5_CNT
#define	\
ISP_CORE_MI_RD_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT4_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_RD_PFM_STAT_4_5_CNT__MRV_MI_PFM_STAT5_CNT__SHIFT \
0x00000010

// ISP_CORE_MI_RD_PFM_STAT_6_7_CNT
#define	\
ISP_CORE_MI_RD_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT6_CNT__SHIFT \
0x00000000
#define	\
ISP_CORE_MI_RD_PFM_STAT_6_7_CNT__MRV_MI_PFM_STAT7_CNT__SHIFT \
0x00000010

// STNR_DUMMY_REG0
#define	\
STNR_DUMMY_REG0__STNR_DUMMY_REG0__SHIFT \
	0x00000000

// STNR_DUMMY_REG1
#define	\
STNR_DUMMY_REG1__STNR_DUMMY_REG1__SHIFT \
	0x00000000

// STNR_DUMMY_REG2
#define	\
STNR_DUMMY_REG2__STNR_DUMMY_REG2__SHIFT \
	0x00000000

// STNR_DUMMY_REG3
#define	\
STNR_DUMMY_REG3__STNR_DUMMY_REG3__SHIFT \
	0x00000000

// STNR_CLK_CTRL
#define	\
STNR_CLK_CTRL__STNR_CLK_ENABLE_SNR__SHIFT \
	0x00000000
#define	\
STNR_CLK_CTRL__STNR_CLK_ENABLE_TNR__SHIFT \
	0x00000001
#define	\
STNR_CLK_CTRL__STNR_CLK_ENABLE_RDMA__SHIFT \
	0x00000002
#define	\
STNR_CLK_CTRL__STNR_CLK_ENABLE_WDMA__SHIFT \
	0x00000003
#define	\
STNR_CLK_CTRL__RESERVED__SHIFT \
			0x00000004

// STNR_RST_CTRL
#define	\
STNR_RST_CTRL__STNR_SOFT_RST_SNR__SHIFT \
	0x00000000
#define	\
STNR_RST_CTRL__STNR_SOFT_RST_TNR__SHIFT \
	0x00000001
#define	\
STNR_RST_CTRL__STNR_SOFT_RST_RDMA__SHIFT \
	0x00000002
#define	\
STNR_RST_CTRL__STNR_SOFT_RST_WDMA__SHIFT \
	0x00000003
#define	\
STNR_RST_CTRL__RESERVED__SHIFT \
			0x00000004

// STNR_CFG_CTRL
#define	\
STNR_CFG_CTRL__STNR_STRM_SEL__SHIFT \
		0x00000000
#define	\
STNR_CFG_CTRL__RESERVED__SHIFT \
			0x00000002

// STNR_INTR_MASK
#define	\
STNR_INTR_MASK__SNR_FRAME_START_IMSC__SHIFT \
	0x00000000
#define	\
STNR_INTR_MASK__SNR_FRAME_END_IMSC__SHIFT \
	0x00000001
#define	\
STNR_INTR_MASK__RESERVED_SNR__SHIFT \
		0x00000002
#define	\
STNR_INTR_MASK__TNR_FRAME_START_IMSC__SHIFT \
	0x00000008
#define	\
STNR_INTR_MASK__TNR_FRAME_END_IMSC__SHIFT \
	0x00000009
#define	\
STNR_INTR_MASK__TNR_HW_SETA_IMSC__SHIFT \
	0x0000000a
#define	\
STNR_INTR_MASK__TNR_AUTO_REC_IMSC__SHIFT \
	0x0000000b
#define	\
STNR_INTR_MASK__RESERVED_TNR__SHIFT \
		0x0000000c
#define	\
STNR_INTR_MASK__RDMA_FRAME_START_IMSC__SHIFT \
	0x00000010
#define	\
STNR_INTR_MASK__RDMA_FRAME_END_IMSC__SHIFT \
	0x00000011
#define	\
STNR_INTR_MASK__RDMA_SETA_END_IMSC__SHIFT \
	0x00000012
#define	\
STNR_INTR_MASK__RDMA_RNACK1_ERR_IMSC__SHIFT \
	0x00000013
#define	\
STNR_INTR_MASK__RDMA_RNACK2_ERR_IMSC__SHIFT \
	0x00000014
#define	\
STNR_INTR_MASK__RDMA_RNACK3_ERR_IMSC__SHIFT \
	0x00000015
#define	\
STNR_INTR_MASK__RDMA_RRESP_ERR_IMSC__SHIFT \
	0x00000016
#define	\
STNR_INTR_MASK__RESERVED_RDMA__SHIFT \
		0x00000017
#define	\
STNR_INTR_MASK__WDMA_FRAME_START_IMSC__SHIFT \
	0x00000018
#define	\
STNR_INTR_MASK__WDMA_FRAME_END_IMSC__SHIFT \
	0x00000019
#define	\
STNR_INTR_MASK__WDMA_SETA_END_IMSC__SHIFT \
	0x0000001a
#define	\
STNR_INTR_MASK__WDMA_BNACK1_ERR_IMSC__SHIFT \
	0x0000001b
#define	\
STNR_INTR_MASK__WDMA_BNACK2_ERR_IMSC__SHIFT \
	0x0000001c
#define	\
STNR_INTR_MASK__WDMA_BNACK3_ERR_IMSC__SHIFT \
	0x0000001d
#define	\
STNR_INTR_MASK__WDMA_BRESP_ERR_IMSC__SHIFT \
	0x0000001e
#define	\
STNR_INTR_MASK__RESERVED_WDMA__SHIFT \
		0x0000001f

// STNR_RAW_INTR
#define	\
STNR_RAW_INTR__SNR_FRAME_START_RIS__SHIFT \
	0x00000000
#define	\
STNR_RAW_INTR__SNR_FRAME_END_RIS__SHIFT \
	0x00000001
#define	\
STNR_RAW_INTR__RESERVED_SNR__SHIFT \
		0x00000002
#define	\
STNR_RAW_INTR__TNR_FRAME_START_RIS__SHIFT \
	0x00000008
#define	\
STNR_RAW_INTR__TNR_FRAME_END_RIS__SHIFT \
	0x00000009
#define	\
STNR_RAW_INTR__TNR_HW_SETA_RIS__SHIFT \
		0x0000000a
#define	\
STNR_RAW_INTR__TNR_AUTO_REC_RIS__SHIFT \
		0x0000000b
#define	\
STNR_RAW_INTR__RESERVED_TNR__SHIFT \
		0x0000000c
#define	\
STNR_RAW_INTR__RDMA_FRAME_START_RIS__SHIFT \
	0x00000010
#define	\
STNR_RAW_INTR__RDMA_FRAME_END_RIS__SHIFT \
	0x00000011
#define	\
STNR_RAW_INTR__RDMA_SETA_END_RIS__SHIFT \
	0x00000012
#define	\
STNR_RAW_INTR__RDMA_RNACK1_ERR_RIS__SHIFT \
	0x00000013
#define	\
STNR_RAW_INTR__RDMA_RNACK2_ERR_RIS__SHIFT \
	0x00000014
#define	\
STNR_RAW_INTR__RDMA_RNACK3_ERR_RIS__SHIFT \
	0x00000015
#define	\
STNR_RAW_INTR__RDMA_RRESP_ERR_RIS__SHIFT \
	0x00000016
#define	\
STNR_RAW_INTR__RESERVED_RDMA__SHIFT \
		0x00000017
#define	\
STNR_RAW_INTR__WDMA_FRAME_START_RIS__SHIFT \
	0x00000018
#define	\
STNR_RAW_INTR__WDMA_FRAME_END_RIS__SHIFT \
	0x00000019
#define	\
STNR_RAW_INTR__WDMA_SETA_END_RIS__SHIFT \
	0x0000001a
#define	\
STNR_RAW_INTR__WDMA_BNACK1_ERR_RIS__SHIFT \
	0x0000001b
#define	\
STNR_RAW_INTR__WDMA_BNACK2_ERR_RIS__SHIFT \
	0x0000001c
#define	\
STNR_RAW_INTR__WDMA_BNACK3_ERR_RIS__SHIFT \
	0x0000001d
#define	\
STNR_RAW_INTR__WDMA_BRESP_ERR_RIS__SHIFT \
	0x0000001e
#define	\
STNR_RAW_INTR__RESERVED_WDMA__SHIFT \
		0x0000001f

// STNR_MASK_INTR
#define	\
STNR_MASK_INTR__SNR_FRAME_START_MIS__SHIFT \
	0x00000000
#define	\
STNR_MASK_INTR__SNR_FRAME_END_MIS__SHIFT \
	0x00000001
#define	\
STNR_MASK_INTR__RESERVED_SNR__SHIFT \
		0x00000002
#define	\
STNR_MASK_INTR__TNR_FRAME_START_MIS__SHIFT \
	0x00000008
#define	\
STNR_MASK_INTR__TNR_FRAME_END_MIS__SHIFT \
	0x00000009
#define	\
STNR_MASK_INTR__TNR_HW_SETA_MIS__SHIFT \
		0x0000000a
#define	\
STNR_MASK_INTR__TNR_AUTO_REC_MIS__SHIFT \
	0x0000000b
#define	\
STNR_MASK_INTR__RESERVED_TNR__SHIFT \
		0x0000000c
#define	\
STNR_MASK_INTR__RDMA_FRAME_START_MIS__SHIFT \
	0x00000010
#define	\
STNR_MASK_INTR__RDMA_FRAME_END_MIS__SHIFT \
	0x00000011
#define	\
STNR_MASK_INTR__RDMA_SETA_END_MIS__SHIFT \
	0x00000012
#define	\
STNR_MASK_INTR__RDMA_RNACK1_ERR_MIS__SHIFT \
	0x00000013
#define	\
STNR_MASK_INTR__RDMA_RNACK2_ERR_MIS__SHIFT \
	0x00000014
#define	\
STNR_MASK_INTR__RDMA_RNACK3_ERR_MIS__SHIFT \
	0x00000015
#define	\
STNR_MASK_INTR__RDMA_RRESP_ERR_MIS__SHIFT \
	0x00000016
#define	\
STNR_MASK_INTR__RESERVED_RDMA__SHIFT \
		0x00000017
#define	\
STNR_MASK_INTR__WDMA_FRAME_START_MIS__SHIFT \
	0x00000018
#define	\
STNR_MASK_INTR__WDMA_FRAME_END_MIS__SHIFT \
	0x00000019
#define	\
STNR_MASK_INTR__WDMA_SETA_END_MIS__SHIFT \
	0x0000001a
#define	\
STNR_MASK_INTR__WDMA_BNACK1_ERR_MIS__SHIFT \
	0x0000001b
#define	\
STNR_MASK_INTR__WDMA_BNACK2_ERR_MIS__SHIFT \
	0x0000001c
#define	\
STNR_MASK_INTR__WDMA_BNACK3_ERR_MIS__SHIFT \
	0x0000001d
#define	\
STNR_MASK_INTR__WDMA_BRESP_ERR_MIS__SHIFT \
	0x0000001e
#define	\
STNR_MASK_INTR__RESERVED_WDMA__SHIFT \
		0x0000001f

// STNR_INTR_CLR
#define	\
STNR_INTR_CLR__SNR_FRAME_START_ICR__SHIFT \
	0x00000000
#define	\
STNR_INTR_CLR__SNR_FRAME_END_ICR__SHIFT \
	0x00000001
#define	\
STNR_INTR_CLR__RESERVED_SNR__SHIFT \
		0x00000002
#define	\
STNR_INTR_CLR__TNR_FRAME_START_ICR__SHIFT \
	0x00000008
#define	\
STNR_INTR_CLR__TNR_FRAME_END_ICR__SHIFT \
	0x00000009
#define	\
STNR_INTR_CLR__TNR_HW_SETA_ICR__SHIFT \
		0x0000000a
#define	\
STNR_INTR_CLR__TNR_AUTO_REC_ICR__SHIFT \
		0x0000000b
#define	\
STNR_INTR_CLR__RESERVED_TNR__SHIFT \
		0x0000000c
#define	\
STNR_INTR_CLR__RDMA_FRAME_START_ICR__SHIFT \
	0x00000010
#define	\
STNR_INTR_CLR__RDMA_FRAME_END_ICR__SHIFT \
	0x00000011
#define	\
STNR_INTR_CLR__RDMA_SETA_END_ICR__SHIFT \
	0x00000012
#define	\
STNR_INTR_CLR__RDMA_RNACK1_ERR_ICR__SHIFT \
	0x00000013
#define	\
STNR_INTR_CLR__RDMA_RNACK2_ERR_ICR__SHIFT \
	0x00000014
#define	\
STNR_INTR_CLR__RDMA_RNACK3_ERR_ICR__SHIFT \
	0x00000015
#define	\
STNR_INTR_CLR__RDMA_RRESP_ERR_ICR__SHIFT \
	0x00000016
#define	\
STNR_INTR_CLR__RESERVED_RDMA__SHIFT \
		0x00000017
#define	\
STNR_INTR_CLR__WDMA_FRAME_START_ICR__SHIFT \
	0x00000018
#define	\
STNR_INTR_CLR__WDMA_FRAME_END_ICR__SHIFT \
	0x00000019
#define	\
STNR_INTR_CLR__WDMA_SETA_END_ICR__SHIFT \
	0x0000001a
#define	\
STNR_INTR_CLR__WDMA_BNACK1_ERR_ICR__SHIFT \
	0x0000001b
#define	\
STNR_INTR_CLR__WDMA_BNACK2_ERR_ICR__SHIFT \
	0x0000001c
#define	\
STNR_INTR_CLR__WDMA_BNACK3_ERR_ICR__SHIFT \
	0x0000001d
#define	\
STNR_INTR_CLR__WDMA_BRESP_ERR_ICR__SHIFT \
	0x0000001e
#define	\
STNR_INTR_CLR__RESERVED_WDMA__SHIFT \
		0x0000001f

// STNR_INTR_SET
#define	\
STNR_INTR_SET__SNR_FRAME_START_ISR__SHIFT \
	0x00000000
#define	\
STNR_INTR_SET__SNR_FRAME_END_ISR__SHIFT \
	0x00000001
#define	\
STNR_INTR_SET__RESERVED_SNR__SHIFT \
		0x00000002
#define	\
STNR_INTR_SET__TNR_FRAME_START_ISR__SHIFT \
	0x00000008
#define	\
STNR_INTR_SET__TNR_FRAME_END_ISR__SHIFT \
	0x00000009
#define	\
STNR_INTR_SET__TNR_HW_SETA_ISR__SHIFT \
		0x0000000a
#define	\
STNR_INTR_SET__TNR_AUTO_REC_ISR__SHIFT \
		0x0000000b
#define	\
STNR_INTR_SET__RESERVED_TNR__SHIFT \
		0x0000000c
#define	\
STNR_INTR_SET__RDMA_FRAME_START_ISR__SHIFT \
	0x00000010
#define	\
STNR_INTR_SET__RDMA_FRAME_END_ISR__SHIFT \
	0x00000011
#define	\
STNR_INTR_SET__RDMA_SETA_END_ISR__SHIFT \
	0x00000012
#define	\
STNR_INTR_SET__RDMA_RNACK1_ERR_ISR__SHIFT \
	0x00000013
#define	\
STNR_INTR_SET__RDMA_RNACK2_ERR_ISR__SHIFT \
	0x00000014
#define	\
STNR_INTR_SET__RDMA_RNACK3_ERR_ISR__SHIFT \
	0x00000015
#define	\
STNR_INTR_SET__RDMA_RRESP_ERR_ISR__SHIFT \
	0x00000016
#define	\
STNR_INTR_SET__RESERVED_RDMA__SHIFT \
		0x00000017
#define	\
STNR_INTR_SET__WDMA_FRAME_START_ISR__SHIFT \
	0x00000018
#define	\
STNR_INTR_SET__WDMA_FRAME_END_ISR__SHIFT \
	0x00000019
#define	\
STNR_INTR_SET__WDMA_SETA_END_ISR__SHIFT \
	0x0000001a
#define	\
STNR_INTR_SET__WDMA_BNACK1_ERR_ISR__SHIFT \
	0x0000001b
#define	\
STNR_INTR_SET__WDMA_BNACK2_ERR_ISR__SHIFT \
	0x0000001c
#define	\
STNR_INTR_SET__WDMA_BNACK3_ERR_ISR__SHIFT \
	0x0000001d
#define	\
STNR_INTR_SET__WDMA_BRESP_ERR_ISR__SHIFT \
	0x0000001e
#define	\
STNR_INTR_SET__RESERVED_WDMA__SHIFT \
		0x0000001f

// SNR_DUMMY_REG0
#define	\
SNR_DUMMY_REG0__SNR_DUMMY_REG0__SHIFT \
		0x00000000

// SNR_DUMMY_REG1
#define	\
SNR_DUMMY_REG1__SNR_DUMMY_REG1__SHIFT \
		0x00000000

// SNR_DUMMY_REG2
#define	\
SNR_DUMMY_REG2__SNR_DUMMY_REG2__SHIFT \
		0x00000000

// SNR_DUMMY_REG3
#define	\
SNR_DUMMY_REG3__SNR_DUMMY_REG3__SHIFT \
		0x00000000

// SNR_GBL_CTRL
#define	\
SNR_GBL_CTRL__SNR_ENABLE__SHIFT \
		0x00000000
#define	\
SNR_GBL_CTRL__RESERVED__SHIFT \
			0x00000001

// SNR_GBL_CFG_STRM1
#define	\
SNR_GBL_CFG_STRM1__SNR_SENS_ALIGN_STRM1__SHIFT \
	0x00000000
#define	\
SNR_GBL_CFG_STRM1__RESERVED__SHIFT \
		0x00000001
#define	\
SNR_GBL_CFG_STRM1__SNR_GAMA_ICI_STRM1__SHIFT \
	0x00000010

// SNR_SIG_STR_STRM1
#define	\
SNR_SIG_STR_STRM1__SNR_ST_STR_STRM1__SHIFT \
	0x00000000
#define	\
SNR_SIG_STR_STRM1__SNR_ST_RSB_STRM1__SHIFT \
	0x00000010

// SNR_SIG_TBL0_STRM1
#define	\
SNR_SIG_TBL0_STRM1__SNR_ST_SEGM_STRM1__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL0_STRM1__RESERVED__SHIFT \
		0x00000001
#define	\
SNR_SIG_TBL0_STRM1__SNR_ST_COEFF00_STRM1__SHIFT \
	0x00000010

// SNR_SIG_TBL1_STRM1
#define	\
SNR_SIG_TBL1_STRM1__SNR_ST_COEFF01_STRM1__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL1_STRM1__SNR_ST_COEFF02_STRM1__SHIFT \
	0x00000010

// SNR_SIG_TBL2_STRM1
#define	\
SNR_SIG_TBL2_STRM1__SNR_ST_COEFF03_STRM1__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL2_STRM1__SNR_ST_COEFF04_STRM1__SHIFT \
	0x00000010

// SNR_SIG_TBL3_STRM1
#define	\
SNR_SIG_TBL3_STRM1__SNR_ST_COEFF05_STRM1__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL3_STRM1__SNR_ST_COEFF06_STRM1__SHIFT \
	0x00000010

// SNR_SIG_TBL4_STRM1
#define	\
SNR_SIG_TBL4_STRM1__SNR_ST_COEFF07_STRM1__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL4_STRM1__SNR_ST_COEFF08_STRM1__SHIFT \
	0x00000010

// SNR_SIG_TBL5_STRM1
#define	\
SNR_SIG_TBL5_STRM1__SNR_ST_COEFF09_STRM1__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL5_STRM1__SNR_ST_COEFF10_STRM1__SHIFT \
	0x00000010

// SNR_SIG_TBL6_STRM1
#define	\
SNR_SIG_TBL6_STRM1__SNR_ST_COEFF11_STRM1__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL6_STRM1__SNR_ST_COEFF12_STRM1__SHIFT \
	0x00000010

// SNR_SIG_TBL7_STRM1
#define	\
SNR_SIG_TBL7_STRM1__SNR_ST_COEFF13_STRM1__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL7_STRM1__SNR_ST_COEFF14_STRM1__SHIFT \
	0x00000010

// SNR_SIG_TBL8_STRM1
#define	\
SNR_SIG_TBL8_STRM1__SNR_ST_COEFF15_STRM1__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL8_STRM1__SNR_ST_COEFF16_STRM1__SHIFT \
	0x00000010

// SNR_FUP_FACT_STRM1
#define	\
SNR_FUP_FACT_STRM1__SNR_FUP_THRH_STRM1__SHIFT \
	0x00000000
#define	\
SNR_FUP_FACT_STRM1__SNR_FUP_FACTH_STRM1__SHIFT \
	0x00000008
#define	\
SNR_FUP_FACT_STRM1__SNR_FUP_FACTL_STRM1__SHIFT \
	0x00000010
#define	\
SNR_FUP_FACT_STRM1__RESERVED__SHIFT \
		0x00000018

// SNR_FUD_FACT_STRM1
#define	\
SNR_FUD_FACT_STRM1__SNR_FUD_THRH_STRM1__SHIFT \
	0x00000000
#define	\
SNR_FUD_FACT_STRM1__SNR_FUD_FACTH_STRM1__SHIFT \
	0x00000008
#define	\
SNR_FUD_FACT_STRM1__SNR_FUD_FACTL_STRM1__SHIFT \
	0x00000010
#define	\
SNR_FUD_FACT_STRM1__RESERVED__SHIFT \
		0x00000018

// SNR_GBL_CFG_STRM2
#define	\
SNR_GBL_CFG_STRM2__SNR_SENS_ALIGN_STRM2__SHIFT \
	0x00000000
#define	\
SNR_GBL_CFG_STRM2__RESERVED__SHIFT \
		0x00000001
#define	\
SNR_GBL_CFG_STRM2__SNR_GAMA_ICI_STRM2__SHIFT \
	0x00000010

// SNR_SIG_STR_STRM2
#define	\
SNR_SIG_STR_STRM2__SNR_ST_STR_STRM2__SHIFT \
	0x00000000
#define	\
SNR_SIG_STR_STRM2__SNR_ST_RSB_STRM2__SHIFT \
	0x00000010

// SNR_SIG_TBL0_STRM2
#define	\
SNR_SIG_TBL0_STRM2__SNR_ST_SEGM_STRM2__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL0_STRM2__RESERVED__SHIFT \
		0x00000001
#define	\
SNR_SIG_TBL0_STRM2__SNR_ST_COEFF00_STRM2__SHIFT \
	0x00000010

// SNR_SIG_TBL1_STRM2
#define	\
SNR_SIG_TBL1_STRM2__SNR_ST_COEFF01_STRM2__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL1_STRM2__SNR_ST_COEFF02_STRM2__SHIFT \
	0x00000010

// SNR_SIG_TBL2_STRM2
#define	\
SNR_SIG_TBL2_STRM2__SNR_ST_COEFF03_STRM2__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL2_STRM2__SNR_ST_COEFF04_STRM2__SHIFT \
	0x00000010

// SNR_SIG_TBL3_STRM2
#define	\
SNR_SIG_TBL3_STRM2__SNR_ST_COEFF05_STRM2__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL3_STRM2__SNR_ST_COEFF06_STRM2__SHIFT \
	0x00000010

// SNR_SIG_TBL4_STRM2
#define	\
SNR_SIG_TBL4_STRM2__SNR_ST_COEFF07_STRM2__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL4_STRM2__SNR_ST_COEFF08_STRM2__SHIFT \
	0x00000010

// SNR_SIG_TBL5_STRM2
#define	\
SNR_SIG_TBL5_STRM2__SNR_ST_COEFF09_STRM2__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL5_STRM2__SNR_ST_COEFF10_STRM2__SHIFT \
	0x00000010

// SNR_SIG_TBL6_STRM2
#define	\
SNR_SIG_TBL6_STRM2__SNR_ST_COEFF11_STRM2__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL6_STRM2__SNR_ST_COEFF12_STRM2__SHIFT \
	0x00000010

// SNR_SIG_TBL7_STRM2
#define	\
SNR_SIG_TBL7_STRM2__SNR_ST_COEFF13_STRM2__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL7_STRM2__SNR_ST_COEFF14_STRM2__SHIFT \
	0x00000010

// SNR_SIG_TBL8_STRM2
#define	\
SNR_SIG_TBL8_STRM2__SNR_ST_COEFF15_STRM2__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL8_STRM2__SNR_ST_COEFF16_STRM2__SHIFT \
	0x00000010

// SNR_FUP_FACT_STRM2
#define	\
SNR_FUP_FACT_STRM2__SNR_FUP_THRH_STRM2__SHIFT \
	0x00000000
#define	\
SNR_FUP_FACT_STRM2__SNR_FUP_FACTH_STRM2__SHIFT \
	0x00000008
#define	\
SNR_FUP_FACT_STRM2__SNR_FUP_FACTL_STRM2__SHIFT \
	0x00000010
#define	\
SNR_FUP_FACT_STRM2__RESERVED__SHIFT \
		0x00000018

// SNR_FUD_FACT_STRM2
#define	\
SNR_FUD_FACT_STRM2__SNR_FUD_THRH_STRM2__SHIFT \
	0x00000000
#define	\
SNR_FUD_FACT_STRM2__SNR_FUD_FACTH_STRM2__SHIFT \
	0x00000008
#define	\
SNR_FUD_FACT_STRM2__SNR_FUD_FACTL_STRM2__SHIFT \
	0x00000010
#define	\
SNR_FUD_FACT_STRM2__RESERVED__SHIFT \
		0x00000018

// SNR_GBL_CFG_STRM3
#define	\
SNR_GBL_CFG_STRM3__SNR_SENS_ALIGN_STRM3__SHIFT \
	0x00000000
#define	\
SNR_GBL_CFG_STRM3__RESERVED__SHIFT \
		0x00000001
#define	\
SNR_GBL_CFG_STRM3__SNR_GAMA_ICI_STRM3__SHIFT \
	0x00000010

// SNR_SIG_STR_STRM3
#define	\
SNR_SIG_STR_STRM3__SNR_ST_STR_STRM3__SHIFT \
	0x00000000
#define	\
SNR_SIG_STR_STRM3__SNR_ST_RSB_STRM3__SHIFT \
	0x00000010

// SNR_SIG_TBL0_STRM3
#define	\
SNR_SIG_TBL0_STRM3__SNR_ST_SEGM_STRM3__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL0_STRM3__RESERVED__SHIFT \
		0x00000001
#define	\
SNR_SIG_TBL0_STRM3__SNR_ST_COEFF00_STRM3__SHIFT \
	0x00000010

// SNR_SIG_TBL1_STRM3
#define	\
SNR_SIG_TBL1_STRM3__SNR_ST_COEFF01_STRM3__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL1_STRM3__SNR_ST_COEFF02_STRM3__SHIFT \
	0x00000010

// SNR_SIG_TBL2_STRM3
#define	\
SNR_SIG_TBL2_STRM3__SNR_ST_COEFF03_STRM3__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL2_STRM3__SNR_ST_COEFF04_STRM3__SHIFT \
	0x00000010

// SNR_SIG_TBL3_STRM3
#define	\
SNR_SIG_TBL3_STRM3__SNR_ST_COEFF05_STRM3__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL3_STRM3__SNR_ST_COEFF06_STRM3__SHIFT \
	0x00000010

// SNR_SIG_TBL4_STRM3
#define	\
SNR_SIG_TBL4_STRM3__SNR_ST_COEFF07_STRM3__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL4_STRM3__SNR_ST_COEFF08_STRM3__SHIFT \
	0x00000010

// SNR_SIG_TBL5_STRM3
#define	\
SNR_SIG_TBL5_STRM3__SNR_ST_COEFF09_STRM3__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL5_STRM3__SNR_ST_COEFF10_STRM3__SHIFT \
	0x00000010

// SNR_SIG_TBL6_STRM3
#define	\
SNR_SIG_TBL6_STRM3__SNR_ST_COEFF11_STRM3__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL6_STRM3__SNR_ST_COEFF12_STRM3__SHIFT \
	0x00000010

// SNR_SIG_TBL7_STRM3
#define	\
SNR_SIG_TBL7_STRM3__SNR_ST_COEFF13_STRM3__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL7_STRM3__SNR_ST_COEFF14_STRM3__SHIFT \
	0x00000010

// SNR_SIG_TBL8_STRM3
#define	\
SNR_SIG_TBL8_STRM3__SNR_ST_COEFF15_STRM3__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL8_STRM3__SNR_ST_COEFF16_STRM3__SHIFT \
	0x00000010

// SNR_FUP_FACT_STRM3
#define	\
SNR_FUP_FACT_STRM3__SNR_FUP_THRH_STRM3__SHIFT \
	0x00000000
#define	\
SNR_FUP_FACT_STRM3__SNR_FUP_FACTH_STRM3__SHIFT \
	0x00000008
#define	\
SNR_FUP_FACT_STRM3__SNR_FUP_FACTL_STRM3__SHIFT \
	0x00000010
#define	\
SNR_FUP_FACT_STRM3__RESERVED__SHIFT \
		0x00000018

// SNR_FUD_FACT_STRM3
#define	\
SNR_FUD_FACT_STRM3__SNR_FUD_THRH_STRM3__SHIFT \
	0x00000000
#define	\
SNR_FUD_FACT_STRM3__SNR_FUD_FACTH_STRM3__SHIFT \
	0x00000008
#define	\
SNR_FUD_FACT_STRM3__SNR_FUD_FACTL_STRM3__SHIFT \
	0x00000010
#define	\
SNR_FUD_FACT_STRM3__RESERVED__SHIFT \
		0x00000018

// SNR_GBL_CFG_SEL
#define	\
SNR_GBL_CFG_SEL__SNR_SENS_ALIGN_SEL__SHIFT \
	0x00000000
#define	\
SNR_GBL_CFG_SEL__RESERVED__SHIFT \
		0x00000001
#define	\
SNR_GBL_CFG_SEL__SNR_GAMA_ICI_SEL__SHIFT \
	0x00000010

// SNR_SIG_STR_SHD_SEL
#define	\
SNR_SIG_STR_SHD_SEL__SNR_ST_STR_SHD_SEL__SHIFT \
	0x00000000
#define	\
SNR_SIG_STR_SHD_SEL__SNR_ST_RSB_SHD_SEL__SHIFT \
	0x00000010

// SNR_SIG_TBL0_SEL
#define	\
SNR_SIG_TBL0_SEL__SNR_ST_SEGM_SEL__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL0_SEL__RESERVED__SHIFT \
		0x00000001
#define	\
SNR_SIG_TBL0_SEL__SNR_ST_COEFF00_SEL__SHIFT \
	0x00000010

// SNR_SIG_TBL1_SEL
#define	\
SNR_SIG_TBL1_SEL__SNR_ST_COEFF01_SEL__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL1_SEL__SNR_ST_COEFF02_SEL__SHIFT \
	0x00000010

// SNR_SIG_TBL2_SEL
#define	\
SNR_SIG_TBL2_SEL__SNR_ST_COEFF03_SEL__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL2_SEL__SNR_ST_COEFF04_SEL__SHIFT \
	0x00000010

// SNR_SIG_TBL3_SEL
#define	\
SNR_SIG_TBL3_SEL__SNR_ST_COEFF05_SEL__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL3_SEL__SNR_ST_COEFF06_SEL__SHIFT \
	0x00000010

// SNR_SIG_TBL4_SEL
#define	\
SNR_SIG_TBL4_SEL__SNR_ST_COEFF07_SEL__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL4_SEL__SNR_ST_COEFF08_SEL__SHIFT \
	0x00000010

// SNR_SIG_TBL5_SEL
#define	\
SNR_SIG_TBL5_SEL__SNR_ST_COEFF09_SEL__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL5_SEL__SNR_ST_COEFF10_SEL__SHIFT \
	0x00000010

// SNR_SIG_TBL6_SEL
#define	\
SNR_SIG_TBL6_SEL__SNR_ST_COEFF11_SEL__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL6_SEL__SNR_ST_COEFF12_SEL__SHIFT \
	0x00000010

// SNR_SIG_TBL7_SEL
#define	\
SNR_SIG_TBL7_SEL__SNR_ST_COEFF13_SEL__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL7_SEL__SNR_ST_COEFF14_SEL__SHIFT \
	0x00000010

// SNR_SIG_TBL8_SEL
#define	\
SNR_SIG_TBL8_SEL__SNR_ST_COEFF15_SEL__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL8_SEL__SNR_ST_COEFF16_SEL__SHIFT \
	0x00000010

// SNR_FUP_FACT_SEL
#define	\
SNR_FUP_FACT_SEL__SNR_FUP_THRH_SEL__SHIFT \
	0x00000000
#define	\
SNR_FUP_FACT_SEL__SNR_FUP_FACTH_SEL__SHIFT \
	0x00000008
#define	\
SNR_FUP_FACT_SEL__SNR_FUP_FACTL_SEL__SHIFT \
	0x00000010
#define	\
SNR_FUP_FACT_SEL__RESERVED__SHIFT \
		0x00000018

// SNR_FUD_FACT_SEL
#define	\
SNR_FUD_FACT_SEL__SNR_FUD_THRH_SEL__SHIFT \
	0x00000000
#define	\
SNR_FUD_FACT_SEL__SNR_FUD_FACTH_SEL__SHIFT \
	0x00000008
#define	\
SNR_FUD_FACT_SEL__SNR_FUD_FACTL_SEL__SHIFT \
	0x00000010
#define	\
SNR_FUD_FACT_SEL__RESERVED__SHIFT \
		0x00000018

// SNR_GBL_CTRL_SHD
#define	\
SNR_GBL_CTRL_SHD__SNR_ENABLE_SHD__SHIFT \
	0x00000000
#define	\
SNR_GBL_CTRL_SHD__RESERVED__SHIFT \
		0x00000001

// SNR_SIG_TBL0_CALC
#define	\
SNR_SIG_TBL0_CALC__RESERVED__SHIFT \
		0x00000000
#define	\
SNR_SIG_TBL0_CALC__SNR_ST_COEFF00_CALC__SHIFT \
	0x00000010

// SNR_SIG_TBL1_CALC
#define	\
SNR_SIG_TBL1_CALC__SNR_ST_COEFF01_CALC__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL1_CALC__SNR_ST_COEFF02_CALC__SHIFT \
	0x00000010

// SNR_SIG_TBL2_CALC
#define	\
SNR_SIG_TBL2_CALC__SNR_ST_COEFF03_CALC__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL2_CALC__SNR_ST_COEFF04_CALC__SHIFT \
	0x00000010

// SNR_SIG_TBL3_CALC
#define	\
SNR_SIG_TBL3_CALC__SNR_ST_COEFF05_CALC__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL3_CALC__SNR_ST_COEFF06_CALC__SHIFT \
	0x00000010

// SNR_SIG_TBL4_CALC
#define	\
SNR_SIG_TBL4_CALC__SNR_ST_COEFF07_CALC__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL4_CALC__SNR_ST_COEFF08_CALC__SHIFT \
	0x00000010

// SNR_SIG_TBL5_CALC
#define	\
SNR_SIG_TBL5_CALC__SNR_ST_COEFF09_CALC__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL5_CALC__SNR_ST_COEFF10_CALC__SHIFT \
	0x00000010

// SNR_SIG_TBL6_CALC
#define	\
SNR_SIG_TBL6_CALC__SNR_ST_COEFF11_CALC__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL6_CALC__SNR_ST_COEFF12_CALC__SHIFT \
	0x00000010

// SNR_SIG_TBL7_CALC
#define	\
SNR_SIG_TBL7_CALC__SNR_ST_COEFF13_CALC__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL7_CALC__SNR_ST_COEFF14_CALC__SHIFT \
	0x00000010

// SNR_SIG_TBL8_CALC
#define	\
SNR_SIG_TBL8_CALC__SNR_ST_COEFF15_CALC__SHIFT \
	0x00000000
#define	\
SNR_SIG_TBL8_CALC__SNR_ST_COEFF16_CALC__SHIFT \
	0x00000010

// SNR_STATUS
#define	\
SNR_STATUS__SNR_BUSY__SHIFT \
			0x00000000
#define	\
SNR_STATUS__RESERVED__SHIFT \
			0x00000001

// SNR_LBC_STATUS
#define	\
SNR_LBC_STATUS__SNR_LBC_STATUS__SHIFT \
		0x00000000

// SNR_PDI_STATUS
#define	\
SNR_PDI_STATUS__SNR_PDI_STATUS__SHIFT \
		0x00000000

// TNR_DUMMY_REG0
#define	\
TNR_DUMMY_REG0__TNR_DUMMY_REG0__SHIFT \
		0x00000000

// TNR_DUMMY_REG1
#define	\
TNR_DUMMY_REG1__TNR_DUMMY_REG1__SHIFT \
		0x00000000

// TNR_DUMMY_REG2
#define	\
TNR_DUMMY_REG2__TNR_DUMMY_REG2__SHIFT \
		0x00000000

// TNR_DUMMY_REG3
#define	\
TNR_DUMMY_REG3__TNR_DUMMY_REG3__SHIFT \
		0x00000000

// TNR_GBL_CTRL
#define	\
TNR_GBL_CTRL__TNR_ENABLE__SHIFT \
		0x00000000
#define	\
TNR_GBL_CTRL__TNR_ONL_MODE__SHIFT \
		0x00000001
#define	\
TNR_GBL_CTRL__TNR_HW_SETA_OFF__SHIFT \
		0x00000002
#define	\
TNR_GBL_CTRL__RESERVED__SHIFT \
			0x00000003

// TNR_SW_SETA
#define	\
TNR_SW_SETA__TNR_SW_SETA__SHIFT \
		0x00000000
#define	\
TNR_SW_SETA__RESERVED__SHIFT \
			0x00000001

// TNR_AGEN_C0_STRM1
#define	\
TNR_AGEN_C0_STRM1__TNR_CONST0_STRM1__SHIFT \
	0x00000000
#define	\
TNR_AGEN_C0_STRM1__RESERVED__SHIFT \
		0x00000010

// TNR_AGEN_C1_STRM1
#define	\
TNR_AGEN_C1_STRM1__TNR_CONST1_STRM1__SHIFT \
	0x00000000
#define	\
TNR_AGEN_C1_STRM1__RESERVED__SHIFT \
		0x00000010

// TNR_AGEN_C2_STRM1
#define	\
TNR_AGEN_C2_STRM1__TNR_CONST2_STRM1__SHIFT \
	0x00000000
#define	\
TNR_AGEN_C2_STRM1__RESERVED__SHIFT \
		0x00000010

// TNR_GBL_CFG_STRM1
#define	\
TNR_GBL_CFG_STRM1__TNR_REF_OFF_STRM1__SHIFT \
	0x00000000
#define	\
TNR_GBL_CFG_STRM1__RESERVED__SHIFT \
		0x00000001

// TNR_AGEN_C0_STRM2
#define	\
TNR_AGEN_C0_STRM2__TNR_CONST0_STRM2__SHIFT \
	0x00000000
#define	\
TNR_AGEN_C0_STRM2__RESERVED__SHIFT \
		0x00000010

// TNR_AGEN_C1_STRM2
#define	\
TNR_AGEN_C1_STRM2__TNR_CONST1_STRM2__SHIFT \
	0x00000000
#define	\
TNR_AGEN_C1_STRM2__RESERVED__SHIFT \
		0x00000010

// TNR_AGEN_C2_STRM2
#define	\
TNR_AGEN_C2_STRM2__TNR_CONST2_STRM2__SHIFT \
	0x00000000
#define	\
TNR_AGEN_C2_STRM2__RESERVED__SHIFT \
		0x00000010

// TNR_GBL_CFG_STRM2
#define	\
TNR_GBL_CFG_STRM2__TNR_REF_OFF_STRM2__SHIFT \
	0x00000000
#define	\
TNR_GBL_CFG_STRM2__RESERVED__SHIFT \
		0x00000001

// TNR_AGEN_C0_STRM3
#define	\
TNR_AGEN_C0_STRM3__TNR_CONST0_STRM3__SHIFT \
	0x00000000
#define	\
TNR_AGEN_C0_STRM3__RESERVED__SHIFT \
		0x00000010

// TNR_AGEN_C1_STRM3
#define	\
TNR_AGEN_C1_STRM3__TNR_CONST1_STRM3__SHIFT \
	0x00000000
#define	\
TNR_AGEN_C1_STRM3__RESERVED__SHIFT \
		0x00000010

// TNR_AGEN_C2_STRM3
#define	\
TNR_AGEN_C2_STRM3__TNR_CONST2_STRM3__SHIFT \
	0x00000000
#define	\
TNR_AGEN_C2_STRM3__RESERVED__SHIFT \
		0x00000010

// TNR_GBL_CFG_STRM3
#define	\
TNR_GBL_CFG_STRM3__TNR_REF_OFF_STRM3__SHIFT \
	0x00000000
#define	\
TNR_GBL_CFG_STRM3__RESERVED__SHIFT \
		0x00000001

// TNR_AGEN_C0_SEL
#define	\
TNR_AGEN_C0_SEL__TNR_CONST0_SEL__SHIFT \
		0x00000000
#define	\
TNR_AGEN_C0_SEL__RESERVED__SHIFT \
		0x00000010

// TNR_AGEN_C1_SEL
#define	\
TNR_AGEN_C1_SEL__TNR_CONST1_SEL__SHIFT \
		0x00000000
#define	\
TNR_AGEN_C1_SEL__RESERVED__SHIFT \
		0x00000010

// TNR_AGEN_C2_SEL
#define	\
TNR_AGEN_C2_SEL__TNR_CONST2_SEL__SHIFT \
		0x00000000
#define	\
TNR_AGEN_C2_SEL__RESERVED__SHIFT \
		0x00000010

// TNR_GBL_CFG_SEL
#define	\
TNR_GBL_CFG_SEL__TNR_REF_OFF_SEL__SHIFT \
	0x00000000
#define	\
TNR_GBL_CFG_SEL__RESERVED__SHIFT \
		0x00000001

// TNR_GBL_CTRL_SHD
#define	\
TNR_GBL_CTRL_SHD__TNR_ENABLE_SHD__SHIFT \
	0x00000000
#define	\
TNR_GBL_CTRL_SHD__RESERVED__SHIFT \
		0x00000001

// TNR_STATUS
#define	\
TNR_STATUS__TNR_BUSY__SHIFT \
			0x00000000
#define	\
TNR_STATUS__TNR_STATE__SHIFT \
			0x00000001
#define	\
TNR_STATUS__RESERVED__SHIFT \
			0x00000004

// RDMA_GBL_CTRL
#define	\
RDMA_GBL_CTRL__RDMA_MODE__SHIFT \
		0x00000000
#define	\
RDMA_GBL_CTRL__RESERVED__SHIFT \
			0x00000001

// RDMA_SW_START
#define	\
RDMA_SW_START__RDMA_SW_START__SHIFT \
		0x00000000
#define	\
RDMA_SW_START__RESERVED__SHIFT \
			0x00000001

// RDMA_GBL_CFG_STRM1
#define	\
RDMA_GBL_CFG_STRM1__RDMA_EFF_WIDTH_STRM1__SHIFT \
	0x00000000
#define	\
RDMA_GBL_CFG_STRM1__RDMA_DATA_SWAP_STRM1__SHIFT \
	0x00000002
#define	\
RDMA_GBL_CFG_STRM1__RESERVED__SHIFT \
		0x00000004

// RDMA_HEIGHT_STRM1
#define	\
RDMA_HEIGHT_STRM1__RDMA_HEIGHT_STRM1__SHIFT \
	0x00000000
#define	\
RDMA_HEIGHT_STRM1__RESERVED__SHIFT \
		0x0000000c

// RDMA_WIDTH_STRM1
#define	\
RDMA_WIDTH_STRM1__RDMA_WIDTH_STRM1__SHIFT \
	0x00000000
#define	\
RDMA_WIDTH_STRM1__RESERVED__SHIFT \
		0x0000000d

// RDMA_SIZE_STRM1
#define	\
RDMA_SIZE_STRM1__RDMA_SIZE_STRM1__SHIFT \
	0x00000000
#define	\
RDMA_SIZE_STRM1__RESERVED__SHIFT \
		0x00000019

// RDMA_AXI_AWADDRH_STRM1
#define	\
RDMA_AXI_AWADDRH_STRM1__RDMA_BASE_ADDRH_STRM1__SHIFT \
0x00000000
#define	\
RDMA_AXI_AWADDRH_STRM1__RESERVED__SHIFT \
	0x00000010

// RDMA_AXI_AWADDRL_STRM1
#define	\
RDMA_AXI_AWADDRL_STRM1__RDMA_BASE_ADDRL_STRM1__SHIFT \
0x00000000

// RDMA_AXI_ARCFG_STRM1
#define	\
RDMA_AXI_ARCFG_STRM1__RDMA_ARLOCK_STRM1__SHIFT \
	0x00000000
#define	\
RDMA_AXI_ARCFG_STRM1__RDMA_ARPROT_STRM1__SHIFT \
	0x00000001
#define	\
RDMA_AXI_ARCFG_STRM1__RDMA_ARCACHE_STRM1__SHIFT \
	0x00000004
#define	\
RDMA_AXI_ARCFG_STRM1__RDMA_ARQOS_STRM1__SHIFT \
	0x00000008
#define	\
RDMA_AXI_ARCFG_STRM1__RDMA_ARREGION_STRM1__SHIFT \
	0x0000000c
#define	\
RDMA_AXI_ARCFG_STRM1__RESERVED__SHIFT \
		0x00000010

// RDMA_AXI_ARUSER_STRM1
#define	\
RDMA_AXI_ARUSER_STRM1__RDMA_ARUSER_SPACE_STRM1__SHIFT \
0x00000000
#define	\
RDMA_AXI_ARUSER_STRM1__RDMA_ARUSER_VMID_STRM1__SHIFT \
0x00000003
#define	\
RDMA_AXI_ARUSER_STRM1__RDMA_ARUSER_SWAP_STRM1__SHIFT \
0x00000007
#define	\
RDMA_AXI_ARUSER_STRM1__RDMA_ARUSER_VF_STRM1__SHIFT \
0x00000009
#define	\
RDMA_AXI_ARUSER_STRM1__RDMA_ARUSER_VFID_STRM1__SHIFT \
0x0000000a
#define	\
RDMA_AXI_ARUSER_STRM1__RDMA_ARUSER_RO_STRM1__SHIFT \
0x0000000e
#define	\
RDMA_AXI_ARUSER_STRM1__RDMA_ARUSER_GCC_STRM1__SHIFT \
0x0000000f
#define	\
RDMA_AXI_ARUSER_STRM1__RDMA_ARUSER_SECURE_LVL_STRM1__SHIFT \
0x00000010
#define	\
RDMA_AXI_ARUSER_STRM1__RDMA_ARUSER_TMZ_STRM1__SHIFT \
0x00000013
#define	\
RDMA_AXI_ARUSER_STRM1__RDMA_ARUSER_UNITID_STRM1__SHIFT \
0x00000014
#define	\
RDMA_AXI_ARUSER_STRM1__RESERVED__SHIFT \
		0x0000001a

// RDMA_QOS_CTRL_STRM1
#define	\
RDMA_QOS_CTRL_STRM1__RDMA_URG_ASSERT_EN_STRM1__SHIFT \
0x00000000
#define	\
RDMA_QOS_CTRL_STRM1__RDMA_URG_ASSERT_VALUE_STRM1__SHIFT \
0x00000001
#define	\
RDMA_QOS_CTRL_STRM1__RDMA_URG_WLV_STRM1__SHIFT \
	0x00000005
#define	\
RDMA_QOS_CTRL_STRM1__RDMA_URG_INC_STEP_STRM1__SHIFT \
0x0000000a
#define	\
RDMA_QOS_CTRL_STRM1__RDMA_URG_TIMER_STRM1__SHIFT \
	0x0000000e
#define	\
RDMA_QOS_CTRL_STRM1__RESERVED__SHIFT \
		0x00000016

// RDMA_GBL_CFG_STRM2
#define	\
RDMA_GBL_CFG_STRM2__RDMA_EFF_WIDTH_STRM2__SHIFT \
	0x00000000
#define	\
RDMA_GBL_CFG_STRM2__RDMA_DATA_SWAP_STRM2__SHIFT \
	0x00000002
#define	\
RDMA_GBL_CFG_STRM2__RESERVED__SHIFT \
		0x00000004

// RDMA_HEIGHT_STRM2
#define	\
RDMA_HEIGHT_STRM2__RDMA_HEIGHT_STRM2__SHIFT \
	0x00000000
#define	\
RDMA_HEIGHT_STRM2__RESERVED__SHIFT \
		0x0000000c

// RDMA_WIDTH_STRM2
#define	\
RDMA_WIDTH_STRM2__RDMA_WIDTH_STRM2__SHIFT \
	0x00000000
#define	\
RDMA_WIDTH_STRM2__RESERVED__SHIFT \
		0x0000000d

// RDMA_SIZE_STRM2
#define	\
RDMA_SIZE_STRM2__RDMA_SIZE_STRM2__SHIFT \
	0x00000000
#define	\
RDMA_SIZE_STRM2__RESERVED__SHIFT \
		0x00000019

// RDMA_AXI_AWADDRH_STRM2
#define	\
RDMA_AXI_AWADDRH_STRM2__RDMA_BASE_ADDRH_STRM2__SHIFT \
0x00000000
#define	\
RDMA_AXI_AWADDRH_STRM2__RESERVED__SHIFT \
	0x00000010

// RDMA_AXI_AWADDRL_STRM2
#define	\
RDMA_AXI_AWADDRL_STRM2__RDMA_BASE_ADDRL_STRM2__SHIFT \
0x00000000

// RDMA_AXI_ARCFG_STRM2
#define	\
RDMA_AXI_ARCFG_STRM2__RDMA_ARLOCK_STRM2__SHIFT \
	0x00000000
#define	\
RDMA_AXI_ARCFG_STRM2__RDMA_ARPROT_STRM2__SHIFT \
	0x00000001
#define	\
RDMA_AXI_ARCFG_STRM2__RDMA_ARCACHE_STRM2__SHIFT \
	0x00000004
#define	\
RDMA_AXI_ARCFG_STRM2__RDMA_ARQOS_STRM2__SHIFT \
	0x00000008
#define	\
RDMA_AXI_ARCFG_STRM2__RDMA_ARREGION_STRM2__SHIFT \
	0x0000000c
#define	\
RDMA_AXI_ARCFG_STRM2__RESERVED__SHIFT \
		0x00000010

// RDMA_AXI_ARUSER_STRM2
#define	\
RDMA_AXI_ARUSER_STRM2__RDMA_ARUSER_SPACE_STRM2__SHIFT \
0x00000000
#define	\
RDMA_AXI_ARUSER_STRM2__RDMA_ARUSER_VMID_STRM2__SHIFT \
0x00000003
#define	\
RDMA_AXI_ARUSER_STRM2__RDMA_ARUSER_SWAP_STRM2__SHIFT \
0x00000007
#define	\
RDMA_AXI_ARUSER_STRM2__RDMA_ARUSER_VF_STRM2__SHIFT \
0x00000009
#define	\
RDMA_AXI_ARUSER_STRM2__RDMA_ARUSER_VFID_STRM2__SHIFT \
0x0000000a
#define	\
RDMA_AXI_ARUSER_STRM2__RDMA_ARUSER_RO_STRM2__SHIFT \
0x0000000e
#define	\
RDMA_AXI_ARUSER_STRM2__RDMA_ARUSER_GCC_STRM2__SHIFT \
0x0000000f
#define	\
RDMA_AXI_ARUSER_STRM2__RDMA_ARUSER_SECURE_LVL_STRM2__SHIFT \
0x00000010
#define	\
RDMA_AXI_ARUSER_STRM2__RDMA_ARUSER_TMZ_STRM2__SHIFT \
0x00000013
#define	\
RDMA_AXI_ARUSER_STRM2__RDMA_ARUSER_UNITID_STRM2__SHIFT \
0x00000014
#define	\
RDMA_AXI_ARUSER_STRM2__RESERVED__SHIFT \
		0x0000001a

// RDMA_QOS_CTRL_STRM2
#define	\
RDMA_QOS_CTRL_STRM2__RDMA_URG_ASSERT_EN_STRM2__SHIFT \
0x00000000
#define	\
RDMA_QOS_CTRL_STRM2__RDMA_URG_ASSERT_VALUE_STRM2__SHIFT \
0x00000001
#define	\
RDMA_QOS_CTRL_STRM2__RDMA_URG_WLV_STRM2__SHIFT \
	0x00000005
#define	\
RDMA_QOS_CTRL_STRM2__RDMA_URG_INC_STEP_STRM2__SHIFT \
0x0000000a
#define	\
RDMA_QOS_CTRL_STRM2__RDMA_URG_TIMER_STRM2__SHIFT \
	0x0000000e
#define	\
RDMA_QOS_CTRL_STRM2__RESERVED__SHIFT \
		0x00000016

// RDMA_GBL_CFG_STRM3
#define	\
RDMA_GBL_CFG_STRM3__RDMA_EFF_WIDTH_STRM3__SHIFT \
	0x00000000
#define	\
RDMA_GBL_CFG_STRM3__RDMA_DATA_SWAP_STRM3__SHIFT \
	0x00000002
#define	\
RDMA_GBL_CFG_STRM3__RESERVED__SHIFT \
		0x00000004

// RDMA_HEIGHT_STRM3
#define	\
RDMA_HEIGHT_STRM3__RDMA_HEIGHT_STRM3__SHIFT \
	0x00000000
#define	\
RDMA_HEIGHT_STRM3__RESERVED__SHIFT \
		0x0000000c

// RDMA_WIDTH_STRM3
#define	\
RDMA_WIDTH_STRM3__RDMA_WIDTH_STRM3__SHIFT \
	0x00000000
#define	\
RDMA_WIDTH_STRM3__RESERVED__SHIFT \
		0x0000000d

// RDMA_SIZE_STRM3
#define	\
RDMA_SIZE_STRM3__RDMA_SIZE_STRM3__SHIFT \
	0x00000000
#define	\
RDMA_SIZE_STRM3__RESERVED__SHIFT \
		0x00000019

// RDMA_AXI_AWADDRH_STRM3
#define	\
RDMA_AXI_AWADDRH_STRM3__RDMA_BASE_ADDRH_STRM3__SHIFT \
0x00000000
#define	\
RDMA_AXI_AWADDRH_STRM3__RESERVED__SHIFT \
	0x00000010

// RDMA_AXI_AWADDRL_STRM3
#define	\
RDMA_AXI_AWADDRL_STRM3__RDMA_BASE_ADDRL_STRM3__SHIFT \
0x00000000

// RDMA_AXI_ARCFG_STRM3
#define	\
RDMA_AXI_ARCFG_STRM3__RDMA_ARLOCK_STRM3__SHIFT \
	0x00000000
#define	\
RDMA_AXI_ARCFG_STRM3__RDMA_ARPROT_STRM3__SHIFT \
	0x00000001
#define	\
RDMA_AXI_ARCFG_STRM3__RDMA_ARCACHE_STRM3__SHIFT \
	0x00000004
#define	\
RDMA_AXI_ARCFG_STRM3__RDMA_ARQOS_STRM3__SHIFT \
	0x00000008
#define	\
RDMA_AXI_ARCFG_STRM3__RDMA_ARREGION_STRM3__SHIFT \
	0x0000000c
#define	\
RDMA_AXI_ARCFG_STRM3__RESERVED__SHIFT \
		0x00000010

// RDMA_AXI_ARUSER_STRM3
#define	\
RDMA_AXI_ARUSER_STRM3__RDMA_ARUSER_SPACE_STRM3__SHIFT \
0x00000000
#define	\
RDMA_AXI_ARUSER_STRM3__RDMA_ARUSER_VMID_STRM3__SHIFT \
0x00000003
#define	\
RDMA_AXI_ARUSER_STRM3__RDMA_ARUSER_SWAP_STRM3__SHIFT \
0x00000007
#define	\
RDMA_AXI_ARUSER_STRM3__RDMA_ARUSER_VF_STRM3__SHIFT \
0x00000009
#define	\
RDMA_AXI_ARUSER_STRM3__RDMA_ARUSER_VFID_STRM3__SHIFT \
0x0000000a
#define	\
RDMA_AXI_ARUSER_STRM3__RDMA_ARUSER_RO_STRM3__SHIFT \
0x0000000e
#define	\
RDMA_AXI_ARUSER_STRM3__RDMA_ARUSER_GCC_STRM3__SHIFT \
0x0000000f
#define	\
RDMA_AXI_ARUSER_STRM3__RDMA_ARUSER_SECURE_LVL_STRM3__SHIFT \
0x00000010
#define	\
RDMA_AXI_ARUSER_STRM3__RDMA_ARUSER_TMZ_STRM3__SHIFT \
0x00000013
#define	\
RDMA_AXI_ARUSER_STRM3__RDMA_ARUSER_UNITID_STRM3__SHIFT \
0x00000014
#define	\
RDMA_AXI_ARUSER_STRM3__RESERVED__SHIFT \
		0x0000001a

// RDMA_QOS_CTRL_STRM3
#define	\
RDMA_QOS_CTRL_STRM3__RDMA_URG_ASSERT_EN_STRM3__SHIFT \
0x00000000
#define	\
RDMA_QOS_CTRL_STRM3__RDMA_URG_ASSERT_VALUE_STRM3__SHIFT \
0x00000001
#define	\
RDMA_QOS_CTRL_STRM3__RDMA_URG_WLV_STRM3__SHIFT \
	0x00000005
#define	\
RDMA_QOS_CTRL_STRM3__RDMA_URG_INC_STEP_STRM3__SHIFT \
0x0000000a
#define	\
RDMA_QOS_CTRL_STRM3__RDMA_URG_TIMER_STRM3__SHIFT \
	0x0000000e
#define	\
RDMA_QOS_CTRL_STRM3__RESERVED__SHIFT \
		0x00000016

// RDMA_GBL_CFG_SEL
#define	\
RDMA_GBL_CFG_SEL__RDMA_EFF_WIDTH_SEL__SHIFT \
	0x00000000
#define	\
RDMA_GBL_CFG_SEL__RDMA_DATA_SWAP_SEL__SHIFT \
	0x00000002
#define	\
RDMA_GBL_CFG_SEL__RESERVED__SHIFT \
		0x00000004

// RDMA_HEIGHT_SEL
#define	\
RDMA_HEIGHT_SEL__RDMA_HEIGHT_SEL__SHIFT \
	0x00000000
#define	\
RDMA_HEIGHT_SEL__RESERVED__SHIFT \
		0x0000000c

// RDMA_WIDTH_SEL
#define	\
RDMA_WIDTH_SEL__RDMA_WIDTH_SEL__SHIFT \
		0x00000000
#define	\
RDMA_WIDTH_SEL__RESERVED__SHIFT \
		0x0000000d

// RDMA_SIZE_SEL
#define	\
RDMA_SIZE_SEL__RDMA_SIZE_SEL__SHIFT \
		0x00000000
#define	\
RDMA_SIZE_SEL__RESERVED__SHIFT \
			0x00000019

// RDMA_AXI_AWADDRH_SEL
#define	\
RDMA_AXI_AWADDRH_SEL__RDMA_BASE_ADDRH_SEL__SHIFT \
	0x00000000
#define	\
RDMA_AXI_AWADDRH_SEL__RESERVED__SHIFT \
		0x00000010

// RDMA_AXI_AWADDRL_SEL
#define	\
RDMA_AXI_AWADDRL_SEL__RDMA_BASE_ADDRL_SEL__SHIFT \
	0x00000000

// RDMA_AXI_ARCFG_SEL
#define	\
RDMA_AXI_ARCFG_SEL__RDMA_ARLOCK_SEL__SHIFT \
	0x00000000
#define	\
RDMA_AXI_ARCFG_SEL__RDMA_ARPROT_SEL__SHIFT \
	0x00000001
#define	\
RDMA_AXI_ARCFG_SEL__RDMA_ARCACHE_SEL__SHIFT \
	0x00000004
#define	\
RDMA_AXI_ARCFG_SEL__RDMA_ARQOS_SEL__SHIFT \
	0x00000008
#define	\
RDMA_AXI_ARCFG_SEL__RDMA_ARREGION_SEL__SHIFT \
	0x0000000c
#define	\
RDMA_AXI_ARCFG_SEL__RESERVED__SHIFT \
		0x00000010

// RDMA_AXI_ARUSER_SEL
#define	\
RDMA_AXI_ARUSER_SEL__RDMA_ARUSER_SPACE_SEL__SHIFT \
	0x00000000
#define	\
RDMA_AXI_ARUSER_SEL__RDMA_ARUSER_VMID_SEL__SHIFT \
	0x00000003
#define	\
RDMA_AXI_ARUSER_SEL__RDMA_ARUSER_SWAP_SEL__SHIFT \
	0x00000007
#define	\
RDMA_AXI_ARUSER_SEL__RDMA_ARUSER_VF_SEL__SHIFT \
	0x00000009
#define	\
RDMA_AXI_ARUSER_SEL__RDMA_ARUSER_VFID_SEL__SHIFT \
	0x0000000a
#define	\
RDMA_AXI_ARUSER_SEL__RDMA_ARUSER_RO_SEL__SHIFT \
	0x0000000e
#define	\
RDMA_AXI_ARUSER_SEL__RDMA_ARUSER_GCC_SEL__SHIFT \
	0x0000000f
#define	\
RDMA_AXI_ARUSER_SEL__RDMA_ARUSER_SECURE_LVL_SEL__SHIFT \
0x00000010
#define	\
RDMA_AXI_ARUSER_SEL__RDMA_ARUSER_TMZ_SEL__SHIFT \
	0x00000013
#define	\
RDMA_AXI_ARUSER_SEL__RDMA_ARUSER_UNITID_SEL__SHIFT \
0x00000014
#define	\
RDMA_AXI_ARUSER_SEL__RESERVED__SHIFT \
		0x0000001a

// RDMA_QOS_CTRL_SEL
#define	\
RDMA_QOS_CTRL_SEL__RDMA_URG_ASSERT_EN_SEL__SHIFT \
	0x00000000
#define	\
RDMA_QOS_CTRL_SEL__RDMA_URG_ASSERT_VALUE_SEL__SHIFT \
0x00000001
#define	\
RDMA_QOS_CTRL_SEL__RDMA_URG_WLV_SEL__SHIFT \
	0x00000005
#define	\
RDMA_QOS_CTRL_SEL__RDMA_URG_INC_STEP_SEL__SHIFT \
	0x0000000a
#define	\
RDMA_QOS_CTRL_SEL__RDMA_URG_TIMER_SEL__SHIFT \
	0x0000000e
#define	\
RDMA_QOS_CTRL_SEL__RESERVED__SHIFT \
		0x00000016

// RDMA_STATUS
#define	\
RDMA_STATUS__RDMA_BUSY__SHIFT \
			0x00000000
#define	\
RDMA_STATUS__RESERVED__SHIFT \
			0x00000001

// RDMA_MST_STATUS
#define	\
RDMA_MST_STATUS__RDMA_MST_STATUS__SHIFT \
	0x00000000

// WDMA_GBL_CFG_STRM1
#define	\
WDMA_GBL_CFG_STRM1__WDMA_EFF_WIDTH_STRM1__SHIFT \
	0x00000000
#define	\
WDMA_GBL_CFG_STRM1__WDMA_DATA_SWAP_STRM1__SHIFT \
	0x00000002
#define	\
WDMA_GBL_CFG_STRM1__RESERVED__SHIFT \
		0x00000004

// WDMA_HEIGHT_STRM1
#define	\
WDMA_HEIGHT_STRM1__WDMA_HEIGHT_STRM1__SHIFT \
	0x00000000
#define	\
WDMA_HEIGHT_STRM1__RESERVED__SHIFT \
		0x0000000c

// WDMA_WIDTH_STRM1
#define	\
WDMA_WIDTH_STRM1__WDMA_WIDTH_STRM1__SHIFT \
	0x00000000
#define	\
WDMA_WIDTH_STRM1__RESERVED__SHIFT \
		0x0000000d

// WDMA_SIZE_STRM1
#define	\
WDMA_SIZE_STRM1__WDMA_SIZE_STRM1__SHIFT \
	0x00000000
#define	\
WDMA_SIZE_STRM1__RESERVED__SHIFT \
		0x00000019

// WDMA_BASE_ADDRH_STRM1
#define	\
WDMA_BASE_ADDRH_STRM1__WDMA_BASE_ADDRH_STRM1__SHIFT \
0x00000000
#define	\
WDMA_BASE_ADDRH_STRM1__RESERVED__SHIFT \
		0x00000010

// WDMA_BASE_ADDRL_STRM1
#define	\
WDMA_BASE_ADDRL_STRM1__WDMA_BASE_ADDRL_STRM1__SHIFT \
0x00000000

// WDMA_AXI_AWCFG_STRM1
#define	\
WDMA_AXI_AWCFG_STRM1__WDMA_AWLOCK_STRM1__SHIFT \
	0x00000000
#define	\
WDMA_AXI_AWCFG_STRM1__WDMA_AWPROT_STRM1__SHIFT \
	0x00000001
#define	\
WDMA_AXI_AWCFG_STRM1__WDMA_AWCACHE_STRM1__SHIFT \
	0x00000004
#define	\
WDMA_AXI_AWCFG_STRM1__WDMA_AWQOS_STRM1__SHIFT \
	0x00000008
#define	\
WDMA_AXI_AWCFG_STRM1__WDMA_AWREGION_STRM1__SHIFT \
	0x0000000c
#define	\
WDMA_AXI_AWCFG_STRM1__RESERVED__SHIFT \
		0x00000010

// WDMA_AXI_AWUSER_STRM1
#define	\
WDMA_AXI_AWUSER_STRM1__WDMA_AWUSER_SPACE_STRM1__SHIFT \
0x00000000
#define	\
WDMA_AXI_AWUSER_STRM1__WDMA_AWUSER_VMID_STRM1__SHIFT \
0x00000003
#define	\
WDMA_AXI_AWUSER_STRM1__WDMA_AWUSER_VF_STRM1__SHIFT \
0x00000007
#define	\
WDMA_AXI_AWUSER_STRM1__WDMA_AWUSER_VFID_STRM1__SHIFT \
0x00000008
#define	\
WDMA_AXI_AWUSER_STRM1__WDMA_AWUSER_RO_STRM1__SHIFT \
0x0000000c
#define	\
WDMA_AXI_AWUSER_STRM1__WDMA_AWUSER_GCC_STRM1__SHIFT \
0x0000000d
#define	\
WDMA_AXI_AWUSER_STRM1__WDMA_AWUSER_SECURE_LVL_STRM1__SHIFT \
0x0000000e
#define	\
WDMA_AXI_AWUSER_STRM1__WDMA_AWUSER_TMZ_STRM1__SHIFT \
0x00000011
#define	\
WDMA_AXI_AWUSER_STRM1__WDMA_AWUSER_UNITID_STRM1__SHIFT \
0x00000012
#define	\
WDMA_AXI_AWUSER_STRM1__WDMA_AWUSER_OP_STRM1__SHIFT \
0x00000018
#define	\
WDMA_AXI_AWUSER_STRM1__WDMA_AWUSER_MEMLOG_STRM1__SHIFT \
0x0000001f

// WDMA_AXI_WUSER_STRM1
#define	\
WDMA_AXI_WUSER_STRM1__WDMA_WUSER_FED_STRM1__SHIFT \
	0x00000000
#define	\
WDMA_AXI_WUSER_STRM1__WDMA_WUSER_DBGMSK_STRM1__SHIFT \
0x00000001
#define	\
WDMA_AXI_WUSER_STRM1__WDMA_WUSER_SWAP_STRM1__SHIFT \
0x00000002
#define	\
WDMA_AXI_WUSER_STRM1__RESERVED__SHIFT \
		0x00000004

// WDMA_QOS_CTRL_STRM1
#define	\
WDMA_QOS_CTRL_STRM1__WDMA_URG_ASSERT_EN_STRM1__SHIFT \
0x00000000
#define	\
WDMA_QOS_CTRL_STRM1__WDMA_URG_ASSERT_VALUE_STRM1__SHIFT \
0x00000001
#define	\
WDMA_QOS_CTRL_STRM1__WDMA_URG_WLV_STRM1__SHIFT \
	0x00000005
#define	\
WDMA_QOS_CTRL_STRM1__WDMA_URG_INC_STEP_STRM1__SHIFT \
0x0000000a
#define	\
WDMA_QOS_CTRL_STRM1__WDMA_URG_TIMER_STRM1__SHIFT \
	0x0000000e
#define	\
WDMA_QOS_CTRL_STRM1__RESERVED__SHIFT \
		0x00000016

// WDMA_GBL_CFG_STRM2
#define	\
WDMA_GBL_CFG_STRM2__WDMA_EFF_WIDTH_STRM2__SHIFT \
	0x00000000
#define	\
WDMA_GBL_CFG_STRM2__WDMA_DATA_SWAP_STRM2__SHIFT \
	0x00000002
#define	\
WDMA_GBL_CFG_STRM2__RESERVED__SHIFT \
		0x00000004

// WDMA_HEIGHT_STRM2
#define	\
WDMA_HEIGHT_STRM2__WDMA_HEIGHT_STRM2__SHIFT \
	0x00000000
#define	\
WDMA_HEIGHT_STRM2__RESERVED__SHIFT \
		0x0000000c

// WDMA_WIDTH_STRM2
#define	\
WDMA_WIDTH_STRM2__WDMA_WIDTH_STRM2__SHIFT \
	0x00000000
#define	\
WDMA_WIDTH_STRM2__RESERVED__SHIFT \
		0x0000000d

// WDMA_SIZE_STRM2
#define	\
WDMA_SIZE_STRM2__WDMA_SIZE_STRM2__SHIFT \
	0x00000000
#define	\
WDMA_SIZE_STRM2__RESERVED__SHIFT \
		0x00000019

// WDMA_BASE_ADDRH_STRM2
#define	\
WDMA_BASE_ADDRH_STRM2__WDMA_BASE_ADDRH_STRM2__SHIFT \
0x00000000
#define	\
WDMA_BASE_ADDRH_STRM2__RESERVED__SHIFT \
		0x00000010

// WDMA_BASE_ADDRL_STRM2
#define	\
WDMA_BASE_ADDRL_STRM2__WDMA_BASE_ADDRL_STRM2__SHIFT \
0x00000000

// WDMA_AXI_AWCFG_STRM2
#define	\
WDMA_AXI_AWCFG_STRM2__WDMA_AWLOCK_STRM2__SHIFT \
	0x00000000
#define	\
WDMA_AXI_AWCFG_STRM2__WDMA_AWPROT_STRM2__SHIFT \
	0x00000001
#define	\
WDMA_AXI_AWCFG_STRM2__WDMA_AWCACHE_STRM2__SHIFT \
	0x00000004
#define	\
WDMA_AXI_AWCFG_STRM2__WDMA_AWQOS_STRM2__SHIFT \
	0x00000008
#define	\
WDMA_AXI_AWCFG_STRM2__WDMA_AWREGION_STRM2__SHIFT \
	0x0000000c
#define	\
WDMA_AXI_AWCFG_STRM2__RESERVED__SHIFT \
		0x00000010

// WDMA_AXI_AWUSER_STRM2
#define	\
WDMA_AXI_AWUSER_STRM2__WDMA_AWUSER_SPACE_STRM2__SHIFT \
0x00000000
#define	\
WDMA_AXI_AWUSER_STRM2__WDMA_AWUSER_VMID_STRM2__SHIFT \
0x00000003
#define	\
WDMA_AXI_AWUSER_STRM2__WDMA_AWUSER_VF_STRM2__SHIFT \
0x00000007
#define	\
WDMA_AXI_AWUSER_STRM2__WDMA_AWUSER_VFID_STRM2__SHIFT \
0x00000008
#define	\
WDMA_AXI_AWUSER_STRM2__WDMA_AWUSER_RO_STRM2__SHIFT \
0x0000000c
#define	\
WDMA_AXI_AWUSER_STRM2__WDMA_AWUSER_GCC_STRM2__SHIFT \
0x0000000d
#define	\
WDMA_AXI_AWUSER_STRM2__WDMA_AWUSER_SECURE_LVL_STRM2__SHIFT \
0x0000000e
#define	\
WDMA_AXI_AWUSER_STRM2__WDMA_AWUSER_TMZ_STRM2__SHIFT \
0x00000011
#define	\
WDMA_AXI_AWUSER_STRM2__WDMA_AWUSER_UNITID_STRM2__SHIFT \
0x00000012
#define	\
WDMA_AXI_AWUSER_STRM2__WDMA_AWUSER_OP_STRM2__SHIFT \
0x00000018
#define	\
WDMA_AXI_AWUSER_STRM2__WDMA_AWUSER_MEMLOG_STRM2__SHIFT \
0x0000001f

// WDMA_AXI_WUSER_STRM2
#define	\
WDMA_AXI_WUSER_STRM2__WDMA_WUSER_FED_STRM2__SHIFT \
	0x00000000
#define	\
WDMA_AXI_WUSER_STRM2__WDMA_WUSER_DBGMSK_STRM2__SHIFT \
0x00000001
#define	\
WDMA_AXI_WUSER_STRM2__WDMA_WUSER_SWAP_STRM2__SHIFT \
0x00000002
#define	\
WDMA_AXI_WUSER_STRM2__RESERVED__SHIFT \
		0x00000004

// WDMA_QOS_CTRL_STRM2
#define	\
WDMA_QOS_CTRL_STRM2__WDMA_URG_ASSERT_EN_STRM2__SHIFT \
0x00000000
#define	\
WDMA_QOS_CTRL_STRM2__WDMA_URG_ASSERT_VALUE_STRM2__SHIFT \
0x00000001
#define	\
WDMA_QOS_CTRL_STRM2__WDMA_URG_WLV_STRM2__SHIFT \
	0x00000005
#define	\
WDMA_QOS_CTRL_STRM2__WDMA_URG_INC_STEP_STRM2__SHIFT \
0x0000000a
#define	\
WDMA_QOS_CTRL_STRM2__WDMA_URG_TIMER_STRM2__SHIFT \
	0x0000000e
#define	\
WDMA_QOS_CTRL_STRM2__RESERVED__SHIFT \
		0x00000016

// WDMA_GBL_CFG_STRM3
#define	\
WDMA_GBL_CFG_STRM3__WDMA_EFF_WIDTH_STRM3__SHIFT \
	0x00000000
#define	\
WDMA_GBL_CFG_STRM3__WDMA_DATA_SWAP_STRM3__SHIFT \
	0x00000002
#define	\
WDMA_GBL_CFG_STRM3__RESERVED__SHIFT \
		0x00000004

// WDMA_HEIGHT_STRM3
#define	\
WDMA_HEIGHT_STRM3__WDMA_HEIGHT_STRM3__SHIFT \
	0x00000000
#define	\
WDMA_HEIGHT_STRM3__RESERVED__SHIFT \
		0x0000000c

// WDMA_WIDTH_STRM3
#define	\
WDMA_WIDTH_STRM3__WDMA_WIDTH_STRM3__SHIFT \
	0x00000000
#define	\
WDMA_WIDTH_STRM3__RESERVED__SHIFT \
		0x0000000d

// WDMA_SIZE_STRM3
#define	\
WDMA_SIZE_STRM3__WDMA_SIZE_STRM3__SHIFT \
	0x00000000
#define	\
WDMA_SIZE_STRM3__RESERVED__SHIFT \
		0x00000019

// WDMA_BASE_ADDRH_STRM3
#define	\
WDMA_BASE_ADDRH_STRM3__WDMA_BASE_ADDRH_STRM3__SHIFT \
0x00000000
#define	\
WDMA_BASE_ADDRH_STRM3__RESERVED__SHIFT \
		0x00000010

// WDMA_BASE_ADDRL_STRM3
#define	\
WDMA_BASE_ADDRL_STRM3__WDMA_BASE_ADDRL_STRM3__SHIFT \
0x00000000

// WDMA_AXI_AWCFG_STRM3
#define	\
WDMA_AXI_AWCFG_STRM3__WDMA_AWLOCK_STRM3__SHIFT \
	0x00000000
#define	\
WDMA_AXI_AWCFG_STRM3__WDMA_AWPROT_STRM3__SHIFT \
	0x00000001
#define	\
WDMA_AXI_AWCFG_STRM3__WDMA_AWCACHE_STRM3__SHIFT \
	0x00000004
#define	\
WDMA_AXI_AWCFG_STRM3__WDMA_AWQOS_STRM3__SHIFT \
	0x00000008
#define	\
WDMA_AXI_AWCFG_STRM3__WDMA_AWREGION_STRM3__SHIFT \
	0x0000000c
#define	\
WDMA_AXI_AWCFG_STRM3__RESERVED__SHIFT \
		0x00000010

// WDMA_AXI_AWUSER_STRM3
#define	\
WDMA_AXI_AWUSER_STRM3__WDMA_AWUSER_SPACE_STRM3__SHIFT \
0x00000000
#define	\
WDMA_AXI_AWUSER_STRM3__WDMA_AWUSER_VMID_STRM3__SHIFT \
0x00000003
#define	\
WDMA_AXI_AWUSER_STRM3__WDMA_AWUSER_VF_STRM3__SHIFT \
0x00000007
#define	\
WDMA_AXI_AWUSER_STRM3__WDMA_AWUSER_VFID_STRM3__SHIFT \
0x00000008
#define	\
WDMA_AXI_AWUSER_STRM3__WDMA_AWUSER_RO_STRM3__SHIFT \
0x0000000c
#define	\
WDMA_AXI_AWUSER_STRM3__WDMA_AWUSER_GCC_STRM3__SHIFT \
0x0000000d
#define	\
WDMA_AXI_AWUSER_STRM3__WDMA_AWUSER_SECURE_LVL_STRM3__SHIFT \
0x0000000e
#define	\
WDMA_AXI_AWUSER_STRM3__WDMA_AWUSER_TMZ_STRM3__SHIFT \
0x00000011
#define	\
WDMA_AXI_AWUSER_STRM3__WDMA_AWUSER_UNITID_STRM3__SHIFT \
0x00000012
#define	\
WDMA_AXI_AWUSER_STRM3__WDMA_AWUSER_OP_STRM3__SHIFT \
0x00000018
#define	\
WDMA_AXI_AWUSER_STRM3__WDMA_AWUSER_MEMLOG_STRM3__SHIFT \
0x0000001f

// WDMA_AXI_WUSER_STRM3
#define	\
WDMA_AXI_WUSER_STRM3__WDMA_WUSER_FED_STRM3__SHIFT \
	0x00000000
#define	\
WDMA_AXI_WUSER_STRM3__WDMA_WUSER_DBGMSK_STRM3__SHIFT \
0x00000001
#define	\
WDMA_AXI_WUSER_STRM3__WDMA_WUSER_SWAP_STRM3__SHIFT \
0x00000002
#define	\
WDMA_AXI_WUSER_STRM3__RESERVED__SHIFT \
		0x00000004

// WDMA_QOS_CTRL_STRM3
#define	\
WDMA_QOS_CTRL_STRM3__WDMA_URG_ASSERT_EN_STRM3__SHIFT \
0x00000000
#define	\
WDMA_QOS_CTRL_STRM3__WDMA_URG_ASSERT_VALUE_STRM3__SHIFT \
0x00000001
#define	\
WDMA_QOS_CTRL_STRM3__WDMA_URG_WLV_STRM3__SHIFT \
	0x00000005
#define	\
WDMA_QOS_CTRL_STRM3__WDMA_URG_INC_STEP_STRM3__SHIFT \
0x0000000a
#define	\
WDMA_QOS_CTRL_STRM3__WDMA_URG_TIMER_STRM3__SHIFT \
	0x0000000e
#define	\
WDMA_QOS_CTRL_STRM3__RESERVED__SHIFT \
		0x00000016

// WDMA_GBL_CFG_SEL
#define	\
WDMA_GBL_CFG_SEL__WDMA_EFF_WIDTH_SEL__SHIFT \
	0x00000000
#define	\
WDMA_GBL_CFG_SEL__WDMA_DATA_SWAP_SEL__SHIFT \
	0x00000002
#define	\
WDMA_GBL_CFG_SEL__RESERVED__SHIFT \
		0x00000004

// WDMA_HEIGHT_SEL
#define	\
WDMA_HEIGHT_SEL__WDMA_HEIGHT_SEL__SHIFT \
	0x00000000
#define	\
WDMA_HEIGHT_SEL__RESERVED__SHIFT \
		0x0000000c

// WDMA_WIDTH_SEL
#define	\
WDMA_WIDTH_SEL__WDMA_WIDTH_SEL__SHIFT \
		0x00000000
#define	\
WDMA_WIDTH_SEL__RESERVED__SHIFT \
		0x0000000d

// WDMA_SIZE_SEL
#define	\
WDMA_SIZE_SEL__WDMA_SIZE_SEL__SHIFT \
		0x00000000
#define	\
WDMA_SIZE_SEL__RESERVED__SHIFT \
			0x00000019

// WDMA_BASE_ADDRH_SHD_SEL
#define	\
WDMA_BASE_ADDRH_SHD_SEL__WDMA_BASE_ADDRH_SHD_SEL__SHIFT \
0x00000000
#define	\
WDMA_BASE_ADDRH_SHD_SEL__RESERVED__SHIFT \
	0x00000010

// WDMA_BASE_ADDRL_SHD_SEL
#define	\
WDMA_BASE_ADDRL_SHD_SEL__WDMA_BASE_ADDRL_SHD_SEL__SHIFT \
0x00000000

// WDMA_AXI_AWCFG_SEL
#define	\
WDMA_AXI_AWCFG_SEL__WDMA_AWLOCK_SEL__SHIFT \
	0x00000000
#define	\
WDMA_AXI_AWCFG_SEL__WDMA_AWPROT_SEL__SHIFT \
	0x00000001
#define	\
WDMA_AXI_AWCFG_SEL__WDMA_AWCACHE_SEL__SHIFT \
	0x00000004
#define	\
WDMA_AXI_AWCFG_SEL__WDMA_AWQOS_SEL__SHIFT \
	0x00000008
#define	\
WDMA_AXI_AWCFG_SEL__WDMA_AWREGION_SEL__SHIFT \
	0x0000000c
#define	\
WDMA_AXI_AWCFG_SEL__RESERVED__SHIFT \
		0x00000010

// WDMA_AXI_AWUSER_SEL
#define	\
WDMA_AXI_AWUSER_SEL__WDMA_AWUSER_SPACE_SEL__SHIFT \
	0x00000000
#define	\
WDMA_AXI_AWUSER_SEL__WDMA_AWUSER_VMID_SEL__SHIFT \
	0x00000003
#define	\
WDMA_AXI_AWUSER_SEL__WDMA_AWUSER_VF_SEL__SHIFT \
	0x00000007
#define	\
WDMA_AXI_AWUSER_SEL__WDMA_AWUSER_VFID_SEL__SHIFT \
	0x00000008
#define	\
WDMA_AXI_AWUSER_SEL__WDMA_AWUSER_RO_SEL__SHIFT \
	0x0000000c
#define	\
WDMA_AXI_AWUSER_SEL__WDMA_AWUSER_GCC_SEL__SHIFT \
	0x0000000d
#define	\
WDMA_AXI_AWUSER_SEL__WDMA_AWUSER_SECURE_LVL_SEL__SHIFT \
0x0000000e
#define	\
WDMA_AXI_AWUSER_SEL__WDMA_AWUSER_TMZ_SEL__SHIFT \
	0x00000011
#define	\
WDMA_AXI_AWUSER_SEL__WDMA_AWUSER_UNITID_SEL__SHIFT \
0x00000012
#define	\
WDMA_AXI_AWUSER_SEL__WDMA_AWUSER_OP_SEL__SHIFT \
	0x00000018
#define	\
WDMA_AXI_AWUSER_SEL__WDMA_AWUSER_MEMLOG_SEL__SHIFT \
0x0000001f

// WDMA_AXI_WUSER_SEL
#define	\
WDMA_AXI_WUSER_SEL__WDMA_WUSER_FED_SEL__SHIFT \
	0x00000000
#define	\
WDMA_AXI_WUSER_SEL__WDMA_WUSER_DBGMSK_SEL__SHIFT \
	0x00000001
#define	\
WDMA_AXI_WUSER_SEL__WDMA_WUSER_SWAP_SEL__SHIFT \
	0x00000002
#define	\
WDMA_AXI_WUSER_SEL__RESERVED__SHIFT \
		0x00000004

// WDMA_QOS_CTRL_SEL
#define	\
WDMA_QOS_CTRL_SEL__WDMA_URG_ASSERT_EN_SEL__SHIFT \
	0x00000000
#define	\
WDMA_QOS_CTRL_SEL__WDMA_URG_ASSERT_VALUE_SEL__SHIFT \
0x00000001
#define	\
WDMA_QOS_CTRL_SEL__WDMA_URG_WLV_SEL__SHIFT \
	0x00000005
#define	\
WDMA_QOS_CTRL_SEL__WDMA_URG_INC_STEP_SEL__SHIFT \
	0x0000000a
#define	\
WDMA_QOS_CTRL_SEL__WDMA_URG_TIMER_SEL__SHIFT \
	0x0000000e
#define	\
WDMA_QOS_CTRL_SEL__RESERVED__SHIFT \
		0x00000016

// WDMA_STATUS
#define	\
WDMA_STATUS__WDMA_BUSY__SHIFT \
			0x00000000
#define	\
WDMA_STATUS__RESERVED__SHIFT \
			0x00000001

// WDMA_MST_STATUS
#define	\
WDMA_MST_STATUS__WDMA_MST_STATUS__SHIFT \
	0x00000000

// DMA_CRC_CTRL
#define	\
DMA_CRC_CTRL__DMA_CRC_RESET__SHIFT \
		0x00000000
#define	\
DMA_CRC_CTRL__DMA_CRC_SEL__SHIFT \
		0x00000001
#define	\
DMA_CRC_CTRL__RESERVED__SHIFT \
			0x00000002

// DMA_CRC_CRC0
#define	\
DMA_CRC_CRC0__DMA_CRC_CRC0__SHIFT \
		0x00000000

// DMA_CRC_CRC1
#define	\
DMA_CRC_CRC1__DMA_CRC_CRC1__SHIFT \
		0x00000000

// DMA_CRC_CRC2
#define	\
DMA_CRC_CRC2__DMA_CRC_CRC2__SHIFT \
		0x00000000

// DMA_CRC_CRC3
#define	\
DMA_CRC_CRC3__DMA_CRC_CRC3__SHIFT \
		0x00000000

// DMA_CRC_CRC4
#define	\
DMA_CRC_CRC4__DMA_CRC_CRC4__SHIFT \
		0x00000000

// DMA_CRC_CRC5
#define	\
DMA_CRC_CRC5__DMA_CRC_CRC5__SHIFT \
		0x00000000

// DMA_CRC_CRC6
#define	\
DMA_CRC_CRC6__DMA_CRC_CRC6__SHIFT \
		0x00000000

// DMA_CRC_CRC7
#define	\
DMA_CRC_CRC7__DMA_CRC_CRC7__SHIFT \
		0x00000000

// DMA_PFM_CTRL
#define	\
DMA_PFM_CTRL__DMA_PFM_EN__SHIFT \
		0x00000000
#define	\
DMA_PFM_CTRL__DMA_PFM_ID_EN__SHIFT \
		0x00000001
#define	\
DMA_PFM_CTRL__B3_2_RESERVED__SHIFT \
		0x00000002
#define	\
DMA_PFM_CTRL__DMA_PFM_SEL__SHIFT \
		0x00000004
#define	\
DMA_PFM_CTRL__B7_6_RESERVED__SHIFT \
		0x00000006
#define	\
DMA_PFM_CTRL__DMA_PFM_MAX_REQ_CFG__SHIFT \
	0x00000008
#define	\
DMA_PFM_CTRL__B11_10_RESERVED__SHIFT \
		0x0000000a
#define	\
DMA_PFM_CTRL__DMA_PFM_RD__SHIFT \
		0x0000000c
#define	\
DMA_PFM_CTRL__B15_13_RESERVED__SHIFT \
		0x0000000d
#define	\
DMA_PFM_CTRL__DMA_PFM_ID__SHIFT \
		0x00000010

// DMA_PFM_REGION_SET0
#define	\
DMA_PFM_REGION_SET0__DMA_PFM_REGION_SET0__SHIFT \
	0x00000000
#define	\
DMA_PFM_REGION_SET0__RESERVED__SHIFT \
		0x00000018

// DMA_PFM_REGION_SET1
#define	\
DMA_PFM_REGION_SET1__DMA_PFM_REGION_SET1__SHIFT \
	0x00000000
#define	\
DMA_PFM_REGION_SET1__RESERVED__SHIFT \
		0x00000018

// DMA_PFM_REGION_SET2
#define	\
DMA_PFM_REGION_SET2__DMA_PFM_REGION_SET2__SHIFT \
	0x00000000
#define	\
DMA_PFM_REGION_SET2__RESERVED__SHIFT \
		0x00000018

// DMA_PFM_REGION_SET3
#define	\
DMA_PFM_REGION_SET3__DMA_PFM_REGION_SET3__SHIFT \
	0x00000000
#define	\
DMA_PFM_REGION_SET3__RESERVED__SHIFT \
		0x00000018

// DMA_PFM_REGION_SET4
#define	\
DMA_PFM_REGION_SET4__DMA_PFM_REGION_SET4__SHIFT \
	0x00000000
#define	\
DMA_PFM_REGION_SET4__RESERVED__SHIFT \
		0x00000018

// DMA_PFM_REGION_SET5
#define	\
DMA_PFM_REGION_SET5__DMA_PFM_REGION_SET5__SHIFT \
	0x00000000
#define	\
DMA_PFM_REGION_SET5__RESERVED__SHIFT \
		0x00000018

// DMA_PFM_REGION_SET6
#define	\
DMA_PFM_REGION_SET6__DMA_PFM_REGION_SET6__SHIFT \
	0x00000000
#define	\
DMA_PFM_REGION_SET6__RESERVED__SHIFT \
		0x00000018

// DMA_PFM_REGION_SET7
#define	\
DMA_PFM_REGION_SET7__DMA_PFM_REGION_SET7__SHIFT \
	0x00000000
#define	\
DMA_PFM_REGION_SET7__RESERVED__SHIFT \
		0x00000018

// DMA_PFM_STAT_0_1_CNT
#define	\
DMA_PFM_STAT_0_1_CNT__DMA_PFM_STAT0_CNT__SHIFT \
	0x00000000
#define	\
DMA_PFM_STAT_0_1_CNT__B15_11_RESERVED__SHIFT \
	0x0000000b
#define	\
DMA_PFM_STAT_0_1_CNT__DMA_PFM_STAT1_CNT__SHIFT \
	0x00000010
#define	\
DMA_PFM_STAT_0_1_CNT__B31_27_RESERVED__SHIFT \
	0x0000001b

// DMA_PFM_STAT_2_3_CNT
#define	\
DMA_PFM_STAT_2_3_CNT__DMA_PFM_STAT2_CNT__SHIFT \
	0x00000000
#define	\
DMA_PFM_STAT_2_3_CNT__B15_11_RESERVED__SHIFT \
	0x0000000b
#define	\
DMA_PFM_STAT_2_3_CNT__DMA_PFM_STAT3_CNT__SHIFT \
	0x00000010
#define	\
DMA_PFM_STAT_2_3_CNT__B31_27_RESERVED__SHIFT \
	0x0000001b

// DMA_PFM_STAT_4_5_CNT
#define	\
DMA_PFM_STAT_4_5_CNT__DMA_PFM_STAT4_CNT__SHIFT \
	0x00000000
#define	\
DMA_PFM_STAT_4_5_CNT__B15_11_RESERVED__SHIFT \
	0x0000000b
#define	\
DMA_PFM_STAT_4_5_CNT__DMA_PFM_STAT5_CNT__SHIFT \
	0x00000010
#define	\
DMA_PFM_STAT_4_5_CNT__B31_27_RESERVED__SHIFT \
	0x0000001b

// DMA_PFM_STAT_6_7_CNT
#define	\
DMA_PFM_STAT_6_7_CNT__DMA_PFM_STAT6_CNT__SHIFT \
	0x00000000
#define	\
DMA_PFM_STAT_6_7_CNT__B15_11_RESERVED__SHIFT \
	0x0000000b
#define	\
DMA_PFM_STAT_6_7_CNT__DMA_PFM_STAT7_CNT__SHIFT \
	0x00000010
#define	\
DMA_PFM_STAT_6_7_CNT__B31_27_RESERVED__SHIFT \
	0x0000001b

// RSMU_HCID_GENERIC
#define	\
RSMU_HCID_GENERIC__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_GENERIC__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_GENERIC__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_GENERIC__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_GENERIC
#define	\
RSMU_SIID_GENERIC__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_GENERIC__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_GENERIC__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_GENERIC__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_GENERIC
#define	\
RSMU_DBG_MUX_CONTROL_GENERIC__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_GENERIC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_GENERIC__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_GENERIC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_GENERIC__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_GENERIC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_GENERIC__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_GENERIC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_GENERIC__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_GENERIC
#define	\
RSMU_SOFT_RESETB_GENERIC__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_GENERIC__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_GENERIC__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_GENERIC
#define	\
RSMU_PGFSM_CONTROL_GENERIC__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_GENERIC__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_GENERIC__RSMU_PGFSM_ADDR__SHIFT \
0x00000004
#define	\
RSMU_PGFSM_CONTROL_GENERIC__RSMU_PGFSM_SELECT__SHIFT \
0x00000008

// RSMU_PGFSM_WR_DATA_GENERIC
#define	\
RSMU_PGFSM_WR_DATA_GENERIC__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_GENERIC
#define	\
RSMU_PGFSM_RD_DATA_GENERIC__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_IH_CREDIT_GENERIC
#define	\
RSMU_IH_CREDIT_GENERIC__RSMU_IH_CREDIT__SHIFT \
	0x00000000

// RSMU_IH_RESET_CNTL_GENERIC
#define	\
RSMU_IH_RESET_CNTL_GENERIC__RSMU_IH_RESET__SHIFT \
	0x00000000
#define	\
RSMU_IH_RESET_CNTL_GENERIC__RSMU_IH_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_IH_RESET_CNTL_GENERIC__RSMU_IH_SOFT_RESET_ENABLE__SHIFT \
0x00000002

// RSMU_SEM_RESP_GENERIC
#define	\
RSMU_SEM_RESP_GENERIC__RSMU_SEM_RESP__SHIFT \
	0x00000000

// RSMU_SEM_RESET_CNTL_GENERIC
#define	\
RSMU_SEM_RESET_CNTL_GENERIC__RSMU_SEM_RESET__SHIFT \
0x00000000
#define	\
RSMU_SEM_RESET_CNTL_GENERIC__RSMU_SEM_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_SEM_RESET_CNTL_GENERIC__RSMU_SEM_SOFT_RESET_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SEM_RESET_CNTL_GENERIC__RSMU_SEM_RESET_PROTECT_ENABLE__SHIFT \
0x00000003

// RSMU_VIRTUAL_WIRE_INDEX_GENERIC
#define	\
RSMU_VIRTUAL_WIRE_INDEX_GENERIC__RSMU_VIRTUAL_WIRE_INDEX__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_GENERIC
#define	\
RSMU_IP_MASTER_STATUS_GENERIC__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_GENERIC__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_GENERIC
#define	\
RSMU_GPUREG_SCRATCH_REG_0_GENERIC__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_GENERIC
#define	\
RSMU_GPUREG_SCRATCH_REG_1_GENERIC__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_GENERIC
#define	\
RSMU_COLD_RESETB_GENERIC__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_GENERIC
#define	\
RSMU_HARD_RESETB_GENERIC__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_GENERIC__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_GENERIC__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_GENERIC
#define	\
RSMU_PUB_FUSE_ADDR_GENERIC__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_GENERIC__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_GENERIC
#define	\
RSMU_SEC_FUSE_ADDR_GENERIC__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_GENERIC__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_GENERIC
#define	\
RSMU_MEM_POWER_CTRL_GENERIC__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_GENERIC__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_GENERIC
#define	\
RSMU_MP0_STRAPRX_ADDR_GENERIC__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_GENERIC
#define	\
RSMU_MP0_STRAPRX_DATA_GENERIC__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_GENERIC
#define	\
RSMU_SMS_FUSE_CFG_GENERIC__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_GENERIC__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_GENERIC__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_GENERIC
#define	\
RSMU_SMS_FUSE_ADDR_BASE_GENERIC__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_GENERIC
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP4__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP5__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP6__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP7__SHIFT \
0x00000018

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP8__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP9__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP10__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP11__SHIFT \
0x00000018

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP12__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP13__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP14__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP15__SHIFT \
0x00000018

// RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP4__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP5__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP6__SHIFT \
0x00000002
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP7__SHIFT \
0x00000003
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP8__SHIFT \
0x00000004
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP9__SHIFT \
0x00000005
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP10__SHIFT \
0x00000006
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP11__SHIFT \
0x00000007
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP12__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP13__SHIFT \
0x00000009
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP14__SHIFT \
0x0000000a
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_READY_GRP15__SHIFT \
0x0000000b

// RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP4__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP5__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP6__SHIFT \
0x00000002
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP7__SHIFT \
0x00000003
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP8__SHIFT \
0x00000004
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP9__SHIFT \
0x00000005
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP10__SHIFT \
0x00000006
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP11__SHIFT \
0x00000007
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP12__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP13__SHIFT \
0x00000009
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP14__SHIFT \
0x0000000a
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_VALID_GRP15__SHIFT \
0x0000000b
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP4__SHIFT \
0x0000000c
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP5__SHIFT \
0x0000000d
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP6__SHIFT \
0x0000000e
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP7__SHIFT \
0x0000000f
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP8__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP9__SHIFT \
0x00000011
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP10__SHIFT \
0x00000012
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP11__SHIFT \
0x00000013
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP12__SHIFT \
0x00000014
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP13__SHIFT \
0x00000015
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP14__SHIFT \
0x00000016
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC__RSMU_SMS_FUSE_BIST_FAIL_GRP15__SHIFT \
0x00000017

// RSMU_CAC_LKG_WEIGHT_0_GENERIC
#define	\
RSMU_CAC_LKG_WEIGHT_0_GENERIC__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_GENERIC__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_1_GENERIC
#define	\
RSMU_CAC_LKG_WEIGHT_1_GENERIC__RSMU_CAC_LKG_WEIGHT_LO_1__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_1_GENERIC__RSMU_CAC_LKG_WEIGHT_HI_1__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_2_GENERIC
#define	\
RSMU_CAC_LKG_WEIGHT_2_GENERIC__RSMU_CAC_LKG_WEIGHT_LO_2__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_2_GENERIC__RSMU_CAC_LKG_WEIGHT_HI_2__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_3_GENERIC
#define	\
RSMU_CAC_LKG_WEIGHT_3_GENERIC__RSMU_CAC_LKG_WEIGHT_LO_3__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_3_GENERIC__RSMU_CAC_LKG_WEIGHT_HI_3__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_GENERIC
#define	\
RSMU_CAC_LKG_ACC_0_GENERIC__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_LKG_ACC_1_GENERIC
#define	\
RSMU_CAC_LKG_ACC_1_GENERIC__RSMU_CAC_LKG_ACC_1__SHIFT \
0x00000000

// RSMU_CAC_LKG_ACC_2_GENERIC
#define	\
RSMU_CAC_LKG_ACC_2_GENERIC__RSMU_CAC_LKG_ACC_2__SHIFT \
0x00000000

// RSMU_CAC_LKG_ACC_3_GENERIC
#define	\
RSMU_CAC_LKG_ACC_3_GENERIC__RSMU_CAC_LKG_ACC_3__SHIFT \
0x00000000

// RSMU_CAC_LKG_ACC_4_GENERIC
#define	\
RSMU_CAC_LKG_ACC_4_GENERIC__RSMU_CAC_LKG_ACC_4__SHIFT \
0x00000000

// RSMU_CAC_LKG_ACC_5_GENERIC
#define	\
RSMU_CAC_LKG_ACC_5_GENERIC__RSMU_CAC_LKG_ACC_5__SHIFT \
0x00000000

// RSMU_CAC_LKG_ACC_6_GENERIC
#define	\
RSMU_CAC_LKG_ACC_6_GENERIC__RSMU_CAC_LKG_ACC_6__SHIFT \
0x00000000

// RSMU_CAC_LKG_ACC_7_GENERIC
#define	\
RSMU_CAC_LKG_ACC_7_GENERIC__RSMU_CAC_LKG_ACC_7__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_GENERIC
#define	\
RSMU_CAC_CONTROL_GENERIC__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_GENERIC__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_GENERIC
#define	\
RSMU_CAC_WEIGHT_0_GENERIC__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_GENERIC__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_GENERIC
#define	\
RSMU_CAC_WEIGHT_1_GENERIC__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_GENERIC__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_GENERIC
#define	\
RSMU_CAC_WEIGHT_2_GENERIC__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_GENERIC__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_GENERIC
#define	\
RSMU_CAC_WEIGHT_3_GENERIC__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_GENERIC__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_4_GENERIC
#define	\
RSMU_CAC_WEIGHT_4_GENERIC__CAC_WEIGHT_LO_4__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_4_GENERIC__CAC_WEIGHT_HI_4__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_5_GENERIC
#define	\
RSMU_CAC_WEIGHT_5_GENERIC__CAC_WEIGHT_LO_5__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_5_GENERIC__CAC_WEIGHT_HI_5__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_6_GENERIC
#define	\
RSMU_CAC_WEIGHT_6_GENERIC__CAC_WEIGHT_LO_6__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_6_GENERIC__CAC_WEIGHT_HI_6__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_7_GENERIC
#define	\
RSMU_CAC_WEIGHT_7_GENERIC__CAC_WEIGHT_LO_7__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_7_GENERIC__CAC_WEIGHT_HI_7__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_8_GENERIC
#define	\
RSMU_CAC_WEIGHT_8_GENERIC__CAC_WEIGHT_LO_8__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_8_GENERIC__CAC_WEIGHT_HI_8__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_GENERIC
#define	\
RSMU_CAC_AGGR_LO_GENERIC__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_GENERIC
#define	\
RSMU_CAC_AGGR_HI_GENERIC__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_DPM_CONTROL_GENERIC
#define	\
RSMU_DPM_CONTROL_GENERIC__RSMU_DPM_ACC_RESET__SHIFT \
0x00000000
#define	\
RSMU_DPM_CONTROL_GENERIC__RSMU_DPM_ACC_START__SHIFT \
0x00000001
#define	\
RSMU_DPM_CONTROL_GENERIC__RSMU_DPM_BUSY_MASK__SHIFT \
0x00000002

// RSMU_DPM_ACC_GENERIC
#define	\
RSMU_DPM_ACC_GENERIC__RSMU_DPM_ACC__SHIFT \
	0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_GENERIC
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_GENERIC__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_COUNTER_0_GENERIC
#define	\
RSMU_COUNTER_0_GENERIC__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_GENERIC
#define	\
RSMU_COUNTER_1_GENERIC__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_GENERIC
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_GENERIC__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_GENERIC
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_GENERIC__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_GENERIC
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_GENERIC__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_GENERIC
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_GENERIC__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_GENERIC
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_GENERIC__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_GENERIC
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_GENERIC__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_GENERIC
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_GENERIC__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_GENERIC
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_GENERIC__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_GENERIC
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_GENERIC__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_GENERIC
#define	\
RSMU_PWRMGT_INTR_STATUS_GENERIC__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_GENERIC
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_GENERIC__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_GENERIC
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_GENERIC__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_GENERIC
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_GENERIC__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_GENERIC
#define	\
RSMU_PWRMGT_INTR_TYPE_GENERIC__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_GENERIC
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_GENERIC__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_GENERIC__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_GENERIC
#define	\
RSMU_PWRMGT_INTR_CLEAR_GENERIC__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_GENERIC
#define	\
RSMU_HARD_RESETB_DELAY_GENERIC__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_GENERIC
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_GENERIC__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_GENERIC
#define	\
RSMU_VF_ENABLE_GENERIC__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_GENERIC
#define	\
RSMU_MGCG_CONTROL_GENERIC__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_GENERIC__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_GENERIC__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_GENERIC__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_GENERIC__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_GENERIC__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_GENERIC__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_GENERIC__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_GENERIC__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_GENERIC__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_GENERIC__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_VIRTUAL_WIRE_SRC_ID_GENERIC
#define	\
RSMU_VIRTUAL_WIRE_SRC_ID_GENERIC__RSMU_VIRTUAL_WIRE_SRC_ID__SHIFT \
0x00000000

// RSMU_CAC_ACC_0_GENERIC
#define	\
RSMU_CAC_ACC_0_GENERIC__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_GENERIC
#define	\
RSMU_CAC_ACC_1_GENERIC__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_GENERIC
#define	\
RSMU_CAC_ACC_2_GENERIC__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_GENERIC
#define	\
RSMU_CAC_ACC_3_GENERIC__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_GENERIC
#define	\
RSMU_CAC_ACC_4_GENERIC__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_GENERIC
#define	\
RSMU_CAC_ACC_5_GENERIC__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_GENERIC
#define	\
RSMU_CAC_ACC_6_GENERIC__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_GENERIC
#define	\
RSMU_CAC_ACC_7_GENERIC__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_GENERIC
#define	\
RSMU_CAC_ACC_8_GENERIC__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_GENERIC
#define	\
RSMU_CAC_ACC_9_GENERIC__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_GENERIC
#define	\
RSMU_CAC_ACC_10_GENERIC__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_CAC_ACC_11_GENERIC
#define	\
RSMU_CAC_ACC_11_GENERIC__RSMU_CAC_ACC_11__SHIFT \
	0x00000000

// RSMU_CAC_ACC_12_GENERIC
#define	\
RSMU_CAC_ACC_12_GENERIC__RSMU_CAC_ACC_12__SHIFT \
	0x00000000

// RSMU_CAC_ACC_13_GENERIC
#define	\
RSMU_CAC_ACC_13_GENERIC__RSMU_CAC_ACC_13__SHIFT \
	0x00000000

// RSMU_CAC_ACC_14_GENERIC
#define	\
RSMU_CAC_ACC_14_GENERIC__RSMU_CAC_ACC_14__SHIFT \
	0x00000000

// RSMU_CAC_ACC_15_GENERIC
#define	\
RSMU_CAC_ACC_15_GENERIC__RSMU_CAC_ACC_15__SHIFT \
	0x00000000

// RSMU_CAC_ACC_16_GENERIC
#define	\
RSMU_CAC_ACC_16_GENERIC__RSMU_CAC_ACC_16__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_GENERIC
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_GENERIC__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_GENERIC
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_GENERIC__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_GENERIC__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_GENERIC
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GENERIC__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_GENERIC
#define	\
RSMU_MASTER_ERROR_COUNTER_GENERIC__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_GENERIC__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_GENERIC__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_GENERIC__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_GENERIC
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_GENERIC__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_GENERIC
#define	\
RSMU_RESET_TIMEOUT_CONTROL_GENERIC__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_GENERIC__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_GENERIC
#define	\
RSMU_SLAVE_ERROR_COUNTER_GENERIC__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_GENERIC
#define	\
RSMU_AEB_LOCK_0_GENERIC__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_GENERIC
#define	\
RSMU_AEB_LOCK_1_GENERIC__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_GENERIC
#define	\
RSMU_AEB_OVERRIDE_0_GENERIC__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_GENERIC
#define	\
RSMU_AEB_OVERRIDE_1_GENERIC__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_GENERIC
#define	\
RSMU_SEC_INTR_ENABLE_GENERIC__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_GENERIC
#define	\
RSMU_SEC_INTR_TARGET_ADDR_GENERIC__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_GENERIC
#define	\
RSMU_SEC_INTR_CONFIG_GENERIC__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_GENERIC
#define	\
RSMU_SEC_INTR_STATUS_GENERIC__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_GENERIC
#define	\
RSMU_SEC_INTR_PENDING_GENERIC__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_GENERIC
#define	\
RSMU_SEC_INTR_TYPE_GENERIC__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_GENERIC
#define	\
RSMU_SEC_INTR_INTERCEPT_GENERIC__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_GENERIC__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_GENERIC
#define	\
RSMU_SEC_INTR_CLEAR_GENERIC__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_GENERIC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_GENERIC__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GENERIC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GENERIC__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_GENERIC
#define	\
RSMU_SEC_START_ADDR_GROUP_0_GENERIC__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_GENERIC
#define	\
RSMU_SEC_END_ADDR_GROUP_0_GENERIC__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_GENERIC
#define	\
RSMU_SEC_START_ADDR_GROUP_1_GENERIC__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_GENERIC
#define	\
RSMU_SEC_END_ADDR_GROUP_1_GENERIC__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_2_GENERIC
#define	\
RSMU_SEC_START_ADDR_GROUP_2_GENERIC__RSMU_SEC_START_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_2_GENERIC
#define	\
RSMU_SEC_END_ADDR_GROUP_2_GENERIC__RSMU_SEC_END_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_2_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_2_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_2_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_2_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_2_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_2_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_2_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_2_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_3_GENERIC
#define	\
RSMU_SEC_START_ADDR_GROUP_3_GENERIC__RSMU_SEC_START_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_3_GENERIC
#define	\
RSMU_SEC_END_ADDR_GROUP_3_GENERIC__RSMU_SEC_END_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_3_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_3_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_3_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_3_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_3_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_3_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_3_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_3_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_4_GENERIC
#define	\
RSMU_SEC_START_ADDR_GROUP_4_GENERIC__RSMU_SEC_START_ADDR_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_4_GENERIC
#define	\
RSMU_SEC_END_ADDR_GROUP_4_GENERIC__RSMU_SEC_END_ADDR_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_4_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_4_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_4_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_4_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_4__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_4__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_4_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_4_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_4_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_4_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_4__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_4__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_4__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_4__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_4__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_5_GENERIC
#define	\
RSMU_SEC_START_ADDR_GROUP_5_GENERIC__RSMU_SEC_START_ADDR_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_5_GENERIC
#define	\
RSMU_SEC_END_ADDR_GROUP_5_GENERIC__RSMU_SEC_END_ADDR_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_5_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_5_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_5_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_5_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_5__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_5__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_5__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_5_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_5_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_5_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_5_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_5__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_5__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_5__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_5__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_5__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_5__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_5__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_6_GENERIC
#define	\
RSMU_SEC_START_ADDR_GROUP_6_GENERIC__RSMU_SEC_START_ADDR_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_6_GENERIC
#define	\
RSMU_SEC_END_ADDR_GROUP_6_GENERIC__RSMU_SEC_END_ADDR_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_6_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_6_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_6_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_6_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_6__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_6__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_6__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_6_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_6_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_6_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_6_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_6__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_6__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_6__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_6__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_6__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_6__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_6__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_7_GENERIC
#define	\
RSMU_SEC_START_ADDR_GROUP_7_GENERIC__RSMU_SEC_START_ADDR_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_7_GENERIC
#define	\
RSMU_SEC_END_ADDR_GROUP_7_GENERIC__RSMU_SEC_END_ADDR_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_7_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_7_GENERIC__RSMU_SEC_INITID_MASK_SET0_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_7_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_7_GENERIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_7__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC__RSMU_SEC_RW_MASK_SET0_GROUP_7__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC__RSMU_SEC_VF_MASK_SET0_GROUP_7__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_7_GENERIC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_7_GENERIC__RSMU_SEC_INITID_MASK_SET1_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_7_GENERIC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_7_GENERIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_7__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC__RSMU_SEC_RW_MASK_SET1_GROUP_7__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC__RSMU_SEC_VF_MASK_SET1_GROUP_7__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_7__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_7__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_7__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_7__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_GENERIC
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_GENERIC__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_GENERIC
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_GENERIC__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_MP2
#define	\
RSMU_HCID_MP2__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_MP2__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_MP2__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_MP2__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_MP2
#define	\
RSMU_SIID_MP2__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_MP2__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_MP2__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_MP2__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_MP2
#define	\
RSMU_DBG_MUX_CONTROL_MP2__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_MP2
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_MP2__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_MP2
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_MP2__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_MP2
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_MP2__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_MP2
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_MP2__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_MP2
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_MP2__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_MP2__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_MP2__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_MP2__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_MP2__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_MP2
#define	\
RSMU_IP_MASTER_STATUS_MP2__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_MP2__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_MP2
#define	\
RSMU_GPUREG_SCRATCH_REG_0_MP2__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_MP2
#define	\
RSMU_GPUREG_SCRATCH_REG_1_MP2__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_MP2
#define	\
RSMU_COLD_RESETB_MP2__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_MP2
#define	\
RSMU_HARD_RESETB_MP2__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_MP2__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_MP2__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_MP2
#define	\
RSMU_PUB_FUSE_ADDR_MP2__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_MP2__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_MP2
#define	\
RSMU_SEC_FUSE_ADDR_MP2__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_MP2__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_MP2
#define	\
RSMU_MEM_POWER_CTRL_MP2__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_MP2__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_MP2__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_MP2__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_MP2__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_MP2__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_MP2__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_MP2
#define	\
RSMU_MP0_STRAPRX_ADDR_MP2__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_MP2
#define	\
RSMU_MP0_STRAPRX_DATA_MP2__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_MP2
#define	\
RSMU_SMS_FUSE_CFG_MP2__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_MP2__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_MP2__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_MP2
#define	\
RSMU_SMS_FUSE_ADDR_BASE_MP2__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_MP2
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_MP2__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_MP2__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_MP2__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_MP2__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_MP2
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_MP2__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_HARD_RESETB_DELAY_MP2
#define	\
RSMU_HARD_RESETB_DELAY_MP2__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_MP2
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_MP2__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_MP2
#define	\
RSMU_VF_ENABLE_MP2__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_MP2
#define	\
RSMU_MGCG_CONTROL_MP2__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_MP2__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_MP2__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_MP2__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_MP2__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_MP2__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_MP2__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_MP2__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_MP2__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_MP2__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_MP2__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_MP2
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_MP2__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_MP2
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_MP2__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_MP2__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_MP2
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MP2__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MP2__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MP2__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MP2__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MP2__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MP2__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_MP2
#define	\
RSMU_MASTER_ERROR_COUNTER_MP2__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_MP2__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_MP2__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_MP2__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_MP2
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_MP2__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_MP2
#define	\
RSMU_RESET_TIMEOUT_CONTROL_MP2__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_MP2__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_MP2
#define	\
RSMU_SLAVE_ERROR_COUNTER_MP2__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_MP2
#define	\
RSMU_AEB_LOCK_0_MP2__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_MP2
#define	\
RSMU_AEB_LOCK_1_MP2__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_MP2
#define	\
RSMU_AEB_OVERRIDE_0_MP2__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_MP2
#define	\
RSMU_AEB_OVERRIDE_1_MP2__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_MP2
#define	\
RSMU_SEC_INTR_ENABLE_MP2__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_MP2
#define	\
RSMU_SEC_INTR_TARGET_ADDR_MP2__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_MP2
#define	\
RSMU_SEC_INTR_CONFIG_MP2__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_MP2
#define	\
RSMU_SEC_INTR_STATUS_MP2__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_MP2
#define	\
RSMU_SEC_INTR_PENDING_MP2__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_MP2
#define	\
RSMU_SEC_INTR_TYPE_MP2__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_MP2
#define	\
RSMU_SEC_INTR_INTERCEPT_MP2__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_MP2__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_MP2
#define	\
RSMU_SEC_INTR_CLEAR_MP2__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_MP2
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_MP2__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_1_MP2
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_1_MP2__RSMU_SEC_MASTER_TRUST_LEVEL_1__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_2_MP2
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_2_MP2__RSMU_SEC_MASTER_TRUST_LEVEL_2__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_4_MP2
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_4_MP2__RSMU_SEC_MASTER_TRUST_LEVEL_4__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_5_MP2
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_5_MP2__RSMU_SEC_MASTER_TRUST_LEVEL_5__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_6_MP2
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_6_MP2__RSMU_SEC_MASTER_TRUST_LEVEL_6__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MP2
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MP2__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_MP2
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_MP2__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_MP2__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_MP2__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_MP2__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MP2
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MP2__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MP2
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MP2__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_MP2
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_MP2__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_MP2__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_MP2__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MP2
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MP2__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MP2
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MP2__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_MP2
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_MP2__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_MP2__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_MP2__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MP2
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MP2__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MP2__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MP2__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MP2__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_MP2
#define	\
RSMU_SEC_START_ADDR_GROUP_0_MP2__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_MP2
#define	\
RSMU_SEC_END_ADDR_GROUP_0_MP2__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_MP2
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_MP2__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MP2
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MP2__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_MP2
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_MP2__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_MP2__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_MP2__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_MP2
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_MP2__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MP2
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MP2__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_MP2
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_MP2__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_MP2__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_MP2__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_MP2
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_MP2__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_MP2__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_MP2__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_MP2__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_MP2
#define	\
RSMU_SEC_START_ADDR_GROUP_1_MP2__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_MP2
#define	\
RSMU_SEC_END_ADDR_GROUP_1_MP2__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_MP2
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_MP2__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MP2
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MP2__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_MP2
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_MP2__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_MP2__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_MP2__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_MP2
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_MP2__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MP2
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MP2__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_MP2
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_MP2__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_MP2__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_MP2__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_MP2
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_MP2__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_MP2__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_MP2__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_MP2__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_AXI_MASTER_TRAN_COUNTER_MP2
#define	\
RSMU_AXI_MASTER_TRAN_COUNTER_MP2__RSMU_AXI_MASTER_WRITE_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_TRAN_COUNTER_MP2__RSMU_AXI_MASTER_READ_COUNTER__SHIFT \
0x00000006

// RSMU_SEC_SLAVE_ERROR_LOG_REG_MP2
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_MP2__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_MP2__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_MP2__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_MP2__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_MP2__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_MP2
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_MP2__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_MP2
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_MP2__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_THM
#define	\
RSMU_HCID_THM__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_THM__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_THM__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_THM__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_THM
#define	\
RSMU_SIID_THM__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_THM__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_THM__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_THM__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_THM
#define	\
RSMU_DBG_MUX_CONTROL_THM__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_THM
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_THM__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_THM
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_THM__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_THM
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_THM__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_THM
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_THM__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_THM
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_THM__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_THM__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_THM__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_THM__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_THM__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_THM
#define	\
RSMU_IP_MASTER_STATUS_THM__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_THM__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_THM
#define	\
RSMU_GPUREG_SCRATCH_REG_0_THM__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_THM
#define	\
RSMU_GPUREG_SCRATCH_REG_1_THM__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_THM
#define	\
RSMU_COLD_RESETB_THM__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_THM
#define	\
RSMU_HARD_RESETB_THM__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_THM__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_THM__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_THM
#define	\
RSMU_PUB_FUSE_ADDR_THM__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_THM__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_THM
#define	\
RSMU_SEC_FUSE_ADDR_THM__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_THM__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_THM
#define	\
RSMU_MEM_POWER_CTRL_THM__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_THM__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_THM__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_THM__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_THM__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_THM__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_THM__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_THM
#define	\
RSMU_MP0_STRAPRX_ADDR_THM__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_THM
#define	\
RSMU_MP0_STRAPRX_DATA_THM__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_STRAP_CONTROL_THM
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_THM__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_PWRMGT_INTR_ENABLE_P0_THM
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_THM__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_THM
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_THM__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_THM
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_THM__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_THM
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_THM__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_THM
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_THM__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_THM
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_THM__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_THM
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_THM__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_THM
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_THM__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_THM
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_THM__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_THM
#define	\
RSMU_PWRMGT_INTR_STATUS_THM__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_THM
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_THM__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_THM
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_THM__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_THM
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_THM__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_THM
#define	\
RSMU_PWRMGT_INTR_TYPE_THM__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_THM
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_THM__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_THM__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_THM
#define	\
RSMU_PWRMGT_INTR_CLEAR_THM__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_THM
#define	\
RSMU_HARD_RESETB_DELAY_THM__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_THM
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_THM__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_THM
#define	\
RSMU_VF_ENABLE_THM__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_THM
#define	\
RSMU_MGCG_CONTROL_THM__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_THM__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_THM__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_THM__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_THM__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_THM__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_THM__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_THM__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_THM__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_THM__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_THM__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_THM
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_THM__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_THM
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_THM__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_THM__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_THM
#define	\
RSMU_AXI_MASTER_QOS_CNTL_THM__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_THM__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_THM__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_THM__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_THM__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_THM__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_THM
#define	\
RSMU_MASTER_ERROR_COUNTER_THM__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_THM__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_THM__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_THM__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_THM
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_THM__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_THM
#define	\
RSMU_RESET_TIMEOUT_CONTROL_THM__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_THM__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_THM
#define	\
RSMU_SLAVE_ERROR_COUNTER_THM__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_THM
#define	\
RSMU_AEB_LOCK_0_THM__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_THM
#define	\
RSMU_AEB_LOCK_1_THM__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_THM
#define	\
RSMU_AEB_OVERRIDE_0_THM__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_THM
#define	\
RSMU_AEB_OVERRIDE_1_THM__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_THM
#define	\
RSMU_SEC_INTR_ENABLE_THM__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_THM
#define	\
RSMU_SEC_INTR_TARGET_ADDR_THM__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_THM
#define	\
RSMU_SEC_INTR_CONFIG_THM__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_THM
#define	\
RSMU_SEC_INTR_STATUS_THM__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_THM
#define	\
RSMU_SEC_INTR_PENDING_THM__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_THM
#define	\
RSMU_SEC_INTR_TYPE_THM__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_THM
#define	\
RSMU_SEC_INTR_INTERCEPT_THM__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_THM__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_THM
#define	\
RSMU_SEC_INTR_CLEAR_THM__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_THM
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_THM__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_THM
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_THM__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_THM
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_THM__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_THM__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_THM__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_THM__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_THM
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_THM__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_THM
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_THM__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_THM
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_THM__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_THM__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_THM__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_THM
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_THM__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_THM
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_THM__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_THM
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_THM__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_THM__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_THM__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_THM
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_THM__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_THM__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_THM__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_THM__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_THM
#define	\
RSMU_SEC_START_ADDR_GROUP_0_THM__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_THM
#define	\
RSMU_SEC_END_ADDR_GROUP_0_THM__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_THM
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_THM__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_THM
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_THM__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_THM
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_THM__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_THM__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_THM__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_THM
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_THM__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_THM
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_THM__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_THM
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_THM__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_THM__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_THM__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_THM
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_THM__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_THM__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_THM__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_THM__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_THM
#define	\
RSMU_SEC_START_ADDR_GROUP_1_THM__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_THM
#define	\
RSMU_SEC_END_ADDR_GROUP_1_THM__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_THM
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_THM__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_THM
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_THM__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_THM
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_THM__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_THM__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_THM__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_THM
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_THM__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_THM
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_THM__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_THM
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_THM__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_THM__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_THM__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_THM
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_THM__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_THM__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_THM__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_THM__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_THM
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_THM__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_THM__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_THM__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_THM__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_THM__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_THM
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_THM__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_THM
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_THM__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_SMUIO
#define	\
RSMU_HCID_SMUIO__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_SMUIO__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_SMUIO__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_SMUIO__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_SMUIO
#define	\
RSMU_SIID_SMUIO__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_SMUIO__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_SMUIO__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_SMUIO__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_SMUIO
#define	\
RSMU_DBG_MUX_CONTROL_SMUIO__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_SMUIO
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_SMUIO__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_SMUIO
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_SMUIO__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_SMUIO
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_SMUIO__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_SMUIO
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_SMUIO__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_SMUIO
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SMUIO__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SMUIO__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SMUIO__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SMUIO__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SMUIO__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_SMUIO
#define	\
RSMU_IP_MASTER_STATUS_SMUIO__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_SMUIO__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_SMUIO
#define	\
RSMU_GPUREG_SCRATCH_REG_0_SMUIO__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_SMUIO
#define	\
RSMU_GPUREG_SCRATCH_REG_1_SMUIO__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_SMUIO
#define	\
RSMU_COLD_RESETB_SMUIO__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_SMUIO
#define	\
RSMU_HARD_RESETB_SMUIO__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_SMUIO__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_SMUIO__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_SMUIO
#define	\
RSMU_PUB_FUSE_ADDR_SMUIO__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_SMUIO__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_SMUIO
#define	\
RSMU_SEC_FUSE_ADDR_SMUIO__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_SMUIO__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_SMUIO
#define	\
RSMU_MEM_POWER_CTRL_SMUIO__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_SMUIO__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_SMUIO__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_SMUIO__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_SMUIO__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_SMUIO__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_SMUIO__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_SMUIO
#define	\
RSMU_MP0_STRAPRX_ADDR_SMUIO__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_SMUIO
#define	\
RSMU_MP0_STRAPRX_DATA_SMUIO__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_STRAP_CONTROL_SMUIO
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_SMUIO__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_PWRMGT_INTR_ENABLE_P0_SMUIO
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_SMUIO__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_SMUIO
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_SMUIO__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_SMUIO
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_SMUIO__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_SMUIO
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_SMUIO__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_SMUIO
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_SMUIO__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_SMUIO
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_SMUIO__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_SMUIO
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_SMUIO__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_SMUIO
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_SMUIO__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_SMUIO
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_SMUIO__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_SMUIO
#define	\
RSMU_PWRMGT_INTR_STATUS_SMUIO__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_SMUIO
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_SMUIO__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_SMUIO
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_SMUIO__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_SMUIO
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_SMUIO__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_SMUIO
#define	\
RSMU_PWRMGT_INTR_TYPE_SMUIO__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_SMUIO
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_SMUIO__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_SMUIO__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_SMUIO
#define	\
RSMU_PWRMGT_INTR_CLEAR_SMUIO__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_SMUIO
#define	\
RSMU_HARD_RESETB_DELAY_SMUIO__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_SMUIO
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_SMUIO__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_SMUIO
#define	\
RSMU_VF_ENABLE_SMUIO__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_SMUIO
#define	\
RSMU_MGCG_CONTROL_SMUIO__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_SMUIO__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_SMUIO__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_SMUIO__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_SMUIO__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_SMUIO__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_SMUIO__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_SMUIO__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_SMUIO__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_SMUIO__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_SMUIO__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_SMUIO
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_SMUIO__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_SMUIO
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SMUIO__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SMUIO__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_SMUIO
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SMUIO__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SMUIO__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SMUIO__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SMUIO__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SMUIO__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SMUIO__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_SMUIO
#define	\
RSMU_MASTER_ERROR_COUNTER_SMUIO__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_SMUIO__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_SMUIO__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_SMUIO__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_SMUIO
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_SMUIO__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_SMUIO
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SMUIO__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SMUIO__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_SMUIO
#define	\
RSMU_SLAVE_ERROR_COUNTER_SMUIO__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_SMUIO
#define	\
RSMU_AEB_LOCK_0_SMUIO__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_SMUIO
#define	\
RSMU_AEB_LOCK_1_SMUIO__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_SMUIO
#define	\
RSMU_AEB_OVERRIDE_0_SMUIO__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_SMUIO
#define	\
RSMU_AEB_OVERRIDE_1_SMUIO__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_SMUIO
#define	\
RSMU_SEC_INTR_ENABLE_SMUIO__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_SMUIO
#define	\
RSMU_SEC_INTR_TARGET_ADDR_SMUIO__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_SMUIO
#define	\
RSMU_SEC_INTR_CONFIG_SMUIO__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_SMUIO
#define	\
RSMU_SEC_INTR_STATUS_SMUIO__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_SMUIO
#define	\
RSMU_SEC_INTR_PENDING_SMUIO__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_SMUIO
#define	\
RSMU_SEC_INTR_TYPE_SMUIO__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_SMUIO
#define	\
RSMU_SEC_INTR_INTERCEPT_SMUIO__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_SMUIO__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_SMUIO
#define	\
RSMU_SEC_INTR_CLEAR_SMUIO__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_SMUIO
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_SMUIO__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SMUIO
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SMUIO__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_SMUIO
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SMUIO__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SMUIO__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SMUIO__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SMUIO__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SMUIO
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SMUIO__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SMUIO
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SMUIO__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SMUIO
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SMUIO__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SMUIO__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SMUIO__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SMUIO
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SMUIO__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SMUIO
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SMUIO__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SMUIO
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SMUIO__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SMUIO__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SMUIO__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SMUIO
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SMUIO__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SMUIO__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SMUIO__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SMUIO__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_SMUIO
#define	\
RSMU_SEC_START_ADDR_GROUP_0_SMUIO__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_SMUIO
#define	\
RSMU_SEC_END_ADDR_GROUP_0_SMUIO__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_SMUIO
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_SMUIO__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_SMUIO
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_SMUIO__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_SMUIO
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SMUIO__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SMUIO__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SMUIO__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_SMUIO
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_SMUIO__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_SMUIO
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_SMUIO__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_SMUIO
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SMUIO__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SMUIO__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SMUIO__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_SMUIO
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SMUIO__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SMUIO__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SMUIO__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SMUIO__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_SMUIO
#define	\
RSMU_SEC_START_ADDR_GROUP_1_SMUIO__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_SMUIO
#define	\
RSMU_SEC_END_ADDR_GROUP_1_SMUIO__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_SMUIO
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_SMUIO__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_SMUIO
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_SMUIO__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_SMUIO
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_SMUIO__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_SMUIO__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_SMUIO__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_SMUIO
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_SMUIO__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_SMUIO
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_SMUIO__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_SMUIO
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_SMUIO__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_SMUIO__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_SMUIO__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_SMUIO
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SMUIO__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SMUIO__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SMUIO__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SMUIO__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_SMUIO
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SMUIO__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SMUIO__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SMUIO__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SMUIO__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SMUIO__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_SMUIO
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_SMUIO__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_SMUIO
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_SMUIO__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_FUSE
#define	\
RSMU_HCID_FUSE__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_FUSE__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_FUSE__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_FUSE__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_FUSE
#define	\
RSMU_SIID_FUSE__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_FUSE__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_FUSE__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_FUSE__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_FUSE
#define	\
RSMU_DBG_MUX_CONTROL_FUSE__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_FUSE
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_FUSE__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_FUSE
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_FUSE__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_FUSE
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_FUSE__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_FUSE
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_FUSE__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_FUSE
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_FUSE__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_FUSE__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_FUSE__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_FUSE__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_FUSE__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_FUSE
#define	\
RSMU_IP_MASTER_STATUS_FUSE__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_FUSE__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_FUSE
#define	\
RSMU_GPUREG_SCRATCH_REG_0_FUSE__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_FUSE
#define	\
RSMU_GPUREG_SCRATCH_REG_1_FUSE__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_FUSE
#define	\
RSMU_COLD_RESETB_FUSE__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_FUSE
#define	\
RSMU_HARD_RESETB_FUSE__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_FUSE__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_FUSE__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_FUSE
#define	\
RSMU_MEM_POWER_CTRL_FUSE__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_FUSE__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_FUSE__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_FUSE__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_FUSE__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_FUSE__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_FUSE__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_SMS_FUSE_CFG_FUSE
#define	\
RSMU_SMS_FUSE_CFG_FUSE__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_FUSE__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_FUSE__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_FUSE
#define	\
RSMU_SMS_FUSE_ADDR_BASE_FUSE__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_FUSE
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_FUSE__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_FUSE__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_FUSE__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_FUSE__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_FUSE
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_FUSE__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_HARD_RESETB_DELAY_FUSE
#define	\
RSMU_HARD_RESETB_DELAY_FUSE__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_FUSE
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_FUSE__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_FUSE
#define	\
RSMU_VF_ENABLE_FUSE__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_FUSE
#define	\
RSMU_MGCG_CONTROL_FUSE__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_FUSE__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_FUSE__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_FUSE__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_FUSE__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_FUSE__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_FUSE__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_FUSE__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_FUSE__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_FUSE__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_FUSE__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_VIRTUAL_WIRE_SRC_ID_FUSE
#define	\
RSMU_VIRTUAL_WIRE_SRC_ID_FUSE__RSMU_VIRTUAL_WIRE_SRC_ID__SHIFT \
0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_FUSE
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_FUSE__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_FUSE
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_FUSE__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_FUSE__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_FUSE
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FUSE__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FUSE__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FUSE__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FUSE__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FUSE__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FUSE__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_FUSE
#define	\
RSMU_MASTER_ERROR_COUNTER_FUSE__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_FUSE__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_FUSE__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_FUSE__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_FUSE
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_FUSE__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_FUSE
#define	\
RSMU_RESET_TIMEOUT_CONTROL_FUSE__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_FUSE__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_FUSE
#define	\
RSMU_SLAVE_ERROR_COUNTER_FUSE__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_FUSE
#define	\
RSMU_AEB_LOCK_0_FUSE__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_FUSE
#define	\
RSMU_AEB_LOCK_1_FUSE__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_FUSE
#define	\
RSMU_AEB_OVERRIDE_0_FUSE__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_FUSE
#define	\
RSMU_AEB_OVERRIDE_1_FUSE__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_FUSE
#define	\
RSMU_SEC_INTR_ENABLE_FUSE__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_FUSE
#define	\
RSMU_SEC_INTR_TARGET_ADDR_FUSE__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_FUSE
#define	\
RSMU_SEC_INTR_CONFIG_FUSE__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_FUSE
#define	\
RSMU_SEC_INTR_STATUS_FUSE__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_FUSE
#define	\
RSMU_SEC_INTR_PENDING_FUSE__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_FUSE
#define	\
RSMU_SEC_INTR_TYPE_FUSE__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_FUSE
#define	\
RSMU_SEC_INTR_INTERCEPT_FUSE__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_FUSE__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_FUSE
#define	\
RSMU_SEC_INTR_CLEAR_FUSE__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_FUSE
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_FUSE__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_FUSE
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_FUSE__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_FUSE
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_FUSE__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_FUSE__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_FUSE__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_FUSE__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_SLAVE_ERROR_LOG_REG_FUSE
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_FUSE__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_FUSE__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_FUSE__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_FUSE__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_FUSE__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_FUSE
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_FUSE__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_FUSE
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_FUSE__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_PWR
#define	\
RSMU_HCID_PWR__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_PWR__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_PWR__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_PWR__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_PWR
#define	\
RSMU_SIID_PWR__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_PWR__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_PWR__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_PWR__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_PWR
#define	\
RSMU_DBG_MUX_CONTROL_PWR__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_PWR
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_PWR__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_PWR
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_PWR__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_PWR
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_PWR__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_PWR
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_PWR__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_PWR
#define	\
RSMU_SOFT_RESETB_PWR__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_PWR__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_PWR__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_IH_CREDIT_PWR
#define	\
RSMU_IH_CREDIT_PWR__RSMU_IH_CREDIT__SHIFT \
	0x00000000

// RSMU_IH_RESET_CNTL_PWR
#define	\
RSMU_IH_RESET_CNTL_PWR__RSMU_IH_RESET__SHIFT \
	0x00000000
#define	\
RSMU_IH_RESET_CNTL_PWR__RSMU_IH_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_IH_RESET_CNTL_PWR__RSMU_IH_SOFT_RESET_ENABLE__SHIFT \
0x00000002

// RSMU_TIMEOUT_ERROR_LOG_REG_PWR
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PWR__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PWR__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PWR__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PWR__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PWR__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_PWR
#define	\
RSMU_IP_MASTER_STATUS_PWR__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_PWR__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_PWR
#define	\
RSMU_GPUREG_SCRATCH_REG_0_PWR__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_PWR
#define	\
RSMU_GPUREG_SCRATCH_REG_1_PWR__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_PWR
#define	\
RSMU_COLD_RESETB_PWR__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_PWR
#define	\
RSMU_HARD_RESETB_PWR__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_PWR__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_PWR__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_PWR
#define	\
RSMU_MEM_POWER_CTRL_PWR__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_PWR__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_PWR__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_PWR__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_PWR__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_PWR__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_PWR__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_PWR
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_PWR__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_PWRMGT_INTR_ENABLE_P0_PWR
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_PWR__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_PWR
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_PWR__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_PWR
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_PWR__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_PWR
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_PWR__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_PWR
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_PWR__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_PWR
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_PWR__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_PWR
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_PWR__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_PWR
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_PWR__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_PWR
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_PWR__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_PWR
#define	\
RSMU_PWRMGT_INTR_STATUS_PWR__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_PWR
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_PWR__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_PWR
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_PWR__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_PWR
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_PWR__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_PWR
#define	\
RSMU_PWRMGT_INTR_TYPE_PWR__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_PWR
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_PWR__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_PWR__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_PWR
#define	\
RSMU_PWRMGT_INTR_CLEAR_PWR__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_PWR
#define	\
RSMU_HARD_RESETB_DELAY_PWR__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_PWR
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_PWR__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_PWR
#define	\
RSMU_VF_ENABLE_PWR__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_PWR
#define	\
RSMU_MGCG_CONTROL_PWR__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_PWR__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_PWR__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_PWR__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_PWR__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_PWR__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_PWR__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_PWR__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_PWR__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_PWR__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_PWR__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_PWR
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_PWR__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_PWR
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_PWR__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_PWR__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_PWR
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PWR__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PWR__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PWR__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PWR__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PWR__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PWR__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_PWR
#define	\
RSMU_MASTER_ERROR_COUNTER_PWR__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_PWR__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_PWR__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_PWR__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_PWR
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_PWR__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_PWR
#define	\
RSMU_RESET_TIMEOUT_CONTROL_PWR__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_PWR__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_PWR
#define	\
RSMU_SLAVE_ERROR_COUNTER_PWR__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_PWR
#define	\
RSMU_AEB_LOCK_0_PWR__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_PWR
#define	\
RSMU_AEB_LOCK_1_PWR__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_PWR
#define	\
RSMU_AEB_OVERRIDE_0_PWR__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_PWR
#define	\
RSMU_AEB_OVERRIDE_1_PWR__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_PWR
#define	\
RSMU_SEC_INTR_ENABLE_PWR__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_PWR
#define	\
RSMU_SEC_INTR_TARGET_ADDR_PWR__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_PWR
#define	\
RSMU_SEC_INTR_CONFIG_PWR__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_PWR
#define	\
RSMU_SEC_INTR_STATUS_PWR__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_PWR
#define	\
RSMU_SEC_INTR_PENDING_PWR__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_PWR
#define	\
RSMU_SEC_INTR_TYPE_PWR__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_PWR
#define	\
RSMU_SEC_INTR_INTERCEPT_PWR__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_PWR__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_PWR
#define	\
RSMU_SEC_INTR_CLEAR_PWR__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_PWR
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_PWR__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_PWR
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_PWR__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_PWR
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PWR__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PWR__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PWR__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PWR__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_PWR
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_PWR__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_PWR
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_PWR__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PWR
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PWR__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PWR__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PWR__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_PWR
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_PWR__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_PWR
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_PWR__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PWR
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PWR__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PWR__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PWR__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PWR
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PWR__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PWR__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PWR__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PWR__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_PWR
#define	\
RSMU_SEC_START_ADDR_GROUP_0_PWR__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_PWR
#define	\
RSMU_SEC_END_ADDR_GROUP_0_PWR__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_PWR
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_PWR__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_PWR
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_PWR__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_PWR
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_PWR__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_PWR__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_PWR__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_PWR
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_PWR__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_PWR
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_PWR__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_PWR
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_PWR__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_PWR__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_PWR__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_PWR
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PWR__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PWR__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PWR__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PWR__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_PWR
#define	\
RSMU_SEC_START_ADDR_GROUP_1_PWR__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_PWR
#define	\
RSMU_SEC_END_ADDR_GROUP_1_PWR__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_PWR
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_PWR__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_PWR
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_PWR__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_PWR
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_PWR__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_PWR__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_PWR__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_PWR
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_PWR__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_PWR
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_PWR__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_PWR
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_PWR__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_PWR__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_PWR__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_PWR
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_PWR__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_PWR__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_PWR__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_PWR__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_PWR
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PWR__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PWR__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PWR__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PWR__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PWR__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_PWR
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_PWR__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_PWR
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_PWR__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_GC
#define	\
RSMU_HCID_GC__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_GC__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_GC__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_GC__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_GC
#define	\
RSMU_SIID_GC__RSMU_SIID_SwIfRev__SHIFT \
		0x00000000
#define	\
RSMU_SIID_GC__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_GC__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_GC__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_GC
#define	\
RSMU_DBG_MUX_CONTROL_GC__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_GC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_GC__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_GC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_GC__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_GC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_GC__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_GC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_GC__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_GC
#define	\
RSMU_SOFT_RESETB_GC__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_GC__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_GC__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_IH_CREDIT_GC
#define	\
RSMU_IH_CREDIT_GC__RSMU_IH_CREDIT__SHIFT \
	0x00000000

// RSMU_IH_RESET_CNTL_GC
#define	\
RSMU_IH_RESET_CNTL_GC__RSMU_IH_RESET__SHIFT \
	0x00000000
#define	\
RSMU_IH_RESET_CNTL_GC__RSMU_IH_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_IH_RESET_CNTL_GC__RSMU_IH_SOFT_RESET_ENABLE__SHIFT \
0x00000002

// RSMU_SEM_RESP_GC
#define	\
RSMU_SEM_RESP_GC__RSMU_SEM_RESP__SHIFT \
		0x00000000

// RSMU_SEM_RESET_CNTL_GC
#define	\
RSMU_SEM_RESET_CNTL_GC__RSMU_SEM_RESET__SHIFT \
	0x00000000
#define	\
RSMU_SEM_RESET_CNTL_GC__RSMU_SEM_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_SEM_RESET_CNTL_GC__RSMU_SEM_SOFT_RESET_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SEM_RESET_CNTL_GC__RSMU_SEM_RESET_PROTECT_ENABLE__SHIFT \
0x00000003

// RSMU_TIMEOUT_ERROR_LOG_REG_GC
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_GC__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_GC__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_GC__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_GC__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_GC__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_GC
#define	\
RSMU_IP_MASTER_STATUS_GC__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_GC__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_GC
#define	\
RSMU_GPUREG_SCRATCH_REG_0_GC__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_GC
#define	\
RSMU_GPUREG_SCRATCH_REG_1_GC__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_GC
#define	\
RSMU_COLD_RESETB_GC__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_GC
#define	\
RSMU_HARD_RESETB_GC__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_GC__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_GC__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_GC
#define	\
RSMU_PUB_FUSE_ADDR_GC__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_GC__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_GC
#define	\
RSMU_SEC_FUSE_ADDR_GC__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_GC__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_GC
#define	\
RSMU_MEM_POWER_CTRL_GC__RSMU_FUSE_RM_FUSES__SHIFT \
	0x00000000
#define	\
RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_GC__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_GC
#define	\
RSMU_MP0_STRAPRX_ADDR_GC__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_GC
#define	\
RSMU_MP0_STRAPRX_DATA_GC__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_GC
#define	\
RSMU_SMS_FUSE_CFG_GC__RSMU_SMS_FUSE_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SMS_FUSE_CFG_GC__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_GC__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_GC
#define	\
RSMU_SMS_FUSE_ADDR_BASE_GC__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_GC
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_GC
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_PUB_FUSE_READY__SHIFT \
	0x00000000
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_PUB_FUSE_VALID__SHIFT \
	0x00000001
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SEC_FUSE_READY__SHIFT \
	0x00000007
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SEC_FUSE_VALID__SHIFT \
	0x00000008
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP4__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP5__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP6__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP7__SHIFT \
0x00000018

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP8__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP9__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP10__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP11__SHIFT \
0x00000018

// RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP12__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP13__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP14__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP15__SHIFT \
0x00000018

// RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP4__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP5__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP6__SHIFT \
0x00000002
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP7__SHIFT \
0x00000003
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP8__SHIFT \
0x00000004
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP9__SHIFT \
0x00000005
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP10__SHIFT \
0x00000006
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP11__SHIFT \
0x00000007
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP12__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP13__SHIFT \
0x00000009
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP14__SHIFT \
0x0000000a
#define	\
RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_READY_GRP15__SHIFT \
0x0000000b

// RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP4__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP5__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP6__SHIFT \
0x00000002
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP7__SHIFT \
0x00000003
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP8__SHIFT \
0x00000004
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP9__SHIFT \
0x00000005
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP10__SHIFT \
0x00000006
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP11__SHIFT \
0x00000007
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP12__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP13__SHIFT \
0x00000009
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP14__SHIFT \
0x0000000a
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_VALID_GRP15__SHIFT \
0x0000000b
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP4__SHIFT \
0x0000000c
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP5__SHIFT \
0x0000000d
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP6__SHIFT \
0x0000000e
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP7__SHIFT \
0x0000000f
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP8__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP9__SHIFT \
0x00000011
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP10__SHIFT \
0x00000012
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP11__SHIFT \
0x00000013
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP12__SHIFT \
0x00000014
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP13__SHIFT \
0x00000015
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP14__SHIFT \
0x00000016
#define	\
RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC__RSMU_SMS_FUSE_BIST_FAIL_GRP15__SHIFT \
0x00000017

// RSMU_DPM_CONTROL_GC
#define	\
RSMU_DPM_CONTROL_GC__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_GC__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_GC__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_GC
#define	\
RSMU_DPM_ACC_GC__RSMU_DPM_ACC__SHIFT \
		0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_GC
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_GC__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_COUNTER_0_GC
#define	\
RSMU_COUNTER_0_GC__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_GC
#define	\
RSMU_COUNTER_1_GC__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_GC
#define	\
RSMU_HARD_RESETB_DELAY_GC__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_GC
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_GC__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_GC
#define	\
RSMU_VF_ENABLE_GC__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_GC
#define	\
RSMU_MGCG_CONTROL_GC__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_GC__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_GC__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_GC__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_GC__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_GC__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_GC__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_GC__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_GC__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_GC__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_GC__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_RESIDENCY_COUNTER_CNTL_GC
#define	\
RSMU_RESIDENCY_COUNTER_CNTL_GC__RSMU_RESIDENCY_COUNTER_RESET__SHIFT \
0x00000000
#define	\
RSMU_RESIDENCY_COUNTER_CNTL_GC__RSMU_RESIDENCY_COUNTER_START__SHIFT \
0x00000001
#define	\
RSMU_RESIDENCY_COUNTER_CNTL_GC__RSMU_RESIDENCY_COUNTER_SELECT__SHIFT \
0x00000002

// RSMU_RESIDENCY_COUNTER_GC
#define	\
RSMU_RESIDENCY_COUNTER_GC__RSMU_RESIDENCY_COUNTER__SHIFT \
0x00000000

// RSMU_RESIDENCY_REF_COUNTER_GC
#define	\
RSMU_RESIDENCY_REF_COUNTER_GC__RSMU_RESIDENCY_REF_COUNTER__SHIFT \
0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_GC
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_GC__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_GC
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_GC__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_GC__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_GC
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_GC__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_GC
#define	\
RSMU_MASTER_ERROR_COUNTER_GC__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_GC__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_GC__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_GC__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_GC
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_GC__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_GC
#define	\
RSMU_RESET_TIMEOUT_CONTROL_GC__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_GC__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_GC
#define	\
RSMU_SLAVE_ERROR_COUNTER_GC__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_GC
#define	\
RSMU_AEB_LOCK_0_GC__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_GC
#define	\
RSMU_AEB_LOCK_1_GC__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_GC
#define	\
RSMU_AEB_OVERRIDE_0_GC__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_GC
#define	\
RSMU_AEB_OVERRIDE_1_GC__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_GC
#define	\
RSMU_SEC_INTR_ENABLE_GC__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_GC
#define	\
RSMU_SEC_INTR_TARGET_ADDR_GC__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_GC
#define	\
RSMU_SEC_INTR_CONFIG_GC__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_GC
#define	\
RSMU_SEC_INTR_STATUS_GC__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_GC
#define	\
RSMU_SEC_INTR_PENDING_GC__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_GC
#define	\
RSMU_SEC_INTR_TYPE_GC__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_GC
#define	\
RSMU_SEC_INTR_INTERCEPT_GC__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_GC__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_GC
#define	\
RSMU_SEC_INTR_CLEAR_GC__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_GC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_GC__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_1_GC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_1_GC__RSMU_SEC_MASTER_TRUST_LEVEL_1__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_2_GC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_2_GC__RSMU_SEC_MASTER_TRUST_LEVEL_2__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_3_GC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_3_GC__RSMU_SEC_MASTER_TRUST_LEVEL_3__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_5_GC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_5_GC__RSMU_SEC_MASTER_TRUST_LEVEL_5__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_6_GC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_6_GC__RSMU_SEC_MASTER_TRUST_LEVEL_6__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GC__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_GC
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_GC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_GC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_GC__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_GC__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_GC
#define	\
RSMU_SEC_START_ADDR_GROUP_0_GC__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_GC
#define	\
RSMU_SEC_END_ADDR_GROUP_0_GC__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_GC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_GC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_GC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_GC__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_GC__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_GC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_GC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_GC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_GC__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_GC__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_GC
#define	\
RSMU_SEC_START_ADDR_GROUP_1_GC__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_GC
#define	\
RSMU_SEC_END_ADDR_GROUP_1_GC__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_GC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_GC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_GC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_GC__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_GC__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_GC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_GC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_GC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_GC__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_GC__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_2_GC
#define	\
RSMU_SEC_START_ADDR_GROUP_2_GC__RSMU_SEC_START_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_2_GC
#define	\
RSMU_SEC_END_ADDR_GROUP_2_GC__RSMU_SEC_END_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_2_GC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_2_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_2_GC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_2_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_2_GC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_GC__RSMU_SEC_RW_MASK_SET0_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_GC__RSMU_SEC_VF_MASK_SET0_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_2_GC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_2_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_2_GC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_2_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_2_GC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_GC__RSMU_SEC_RW_MASK_SET1_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_GC__RSMU_SEC_VF_MASK_SET1_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_3_GC
#define	\
RSMU_SEC_START_ADDR_GROUP_3_GC__RSMU_SEC_START_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_3_GC
#define	\
RSMU_SEC_END_ADDR_GROUP_3_GC__RSMU_SEC_END_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_3_GC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_3_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_3_GC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_3_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_3_GC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_GC__RSMU_SEC_RW_MASK_SET0_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_GC__RSMU_SEC_VF_MASK_SET0_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_3_GC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_3_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_3_GC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_3_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_3_GC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_GC__RSMU_SEC_RW_MASK_SET1_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_GC__RSMU_SEC_VF_MASK_SET1_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_4_GC
#define	\
RSMU_SEC_START_ADDR_GROUP_4_GC__RSMU_SEC_START_ADDR_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_4_GC
#define	\
RSMU_SEC_END_ADDR_GROUP_4_GC__RSMU_SEC_END_ADDR_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_4_GC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_4_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_4_GC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_4_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_4_GC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_GC__RSMU_SEC_RW_MASK_SET0_GROUP_4__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_GC__RSMU_SEC_VF_MASK_SET0_GROUP_4__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_4_GC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_4_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_4_GC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_4_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_4_GC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_GC__RSMU_SEC_RW_MASK_SET1_GROUP_4__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_GC__RSMU_SEC_VF_MASK_SET1_GROUP_4__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_4__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_4__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_4__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_5_GC
#define	\
RSMU_SEC_START_ADDR_GROUP_5_GC__RSMU_SEC_START_ADDR_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_5_GC
#define	\
RSMU_SEC_END_ADDR_GROUP_5_GC__RSMU_SEC_END_ADDR_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_5_GC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_5_GC__RSMU_SEC_INITID_MASK_SET0_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_5_GC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_5_GC__RSMU_SEC_UNITID_MASK_SET0_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_5_GC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_5_GC__RSMU_SEC_TLVL_MASK_SET0_GROUP_5__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_5_GC__RSMU_SEC_RW_MASK_SET0_GROUP_5__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_5_GC__RSMU_SEC_VF_MASK_SET0_GROUP_5__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_5_GC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_5_GC__RSMU_SEC_INITID_MASK_SET1_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_5_GC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_5_GC__RSMU_SEC_UNITID_MASK_SET1_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_5_GC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_5_GC__RSMU_SEC_TLVL_MASK_SET1_GROUP_5__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_5_GC__RSMU_SEC_RW_MASK_SET1_GROUP_5__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_5_GC__RSMU_SEC_VF_MASK_SET1_GROUP_5__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_5__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_5__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_5__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_5__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_GC
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_GC__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_GC__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_GC__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_GC__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_GC__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_GC
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_GC__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_GC
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_GC__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_UVD
#define	\
RSMU_HCID_UVD__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_UVD__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_UVD__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_UVD__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_UVD
#define	\
RSMU_SIID_UVD__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_UVD__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_UVD__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_UVD__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_UVD
#define	\
RSMU_DBG_MUX_CONTROL_UVD__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_UVD
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_UVD__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_UVD
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_UVD__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_UVD
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_UVD__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_UVD
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_UVD__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_UVD
#define	\
RSMU_SOFT_RESETB_UVD__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_UVD__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_UVD__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_UVD
#define	\
RSMU_PGFSM_CONTROL_UVD__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_UVD__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_UVD__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_UVD__RSMU_PGFSM_SELECT__SHIFT \
	0x00000008

// RSMU_PGFSM_WR_DATA_UVD
#define	\
RSMU_PGFSM_WR_DATA_UVD__RSMU_PGFSM_WR_DATA__SHIFT \
	0x00000000

// RSMU_PGFSM_RD_DATA_UVD
#define	\
RSMU_PGFSM_RD_DATA_UVD__RSMU_PGFSM_RD_DATA__SHIFT \
	0x00000000

// RSMU_IH_CREDIT_UVD
#define	\
RSMU_IH_CREDIT_UVD__RSMU_IH_CREDIT__SHIFT \
	0x00000000

// RSMU_IH_RESET_CNTL_UVD
#define	\
RSMU_IH_RESET_CNTL_UVD__RSMU_IH_RESET__SHIFT \
	0x00000000
#define	\
RSMU_IH_RESET_CNTL_UVD__RSMU_IH_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_IH_RESET_CNTL_UVD__RSMU_IH_SOFT_RESET_ENABLE__SHIFT \
0x00000002

// RSMU_SEM_RESP_UVD
#define	\
RSMU_SEM_RESP_UVD__RSMU_SEM_RESP__SHIFT \
	0x00000000

// RSMU_SEM_RESET_CNTL_UVD
#define	\
RSMU_SEM_RESET_CNTL_UVD__RSMU_SEM_RESET__SHIFT \
	0x00000000
#define	\
RSMU_SEM_RESET_CNTL_UVD__RSMU_SEM_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_SEM_RESET_CNTL_UVD__RSMU_SEM_SOFT_RESET_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SEM_RESET_CNTL_UVD__RSMU_SEM_RESET_PROTECT_ENABLE__SHIFT \
0x00000003

// RSMU_TIMEOUT_ERROR_LOG_REG_UVD
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_UVD__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_UVD__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_UVD__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_UVD__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_UVD__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_UVD
#define	\
RSMU_IP_MASTER_STATUS_UVD__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_UVD__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_UVD
#define	\
RSMU_GPUREG_SCRATCH_REG_0_UVD__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_UVD
#define	\
RSMU_GPUREG_SCRATCH_REG_1_UVD__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_UVD
#define	\
RSMU_COLD_RESETB_UVD__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_UVD
#define	\
RSMU_HARD_RESETB_UVD__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_UVD__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_UVD__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_UVD
#define	\
RSMU_PUB_FUSE_ADDR_UVD__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_UVD__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_UVD
#define	\
RSMU_SEC_FUSE_ADDR_UVD__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_UVD__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_UVD
#define	\
RSMU_MEM_POWER_CTRL_UVD__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_UVD__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_UVD__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_UVD__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_UVD__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_UVD__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_UVD__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_UVD
#define	\
RSMU_MP0_STRAPRX_ADDR_UVD__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_UVD
#define	\
RSMU_MP0_STRAPRX_DATA_UVD__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_UVD
#define	\
RSMU_SMS_FUSE_CFG_UVD__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_UVD__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_UVD__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_UVD
#define	\
RSMU_SMS_FUSE_ADDR_BASE_UVD__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_UVD
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_UVD__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_UVD__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_UVD__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_UVD__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_UVD
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_UVD__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_UVD
#define	\
RSMU_CAC_LKG_WEIGHT_0_UVD__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_UVD__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_1_UVD
#define	\
RSMU_CAC_LKG_WEIGHT_1_UVD__RSMU_CAC_LKG_WEIGHT_LO_1__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_1_UVD__RSMU_CAC_LKG_WEIGHT_HI_1__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_2_UVD
#define	\
RSMU_CAC_LKG_WEIGHT_2_UVD__RSMU_CAC_LKG_WEIGHT_LO_2__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_2_UVD__RSMU_CAC_LKG_WEIGHT_HI_2__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_3_UVD
#define	\
RSMU_CAC_LKG_WEIGHT_3_UVD__RSMU_CAC_LKG_WEIGHT_LO_3__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_3_UVD__RSMU_CAC_LKG_WEIGHT_HI_3__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_4_UVD
#define	\
RSMU_CAC_LKG_WEIGHT_4_UVD__RSMU_CAC_LKG_WEIGHT_LO_4__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_4_UVD__RSMU_CAC_LKG_WEIGHT_HI_4__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_5_UVD
#define	\
RSMU_CAC_LKG_WEIGHT_5_UVD__RSMU_CAC_LKG_WEIGHT_LO_5__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_5_UVD__RSMU_CAC_LKG_WEIGHT_HI_5__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_UVD
#define	\
RSMU_CAC_LKG_ACC_0_UVD__RSMU_CAC_LKG_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_1_UVD
#define	\
RSMU_CAC_LKG_ACC_1_UVD__RSMU_CAC_LKG_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_2_UVD
#define	\
RSMU_CAC_LKG_ACC_2_UVD__RSMU_CAC_LKG_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_3_UVD
#define	\
RSMU_CAC_LKG_ACC_3_UVD__RSMU_CAC_LKG_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_4_UVD
#define	\
RSMU_CAC_LKG_ACC_4_UVD__RSMU_CAC_LKG_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_5_UVD
#define	\
RSMU_CAC_LKG_ACC_5_UVD__RSMU_CAC_LKG_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_6_UVD
#define	\
RSMU_CAC_LKG_ACC_6_UVD__RSMU_CAC_LKG_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_7_UVD
#define	\
RSMU_CAC_LKG_ACC_7_UVD__RSMU_CAC_LKG_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_8_UVD
#define	\
RSMU_CAC_LKG_ACC_8_UVD__RSMU_CAC_LKG_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_9_UVD
#define	\
RSMU_CAC_LKG_ACC_9_UVD__RSMU_CAC_LKG_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_10_UVD
#define	\
RSMU_CAC_LKG_ACC_10_UVD__RSMU_CAC_LKG_ACC_10__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_UVD
#define	\
RSMU_CAC_CONTROL_UVD__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_UVD__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_UVD
#define	\
RSMU_CAC_WEIGHT_0_UVD__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_UVD__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_UVD
#define	\
RSMU_CAC_WEIGHT_1_UVD__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_UVD__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_UVD
#define	\
RSMU_CAC_WEIGHT_2_UVD__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_UVD__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_UVD
#define	\
RSMU_CAC_WEIGHT_3_UVD__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_UVD__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_4_UVD
#define	\
RSMU_CAC_WEIGHT_4_UVD__CAC_WEIGHT_LO_4__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_4_UVD__CAC_WEIGHT_HI_4__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_5_UVD
#define	\
RSMU_CAC_WEIGHT_5_UVD__CAC_WEIGHT_LO_5__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_5_UVD__CAC_WEIGHT_HI_5__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_6_UVD
#define	\
RSMU_CAC_WEIGHT_6_UVD__CAC_WEIGHT_LO_6__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_6_UVD__CAC_WEIGHT_HI_6__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_7_UVD
#define	\
RSMU_CAC_WEIGHT_7_UVD__CAC_WEIGHT_LO_7__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_7_UVD__CAC_WEIGHT_HI_7__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_UVD
#define	\
RSMU_CAC_AGGR_LO_UVD__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_UVD
#define	\
RSMU_CAC_AGGR_HI_UVD__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_DPM_CONTROL_UVD
#define	\
RSMU_DPM_CONTROL_UVD__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_UVD__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_UVD__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_UVD
#define	\
RSMU_DPM_ACC_UVD__RSMU_DPM_ACC__SHIFT \
		0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_UVD
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_UVD__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_COUNTER_0_UVD
#define	\
RSMU_COUNTER_0_UVD__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_UVD
#define	\
RSMU_COUNTER_1_UVD__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_UVD
#define	\
RSMU_HARD_RESETB_DELAY_UVD__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_UVD
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_UVD__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_UVD
#define	\
RSMU_VF_ENABLE_UVD__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_UVD
#define	\
RSMU_MGCG_CONTROL_UVD__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_UVD__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_UVD__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_UVD__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_UVD__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_UVD__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_UVD__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_UVD__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_UVD__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_UVD__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_UVD__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_UVD
#define	\
RSMU_CAC_ACC_0_UVD__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_UVD
#define	\
RSMU_CAC_ACC_1_UVD__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_UVD
#define	\
RSMU_CAC_ACC_2_UVD__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_UVD
#define	\
RSMU_CAC_ACC_3_UVD__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_UVD
#define	\
RSMU_CAC_ACC_4_UVD__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_UVD
#define	\
RSMU_CAC_ACC_5_UVD__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_UVD
#define	\
RSMU_CAC_ACC_6_UVD__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_UVD
#define	\
RSMU_CAC_ACC_7_UVD__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_UVD
#define	\
RSMU_CAC_ACC_8_UVD__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_UVD
#define	\
RSMU_CAC_ACC_9_UVD__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_UVD
#define	\
RSMU_CAC_ACC_10_UVD__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_CAC_ACC_11_UVD
#define	\
RSMU_CAC_ACC_11_UVD__RSMU_CAC_ACC_11__SHIFT \
	0x00000000

// RSMU_CAC_ACC_12_UVD
#define	\
RSMU_CAC_ACC_12_UVD__RSMU_CAC_ACC_12__SHIFT \
	0x00000000

// RSMU_CAC_ACC_13_UVD
#define	\
RSMU_CAC_ACC_13_UVD__RSMU_CAC_ACC_13__SHIFT \
	0x00000000

// RSMU_CAC_ACC_14_UVD
#define	\
RSMU_CAC_ACC_14_UVD__RSMU_CAC_ACC_14__SHIFT \
	0x00000000

// RSMU_CAC_ACC_15_UVD
#define	\
RSMU_CAC_ACC_15_UVD__RSMU_CAC_ACC_15__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_UVD
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_UVD__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_UVD
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_UVD__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_UVD__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_UVD
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UVD__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UVD__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UVD__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UVD__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UVD__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UVD__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_UVD
#define	\
RSMU_MASTER_ERROR_COUNTER_UVD__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_UVD__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_UVD__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_UVD__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_UVD
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_UVD__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_UVD
#define	\
RSMU_RESET_TIMEOUT_CONTROL_UVD__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_UVD__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_UVD
#define	\
RSMU_SLAVE_ERROR_COUNTER_UVD__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_UVD
#define	\
RSMU_AEB_LOCK_0_UVD__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_UVD
#define	\
RSMU_AEB_LOCK_1_UVD__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_UVD
#define	\
RSMU_AEB_OVERRIDE_0_UVD__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_UVD
#define	\
RSMU_AEB_OVERRIDE_1_UVD__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_UVD
#define	\
RSMU_SEC_INTR_ENABLE_UVD__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_UVD
#define	\
RSMU_SEC_INTR_TARGET_ADDR_UVD__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_UVD
#define	\
RSMU_SEC_INTR_CONFIG_UVD__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_UVD
#define	\
RSMU_SEC_INTR_STATUS_UVD__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_UVD
#define	\
RSMU_SEC_INTR_PENDING_UVD__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_UVD
#define	\
RSMU_SEC_INTR_TYPE_UVD__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_UVD
#define	\
RSMU_SEC_INTR_INTERCEPT_UVD__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_UVD__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_UVD
#define	\
RSMU_SEC_INTR_CLEAR_UVD__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_UVD
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_UVD__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_1_UVD
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_1_UVD__RSMU_SEC_MASTER_TRUST_LEVEL_1__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_2_UVD
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_2_UVD__RSMU_SEC_MASTER_TRUST_LEVEL_2__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_UVD
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_UVD__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_UVD
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_UVD__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_UVD__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_UVD__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_UVD__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_UVD
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_UVD__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_UVD
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_UVD__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UVD
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UVD__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UVD__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UVD__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_UVD
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_UVD__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_UVD
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_UVD__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UVD
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UVD__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UVD__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UVD__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UVD
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UVD__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UVD__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UVD__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UVD__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_UVD
#define	\
RSMU_SEC_START_ADDR_GROUP_0_UVD__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_UVD
#define	\
RSMU_SEC_END_ADDR_GROUP_0_UVD__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_UVD
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_UVD__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_UVD
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_UVD__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_UVD
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_UVD__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_UVD__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_UVD__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_UVD
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_UVD__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_UVD
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_UVD__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_UVD
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_UVD__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_UVD__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_UVD__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_UVD
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_UVD__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_UVD__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_UVD__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_UVD__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_UVD
#define	\
RSMU_SEC_START_ADDR_GROUP_1_UVD__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_UVD
#define	\
RSMU_SEC_END_ADDR_GROUP_1_UVD__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_UVD
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_UVD__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_UVD
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_UVD__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_UVD
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_UVD__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_UVD__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_UVD__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_UVD
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_UVD__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_UVD
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_UVD__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_UVD
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_UVD__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_UVD__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_UVD__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_UVD
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_UVD__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_UVD__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_UVD__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_UVD__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_UVD
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_UVD__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_UVD__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_UVD__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_UVD__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_UVD__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_UVD
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_UVD__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_UVD
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_UVD__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_DIO
#define	\
RSMU_HCID_DIO__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_DIO__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_DIO__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_DIO__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_DIO
#define	\
RSMU_SIID_DIO__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_DIO__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_DIO__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_DIO__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_DIO
#define	\
RSMU_DBG_MUX_CONTROL_DIO__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_DIO
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_DIO__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_DIO
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_DIO__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_DIO
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_DIO__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_DIO
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_DIO__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_DIO
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DIO__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DIO__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DIO__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DIO__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DIO__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_DIO
#define	\
RSMU_IP_MASTER_STATUS_DIO__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_DIO__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_DIO
#define	\
RSMU_GPUREG_SCRATCH_REG_0_DIO__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_DIO
#define	\
RSMU_GPUREG_SCRATCH_REG_1_DIO__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DIO
#define	\
RSMU_HARD_RESETB_DIO__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_DIO__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_DIO__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_DIO
#define	\
RSMU_PUB_FUSE_ADDR_DIO__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_DIO__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_DIO
#define	\
RSMU_SEC_FUSE_ADDR_DIO__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_DIO__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_DIO
#define	\
RSMU_MEM_POWER_CTRL_DIO__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_DIO__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_DIO__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_DIO__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_DIO__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_DIO__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_DIO__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_DIO
#define	\
RSMU_MP0_STRAPRX_ADDR_DIO__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_DIO
#define	\
RSMU_MP0_STRAPRX_DATA_DIO__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_PIN_STRAP_DATA_DIO
#define	\
RSMU_PIN_STRAP_DATA_DIO__RSMU_PIN_STRAP_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_DIO
#define	\
RSMU_SMS_FUSE_CFG_DIO__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_DIO__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_DIO__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_DIO
#define	\
RSMU_SMS_FUSE_ADDR_BASE_DIO__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_DIO
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_DIO__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_DIO__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_DIO__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_DIO__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_DIO
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_DIO__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_CONTROL_DIO
#define	\
RSMU_CAC_CONTROL_DIO__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_DIO__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_DIO
#define	\
RSMU_CAC_WEIGHT_0_DIO__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_DIO__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_DIO
#define	\
RSMU_CAC_WEIGHT_1_DIO__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_DIO__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_DIO
#define	\
RSMU_CAC_WEIGHT_2_DIO__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_DIO__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_DIO
#define	\
RSMU_CAC_WEIGHT_3_DIO__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_DIO__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_DIO
#define	\
RSMU_CAC_AGGR_LO_DIO__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_DIO
#define	\
RSMU_CAC_AGGR_HI_DIO__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_DIO
#define	\
RSMU_HARD_RESETB_DELAY_DIO__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_DIO
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_DIO__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_DIO
#define	\
RSMU_VF_ENABLE_DIO__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_DIO
#define	\
RSMU_MGCG_CONTROL_DIO__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_DIO__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_DIO__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_DIO__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_DIO__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_DIO__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_DIO__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_DIO__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_DIO__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_DIO__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_DIO__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_DIO
#define	\
RSMU_CAC_ACC_0_DIO__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_DIO
#define	\
RSMU_CAC_ACC_1_DIO__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_DIO
#define	\
RSMU_CAC_ACC_2_DIO__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_DIO
#define	\
RSMU_CAC_ACC_3_DIO__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_DIO
#define	\
RSMU_CAC_ACC_4_DIO__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_DIO
#define	\
RSMU_CAC_ACC_5_DIO__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_DIO
#define	\
RSMU_CAC_ACC_6_DIO__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_DIO
#define	\
RSMU_CAC_ACC_7_DIO__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_DIO
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_DIO__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_DIO
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DIO__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DIO__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_DIO
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DIO__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DIO__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DIO__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DIO__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DIO__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DIO__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_DIO
#define	\
RSMU_MASTER_ERROR_COUNTER_DIO__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_DIO__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_DIO__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_DIO__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_DIO
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_DIO__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_DIO
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DIO__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DIO__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_DIO
#define	\
RSMU_SLAVE_ERROR_COUNTER_DIO__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_DIO
#define	\
RSMU_AEB_LOCK_0_DIO__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_DIO
#define	\
RSMU_AEB_LOCK_1_DIO__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_DIO
#define	\
RSMU_AEB_OVERRIDE_0_DIO__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_DIO
#define	\
RSMU_AEB_OVERRIDE_1_DIO__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_DIO
#define	\
RSMU_SEC_INTR_ENABLE_DIO__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_DIO
#define	\
RSMU_SEC_INTR_TARGET_ADDR_DIO__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_DIO
#define	\
RSMU_SEC_INTR_CONFIG_DIO__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_DIO
#define	\
RSMU_SEC_INTR_STATUS_DIO__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_DIO
#define	\
RSMU_SEC_INTR_PENDING_DIO__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_DIO
#define	\
RSMU_SEC_INTR_TYPE_DIO__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_DIO
#define	\
RSMU_SEC_INTR_INTERCEPT_DIO__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_DIO__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_DIO
#define	\
RSMU_SEC_INTR_CLEAR_DIO__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_DIO
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_DIO__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DIO
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DIO__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_DIO
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DIO__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DIO__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DIO__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DIO__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DIO
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DIO__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DIO
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DIO__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DIO
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DIO__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DIO__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DIO__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DIO
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DIO__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DIO
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DIO__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DIO
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DIO__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DIO__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DIO__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DIO
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DIO__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DIO__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DIO__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DIO__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_DIO
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DIO__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DIO__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DIO__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DIO__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DIO__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_DIO
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_DIO__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_DIO
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_DIO__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_DMU
#define	\
RSMU_HCID_DMU__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_DMU__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_DMU__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_DMU__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_DMU
#define	\
RSMU_SIID_DMU__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_DMU__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_DMU__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_DMU__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_DMU
#define	\
RSMU_DBG_MUX_CONTROL_DMU__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_DMU
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_DMU__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_DMU
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_DMU__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_DMU
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_DMU__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_DMU
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_DMU__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_DMU
#define	\
RSMU_SOFT_RESETB_DMU__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_DMU__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_DMU__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_DMU
#define	\
RSMU_PGFSM_CONTROL_DMU__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_DMU__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_DMU__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_DMU__RSMU_PGFSM_SELECT__SHIFT \
	0x00000008

// RSMU_PGFSM_WR_DATA_DMU
#define	\
RSMU_PGFSM_WR_DATA_DMU__RSMU_PGFSM_WR_DATA__SHIFT \
	0x00000000

// RSMU_PGFSM_RD_DATA_DMU
#define	\
RSMU_PGFSM_RD_DATA_DMU__RSMU_PGFSM_RD_DATA__SHIFT \
	0x00000000

// RSMU_IH_CREDIT_DMU
#define	\
RSMU_IH_CREDIT_DMU__RSMU_IH_CREDIT__SHIFT \
	0x00000000

// RSMU_IH_RESET_CNTL_DMU
#define	\
RSMU_IH_RESET_CNTL_DMU__RSMU_IH_RESET__SHIFT \
	0x00000000
#define	\
RSMU_IH_RESET_CNTL_DMU__RSMU_IH_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_IH_RESET_CNTL_DMU__RSMU_IH_SOFT_RESET_ENABLE__SHIFT \
0x00000002

// RSMU_TIMEOUT_ERROR_LOG_REG_DMU
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DMU__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DMU__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DMU__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DMU__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DMU__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_DMU
#define	\
RSMU_IP_MASTER_STATUS_DMU__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_DMU__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_DMU
#define	\
RSMU_GPUREG_SCRATCH_REG_0_DMU__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_DMU
#define	\
RSMU_GPUREG_SCRATCH_REG_1_DMU__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_DMU
#define	\
RSMU_COLD_RESETB_DMU__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DMU
#define	\
RSMU_HARD_RESETB_DMU__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_DMU__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_DMU__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_DMU
#define	\
RSMU_MEM_POWER_CTRL_DMU__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_DMU__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_DMU__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_DMU__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_DMU__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_DMU__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_DMU__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_DMU
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_DMU__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_DMU
#define	\
RSMU_CAC_LKG_WEIGHT_0_DMU__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_DMU__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_1_DMU
#define	\
RSMU_CAC_LKG_WEIGHT_1_DMU__RSMU_CAC_LKG_WEIGHT_LO_1__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_1_DMU__RSMU_CAC_LKG_WEIGHT_HI_1__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_2_DMU
#define	\
RSMU_CAC_LKG_WEIGHT_2_DMU__RSMU_CAC_LKG_WEIGHT_LO_2__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_2_DMU__RSMU_CAC_LKG_WEIGHT_HI_2__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_3_DMU
#define	\
RSMU_CAC_LKG_WEIGHT_3_DMU__RSMU_CAC_LKG_WEIGHT_LO_3__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_3_DMU__RSMU_CAC_LKG_WEIGHT_HI_3__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_DMU
#define	\
RSMU_CAC_LKG_ACC_0_DMU__RSMU_CAC_LKG_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_1_DMU
#define	\
RSMU_CAC_LKG_ACC_1_DMU__RSMU_CAC_LKG_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_2_DMU
#define	\
RSMU_CAC_LKG_ACC_2_DMU__RSMU_CAC_LKG_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_3_DMU
#define	\
RSMU_CAC_LKG_ACC_3_DMU__RSMU_CAC_LKG_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_4_DMU
#define	\
RSMU_CAC_LKG_ACC_4_DMU__RSMU_CAC_LKG_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_5_DMU
#define	\
RSMU_CAC_LKG_ACC_5_DMU__RSMU_CAC_LKG_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_6_DMU
#define	\
RSMU_CAC_LKG_ACC_6_DMU__RSMU_CAC_LKG_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_7_DMU
#define	\
RSMU_CAC_LKG_ACC_7_DMU__RSMU_CAC_LKG_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_CONTROL_DMU
#define	\
RSMU_CAC_CONTROL_DMU__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_DMU__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_COUNTER_0_DMU
#define	\
RSMU_COUNTER_0_DMU__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_DMU
#define	\
RSMU_COUNTER_1_DMU__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_DMU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_DMU__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_DMU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_DMU__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_DMU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_DMU__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_DMU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_DMU__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_DMU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_DMU__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_DMU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_DMU__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_DMU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_DMU__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_DMU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_DMU__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_DMU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_DMU__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_DMU
#define	\
RSMU_PWRMGT_INTR_STATUS_DMU__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_DMU
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_DMU__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_DMU
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_DMU__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_DMU
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_DMU__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_DMU
#define	\
RSMU_PWRMGT_INTR_TYPE_DMU__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_DMU
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_DMU__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_DMU__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_DMU
#define	\
RSMU_PWRMGT_INTR_CLEAR_DMU__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_DMU
#define	\
RSMU_HARD_RESETB_DELAY_DMU__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_DMU
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_DMU__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_DMU
#define	\
RSMU_VF_ENABLE_DMU__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_DMU
#define	\
RSMU_MGCG_CONTROL_DMU__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_DMU__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_DMU__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_DMU__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_DMU__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_DMU__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_DMU__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_DMU__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_DMU__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_DMU__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_DMU__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_DMU
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_DMU__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_DMU
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DMU__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DMU__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_DMU
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DMU__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DMU__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DMU__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DMU__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DMU__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DMU__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_DMU
#define	\
RSMU_MASTER_ERROR_COUNTER_DMU__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_DMU__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_DMU__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_DMU__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_DMU
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_DMU__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_DMU
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DMU__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DMU__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_DMU
#define	\
RSMU_SLAVE_ERROR_COUNTER_DMU__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_DMU
#define	\
RSMU_AEB_LOCK_0_DMU__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_DMU
#define	\
RSMU_AEB_LOCK_1_DMU__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_DMU
#define	\
RSMU_AEB_OVERRIDE_0_DMU__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_DMU
#define	\
RSMU_AEB_OVERRIDE_1_DMU__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_DMU
#define	\
RSMU_SEC_INTR_ENABLE_DMU__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_DMU
#define	\
RSMU_SEC_INTR_TARGET_ADDR_DMU__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_DMU
#define	\
RSMU_SEC_INTR_CONFIG_DMU__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_DMU
#define	\
RSMU_SEC_INTR_STATUS_DMU__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_DMU
#define	\
RSMU_SEC_INTR_PENDING_DMU__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_DMU
#define	\
RSMU_SEC_INTR_TYPE_DMU__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_DMU
#define	\
RSMU_SEC_INTR_INTERCEPT_DMU__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_DMU__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_DMU
#define	\
RSMU_SEC_INTR_CLEAR_DMU__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_DMU
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_DMU__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DMU
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DMU__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_DMU
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DMU__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DMU__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DMU__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DMU__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DMU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DMU__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DMU__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DMU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DMU__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DMU__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DMU__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DMU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DMU__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DMU__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DMU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DMU__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DMU__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DMU__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DMU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DMU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DMU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_DMU
#define	\
RSMU_SEC_START_ADDR_GROUP_0_DMU__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_DMU
#define	\
RSMU_SEC_END_ADDR_GROUP_0_DMU__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_DMU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_DMU__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_DMU__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_DMU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_DMU__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_DMU__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_DMU__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_DMU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_DMU__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_DMU__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_DMU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_DMU__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_DMU__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_DMU__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_DMU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_DMU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_DMU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_DMU
#define	\
RSMU_SEC_START_ADDR_GROUP_1_DMU__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_DMU
#define	\
RSMU_SEC_END_ADDR_GROUP_1_DMU__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_DMU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_DMU__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_DMU__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_DMU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_DMU__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_DMU__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_DMU__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_DMU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_DMU__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_DMU__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_DMU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_DMU__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_DMU__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_DMU__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_DMU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_DMU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_DMU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_2_DMU
#define	\
RSMU_SEC_START_ADDR_GROUP_2_DMU__RSMU_SEC_START_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_2_DMU
#define	\
RSMU_SEC_END_ADDR_GROUP_2_DMU__RSMU_SEC_END_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_2_DMU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_2_DMU__RSMU_SEC_INITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_2_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_2_DMU__RSMU_SEC_UNITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_2_DMU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_DMU__RSMU_SEC_TLVL_MASK_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_DMU__RSMU_SEC_RW_MASK_SET0_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_DMU__RSMU_SEC_VF_MASK_SET0_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_2_DMU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_2_DMU__RSMU_SEC_INITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_2_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_2_DMU__RSMU_SEC_UNITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_2_DMU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_DMU__RSMU_SEC_TLVL_MASK_SET1_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_DMU__RSMU_SEC_RW_MASK_SET1_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_DMU__RSMU_SEC_VF_MASK_SET1_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_2_DMU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_DMU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_DMU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_3_DMU
#define	\
RSMU_SEC_START_ADDR_GROUP_3_DMU__RSMU_SEC_START_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_3_DMU
#define	\
RSMU_SEC_END_ADDR_GROUP_3_DMU__RSMU_SEC_END_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_3_DMU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_3_DMU__RSMU_SEC_INITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_3_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_3_DMU__RSMU_SEC_UNITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_3_DMU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_DMU__RSMU_SEC_TLVL_MASK_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_DMU__RSMU_SEC_RW_MASK_SET0_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_DMU__RSMU_SEC_VF_MASK_SET0_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_3_DMU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_3_DMU__RSMU_SEC_INITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_3_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_3_DMU__RSMU_SEC_UNITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_3_DMU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_DMU__RSMU_SEC_TLVL_MASK_SET1_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_DMU__RSMU_SEC_RW_MASK_SET1_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_DMU__RSMU_SEC_VF_MASK_SET1_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_3_DMU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_DMU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_DMU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_4_DMU
#define	\
RSMU_SEC_START_ADDR_GROUP_4_DMU__RSMU_SEC_START_ADDR_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_4_DMU
#define	\
RSMU_SEC_END_ADDR_GROUP_4_DMU__RSMU_SEC_END_ADDR_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_4_DMU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_4_DMU__RSMU_SEC_INITID_MASK_SET0_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_4_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_4_DMU__RSMU_SEC_UNITID_MASK_SET0_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_4_DMU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_DMU__RSMU_SEC_TLVL_MASK_SET0_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_DMU__RSMU_SEC_RW_MASK_SET0_GROUP_4__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_DMU__RSMU_SEC_VF_MASK_SET0_GROUP_4__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_4_DMU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_4_DMU__RSMU_SEC_INITID_MASK_SET1_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_4_DMU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_4_DMU__RSMU_SEC_UNITID_MASK_SET1_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_4_DMU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_DMU__RSMU_SEC_TLVL_MASK_SET1_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_DMU__RSMU_SEC_RW_MASK_SET1_GROUP_4__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_DMU__RSMU_SEC_VF_MASK_SET1_GROUP_4__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_4_DMU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_DMU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_DMU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_4__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_4__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_DMU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_4__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_DMU
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DMU__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DMU__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DMU__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DMU__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DMU__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_DMU
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_DMU__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_DMU
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_DMU__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_HDA
#define	\
RSMU_HCID_HDA__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_HDA__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_HDA__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_HDA__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_HDA
#define	\
RSMU_SIID_HDA__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_HDA__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_HDA__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_HDA__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_HDA
#define	\
RSMU_DBG_MUX_CONTROL_HDA__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_HDA
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_HDA__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_HDA
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_HDA__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_HDA
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_HDA__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_HDA
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_HDA__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_HDA
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_HDA__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_HDA__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_HDA__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_HDA__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_HDA__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_HDA
#define	\
RSMU_IP_MASTER_STATUS_HDA__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_HDA__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_HDA
#define	\
RSMU_GPUREG_SCRATCH_REG_0_HDA__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_HDA
#define	\
RSMU_GPUREG_SCRATCH_REG_1_HDA__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_HARD_RESETB_HDA
#define	\
RSMU_HARD_RESETB_HDA__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_HDA__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_HDA__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_HDA
#define	\
RSMU_MEM_POWER_CTRL_HDA__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_HDA__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_HDA__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_HDA__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_HDA__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_HDA__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_HDA__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_HDA
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_HDA__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_HARD_RESETB_DELAY_HDA
#define	\
RSMU_HARD_RESETB_DELAY_HDA__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_HDA
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_HDA__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_HDA
#define	\
RSMU_VF_ENABLE_HDA__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_HDA
#define	\
RSMU_MGCG_CONTROL_HDA__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_HDA__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_HDA__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_HDA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_HDA__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_HDA__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_HDA__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_HDA__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_HDA__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_HDA__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_HDA__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_HDA
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_HDA__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_HDA
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_HDA__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_HDA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_HDA
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDA__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDA__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDA__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDA__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_HDA
#define	\
RSMU_MASTER_ERROR_COUNTER_HDA__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_HDA__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_HDA__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_HDA__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_HDA
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_HDA__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_HDA
#define	\
RSMU_RESET_TIMEOUT_CONTROL_HDA__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_HDA__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_HDA
#define	\
RSMU_SLAVE_ERROR_COUNTER_HDA__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_HDA
#define	\
RSMU_AEB_LOCK_0_HDA__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_HDA
#define	\
RSMU_AEB_LOCK_1_HDA__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_HDA
#define	\
RSMU_AEB_OVERRIDE_0_HDA__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_HDA
#define	\
RSMU_AEB_OVERRIDE_1_HDA__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_HDA
#define	\
RSMU_SEC_INTR_ENABLE_HDA__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_HDA
#define	\
RSMU_SEC_INTR_TARGET_ADDR_HDA__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_HDA
#define	\
RSMU_SEC_INTR_CONFIG_HDA__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_HDA
#define	\
RSMU_SEC_INTR_STATUS_HDA__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_HDA
#define	\
RSMU_SEC_INTR_PENDING_HDA__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_HDA
#define	\
RSMU_SEC_INTR_TYPE_HDA__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_HDA
#define	\
RSMU_SEC_INTR_INTERCEPT_HDA__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_HDA__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_HDA
#define	\
RSMU_SEC_INTR_CLEAR_HDA__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_HDA
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_HDA__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_HDA
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_HDA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_HDA
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_HDA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_HDA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_HDA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_HDA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_HDA
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_HDA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_HDA
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_HDA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_HDA
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_HDA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_HDA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_HDA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_HDA
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_HDA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_HDA
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_HDA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_HDA
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_HDA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_HDA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_HDA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDA
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_HDA
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_HDA__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_HDA__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_HDA__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_HDA__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_HDA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_HDA
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_HDA__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_HDA
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_HDA__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_IOHC
#define	\
RSMU_HCID_IOHC__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_IOHC__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_IOHC__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_IOHC__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_IOHC
#define	\
RSMU_SIID_IOHC__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_IOHC__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_IOHC__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_IOHC__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_IOHC
#define	\
RSMU_DBG_MUX_CONTROL_IOHC__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_IOHC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_IOHC__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_IOHC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_IOHC__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_IOHC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_IOHC__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_IOHC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_IOHC__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_PGFSM_CONTROL_IOHC
#define	\
RSMU_PGFSM_CONTROL_IOHC__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_IOHC__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_IOHC__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_IOHC__RSMU_PGFSM_SELECT__SHIFT \
	0x00000008

// RSMU_PGFSM_WR_DATA_IOHC
#define	\
RSMU_PGFSM_WR_DATA_IOHC__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_IOHC
#define	\
RSMU_PGFSM_RD_DATA_IOHC__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_IOHC
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOHC__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOHC__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOHC__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOHC__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOHC__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_IOHC
#define	\
RSMU_IP_MASTER_STATUS_IOHC__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_IOHC__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_IOHC
#define	\
RSMU_GPUREG_SCRATCH_REG_0_IOHC__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_IOHC
#define	\
RSMU_GPUREG_SCRATCH_REG_1_IOHC__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_IOHC
#define	\
RSMU_COLD_RESETB_IOHC__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_IOHC
#define	\
RSMU_HARD_RESETB_IOHC__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_IOHC__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_IOHC__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_IOHC
#define	\
RSMU_PUB_FUSE_ADDR_IOHC__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_IOHC__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_IOHC
#define	\
RSMU_SEC_FUSE_ADDR_IOHC__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_IOHC__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_IOHC
#define	\
RSMU_MEM_POWER_CTRL_IOHC__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_IOHC__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_IOHC__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_IOHC__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_IOHC__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_IOHC__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_IOHC__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_IOHC
#define	\
RSMU_MP0_STRAPRX_ADDR_IOHC__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_IOHC
#define	\
RSMU_MP0_STRAPRX_DATA_IOHC__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_STRAP_CONTROL_IOHC
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_IOHC__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_IOHC
#define	\
RSMU_CAC_LKG_WEIGHT_0_IOHC__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_IOHC__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_IOHC
#define	\
RSMU_CAC_LKG_ACC_0_IOHC__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_IOHC
#define	\
RSMU_CAC_CONTROL_IOHC__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_IOHC__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_IOHC
#define	\
RSMU_CAC_WEIGHT_0_IOHC__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_IOHC__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_IOHC
#define	\
RSMU_CAC_WEIGHT_1_IOHC__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_IOHC__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_IOHC
#define	\
RSMU_CAC_WEIGHT_2_IOHC__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_IOHC__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_IOHC
#define	\
RSMU_CAC_WEIGHT_3_IOHC__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_IOHC__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_4_IOHC
#define	\
RSMU_CAC_WEIGHT_4_IOHC__CAC_WEIGHT_LO_4__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_4_IOHC__CAC_WEIGHT_HI_4__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_IOHC
#define	\
RSMU_CAC_AGGR_LO_IOHC__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_IOHC
#define	\
RSMU_CAC_AGGR_HI_IOHC__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_DPM_CONTROL_IOHC
#define	\
RSMU_DPM_CONTROL_IOHC__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_IOHC__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_IOHC__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_IOHC
#define	\
RSMU_DPM_ACC_IOHC__RSMU_DPM_ACC__SHIFT \
		0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_IOHC
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_IOHC__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_IOHC
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_IOHC__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_IOHC
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_IOHC__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_IOHC
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_IOHC__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_IOHC
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_IOHC__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_IOHC
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_IOHC__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_IOHC
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_IOHC__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_IOHC
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_IOHC__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_IOHC
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_IOHC__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_IOHC
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_IOHC__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_IOHC
#define	\
RSMU_PWRMGT_INTR_STATUS_IOHC__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_IOHC
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_IOHC__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_IOHC
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_IOHC__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_IOHC
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_IOHC__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_IOHC
#define	\
RSMU_PWRMGT_INTR_TYPE_IOHC__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_IOHC
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_IOHC__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_IOHC__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_IOHC
#define	\
RSMU_PWRMGT_INTR_CLEAR_IOHC__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_IOHC
#define	\
RSMU_HARD_RESETB_DELAY_IOHC__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_IOHC
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_IOHC__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_IOHC
#define	\
RSMU_VF_ENABLE_IOHC__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_IOHC
#define	\
RSMU_MGCG_CONTROL_IOHC__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_IOHC__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_IOHC__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_IOHC__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_IOHC__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_IOHC__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_IOHC__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_IOHC__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_IOHC__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_IOHC__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_IOHC__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_IOHC
#define	\
RSMU_CAC_ACC_0_IOHC__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_IOHC
#define	\
RSMU_CAC_ACC_1_IOHC__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_IOHC
#define	\
RSMU_CAC_ACC_2_IOHC__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_IOHC
#define	\
RSMU_CAC_ACC_3_IOHC__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_IOHC
#define	\
RSMU_CAC_ACC_4_IOHC__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_IOHC
#define	\
RSMU_CAC_ACC_5_IOHC__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_IOHC
#define	\
RSMU_CAC_ACC_6_IOHC__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_IOHC
#define	\
RSMU_CAC_ACC_7_IOHC__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_IOHC
#define	\
RSMU_CAC_ACC_8_IOHC__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_IOHC
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_IOHC__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_IOHC
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_IOHC__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_IOHC__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_IOHC
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOHC__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOHC__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOHC__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOHC__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOHC__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOHC__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_IOHC
#define	\
RSMU_MASTER_ERROR_COUNTER_IOHC__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_IOHC__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_IOHC__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_IOHC__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_IOHC
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_IOHC__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_IOHC
#define	\
RSMU_RESET_TIMEOUT_CONTROL_IOHC__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_IOHC__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_IOHC
#define	\
RSMU_SLAVE_ERROR_COUNTER_IOHC__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_IOHC
#define	\
RSMU_AEB_LOCK_0_IOHC__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_IOHC
#define	\
RSMU_AEB_LOCK_1_IOHC__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_IOHC
#define	\
RSMU_AEB_OVERRIDE_0_IOHC__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_IOHC
#define	\
RSMU_AEB_OVERRIDE_1_IOHC__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_IOHC
#define	\
RSMU_SEC_INTR_ENABLE_IOHC__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_IOHC
#define	\
RSMU_SEC_INTR_TARGET_ADDR_IOHC__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_IOHC
#define	\
RSMU_SEC_INTR_CONFIG_IOHC__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_IOHC
#define	\
RSMU_SEC_INTR_STATUS_IOHC__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_IOHC
#define	\
RSMU_SEC_INTR_PENDING_IOHC__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_IOHC
#define	\
RSMU_SEC_INTR_TYPE_IOHC__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_IOHC
#define	\
RSMU_SEC_INTR_INTERCEPT_IOHC__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_IOHC__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_IOHC
#define	\
RSMU_SEC_INTR_CLEAR_IOHC__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_IOHC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_IOHC__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_1_IOHC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_1_IOHC__RSMU_SEC_MASTER_TRUST_LEVEL_1__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_14_IOHC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_14_IOHC__RSMU_SEC_MASTER_TRUST_LEVEL_14__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_15_IOHC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_15_IOHC__RSMU_SEC_MASTER_TRUST_LEVEL_15__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_40_IOHC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_40_IOHC__RSMU_SEC_MASTER_TRUST_LEVEL_40__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_55_IOHC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_55_IOHC__RSMU_SEC_MASTER_TRUST_LEVEL_55__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_IOHC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_IOHC__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_IOHC
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOHC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOHC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOHC__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOHC__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_IOHC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_IOHC__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_IOHC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_IOHC__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOHC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOHC__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOHC__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOHC__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_IOHC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_IOHC__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_IOHC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_IOHC__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOHC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOHC__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOHC__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOHC__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOHC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOHC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOHC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOHC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOHC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_IOHC
#define	\
RSMU_SEC_START_ADDR_GROUP_0_IOHC__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_IOHC
#define	\
RSMU_SEC_END_ADDR_GROUP_0_IOHC__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_IOHC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_IOHC__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_IOHC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_IOHC__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOHC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOHC__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOHC__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOHC__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_IOHC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_IOHC__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_IOHC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_IOHC__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOHC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOHC__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOHC__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOHC__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOHC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOHC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOHC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOHC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOHC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_IOHC
#define	\
RSMU_SEC_START_ADDR_GROUP_1_IOHC__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_IOHC
#define	\
RSMU_SEC_END_ADDR_GROUP_1_IOHC__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_IOHC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_IOHC__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_IOHC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_IOHC__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_IOHC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_IOHC__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_IOHC__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_IOHC__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_IOHC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_IOHC__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_IOHC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_IOHC__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_IOHC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_IOHC__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_IOHC__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_IOHC__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_IOHC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_IOHC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_IOHC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_IOHC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_IOHC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_2_IOHC
#define	\
RSMU_SEC_START_ADDR_GROUP_2_IOHC__RSMU_SEC_START_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_2_IOHC
#define	\
RSMU_SEC_END_ADDR_GROUP_2_IOHC__RSMU_SEC_END_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_2_IOHC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_2_IOHC__RSMU_SEC_INITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_2_IOHC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_2_IOHC__RSMU_SEC_UNITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_2_IOHC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_IOHC__RSMU_SEC_TLVL_MASK_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_IOHC__RSMU_SEC_RW_MASK_SET0_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_IOHC__RSMU_SEC_VF_MASK_SET0_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_2_IOHC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_2_IOHC__RSMU_SEC_INITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_2_IOHC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_2_IOHC__RSMU_SEC_UNITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_2_IOHC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_IOHC__RSMU_SEC_TLVL_MASK_SET1_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_IOHC__RSMU_SEC_RW_MASK_SET1_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_IOHC__RSMU_SEC_VF_MASK_SET1_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_2_IOHC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_IOHC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_IOHC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_IOHC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_IOHC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_3_IOHC
#define	\
RSMU_SEC_START_ADDR_GROUP_3_IOHC__RSMU_SEC_START_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_3_IOHC
#define	\
RSMU_SEC_END_ADDR_GROUP_3_IOHC__RSMU_SEC_END_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_3_IOHC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_3_IOHC__RSMU_SEC_INITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_3_IOHC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_3_IOHC__RSMU_SEC_UNITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_3_IOHC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_IOHC__RSMU_SEC_TLVL_MASK_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_IOHC__RSMU_SEC_RW_MASK_SET0_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_IOHC__RSMU_SEC_VF_MASK_SET0_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_3_IOHC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_3_IOHC__RSMU_SEC_INITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_3_IOHC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_3_IOHC__RSMU_SEC_UNITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_3_IOHC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_IOHC__RSMU_SEC_TLVL_MASK_SET1_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_IOHC__RSMU_SEC_RW_MASK_SET1_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_IOHC__RSMU_SEC_VF_MASK_SET1_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_3_IOHC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_IOHC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_IOHC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_IOHC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_IOHC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_IOHC
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOHC__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOHC__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOHC__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOHC__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOHC__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_IOHC
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_IOHC__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_IOHC
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_IOHC__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_L2IMU
#define	\
RSMU_HCID_L2IMU__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_L2IMU__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_L2IMU__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_L2IMU__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_L2IMU
#define	\
RSMU_SIID_L2IMU__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_L2IMU__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_L2IMU__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_L2IMU__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_L2IMU
#define	\
RSMU_DBG_MUX_CONTROL_L2IMU__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_L2IMU
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_L2IMU__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_L2IMU
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_L2IMU__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_L2IMU
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_L2IMU__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_L2IMU
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_L2IMU__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_PGFSM_CONTROL_L2IMU
#define	\
RSMU_PGFSM_CONTROL_L2IMU__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_L2IMU__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_L2IMU__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_L2IMU__RSMU_PGFSM_SELECT__SHIFT \
0x00000008

// RSMU_PGFSM_WR_DATA_L2IMU
#define	\
RSMU_PGFSM_WR_DATA_L2IMU__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_L2IMU
#define	\
RSMU_PGFSM_RD_DATA_L2IMU__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_L2IMU
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L2IMU__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L2IMU__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L2IMU__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L2IMU__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L2IMU__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_L2IMU
#define	\
RSMU_IP_MASTER_STATUS_L2IMU__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_L2IMU__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_L2IMU
#define	\
RSMU_GPUREG_SCRATCH_REG_0_L2IMU__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_L2IMU
#define	\
RSMU_GPUREG_SCRATCH_REG_1_L2IMU__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_L2IMU
#define	\
RSMU_COLD_RESETB_L2IMU__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_L2IMU
#define	\
RSMU_HARD_RESETB_L2IMU__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_L2IMU__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_L2IMU__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_L2IMU
#define	\
RSMU_MEM_POWER_CTRL_L2IMU__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_L2IMU__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_L2IMU__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_L2IMU__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_L2IMU__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_L2IMU__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_L2IMU__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_L2IMU
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_L2IMU__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_L2IMU
#define	\
RSMU_CAC_LKG_WEIGHT_0_L2IMU__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_L2IMU__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_L2IMU
#define	\
RSMU_CAC_LKG_ACC_0_L2IMU__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_L2IMU
#define	\
RSMU_CAC_CONTROL_L2IMU__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_L2IMU__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_L2IMU
#define	\
RSMU_CAC_WEIGHT_0_L2IMU__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_L2IMU__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_L2IMU
#define	\
RSMU_CAC_WEIGHT_1_L2IMU__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_L2IMU__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_L2IMU
#define	\
RSMU_CAC_WEIGHT_2_L2IMU__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_L2IMU__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_L2IMU
#define	\
RSMU_CAC_WEIGHT_3_L2IMU__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_L2IMU__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_4_L2IMU
#define	\
RSMU_CAC_WEIGHT_4_L2IMU__CAC_WEIGHT_LO_4__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_4_L2IMU__CAC_WEIGHT_HI_4__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_5_L2IMU
#define	\
RSMU_CAC_WEIGHT_5_L2IMU__CAC_WEIGHT_LO_5__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_5_L2IMU__CAC_WEIGHT_HI_5__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_L2IMU
#define	\
RSMU_CAC_AGGR_LO_L2IMU__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_L2IMU
#define	\
RSMU_CAC_AGGR_HI_L2IMU__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_L2IMU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_L2IMU__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_L2IMU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_L2IMU__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_L2IMU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_L2IMU__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_L2IMU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_L2IMU__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_L2IMU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_L2IMU__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_L2IMU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_L2IMU__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_L2IMU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_L2IMU__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_L2IMU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_L2IMU__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_L2IMU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_L2IMU__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_L2IMU
#define	\
RSMU_PWRMGT_INTR_STATUS_L2IMU__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_L2IMU
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_L2IMU__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_L2IMU
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_L2IMU__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_L2IMU
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_L2IMU__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_L2IMU
#define	\
RSMU_PWRMGT_INTR_TYPE_L2IMU__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_L2IMU
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_L2IMU__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_L2IMU__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_L2IMU
#define	\
RSMU_PWRMGT_INTR_CLEAR_L2IMU__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_L2IMU
#define	\
RSMU_HARD_RESETB_DELAY_L2IMU__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_L2IMU
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_L2IMU__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_L2IMU
#define	\
RSMU_VF_ENABLE_L2IMU__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_L2IMU
#define	\
RSMU_MGCG_CONTROL_L2IMU__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_L2IMU__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_L2IMU__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_L2IMU__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_L2IMU__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_L2IMU__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_L2IMU__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_L2IMU__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_L2IMU__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_L2IMU__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_L2IMU__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_L2IMU
#define	\
RSMU_CAC_ACC_0_L2IMU__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_L2IMU
#define	\
RSMU_CAC_ACC_1_L2IMU__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_L2IMU
#define	\
RSMU_CAC_ACC_2_L2IMU__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_L2IMU
#define	\
RSMU_CAC_ACC_3_L2IMU__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_L2IMU
#define	\
RSMU_CAC_ACC_4_L2IMU__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_L2IMU
#define	\
RSMU_CAC_ACC_5_L2IMU__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_L2IMU
#define	\
RSMU_CAC_ACC_6_L2IMU__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_L2IMU
#define	\
RSMU_CAC_ACC_7_L2IMU__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_L2IMU
#define	\
RSMU_CAC_ACC_8_L2IMU__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_L2IMU
#define	\
RSMU_CAC_ACC_9_L2IMU__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_L2IMU
#define	\
RSMU_CAC_ACC_10_L2IMU__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_CAC_ACC_11_L2IMU
#define	\
RSMU_CAC_ACC_11_L2IMU__RSMU_CAC_ACC_11__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_L2IMU
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_L2IMU__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_L2IMU
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_L2IMU__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_L2IMU__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_L2IMU
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L2IMU__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L2IMU__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L2IMU__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L2IMU__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L2IMU__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L2IMU__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_L2IMU
#define	\
RSMU_MASTER_ERROR_COUNTER_L2IMU__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_L2IMU__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_L2IMU__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_L2IMU__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_L2IMU
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_L2IMU__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_L2IMU
#define	\
RSMU_RESET_TIMEOUT_CONTROL_L2IMU__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_L2IMU__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_L2IMU
#define	\
RSMU_SLAVE_ERROR_COUNTER_L2IMU__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_L2IMU
#define	\
RSMU_AEB_LOCK_0_L2IMU__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_L2IMU
#define	\
RSMU_AEB_LOCK_1_L2IMU__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_L2IMU
#define	\
RSMU_AEB_OVERRIDE_0_L2IMU__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_L2IMU
#define	\
RSMU_AEB_OVERRIDE_1_L2IMU__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_L2IMU
#define	\
RSMU_SEC_INTR_ENABLE_L2IMU__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_L2IMU
#define	\
RSMU_SEC_INTR_TARGET_ADDR_L2IMU__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_L2IMU
#define	\
RSMU_SEC_INTR_CONFIG_L2IMU__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_L2IMU
#define	\
RSMU_SEC_INTR_STATUS_L2IMU__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_L2IMU
#define	\
RSMU_SEC_INTR_PENDING_L2IMU__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_L2IMU
#define	\
RSMU_SEC_INTR_TYPE_L2IMU__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_L2IMU
#define	\
RSMU_SEC_INTR_INTERCEPT_L2IMU__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_L2IMU__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_L2IMU
#define	\
RSMU_SEC_INTR_CLEAR_L2IMU__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_L2IMU
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_L2IMU__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_L2IMU
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_L2IMU__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_L2IMU
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L2IMU__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L2IMU__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L2IMU__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L2IMU__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_L2IMU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_L2IMU__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_L2IMU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_L2IMU__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L2IMU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L2IMU__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L2IMU__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L2IMU__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_L2IMU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_L2IMU__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_L2IMU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_L2IMU__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L2IMU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L2IMU__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L2IMU__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L2IMU__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L2IMU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L2IMU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L2IMU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L2IMU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L2IMU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_L2IMU
#define	\
RSMU_SEC_START_ADDR_GROUP_0_L2IMU__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_L2IMU
#define	\
RSMU_SEC_END_ADDR_GROUP_0_L2IMU__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_L2IMU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_L2IMU__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_L2IMU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_L2IMU__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_L2IMU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_L2IMU__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_L2IMU__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_L2IMU__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_L2IMU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_L2IMU__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_L2IMU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_L2IMU__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_L2IMU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_L2IMU__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_L2IMU__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_L2IMU__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_L2IMU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L2IMU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L2IMU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L2IMU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L2IMU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_L2IMU
#define	\
RSMU_SEC_START_ADDR_GROUP_1_L2IMU__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_L2IMU
#define	\
RSMU_SEC_END_ADDR_GROUP_1_L2IMU__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_L2IMU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_L2IMU__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_L2IMU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_L2IMU__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_L2IMU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_L2IMU__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_L2IMU__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_L2IMU__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_L2IMU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_L2IMU__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_L2IMU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_L2IMU__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_L2IMU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_L2IMU__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_L2IMU__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_L2IMU__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_L2IMU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L2IMU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L2IMU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L2IMU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L2IMU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_2_L2IMU
#define	\
RSMU_SEC_START_ADDR_GROUP_2_L2IMU__RSMU_SEC_START_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_2_L2IMU
#define	\
RSMU_SEC_END_ADDR_GROUP_2_L2IMU__RSMU_SEC_END_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_2_L2IMU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_2_L2IMU__RSMU_SEC_INITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_2_L2IMU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_2_L2IMU__RSMU_SEC_UNITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_2_L2IMU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_L2IMU__RSMU_SEC_TLVL_MASK_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_L2IMU__RSMU_SEC_RW_MASK_SET0_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_L2IMU__RSMU_SEC_VF_MASK_SET0_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_2_L2IMU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_2_L2IMU__RSMU_SEC_INITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_2_L2IMU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_2_L2IMU__RSMU_SEC_UNITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_2_L2IMU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_L2IMU__RSMU_SEC_TLVL_MASK_SET1_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_L2IMU__RSMU_SEC_RW_MASK_SET1_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_L2IMU__RSMU_SEC_VF_MASK_SET1_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_2_L2IMU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_L2IMU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_L2IMU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_L2IMU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_L2IMU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_L2IMU
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L2IMU__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L2IMU__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L2IMU__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L2IMU__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L2IMU__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_L2IMU
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_L2IMU__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_L2IMU
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_L2IMU__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_MMHUB
#define	\
RSMU_HCID_MMHUB__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_MMHUB__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_MMHUB__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_MMHUB__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_MMHUB
#define	\
RSMU_SIID_MMHUB__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_MMHUB__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_MMHUB__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_MMHUB__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_MMHUB
#define	\
RSMU_DBG_MUX_CONTROL_MMHUB__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_MMHUB
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_MMHUB__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_MMHUB
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_MMHUB__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_MMHUB
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_MMHUB__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_MMHUB
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_MMHUB__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_MMHUB
#define	\
RSMU_SOFT_RESETB_MMHUB__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_MMHUB__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_MMHUB__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_MMHUB
#define	\
RSMU_PGFSM_CONTROL_MMHUB__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_MMHUB__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_MMHUB__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_MMHUB__RSMU_PGFSM_SELECT__SHIFT \
0x00000008

// RSMU_PGFSM_WR_DATA_MMHUB
#define	\
RSMU_PGFSM_WR_DATA_MMHUB__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_MMHUB
#define	\
RSMU_PGFSM_RD_DATA_MMHUB__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_IH_CREDIT_MMHUB
#define	\
RSMU_IH_CREDIT_MMHUB__RSMU_IH_CREDIT__SHIFT \
	0x00000000

// RSMU_IH_RESET_CNTL_MMHUB
#define	\
RSMU_IH_RESET_CNTL_MMHUB__RSMU_IH_RESET__SHIFT \
	0x00000000
#define	\
RSMU_IH_RESET_CNTL_MMHUB__RSMU_IH_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_IH_RESET_CNTL_MMHUB__RSMU_IH_SOFT_RESET_ENABLE__SHIFT \
0x00000002

// RSMU_TIMEOUT_ERROR_LOG_REG_MMHUB
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_MMHUB__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_MMHUB__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_MMHUB__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_MMHUB__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_MMHUB__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_MMHUB
#define	\
RSMU_IP_MASTER_STATUS_MMHUB__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_MMHUB__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_MMHUB
#define	\
RSMU_GPUREG_SCRATCH_REG_0_MMHUB__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_MMHUB
#define	\
RSMU_GPUREG_SCRATCH_REG_1_MMHUB__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_MMHUB
#define	\
RSMU_COLD_RESETB_MMHUB__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_MMHUB
#define	\
RSMU_HARD_RESETB_MMHUB__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_MMHUB__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_MMHUB__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_MMHUB
#define	\
RSMU_MEM_POWER_CTRL_MMHUB__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_MMHUB__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_MMHUB__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_MMHUB__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_MMHUB__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_MMHUB__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_MMHUB__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_SMS_FUSE_CFG_MMHUB
#define	\
RSMU_SMS_FUSE_CFG_MMHUB__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_MMHUB__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_MMHUB__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_MMHUB
#define	\
RSMU_SMS_FUSE_ADDR_BASE_MMHUB__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_MMHUB
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_MMHUB__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_MMHUB__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_MMHUB__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_MMHUB__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_MMHUB
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_MMHUB__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_MMHUB
#define	\
RSMU_CAC_LKG_WEIGHT_0_MMHUB__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_MMHUB__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_MMHUB
#define	\
RSMU_CAC_LKG_ACC_0_MMHUB__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_MMHUB
#define	\
RSMU_CAC_CONTROL_MMHUB__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_MMHUB__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_MMHUB
#define	\
RSMU_CAC_WEIGHT_0_MMHUB__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_MMHUB__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_MMHUB
#define	\
RSMU_CAC_WEIGHT_1_MMHUB__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_MMHUB__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_MMHUB
#define	\
RSMU_CAC_WEIGHT_2_MMHUB__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_MMHUB__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_MMHUB
#define	\
RSMU_CAC_WEIGHT_3_MMHUB__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_MMHUB__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_MMHUB
#define	\
RSMU_CAC_AGGR_LO_MMHUB__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_MMHUB
#define	\
RSMU_CAC_AGGR_HI_MMHUB__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_DPM_CONTROL_MMHUB
#define	\
RSMU_DPM_CONTROL_MMHUB__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_MMHUB__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_MMHUB__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_MMHUB
#define	\
RSMU_DPM_ACC_MMHUB__RSMU_DPM_ACC__SHIFT \
	0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_MMHUB
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_MMHUB__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_COUNTER_0_MMHUB
#define	\
RSMU_COUNTER_0_MMHUB__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_MMHUB
#define	\
RSMU_COUNTER_1_MMHUB__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_MMHUB
#define	\
RSMU_HARD_RESETB_DELAY_MMHUB__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_MMHUB
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_MMHUB__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_MMHUB
#define	\
RSMU_VF_ENABLE_MMHUB__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_MMHUB
#define	\
RSMU_MGCG_CONTROL_MMHUB__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_MMHUB__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_MMHUB__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_MMHUB__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_MMHUB__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_MMHUB__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_MMHUB__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_MMHUB__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_MMHUB__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_MMHUB__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_MMHUB__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_MMHUB
#define	\
RSMU_CAC_ACC_0_MMHUB__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_MMHUB
#define	\
RSMU_CAC_ACC_1_MMHUB__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_MMHUB
#define	\
RSMU_CAC_ACC_2_MMHUB__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_MMHUB
#define	\
RSMU_CAC_ACC_3_MMHUB__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_MMHUB
#define	\
RSMU_CAC_ACC_4_MMHUB__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_MMHUB
#define	\
RSMU_CAC_ACC_5_MMHUB__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_MMHUB
#define	\
RSMU_CAC_ACC_6_MMHUB__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_MMHUB
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_MMHUB__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_MMHUB
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_MMHUB__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_MMHUB__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_MMHUB
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MMHUB__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MMHUB__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MMHUB__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MMHUB__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MMHUB__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_MMHUB__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_MMHUB
#define	\
RSMU_MASTER_ERROR_COUNTER_MMHUB__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_MMHUB__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_MMHUB__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_MMHUB__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_MMHUB
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_MMHUB__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_MMHUB
#define	\
RSMU_RESET_TIMEOUT_CONTROL_MMHUB__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_MMHUB__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_MMHUB
#define	\
RSMU_SLAVE_ERROR_COUNTER_MMHUB__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_MMHUB
#define	\
RSMU_AEB_LOCK_0_MMHUB__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_MMHUB
#define	\
RSMU_AEB_LOCK_1_MMHUB__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_MMHUB
#define	\
RSMU_AEB_OVERRIDE_0_MMHUB__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_MMHUB
#define	\
RSMU_AEB_OVERRIDE_1_MMHUB__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_MMHUB
#define	\
RSMU_SEC_INTR_ENABLE_MMHUB__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_MMHUB
#define	\
RSMU_SEC_INTR_TARGET_ADDR_MMHUB__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_MMHUB
#define	\
RSMU_SEC_INTR_CONFIG_MMHUB__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_MMHUB
#define	\
RSMU_SEC_INTR_STATUS_MMHUB__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_MMHUB
#define	\
RSMU_SEC_INTR_PENDING_MMHUB__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_MMHUB
#define	\
RSMU_SEC_INTR_TYPE_MMHUB__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_MMHUB
#define	\
RSMU_SEC_INTR_INTERCEPT_MMHUB__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_MMHUB__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_MMHUB
#define	\
RSMU_SEC_INTR_CLEAR_MMHUB__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_MMHUB
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_MMHUB__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MMHUB
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MMHUB__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_MMHUB
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_MMHUB__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_MMHUB__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_MMHUB__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_MMHUB__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MMHUB__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MMHUB__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_MMHUB__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_MMHUB__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_MMHUB__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MMHUB__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MMHUB__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_MMHUB__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_MMHUB__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_MMHUB__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MMHUB
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MMHUB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MMHUB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_MMHUB
#define	\
RSMU_SEC_START_ADDR_GROUP_0_MMHUB__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_MMHUB
#define	\
RSMU_SEC_END_ADDR_GROUP_0_MMHUB__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_MMHUB__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_MMHUB__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_MMHUB__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_MMHUB__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_MMHUB__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_MMHUB__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_MMHUB__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_MMHUB__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_MMHUB__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_MMHUB__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_MMHUB
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_MMHUB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_MMHUB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_MMHUB
#define	\
RSMU_SEC_START_ADDR_GROUP_1_MMHUB__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_MMHUB
#define	\
RSMU_SEC_END_ADDR_GROUP_1_MMHUB__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_MMHUB__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_MMHUB__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_MMHUB__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_MMHUB__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_MMHUB__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_MMHUB__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_MMHUB__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_MMHUB__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_MMHUB__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_MMHUB__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_MMHUB
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_MMHUB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_MMHUB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_2_MMHUB
#define	\
RSMU_SEC_START_ADDR_GROUP_2_MMHUB__RSMU_SEC_START_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_2_MMHUB
#define	\
RSMU_SEC_END_ADDR_GROUP_2_MMHUB__RSMU_SEC_END_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_2_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_2_MMHUB__RSMU_SEC_INITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_2_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_2_MMHUB__RSMU_SEC_UNITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_2_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_MMHUB__RSMU_SEC_TLVL_MASK_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_MMHUB__RSMU_SEC_RW_MASK_SET0_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_MMHUB__RSMU_SEC_VF_MASK_SET0_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_2_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_2_MMHUB__RSMU_SEC_INITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_2_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_2_MMHUB__RSMU_SEC_UNITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_2_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_MMHUB__RSMU_SEC_TLVL_MASK_SET1_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_MMHUB__RSMU_SEC_RW_MASK_SET1_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_MMHUB__RSMU_SEC_VF_MASK_SET1_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_2_MMHUB
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_MMHUB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_MMHUB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_3_MMHUB
#define	\
RSMU_SEC_START_ADDR_GROUP_3_MMHUB__RSMU_SEC_START_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_3_MMHUB
#define	\
RSMU_SEC_END_ADDR_GROUP_3_MMHUB__RSMU_SEC_END_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_3_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_3_MMHUB__RSMU_SEC_INITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_3_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_3_MMHUB__RSMU_SEC_UNITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_3_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_MMHUB__RSMU_SEC_TLVL_MASK_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_MMHUB__RSMU_SEC_RW_MASK_SET0_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_MMHUB__RSMU_SEC_VF_MASK_SET0_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_3_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_3_MMHUB__RSMU_SEC_INITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_3_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_3_MMHUB__RSMU_SEC_UNITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_3_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_MMHUB__RSMU_SEC_TLVL_MASK_SET1_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_MMHUB__RSMU_SEC_RW_MASK_SET1_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_MMHUB__RSMU_SEC_VF_MASK_SET1_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_3_MMHUB
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_MMHUB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_MMHUB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_4_MMHUB
#define	\
RSMU_SEC_START_ADDR_GROUP_4_MMHUB__RSMU_SEC_START_ADDR_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_4_MMHUB
#define	\
RSMU_SEC_END_ADDR_GROUP_4_MMHUB__RSMU_SEC_END_ADDR_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_4_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_4_MMHUB__RSMU_SEC_INITID_MASK_SET0_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_4_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_4_MMHUB__RSMU_SEC_UNITID_MASK_SET0_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_4_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_MMHUB__RSMU_SEC_TLVL_MASK_SET0_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_MMHUB__RSMU_SEC_RW_MASK_SET0_GROUP_4__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_MMHUB__RSMU_SEC_VF_MASK_SET0_GROUP_4__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_4_MMHUB
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_4_MMHUB__RSMU_SEC_INITID_MASK_SET1_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_4_MMHUB
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_4_MMHUB__RSMU_SEC_UNITID_MASK_SET1_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_4_MMHUB
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_MMHUB__RSMU_SEC_TLVL_MASK_SET1_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_MMHUB__RSMU_SEC_RW_MASK_SET1_GROUP_4__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_MMHUB__RSMU_SEC_VF_MASK_SET1_GROUP_4__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_4_MMHUB
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_MMHUB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_MMHUB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_4__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_4__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_MMHUB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_4__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_MMHUB
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_MMHUB__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_MMHUB__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_MMHUB__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_MMHUB__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_MMHUB__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_MMHUB
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_MMHUB__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_MMHUB
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_MMHUB__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_ATHUB
#define	\
RSMU_HCID_ATHUB__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_ATHUB__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_ATHUB__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_ATHUB__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_ATHUB
#define	\
RSMU_SIID_ATHUB__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_ATHUB__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_ATHUB__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_ATHUB__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_ATHUB
#define	\
RSMU_DBG_MUX_CONTROL_ATHUB__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_ATHUB
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_ATHUB__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_ATHUB
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_ATHUB__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_ATHUB
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_ATHUB__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_ATHUB
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_ATHUB__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_ATHUB
#define	\
RSMU_SOFT_RESETB_ATHUB__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_ATHUB__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_ATHUB__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_ATHUB
#define	\
RSMU_PGFSM_CONTROL_ATHUB__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_ATHUB__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_ATHUB__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_ATHUB__RSMU_PGFSM_SELECT__SHIFT \
0x00000008

// RSMU_PGFSM_WR_DATA_ATHUB
#define	\
RSMU_PGFSM_WR_DATA_ATHUB__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_ATHUB
#define	\
RSMU_PGFSM_RD_DATA_ATHUB__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_ATHUB
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ATHUB__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ATHUB__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ATHUB__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ATHUB__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ATHUB__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_ATHUB
#define	\
RSMU_IP_MASTER_STATUS_ATHUB__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_ATHUB__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_ATHUB
#define	\
RSMU_GPUREG_SCRATCH_REG_0_ATHUB__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_ATHUB
#define	\
RSMU_GPUREG_SCRATCH_REG_1_ATHUB__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_ATHUB
#define	\
RSMU_COLD_RESETB_ATHUB__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_ATHUB
#define	\
RSMU_HARD_RESETB_ATHUB__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_ATHUB__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_ATHUB__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_ATHUB
#define	\
RSMU_MEM_POWER_CTRL_ATHUB__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_ATHUB__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_ATHUB__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_ATHUB__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_ATHUB__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_ATHUB__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_ATHUB__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_SMS_FUSE_CFG_ATHUB
#define	\
RSMU_SMS_FUSE_CFG_ATHUB__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_ATHUB__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_ATHUB__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_ATHUB
#define	\
RSMU_SMS_FUSE_ADDR_BASE_ATHUB__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_ATHUB
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ATHUB__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ATHUB__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ATHUB__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ATHUB__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_ATHUB
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_ATHUB__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_ATHUB
#define	\
RSMU_CAC_LKG_WEIGHT_0_ATHUB__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_ATHUB__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_ATHUB
#define	\
RSMU_CAC_LKG_ACC_0_ATHUB__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_ATHUB
#define	\
RSMU_CAC_CONTROL_ATHUB__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_ATHUB__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_DPM_CONTROL_ATHUB
#define	\
RSMU_DPM_CONTROL_ATHUB__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_ATHUB__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_ATHUB__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_ATHUB
#define	\
RSMU_DPM_ACC_ATHUB__RSMU_DPM_ACC__SHIFT \
	0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_ATHUB
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_ATHUB__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_ATHUB
#define	\
RSMU_HARD_RESETB_DELAY_ATHUB__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_ATHUB
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_ATHUB__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_ATHUB
#define	\
RSMU_VF_ENABLE_ATHUB__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_ATHUB
#define	\
RSMU_MGCG_CONTROL_ATHUB__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_ATHUB__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_ATHUB__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_ATHUB__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_ATHUB__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_ATHUB__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_ATHUB__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_ATHUB__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_ATHUB__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_ATHUB__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_ATHUB__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_ATHUB
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_ATHUB__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_ATHUB
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_ATHUB__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_ATHUB__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_ATHUB
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ATHUB__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ATHUB__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ATHUB__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ATHUB__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ATHUB__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ATHUB__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_ATHUB
#define	\
RSMU_MASTER_ERROR_COUNTER_ATHUB__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_ATHUB__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_ATHUB__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_ATHUB__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_ATHUB
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_ATHUB__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_ATHUB
#define	\
RSMU_RESET_TIMEOUT_CONTROL_ATHUB__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_ATHUB__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_ATHUB
#define	\
RSMU_SLAVE_ERROR_COUNTER_ATHUB__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_ATHUB
#define	\
RSMU_AEB_LOCK_0_ATHUB__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_ATHUB
#define	\
RSMU_AEB_LOCK_1_ATHUB__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_ATHUB
#define	\
RSMU_AEB_OVERRIDE_0_ATHUB__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_ATHUB
#define	\
RSMU_AEB_OVERRIDE_1_ATHUB__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_ATHUB
#define	\
RSMU_SEC_INTR_ENABLE_ATHUB__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_ATHUB
#define	\
RSMU_SEC_INTR_TARGET_ADDR_ATHUB__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_ATHUB
#define	\
RSMU_SEC_INTR_CONFIG_ATHUB__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_ATHUB
#define	\
RSMU_SEC_INTR_STATUS_ATHUB__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_ATHUB
#define	\
RSMU_SEC_INTR_PENDING_ATHUB__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_ATHUB
#define	\
RSMU_SEC_INTR_TYPE_ATHUB__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_ATHUB
#define	\
RSMU_SEC_INTR_INTERCEPT_ATHUB__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_ATHUB__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_ATHUB
#define	\
RSMU_SEC_INTR_CLEAR_ATHUB__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_ATHUB
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_ATHUB__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ATHUB
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ATHUB__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_ATHUB
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ATHUB__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ATHUB__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ATHUB__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ATHUB__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ATHUB
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ATHUB__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ATHUB
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ATHUB__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ATHUB
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ATHUB__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ATHUB__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ATHUB__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ATHUB
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ATHUB__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ATHUB
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ATHUB__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ATHUB
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ATHUB__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ATHUB__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ATHUB__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ATHUB
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ATHUB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ATHUB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ATHUB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ATHUB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_ATHUB
#define	\
RSMU_SEC_START_ADDR_GROUP_0_ATHUB__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_ATHUB
#define	\
RSMU_SEC_END_ADDR_GROUP_0_ATHUB__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_ATHUB
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_ATHUB__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_ATHUB
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_ATHUB__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_ATHUB
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ATHUB__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ATHUB__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ATHUB__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_ATHUB
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_ATHUB__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_ATHUB
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_ATHUB__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_ATHUB
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ATHUB__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ATHUB__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ATHUB__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_ATHUB
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ATHUB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ATHUB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ATHUB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ATHUB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_ATHUB
#define	\
RSMU_SEC_START_ADDR_GROUP_1_ATHUB__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_ATHUB
#define	\
RSMU_SEC_END_ADDR_GROUP_1_ATHUB__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_ATHUB
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_ATHUB__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_ATHUB
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_ATHUB__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_ATHUB
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_ATHUB__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_ATHUB__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_ATHUB__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_ATHUB
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_ATHUB__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_ATHUB
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_ATHUB__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_ATHUB
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_ATHUB__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_ATHUB__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_ATHUB__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_ATHUB
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ATHUB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ATHUB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ATHUB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ATHUB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_ATHUB
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ATHUB__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ATHUB__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ATHUB__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ATHUB__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ATHUB__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_ATHUB
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_ATHUB__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_ATHUB
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_ATHUB__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_DBGU_NBIO
#define	\
RSMU_HCID_DBGU_NBIO__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_DBGU_NBIO__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_DBGU_NBIO__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_DBGU_NBIO__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_DBGU_NBIO
#define	\
RSMU_SIID_DBGU_NBIO__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_DBGU_NBIO__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_DBGU_NBIO__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_DBGU_NBIO__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_DBGU_NBIO
#define	\
RSMU_DBG_MUX_CONTROL_DBGU_NBIO__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU_NBIO
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU_NBIO__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_DBGU_NBIO
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_DBGU_NBIO__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU_NBIO
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU_NBIO__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_DBGU_NBIO
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_DBGU_NBIO__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_NBIO
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_NBIO__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_NBIO__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_NBIO__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_NBIO__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_NBIO__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_DBGU_NBIO
#define	\
RSMU_IP_MASTER_STATUS_DBGU_NBIO__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_DBGU_NBIO__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_DBGU_NBIO
#define	\
RSMU_GPUREG_SCRATCH_REG_0_DBGU_NBIO__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_DBGU_NBIO
#define	\
RSMU_GPUREG_SCRATCH_REG_1_DBGU_NBIO__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DBGU_NBIO
#define	\
RSMU_HARD_RESETB_DBGU_NBIO__RSMU_HARD_RESETB__SHIFT \
0x00000000
#define	\
RSMU_HARD_RESETB_DBGU_NBIO__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_DBGU_NBIO__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_DBGU_NBIO
#define	\
RSMU_MEM_POWER_CTRL_DBGU_NBIO__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_DBGU_NBIO__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_DBGU_NBIO__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_DBGU_NBIO__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_DBGU_NBIO__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_DBGU_NBIO__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_DBGU_NBIO__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_DBGU_NBIO
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_ROM_READY__SHIFT \
0x00000003
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_ROM_VALID__SHIFT \
0x00000004
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_DBGU_NBIO__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_COUNTER_0_DBGU_NBIO
#define	\
RSMU_COUNTER_0_DBGU_NBIO__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_DBGU_NBIO
#define	\
RSMU_COUNTER_1_DBGU_NBIO__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_DBGU_NBIO
#define	\
RSMU_HARD_RESETB_DELAY_DBGU_NBIO__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_DBGU_NBIO
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_DBGU_NBIO__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_DBGU_NBIO
#define	\
RSMU_VF_ENABLE_DBGU_NBIO__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_DBGU_NBIO
#define	\
RSMU_MGCG_CONTROL_DBGU_NBIO__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_DBGU_NBIO__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_DBGU_NBIO__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_DBGU_NBIO__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_DBGU_NBIO__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_DBGU_NBIO__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_DBGU_NBIO__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_DBGU_NBIO__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_DBGU_NBIO__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_DBGU_NBIO__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_DBGU_NBIO__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_DBGU_NBIO
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_DBGU_NBIO__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU_NBIO
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU_NBIO__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU_NBIO__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_DBGU_NBIO
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_NBIO__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_NBIO__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_NBIO__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_NBIO__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_NBIO__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_NBIO__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_DBGU_NBIO
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU_NBIO__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU_NBIO__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU_NBIO__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU_NBIO__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_DBGU_NBIO
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_DBGU_NBIO__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_DBGU_NBIO
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DBGU_NBIO__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DBGU_NBIO__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_DBGU_NBIO
#define	\
RSMU_SLAVE_ERROR_COUNTER_DBGU_NBIO__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_DBGU_NBIO
#define	\
RSMU_AEB_LOCK_0_DBGU_NBIO__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_DBGU_NBIO
#define	\
RSMU_AEB_LOCK_1_DBGU_NBIO__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_DBGU_NBIO
#define	\
RSMU_AEB_OVERRIDE_0_DBGU_NBIO__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_DBGU_NBIO
#define	\
RSMU_AEB_OVERRIDE_1_DBGU_NBIO__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_DBGU_NBIO
#define	\
RSMU_SEC_INTR_ENABLE_DBGU_NBIO__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_DBGU_NBIO
#define	\
RSMU_SEC_INTR_TARGET_ADDR_DBGU_NBIO__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_DBGU_NBIO
#define	\
RSMU_SEC_INTR_CONFIG_DBGU_NBIO__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_DBGU_NBIO
#define	\
RSMU_SEC_INTR_STATUS_DBGU_NBIO__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_DBGU_NBIO
#define	\
RSMU_SEC_INTR_PENDING_DBGU_NBIO__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_DBGU_NBIO
#define	\
RSMU_SEC_INTR_TYPE_DBGU_NBIO__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_DBGU_NBIO
#define	\
RSMU_SEC_INTR_INTERCEPT_DBGU_NBIO__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_DBGU_NBIO__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_DBGU_NBIO
#define	\
RSMU_SEC_INTR_CLEAR_DBGU_NBIO__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU_NBIO
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU_NBIO__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU_NBIO
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU_NBIO__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_NBIO
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_NBIO__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_NBIO__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_NBIO__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_NBIO__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU_NBIO
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU_NBIO
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU_NBIO
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU_NBIO
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU_NBIO
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU_NBIO
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_NBIO
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_NBIO__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_NBIO
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_NBIO__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_NBIO__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_NBIO__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_NBIO__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_NBIO__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_DBGU_NBIO
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_DBGU_NBIO__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_DBGU_NBIO
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_DBGU_NBIO__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_DFX
#define	\
RSMU_HCID_DFX__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_DFX__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_DFX__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_DFX__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_DFX
#define	\
RSMU_SIID_DFX__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_DFX__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_DFX__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_DFX__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_DFX
#define	\
RSMU_DBG_MUX_CONTROL_DFX__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_DFX
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_DFX__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_DFX
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_DFX__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_DFX
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_DFX__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_DFX
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_DFX__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_DFX
#define	\
RSMU_SOFT_RESETB_DFX__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_DFX__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_DFX__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_TIMEOUT_ERROR_LOG_REG_DFX
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DFX__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DFX__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DFX__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DFX__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DFX__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_DFX
#define	\
RSMU_IP_MASTER_STATUS_DFX__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_DFX__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_DFX
#define	\
RSMU_GPUREG_SCRATCH_REG_0_DFX__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_DFX
#define	\
RSMU_GPUREG_SCRATCH_REG_1_DFX__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DFX
#define	\
RSMU_HARD_RESETB_DFX__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_DFX__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_DFX__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_DFX
#define	\
RSMU_PUB_FUSE_ADDR_DFX__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_DFX__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_DFX
#define	\
RSMU_SEC_FUSE_ADDR_DFX__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_DFX__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_DFX
#define	\
RSMU_MEM_POWER_CTRL_DFX__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_DFX__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_DFX__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_DFX__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_DFX__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_DFX__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_DFX__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_DFX
#define	\
RSMU_MP0_STRAPRX_ADDR_DFX__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_DFX
#define	\
RSMU_MP0_STRAPRX_DATA_DFX__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_STRAP_CONTROL_DFX
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_DFX__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_HARD_RESETB_DELAY_DFX
#define	\
RSMU_HARD_RESETB_DELAY_DFX__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_DFX
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_DFX__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_DFX
#define	\
RSMU_VF_ENABLE_DFX__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_DFX
#define	\
RSMU_MGCG_CONTROL_DFX__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_DFX__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_DFX__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_DFX__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_DFX__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_DFX__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_DFX__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_DFX__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_DFX__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_DFX__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_DFX__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_DFX
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_DFX__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_DFX
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DFX__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DFX__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_DFX
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_DFX
#define	\
RSMU_MASTER_ERROR_COUNTER_DFX__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_DFX__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_DFX__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_DFX__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_DFX
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_DFX__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_DFX
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DFX__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DFX__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_DFX
#define	\
RSMU_SLAVE_ERROR_COUNTER_DFX__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_DFX
#define	\
RSMU_AEB_LOCK_0_DFX__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_DFX
#define	\
RSMU_AEB_LOCK_1_DFX__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_DFX
#define	\
RSMU_AEB_OVERRIDE_0_DFX__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_DFX
#define	\
RSMU_AEB_OVERRIDE_1_DFX__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_DFX
#define	\
RSMU_SEC_INTR_ENABLE_DFX__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_DFX
#define	\
RSMU_SEC_INTR_TARGET_ADDR_DFX__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_DFX
#define	\
RSMU_SEC_INTR_CONFIG_DFX__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_DFX
#define	\
RSMU_SEC_INTR_STATUS_DFX__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_DFX
#define	\
RSMU_SEC_INTR_PENDING_DFX__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_DFX
#define	\
RSMU_SEC_INTR_TYPE_DFX__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_DFX
#define	\
RSMU_SEC_INTR_INTERCEPT_DFX__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_DFX__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_DFX
#define	\
RSMU_SEC_INTR_CLEAR_DFX__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DFX
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DFX__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_DFX
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DFX__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DFX__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DFX__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DFX__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DFX
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DFX__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DFX
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DFX__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DFX
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DFX__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DFX__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DFX__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DFX
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DFX__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DFX
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DFX__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DFX
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DFX__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DFX__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DFX__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_DFX
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_DFX__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_DFX
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_DFX__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_IP_DFX
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_IP_DFX__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT \
0x00000000
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_IP_DFX__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT \
0x00000018

// RSMU_HCID_DBGU0
#define	\
RSMU_HCID_DBGU0__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_DBGU0__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_DBGU0__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_DBGU0__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_DBGU0
#define	\
RSMU_SIID_DBGU0__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_DBGU0__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_DBGU0__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_DBGU0__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_DBGU0
#define	\
RSMU_DBG_MUX_CONTROL_DBGU0__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU0
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU0__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_DBGU0
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_DBGU0__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU0
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU0__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_DBGU0
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_DBGU0__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_DBGU0
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU0__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU0__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU0__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU0__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU0__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_DBGU0
#define	\
RSMU_IP_MASTER_STATUS_DBGU0__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_DBGU0__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_DBGU0
#define	\
RSMU_GPUREG_SCRATCH_REG_0_DBGU0__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_DBGU0
#define	\
RSMU_GPUREG_SCRATCH_REG_1_DBGU0__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DBGU0
#define	\
RSMU_HARD_RESETB_DBGU0__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_DBGU0__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_DBGU0__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_DBGU0
#define	\
RSMU_MEM_POWER_CTRL_DBGU0__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_DBGU0__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_DBGU0__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_DBGU0__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_DBGU0__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_DBGU0__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_DBGU0__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_DBGU0
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_DBGU0__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_COUNTER_0_DBGU0
#define	\
RSMU_COUNTER_0_DBGU0__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_DBGU0
#define	\
RSMU_COUNTER_1_DBGU0__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_DBGU0
#define	\
RSMU_HARD_RESETB_DELAY_DBGU0__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_DBGU0
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_DBGU0__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_DBGU0
#define	\
RSMU_VF_ENABLE_DBGU0__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_DBGU0
#define	\
RSMU_MGCG_CONTROL_DBGU0__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_DBGU0__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_DBGU0__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_DBGU0__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_DBGU0__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_DBGU0__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_DBGU0__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_DBGU0__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_DBGU0__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_DBGU0__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_DBGU0__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_DBGU0
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_DBGU0__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU0
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU0__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU0__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_DBGU0
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU0__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU0__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU0__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU0__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU0__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU0__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_DBGU0
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU0__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU0__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU0__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU0__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_DBGU0
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_DBGU0__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_DBGU0
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DBGU0__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DBGU0__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_DBGU0
#define	\
RSMU_SLAVE_ERROR_COUNTER_DBGU0__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_DBGU0
#define	\
RSMU_AEB_LOCK_0_DBGU0__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_DBGU0
#define	\
RSMU_AEB_LOCK_1_DBGU0__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_DBGU0
#define	\
RSMU_AEB_OVERRIDE_0_DBGU0__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_DBGU0
#define	\
RSMU_AEB_OVERRIDE_1_DBGU0__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_DBGU0
#define	\
RSMU_SEC_INTR_ENABLE_DBGU0__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_DBGU0
#define	\
RSMU_SEC_INTR_TARGET_ADDR_DBGU0__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_DBGU0
#define	\
RSMU_SEC_INTR_CONFIG_DBGU0__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_DBGU0
#define	\
RSMU_SEC_INTR_STATUS_DBGU0__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_DBGU0
#define	\
RSMU_SEC_INTR_PENDING_DBGU0__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_DBGU0
#define	\
RSMU_SEC_INTR_TYPE_DBGU0__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_DBGU0
#define	\
RSMU_SEC_INTR_INTERCEPT_DBGU0__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_DBGU0__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_DBGU0
#define	\
RSMU_SEC_INTR_CLEAR_DBGU0__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU0
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU0__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU0
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU0__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU0
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU0__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU0__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU0__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU0__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU0
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU0__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU0
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU0__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU0
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU0__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU0__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU0__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU0
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU0__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU0
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU0__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU0
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU0__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU0__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU0__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU0
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU0__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU0__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU0__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU0__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU0
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU0__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU0__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU0__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU0__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU0__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_DBGU0
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_DBGU0__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_DBGU0
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_DBGU0__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_DBGU1
#define	\
RSMU_HCID_DBGU1__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_DBGU1__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_DBGU1__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_DBGU1__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_DBGU1
#define	\
RSMU_SIID_DBGU1__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_DBGU1__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_DBGU1__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_DBGU1__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_DBGU1
#define	\
RSMU_DBG_MUX_CONTROL_DBGU1__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU1
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU1__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_DBGU1
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_DBGU1__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU1
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU1__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_DBGU1
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_DBGU1__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_DBGU1
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU1__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU1__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU1__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU1__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU1__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_DBGU1
#define	\
RSMU_IP_MASTER_STATUS_DBGU1__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_DBGU1__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_DBGU1
#define	\
RSMU_GPUREG_SCRATCH_REG_0_DBGU1__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_DBGU1
#define	\
RSMU_GPUREG_SCRATCH_REG_1_DBGU1__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DBGU1
#define	\
RSMU_HARD_RESETB_DBGU1__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_DBGU1__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_DBGU1__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_DBGU1
#define	\
RSMU_MEM_POWER_CTRL_DBGU1__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_DBGU1__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_DBGU1__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_DBGU1__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_DBGU1__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_DBGU1__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_DBGU1__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_DBGU1
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_DBGU1__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_COUNTER_0_DBGU1
#define	\
RSMU_COUNTER_0_DBGU1__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_DBGU1
#define	\
RSMU_COUNTER_1_DBGU1__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_DBGU1
#define	\
RSMU_HARD_RESETB_DELAY_DBGU1__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_DBGU1
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_DBGU1__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_DBGU1
#define	\
RSMU_VF_ENABLE_DBGU1__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_DBGU1
#define	\
RSMU_MGCG_CONTROL_DBGU1__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_DBGU1__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_DBGU1__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_DBGU1__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_DBGU1__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_DBGU1__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_DBGU1__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_DBGU1__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_DBGU1__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_DBGU1__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_DBGU1__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_DBGU1
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_DBGU1__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU1
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU1__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU1__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_DBGU1
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU1__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU1__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU1__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU1__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU1__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU1__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_DBGU1
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU1__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU1__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU1__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU1__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_DBGU1
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_DBGU1__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_DBGU1
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DBGU1__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DBGU1__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_DBGU1
#define	\
RSMU_SLAVE_ERROR_COUNTER_DBGU1__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_DBGU1
#define	\
RSMU_AEB_LOCK_0_DBGU1__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_DBGU1
#define	\
RSMU_AEB_LOCK_1_DBGU1__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_DBGU1
#define	\
RSMU_AEB_OVERRIDE_0_DBGU1__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_DBGU1
#define	\
RSMU_AEB_OVERRIDE_1_DBGU1__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_DBGU1
#define	\
RSMU_SEC_INTR_ENABLE_DBGU1__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_DBGU1
#define	\
RSMU_SEC_INTR_TARGET_ADDR_DBGU1__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_DBGU1
#define	\
RSMU_SEC_INTR_CONFIG_DBGU1__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_DBGU1
#define	\
RSMU_SEC_INTR_STATUS_DBGU1__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_DBGU1
#define	\
RSMU_SEC_INTR_PENDING_DBGU1__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_DBGU1
#define	\
RSMU_SEC_INTR_TYPE_DBGU1__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_DBGU1
#define	\
RSMU_SEC_INTR_INTERCEPT_DBGU1__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_DBGU1__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_DBGU1
#define	\
RSMU_SEC_INTR_CLEAR_DBGU1__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU1
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU1__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU1
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU1__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU1
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU1__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU1__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU1__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU1__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU1
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU1__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU1
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU1__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU1
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU1__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU1__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU1__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU1
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU1__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU1
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU1__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU1
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU1__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU1__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU1__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU1
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU1__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU1__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU1__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU1__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU1
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU1__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU1__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU1__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU1__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU1__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_DBGU1
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_DBGU1__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_DBGU1
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_DBGU1__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_DBGU_IO
#define	\
RSMU_HCID_DBGU_IO__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_DBGU_IO__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_DBGU_IO__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_DBGU_IO__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_DBGU_IO
#define	\
RSMU_SIID_DBGU_IO__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_DBGU_IO__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_DBGU_IO__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_DBGU_IO__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_DBGU_IO
#define	\
RSMU_DBG_MUX_CONTROL_DBGU_IO__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU_IO
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU_IO__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_DBGU_IO
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_DBGU_IO__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU_IO
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU_IO__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_DBGU_IO
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_DBGU_IO__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_IO
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_IO__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_IO__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_IO__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_IO__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DBGU_IO__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_DBGU_IO
#define	\
RSMU_IP_MASTER_STATUS_DBGU_IO__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_DBGU_IO__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_DBGU_IO
#define	\
RSMU_GPUREG_SCRATCH_REG_0_DBGU_IO__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_DBGU_IO
#define	\
RSMU_GPUREG_SCRATCH_REG_1_DBGU_IO__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DBGU_IO
#define	\
RSMU_HARD_RESETB_DBGU_IO__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_DBGU_IO__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_DBGU_IO__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_DBGU_IO
#define	\
RSMU_MEM_POWER_CTRL_DBGU_IO__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_DBGU_IO__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_DBGU_IO__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_DBGU_IO__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_DBGU_IO__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_DBGU_IO__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_DBGU_IO__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_DBGU_IO
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_DBGU_IO__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_COUNTER_0_DBGU_IO
#define	\
RSMU_COUNTER_0_DBGU_IO__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_DBGU_IO
#define	\
RSMU_COUNTER_1_DBGU_IO__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_DBGU_IO
#define	\
RSMU_HARD_RESETB_DELAY_DBGU_IO__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_DBGU_IO
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_DBGU_IO__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_DBGU_IO
#define	\
RSMU_VF_ENABLE_DBGU_IO__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_DBGU_IO
#define	\
RSMU_MGCG_CONTROL_DBGU_IO__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_DBGU_IO__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_DBGU_IO__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_DBGU_IO__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_DBGU_IO__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_DBGU_IO__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_DBGU_IO__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_DBGU_IO__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_DBGU_IO__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_DBGU_IO__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_DBGU_IO__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_DBGU_IO
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_DBGU_IO__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU_IO
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU_IO__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DBGU_IO__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_DBGU_IO
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_IO__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_IO__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_IO__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_IO__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_IO__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DBGU_IO__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_DBGU_IO
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU_IO__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU_IO__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU_IO__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_DBGU_IO__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_DBGU_IO
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_DBGU_IO__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_DBGU_IO
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DBGU_IO__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DBGU_IO__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_DBGU_IO
#define	\
RSMU_SLAVE_ERROR_COUNTER_DBGU_IO__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_DBGU_IO
#define	\
RSMU_AEB_LOCK_0_DBGU_IO__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_DBGU_IO
#define	\
RSMU_AEB_LOCK_1_DBGU_IO__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_DBGU_IO
#define	\
RSMU_AEB_OVERRIDE_0_DBGU_IO__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_DBGU_IO
#define	\
RSMU_AEB_OVERRIDE_1_DBGU_IO__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_DBGU_IO
#define	\
RSMU_SEC_INTR_ENABLE_DBGU_IO__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_DBGU_IO
#define	\
RSMU_SEC_INTR_TARGET_ADDR_DBGU_IO__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_DBGU_IO
#define	\
RSMU_SEC_INTR_CONFIG_DBGU_IO__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_DBGU_IO
#define	\
RSMU_SEC_INTR_STATUS_DBGU_IO__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_DBGU_IO
#define	\
RSMU_SEC_INTR_PENDING_DBGU_IO__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_DBGU_IO
#define	\
RSMU_SEC_INTR_TYPE_DBGU_IO__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_DBGU_IO
#define	\
RSMU_SEC_INTR_INTERCEPT_DBGU_IO__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_DBGU_IO__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_DBGU_IO
#define	\
RSMU_SEC_INTR_CLEAR_DBGU_IO__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU_IO
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU_IO__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU_IO
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU_IO__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_IO
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_IO__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_IO__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_IO__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_IO__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU_IO
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU_IO
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU_IO
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU_IO
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU_IO
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU_IO
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_IO
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_IO__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_IO
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_IO__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_IO__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_IO__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_IO__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_IO__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_DBGU_IO
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_DBGU_IO__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_DBGU_IO
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_DBGU_IO__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_OSSSYS
#define	\
RSMU_HCID_OSSSYS__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_OSSSYS__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_OSSSYS__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_OSSSYS__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_OSSSYS
#define	\
RSMU_SIID_OSSSYS__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_OSSSYS__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_OSSSYS__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_OSSSYS__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_OSSSYS
#define	\
RSMU_DBG_MUX_CONTROL_OSSSYS__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_OSSSYS
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_OSSSYS__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_OSSSYS
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_OSSSYS__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_OSSSYS
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_OSSSYS__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_OSSSYS
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_OSSSYS__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_OSSSYS
#define	\
RSMU_SOFT_RESETB_OSSSYS__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_OSSSYS__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_OSSSYS__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_TIMEOUT_ERROR_LOG_REG_OSSSYS
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_OSSSYS__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_OSSSYS__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_OSSSYS__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_OSSSYS__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_OSSSYS__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_OSSSYS
#define	\
RSMU_IP_MASTER_STATUS_OSSSYS__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_OSSSYS__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_OSSSYS
#define	\
RSMU_GPUREG_SCRATCH_REG_0_OSSSYS__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_OSSSYS
#define	\
RSMU_GPUREG_SCRATCH_REG_1_OSSSYS__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_HARD_RESETB_OSSSYS
#define	\
RSMU_HARD_RESETB_OSSSYS__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_OSSSYS__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_OSSSYS__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_OSSSYS
#define	\
RSMU_PUB_FUSE_ADDR_OSSSYS__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_OSSSYS__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_OSSSYS
#define	\
RSMU_SEC_FUSE_ADDR_OSSSYS__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_OSSSYS__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_OSSSYS
#define	\
RSMU_MEM_POWER_CTRL_OSSSYS__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_OSSSYS__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_OSSSYS__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_OSSSYS__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_OSSSYS__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_OSSSYS__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_OSSSYS__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_OSSSYS
#define	\
RSMU_MP0_STRAPRX_ADDR_OSSSYS__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_OSSSYS
#define	\
RSMU_MP0_STRAPRX_DATA_OSSSYS__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_OSSSYS
#define	\
RSMU_SMS_FUSE_CFG_OSSSYS__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_OSSSYS__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_OSSSYS__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_OSSSYS
#define	\
RSMU_SMS_FUSE_ADDR_BASE_OSSSYS__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_OSSSYS
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_OSSSYS__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_OSSSYS__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_OSSSYS__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_OSSSYS__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_OSSSYS
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_OSSSYS__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_DPM_CONTROL_OSSSYS
#define	\
RSMU_DPM_CONTROL_OSSSYS__RSMU_DPM_ACC_RESET__SHIFT \
0x00000000
#define	\
RSMU_DPM_CONTROL_OSSSYS__RSMU_DPM_ACC_START__SHIFT \
0x00000001
#define	\
RSMU_DPM_CONTROL_OSSSYS__RSMU_DPM_BUSY_MASK__SHIFT \
0x00000002

// RSMU_DPM_ACC_OSSSYS
#define	\
RSMU_DPM_ACC_OSSSYS__RSMU_DPM_ACC__SHIFT \
	0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_OSSSYS
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_OSSSYS__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_COUNTER_0_OSSSYS
#define	\
RSMU_COUNTER_0_OSSSYS__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_OSSSYS
#define	\
RSMU_COUNTER_1_OSSSYS__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_OSSSYS
#define	\
RSMU_HARD_RESETB_DELAY_OSSSYS__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_OSSSYS
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_OSSSYS__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_OSSSYS
#define	\
RSMU_VF_ENABLE_OSSSYS__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_OSSSYS
#define	\
RSMU_MGCG_CONTROL_OSSSYS__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_OSSSYS__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_OSSSYS__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_OSSSYS__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_OSSSYS__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_OSSSYS__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_OSSSYS__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_OSSSYS__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_OSSSYS__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_OSSSYS__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_OSSSYS__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_OSSSYS
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_OSSSYS__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_OSSSYS
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_OSSSYS__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_OSSSYS__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_OSSSYS
#define	\
RSMU_AXI_MASTER_QOS_CNTL_OSSSYS__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_OSSSYS__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_OSSSYS__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_OSSSYS__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_OSSSYS__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_OSSSYS__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_OSSSYS
#define	\
RSMU_MASTER_ERROR_COUNTER_OSSSYS__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_OSSSYS__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_OSSSYS__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_OSSSYS__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_OSSSYS
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_OSSSYS__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_OSSSYS
#define	\
RSMU_RESET_TIMEOUT_CONTROL_OSSSYS__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_OSSSYS__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_OSSSYS
#define	\
RSMU_SLAVE_ERROR_COUNTER_OSSSYS__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_OSSSYS
#define	\
RSMU_AEB_LOCK_0_OSSSYS__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_OSSSYS
#define	\
RSMU_AEB_LOCK_1_OSSSYS__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_OSSSYS
#define	\
RSMU_AEB_OVERRIDE_0_OSSSYS__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_OSSSYS
#define	\
RSMU_AEB_OVERRIDE_1_OSSSYS__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_OSSSYS
#define	\
RSMU_SEC_INTR_ENABLE_OSSSYS__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_OSSSYS
#define	\
RSMU_SEC_INTR_TARGET_ADDR_OSSSYS__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_OSSSYS
#define	\
RSMU_SEC_INTR_CONFIG_OSSSYS__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_OSSSYS
#define	\
RSMU_SEC_INTR_STATUS_OSSSYS__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_OSSSYS
#define	\
RSMU_SEC_INTR_PENDING_OSSSYS__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_OSSSYS
#define	\
RSMU_SEC_INTR_TYPE_OSSSYS__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_OSSSYS
#define	\
RSMU_SEC_INTR_INTERCEPT_OSSSYS__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_OSSSYS__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_OSSSYS
#define	\
RSMU_SEC_INTR_CLEAR_OSSSYS__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_OSSSYS
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_OSSSYS__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_1_OSSSYS
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_1_OSSSYS__RSMU_SEC_MASTER_TRUST_LEVEL_1__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_OSSSYS
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_OSSSYS__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_OSSSYS
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_OSSSYS__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_OSSSYS__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_OSSSYS__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_OSSSYS__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_OSSSYS
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_OSSSYS__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_OSSSYS
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_OSSSYS__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_OSSSYS
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_OSSSYS__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_OSSSYS__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_OSSSYS__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_OSSSYS
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_OSSSYS__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_OSSSYS
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_OSSSYS__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_OSSSYS
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_OSSSYS__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_OSSSYS__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_OSSSYS__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_OSSSYS
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_OSSSYS__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_OSSSYS__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_OSSSYS__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_OSSSYS__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_OSSSYS
#define	\
RSMU_SEC_START_ADDR_GROUP_0_OSSSYS__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_OSSSYS
#define	\
RSMU_SEC_END_ADDR_GROUP_0_OSSSYS__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_OSSSYS
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_OSSSYS__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_OSSSYS
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_OSSSYS__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_OSSSYS
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_OSSSYS__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_OSSSYS__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_OSSSYS__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_OSSSYS
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_OSSSYS__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_OSSSYS
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_OSSSYS__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_OSSSYS
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_OSSSYS__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_OSSSYS__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_OSSSYS__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_OSSSYS
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_OSSSYS__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_OSSSYS__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_OSSSYS__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_OSSSYS__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_OSSSYS
#define	\
RSMU_SEC_START_ADDR_GROUP_1_OSSSYS__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_OSSSYS
#define	\
RSMU_SEC_END_ADDR_GROUP_1_OSSSYS__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_OSSSYS
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_OSSSYS__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_OSSSYS
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_OSSSYS__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_OSSSYS
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_OSSSYS__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_OSSSYS__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_OSSSYS__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_OSSSYS
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_OSSSYS__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_OSSSYS
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_OSSSYS__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_OSSSYS
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_OSSSYS__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_OSSSYS__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_OSSSYS__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_OSSSYS
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_OSSSYS__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_OSSSYS__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_OSSSYS__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_OSSSYS__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_OSSSYS
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_OSSSYS__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_OSSSYS__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_OSSSYS__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_OSSSYS__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_OSSSYS__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_OSSSYS
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_OSSSYS__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_OSSSYS
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_OSSSYS__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_HDP
#define	\
RSMU_HCID_HDP__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_HDP__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_HDP__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_HDP__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_HDP
#define	\
RSMU_SIID_HDP__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_HDP__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_HDP__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_HDP__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_HDP
#define	\
RSMU_DBG_MUX_CONTROL_HDP__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_HDP
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_HDP__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_HDP
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_HDP__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_HDP
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_HDP__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_HDP
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_HDP__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_HDP
#define	\
RSMU_SOFT_RESETB_HDP__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_HDP__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_HDP__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_TIMEOUT_ERROR_LOG_REG_HDP
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_HDP__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_HDP__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_HDP__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_HDP__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_HDP__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_HDP
#define	\
RSMU_IP_MASTER_STATUS_HDP__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_HDP__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_HDP
#define	\
RSMU_GPUREG_SCRATCH_REG_0_HDP__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_HDP
#define	\
RSMU_GPUREG_SCRATCH_REG_1_HDP__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_HARD_RESETB_HDP
#define	\
RSMU_HARD_RESETB_HDP__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_HDP__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_HDP__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_HDP
#define	\
RSMU_MEM_POWER_CTRL_HDP__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_HDP__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_HDP__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_HDP__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_HDP__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_HDP__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_HDP__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_HDP
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_HDP__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_DPM_CONTROL_HDP
#define	\
RSMU_DPM_CONTROL_HDP__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_HDP__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_HDP__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_HDP
#define	\
RSMU_DPM_ACC_HDP__RSMU_DPM_ACC__SHIFT \
		0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_HDP
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_HDP__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_HDP
#define	\
RSMU_HARD_RESETB_DELAY_HDP__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_HDP
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_HDP__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_HDP
#define	\
RSMU_VF_ENABLE_HDP__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_HDP
#define	\
RSMU_MGCG_CONTROL_HDP__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_HDP__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_HDP__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_HDP__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_HDP__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_HDP__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_HDP__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_HDP__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_HDP__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_HDP__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_HDP__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_HDP
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_HDP__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_HDP
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_HDP__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_HDP__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_HDP
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDP__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDP__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDP__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDP__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDP__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_HDP__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_HDP
#define	\
RSMU_MASTER_ERROR_COUNTER_HDP__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_HDP__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_HDP__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_HDP__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_HDP
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_HDP__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_HDP
#define	\
RSMU_RESET_TIMEOUT_CONTROL_HDP__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_HDP__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_HDP
#define	\
RSMU_SLAVE_ERROR_COUNTER_HDP__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_HDP
#define	\
RSMU_AEB_LOCK_0_HDP__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_HDP
#define	\
RSMU_AEB_LOCK_1_HDP__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_HDP
#define	\
RSMU_AEB_OVERRIDE_0_HDP__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_HDP
#define	\
RSMU_AEB_OVERRIDE_1_HDP__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_HDP
#define	\
RSMU_SEC_INTR_ENABLE_HDP__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_HDP
#define	\
RSMU_SEC_INTR_TARGET_ADDR_HDP__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_HDP
#define	\
RSMU_SEC_INTR_CONFIG_HDP__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_HDP
#define	\
RSMU_SEC_INTR_STATUS_HDP__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_HDP
#define	\
RSMU_SEC_INTR_PENDING_HDP__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_HDP
#define	\
RSMU_SEC_INTR_TYPE_HDP__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_HDP
#define	\
RSMU_SEC_INTR_INTERCEPT_HDP__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_HDP__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_HDP
#define	\
RSMU_SEC_INTR_CLEAR_HDP__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_HDP
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_HDP__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_HDP
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_HDP__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_HDP
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_HDP__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_HDP__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_HDP__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_HDP__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_HDP
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_HDP__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_HDP
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_HDP__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_HDP
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_HDP__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_HDP__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_HDP__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_HDP
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_HDP__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_HDP
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_HDP__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_HDP
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_HDP__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_HDP__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_HDP__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDP
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDP__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDP__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDP__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDP__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_HDP
#define	\
RSMU_SEC_START_ADDR_GROUP_0_HDP__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_HDP
#define	\
RSMU_SEC_END_ADDR_GROUP_0_HDP__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_HDP
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_HDP__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_HDP
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_HDP__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_HDP
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_HDP__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_HDP__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_HDP__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_HDP
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_HDP__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_HDP
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_HDP__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_HDP
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_HDP__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_HDP__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_HDP__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_HDP
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_HDP__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_HDP__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_HDP__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_HDP__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_HDP
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_HDP__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_HDP__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_HDP__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_HDP__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_HDP__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_HDP
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_HDP__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_HDP
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_HDP__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_SDMA0
#define	\
RSMU_HCID_SDMA0__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_SDMA0__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_SDMA0__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_SDMA0__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_SDMA0
#define	\
RSMU_SIID_SDMA0__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_SDMA0__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_SDMA0__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_SDMA0__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_SDMA0
#define	\
RSMU_DBG_MUX_CONTROL_SDMA0__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_SDMA0
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_SDMA0__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_SDMA0
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_SDMA0__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_SDMA0
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_SDMA0__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_SDMA0
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_SDMA0__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_SDMA0
#define	\
RSMU_SOFT_RESETB_SDMA0__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_SDMA0__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_SDMA0__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_SDMA0
#define	\
RSMU_PGFSM_CONTROL_SDMA0__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_SDMA0__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_SDMA0__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_SDMA0__RSMU_PGFSM_SELECT__SHIFT \
0x00000008

// RSMU_PGFSM_WR_DATA_SDMA0
#define	\
RSMU_PGFSM_WR_DATA_SDMA0__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_SDMA0
#define	\
RSMU_PGFSM_RD_DATA_SDMA0__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_IH_CREDIT_SDMA0
#define	\
RSMU_IH_CREDIT_SDMA0__RSMU_IH_CREDIT__SHIFT \
	0x00000000

// RSMU_IH_RESET_CNTL_SDMA0
#define	\
RSMU_IH_RESET_CNTL_SDMA0__RSMU_IH_RESET__SHIFT \
	0x00000000
#define	\
RSMU_IH_RESET_CNTL_SDMA0__RSMU_IH_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_IH_RESET_CNTL_SDMA0__RSMU_IH_SOFT_RESET_ENABLE__SHIFT \
0x00000002

// RSMU_SEM_RESP_SDMA0
#define	\
RSMU_SEM_RESP_SDMA0__RSMU_SEM_RESP__SHIFT \
	0x00000000

// RSMU_SEM_RESET_CNTL_SDMA0
#define	\
RSMU_SEM_RESET_CNTL_SDMA0__RSMU_SEM_RESET__SHIFT \
	0x00000000
#define	\
RSMU_SEM_RESET_CNTL_SDMA0__RSMU_SEM_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_SEM_RESET_CNTL_SDMA0__RSMU_SEM_SOFT_RESET_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SEM_RESET_CNTL_SDMA0__RSMU_SEM_RESET_PROTECT_ENABLE__SHIFT \
0x00000003

// RSMU_TIMEOUT_ERROR_LOG_REG_SDMA0
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SDMA0__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SDMA0__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SDMA0__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SDMA0__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SDMA0__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_SDMA0
#define	\
RSMU_IP_MASTER_STATUS_SDMA0__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_SDMA0__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_SDMA0
#define	\
RSMU_GPUREG_SCRATCH_REG_0_SDMA0__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_SDMA0
#define	\
RSMU_GPUREG_SCRATCH_REG_1_SDMA0__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_SDMA0
#define	\
RSMU_COLD_RESETB_SDMA0__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_SDMA0
#define	\
RSMU_HARD_RESETB_SDMA0__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_SDMA0__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_SDMA0__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_SDMA0
#define	\
RSMU_PUB_FUSE_ADDR_SDMA0__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_SDMA0__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_SDMA0
#define	\
RSMU_SEC_FUSE_ADDR_SDMA0__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_SDMA0__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_SDMA0
#define	\
RSMU_MEM_POWER_CTRL_SDMA0__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_SDMA0__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_SDMA0__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_SDMA0__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_SDMA0__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_SDMA0__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_SDMA0__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_SDMA0
#define	\
RSMU_MP0_STRAPRX_ADDR_SDMA0__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_SDMA0
#define	\
RSMU_MP0_STRAPRX_DATA_SDMA0__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_STRAP_CONTROL_SDMA0
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_SDMA0__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_SDMA0
#define	\
RSMU_CAC_LKG_WEIGHT_0_SDMA0__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_SDMA0__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_SDMA0
#define	\
RSMU_CAC_LKG_ACC_0_SDMA0__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_SDMA0
#define	\
RSMU_CAC_CONTROL_SDMA0__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_SDMA0__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_SDMA0
#define	\
RSMU_CAC_WEIGHT_0_SDMA0__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_SDMA0__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_SDMA0
#define	\
RSMU_CAC_AGGR_LO_SDMA0__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_SDMA0
#define	\
RSMU_CAC_AGGR_HI_SDMA0__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_DPM_CONTROL_SDMA0
#define	\
RSMU_DPM_CONTROL_SDMA0__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_SDMA0__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_SDMA0__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_SDMA0
#define	\
RSMU_DPM_ACC_SDMA0__RSMU_DPM_ACC__SHIFT \
	0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_SDMA0
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_SDMA0__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_COUNTER_0_SDMA0
#define	\
RSMU_COUNTER_0_SDMA0__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_SDMA0
#define	\
RSMU_COUNTER_1_SDMA0__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_SDMA0
#define	\
RSMU_HARD_RESETB_DELAY_SDMA0__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_SDMA0
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_SDMA0__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_SDMA0
#define	\
RSMU_VF_ENABLE_SDMA0__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_SDMA0
#define	\
RSMU_MGCG_CONTROL_SDMA0__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_SDMA0__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_SDMA0__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_SDMA0__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_SDMA0__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_SDMA0__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_SDMA0__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_SDMA0__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_SDMA0__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_SDMA0__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_SDMA0__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_SDMA0
#define	\
RSMU_CAC_ACC_0_SDMA0__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_SDMA0
#define	\
RSMU_CAC_ACC_1_SDMA0__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_SDMA0
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_SDMA0__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_SDMA0
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SDMA0__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SDMA0__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_SDMA0
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SDMA0__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SDMA0__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SDMA0__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SDMA0__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SDMA0__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SDMA0__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_SDMA0
#define	\
RSMU_MASTER_ERROR_COUNTER_SDMA0__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_SDMA0__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_SDMA0__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_SDMA0__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_SDMA0
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_SDMA0__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_SDMA0
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SDMA0__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SDMA0__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_SDMA0
#define	\
RSMU_SLAVE_ERROR_COUNTER_SDMA0__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_SDMA0
#define	\
RSMU_AEB_LOCK_0_SDMA0__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_SDMA0
#define	\
RSMU_AEB_LOCK_1_SDMA0__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_SDMA0
#define	\
RSMU_AEB_OVERRIDE_0_SDMA0__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_SDMA0
#define	\
RSMU_AEB_OVERRIDE_1_SDMA0__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_SDMA0
#define	\
RSMU_SEC_INTR_ENABLE_SDMA0__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_SDMA0
#define	\
RSMU_SEC_INTR_TARGET_ADDR_SDMA0__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_SDMA0
#define	\
RSMU_SEC_INTR_CONFIG_SDMA0__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_SDMA0
#define	\
RSMU_SEC_INTR_STATUS_SDMA0__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_SDMA0
#define	\
RSMU_SEC_INTR_PENDING_SDMA0__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_SDMA0
#define	\
RSMU_SEC_INTR_TYPE_SDMA0__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_SDMA0
#define	\
RSMU_SEC_INTR_INTERCEPT_SDMA0__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_SDMA0__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_SDMA0
#define	\
RSMU_SEC_INTR_CLEAR_SDMA0__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_SDMA0
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_SDMA0__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SDMA0
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SDMA0__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_SDMA0
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SDMA0__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SDMA0__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SDMA0__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SDMA0__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SDMA0
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SDMA0__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SDMA0
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SDMA0__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SDMA0
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SDMA0__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SDMA0__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SDMA0__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SDMA0
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SDMA0__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SDMA0
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SDMA0__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SDMA0
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SDMA0__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SDMA0__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SDMA0__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SDMA0
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SDMA0__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SDMA0__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SDMA0__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SDMA0__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_SDMA0
#define	\
RSMU_SEC_START_ADDR_GROUP_0_SDMA0__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_SDMA0
#define	\
RSMU_SEC_END_ADDR_GROUP_0_SDMA0__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_SDMA0
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_SDMA0__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_SDMA0
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_SDMA0__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_SDMA0
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SDMA0__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SDMA0__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SDMA0__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_SDMA0
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_SDMA0__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_SDMA0
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_SDMA0__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_SDMA0
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SDMA0__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SDMA0__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SDMA0__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_SDMA0
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SDMA0__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SDMA0__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SDMA0__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SDMA0__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_SDMA0
#define	\
RSMU_SEC_START_ADDR_GROUP_1_SDMA0__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_SDMA0
#define	\
RSMU_SEC_END_ADDR_GROUP_1_SDMA0__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_SDMA0
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_SDMA0__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_SDMA0
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_SDMA0__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_SDMA0
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_SDMA0__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_SDMA0__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_SDMA0__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_SDMA0
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_SDMA0__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_SDMA0
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_SDMA0__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_SDMA0
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_SDMA0__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_SDMA0__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_SDMA0__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_SDMA0
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SDMA0__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SDMA0__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SDMA0__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SDMA0__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_2_SDMA0
#define	\
RSMU_SEC_START_ADDR_GROUP_2_SDMA0__RSMU_SEC_START_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_2_SDMA0
#define	\
RSMU_SEC_END_ADDR_GROUP_2_SDMA0__RSMU_SEC_END_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_2_SDMA0
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_2_SDMA0__RSMU_SEC_INITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_2_SDMA0
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_2_SDMA0__RSMU_SEC_UNITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_2_SDMA0
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_SDMA0__RSMU_SEC_TLVL_MASK_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_SDMA0__RSMU_SEC_RW_MASK_SET0_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_SDMA0__RSMU_SEC_VF_MASK_SET0_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_2_SDMA0
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_2_SDMA0__RSMU_SEC_INITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_2_SDMA0
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_2_SDMA0__RSMU_SEC_UNITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_2_SDMA0
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_SDMA0__RSMU_SEC_TLVL_MASK_SET1_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_SDMA0__RSMU_SEC_RW_MASK_SET1_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_SDMA0__RSMU_SEC_VF_MASK_SET1_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_2_SDMA0
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_SDMA0__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_SDMA0__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_SDMA0__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_SDMA0__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_3_SDMA0
#define	\
RSMU_SEC_START_ADDR_GROUP_3_SDMA0__RSMU_SEC_START_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_3_SDMA0
#define	\
RSMU_SEC_END_ADDR_GROUP_3_SDMA0__RSMU_SEC_END_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_3_SDMA0
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_3_SDMA0__RSMU_SEC_INITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_3_SDMA0
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_3_SDMA0__RSMU_SEC_UNITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_3_SDMA0
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_SDMA0__RSMU_SEC_TLVL_MASK_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_SDMA0__RSMU_SEC_RW_MASK_SET0_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_SDMA0__RSMU_SEC_VF_MASK_SET0_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_3_SDMA0
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_3_SDMA0__RSMU_SEC_INITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_3_SDMA0
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_3_SDMA0__RSMU_SEC_UNITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_3_SDMA0
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_SDMA0__RSMU_SEC_TLVL_MASK_SET1_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_SDMA0__RSMU_SEC_RW_MASK_SET1_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_SDMA0__RSMU_SEC_VF_MASK_SET1_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_3_SDMA0
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_SDMA0__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_SDMA0__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_SDMA0__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_SDMA0__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_SDMA0
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SDMA0__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SDMA0__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SDMA0__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SDMA0__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SDMA0__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_SDMA0
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_SDMA0__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_SDMA0
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_SDMA0__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_DF
#define	\
RSMU_HCID_DF__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_DF__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_DF__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_DF__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_DF
#define	\
RSMU_SIID_DF__RSMU_SIID_SwIfRev__SHIFT \
		0x00000000
#define	\
RSMU_SIID_DF__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_DF__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_DF__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_DF
#define	\
RSMU_DBG_MUX_CONTROL_DF__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_DF
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_DF__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_DF
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_DF__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_DF
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_DF__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_DF
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_DF__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_DF
#define	\
RSMU_SOFT_RESETB_DF__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_DF__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_DF__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_DF
#define	\
RSMU_PGFSM_CONTROL_DF__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_DF__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_DF__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_DF__RSMU_PGFSM_SELECT__SHIFT \
	0x00000008

// RSMU_PGFSM_WR_DATA_DF
#define	\
RSMU_PGFSM_WR_DATA_DF__RSMU_PGFSM_WR_DATA__SHIFT \
	0x00000000

// RSMU_PGFSM_RD_DATA_DF
#define	\
RSMU_PGFSM_RD_DATA_DF__RSMU_PGFSM_RD_DATA__SHIFT \
	0x00000000

// RSMU_VIRTUAL_WIRE_INDEX_DF
#define	\
RSMU_VIRTUAL_WIRE_INDEX_DF__RSMU_VIRTUAL_WIRE_INDEX__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_DF
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DF__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DF__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DF__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DF__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DF__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_DF
#define	\
RSMU_IP_MASTER_STATUS_DF__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_DF__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_DF
#define	\
RSMU_GPUREG_SCRATCH_REG_0_DF__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_DF
#define	\
RSMU_GPUREG_SCRATCH_REG_1_DF__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_DF
#define	\
RSMU_COLD_RESETB_DF__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DF
#define	\
RSMU_HARD_RESETB_DF__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_DF__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_DF__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_DF
#define	\
RSMU_PUB_FUSE_ADDR_DF__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_DF__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_DF
#define	\
RSMU_SEC_FUSE_ADDR_DF__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_DF__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_DF
#define	\
RSMU_MEM_POWER_CTRL_DF__RSMU_FUSE_RM_FUSES__SHIFT \
	0x00000000
#define	\
RSMU_MEM_POWER_CTRL_DF__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_DF__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_DF__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_DF__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_DF__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_DF__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_DF
#define	\
RSMU_MP0_STRAPRX_ADDR_DF__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_DF
#define	\
RSMU_MP0_STRAPRX_DATA_DF__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_STRAP_CONTROL_DF
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_PUB_FUSE_READY__SHIFT \
	0x00000000
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_PUB_FUSE_VALID__SHIFT \
	0x00000001
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SEC_FUSE_READY__SHIFT \
	0x00000007
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SEC_FUSE_VALID__SHIFT \
	0x00000008
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_DF__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_DF
#define	\
RSMU_CAC_LKG_WEIGHT_0_DF__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_DF__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_DF
#define	\
RSMU_CAC_LKG_ACC_0_DF__RSMU_CAC_LKG_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_1_DF
#define	\
RSMU_CAC_LKG_ACC_1_DF__RSMU_CAC_LKG_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_CONTROL_DF
#define	\
RSMU_CAC_CONTROL_DF__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_DF__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_DF
#define	\
RSMU_CAC_WEIGHT_0_DF__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_DF__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_DF
#define	\
RSMU_CAC_WEIGHT_1_DF__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_DF__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_DF
#define	\
RSMU_CAC_WEIGHT_2_DF__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_DF__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_DF
#define	\
RSMU_CAC_WEIGHT_3_DF__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_DF__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_4_DF
#define	\
RSMU_CAC_WEIGHT_4_DF__CAC_WEIGHT_LO_4__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_4_DF__CAC_WEIGHT_HI_4__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_5_DF
#define	\
RSMU_CAC_WEIGHT_5_DF__CAC_WEIGHT_LO_5__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_5_DF__CAC_WEIGHT_HI_5__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_6_DF
#define	\
RSMU_CAC_WEIGHT_6_DF__CAC_WEIGHT_LO_6__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_6_DF__CAC_WEIGHT_HI_6__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_7_DF
#define	\
RSMU_CAC_WEIGHT_7_DF__CAC_WEIGHT_LO_7__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_7_DF__CAC_WEIGHT_HI_7__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_8_DF
#define	\
RSMU_CAC_WEIGHT_8_DF__CAC_WEIGHT_LO_8__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_8_DF__CAC_WEIGHT_HI_8__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_9_DF
#define	\
RSMU_CAC_WEIGHT_9_DF__CAC_WEIGHT_LO_9__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_9_DF__CAC_WEIGHT_HI_9__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_DF
#define	\
RSMU_CAC_AGGR_LO_DF__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_DF
#define	\
RSMU_CAC_AGGR_HI_DF__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_DPM_CONTROL_DF
#define	\
RSMU_DPM_CONTROL_DF__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_DF__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_DF__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_DF
#define	\
RSMU_DPM_ACC_DF__RSMU_DPM_ACC__SHIFT \
		0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_DF
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_DF__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_COUNTER_0_DF
#define	\
RSMU_COUNTER_0_DF__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_DF
#define	\
RSMU_COUNTER_1_DF__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_DF
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_DF__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_DF
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_DF__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_DF
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_DF__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_DF
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_DF__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_DF
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_DF__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_DF
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_DF__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_DF
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_DF__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_DF
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_DF__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_DF
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_DF__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_DF
#define	\
RSMU_PWRMGT_INTR_STATUS_DF__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_DF
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_DF__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_DF
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_DF__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_DF
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_DF__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_DF
#define	\
RSMU_PWRMGT_INTR_TYPE_DF__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_DF
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_DF__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_DF__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_DF
#define	\
RSMU_PWRMGT_INTR_CLEAR_DF__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_DF
#define	\
RSMU_HARD_RESETB_DELAY_DF__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_DF
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_DF__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_DF
#define	\
RSMU_VF_ENABLE_DF__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_DF
#define	\
RSMU_MGCG_CONTROL_DF__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_DF__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_DF__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_DF__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_DF__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_DF__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_DF__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_DF__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_DF__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_DF__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_DF__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_DF
#define	\
RSMU_CAC_ACC_0_DF__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_DF
#define	\
RSMU_CAC_ACC_1_DF__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_DF
#define	\
RSMU_CAC_ACC_2_DF__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_DF
#define	\
RSMU_CAC_ACC_3_DF__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_DF
#define	\
RSMU_CAC_ACC_4_DF__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_DF
#define	\
RSMU_CAC_ACC_5_DF__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_DF
#define	\
RSMU_CAC_ACC_6_DF__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_DF
#define	\
RSMU_CAC_ACC_7_DF__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_DF
#define	\
RSMU_CAC_ACC_8_DF__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_DF
#define	\
RSMU_CAC_ACC_9_DF__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_DF
#define	\
RSMU_CAC_ACC_10_DF__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_CAC_ACC_11_DF
#define	\
RSMU_CAC_ACC_11_DF__RSMU_CAC_ACC_11__SHIFT \
	0x00000000

// RSMU_CAC_ACC_12_DF
#define	\
RSMU_CAC_ACC_12_DF__RSMU_CAC_ACC_12__SHIFT \
	0x00000000

// RSMU_CAC_ACC_13_DF
#define	\
RSMU_CAC_ACC_13_DF__RSMU_CAC_ACC_13__SHIFT \
	0x00000000

// RSMU_CAC_ACC_14_DF
#define	\
RSMU_CAC_ACC_14_DF__RSMU_CAC_ACC_14__SHIFT \
	0x00000000

// RSMU_CAC_ACC_15_DF
#define	\
RSMU_CAC_ACC_15_DF__RSMU_CAC_ACC_15__SHIFT \
	0x00000000

// RSMU_CAC_ACC_16_DF
#define	\
RSMU_CAC_ACC_16_DF__RSMU_CAC_ACC_16__SHIFT \
	0x00000000

// RSMU_CAC_ACC_17_DF
#define	\
RSMU_CAC_ACC_17_DF__RSMU_CAC_ACC_17__SHIFT \
	0x00000000

// RSMU_CAC_ACC_18_DF
#define	\
RSMU_CAC_ACC_18_DF__RSMU_CAC_ACC_18__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_DF
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_DF__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_DF
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DF__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DF__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_DF
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DF__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DF__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DF__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DF__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DF__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DF__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_DF
#define	\
RSMU_MASTER_ERROR_COUNTER_DF__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_DF__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_DF__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_DF__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_DF
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_DF__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_DF
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DF__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DF__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_DF
#define	\
RSMU_SLAVE_ERROR_COUNTER_DF__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_DF
#define	\
RSMU_AEB_LOCK_0_DF__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_DF
#define	\
RSMU_AEB_LOCK_1_DF__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_DF
#define	\
RSMU_AEB_OVERRIDE_0_DF__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_DF
#define	\
RSMU_AEB_OVERRIDE_1_DF__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_DF
#define	\
RSMU_SEC_INTR_ENABLE_DF__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_DF
#define	\
RSMU_SEC_INTR_TARGET_ADDR_DF__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_DF
#define	\
RSMU_SEC_INTR_CONFIG_DF__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_DF
#define	\
RSMU_SEC_INTR_STATUS_DF__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_DF
#define	\
RSMU_SEC_INTR_PENDING_DF__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_DF
#define	\
RSMU_SEC_INTR_TYPE_DF__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_DF
#define	\
RSMU_SEC_INTR_INTERCEPT_DF__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_DF__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_DF
#define	\
RSMU_SEC_INTR_CLEAR_DF__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DF
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DF__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_DF
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DF__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DF__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DF__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DF__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DF
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DF__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DF
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DF__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DF
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DF__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DF__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DF__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DF
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DF__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DF
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DF__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DF
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DF__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DF__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DF__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DF
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DF__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DF__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DF__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DF__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_DF
#define	\
RSMU_SEC_START_ADDR_GROUP_0_DF__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_DF
#define	\
RSMU_SEC_END_ADDR_GROUP_0_DF__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_DF
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_DF__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_DF
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_DF__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_DF
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_DF__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_DF__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_DF__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_DF
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_DF__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_DF
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_DF__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_DF
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_DF__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_DF__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_DF__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_DF
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_DF__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_DF__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_DF__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_DF__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_DF
#define	\
RSMU_SEC_START_ADDR_GROUP_1_DF__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_DF
#define	\
RSMU_SEC_END_ADDR_GROUP_1_DF__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_DF
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_DF__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_DF
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_DF__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_DF
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_DF__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_DF__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_DF__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_DF
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_DF__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_DF
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_DF__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_DF
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_DF__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_DF__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_DF__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_DF
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_DF__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_DF__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_DF__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_DF__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_AXI_MASTER_TRAN_COUNTER_DF
#define	\
RSMU_AXI_MASTER_TRAN_COUNTER_DF__RSMU_AXI_MASTER_WRITE_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_TRAN_COUNTER_DF__RSMU_AXI_MASTER_READ_COUNTER__SHIFT \
0x00000006

// RSMU_SEC_SLAVE_ERROR_LOG_REG_DF
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DF__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DF__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DF__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DF__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DF__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_DF
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_DF__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_DF
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_DF__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_IP_DF
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_IP_DF__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT \
0x00000000
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_IP_DF__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT \
0x00000018

// RSMU_HCID_FCH
#define	\
RSMU_HCID_FCH__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_FCH__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_FCH__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_FCH__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_FCH
#define	\
RSMU_SIID_FCH__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_FCH__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_FCH__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_FCH__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_FCH
#define	\
RSMU_DBG_MUX_CONTROL_FCH__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_FCH
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_FCH__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_FCH
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_FCH__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_FCH
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_FCH__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_FCH
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_FCH__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_FCH
#define	\
RSMU_SOFT_RESETB_FCH__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_FCH__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_FCH__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_FCH
#define	\
RSMU_PGFSM_CONTROL_FCH__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_FCH__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_FCH__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_FCH__RSMU_PGFSM_SELECT__SHIFT \
	0x00000008

// RSMU_PGFSM_WR_DATA_FCH
#define	\
RSMU_PGFSM_WR_DATA_FCH__RSMU_PGFSM_WR_DATA__SHIFT \
	0x00000000

// RSMU_PGFSM_RD_DATA_FCH
#define	\
RSMU_PGFSM_RD_DATA_FCH__RSMU_PGFSM_RD_DATA__SHIFT \
	0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_FCH
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_FCH__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_FCH__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_FCH__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_FCH__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_FCH__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_FCH
#define	\
RSMU_IP_MASTER_STATUS_FCH__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_FCH__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_FCH
#define	\
RSMU_GPUREG_SCRATCH_REG_0_FCH__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_FCH
#define	\
RSMU_GPUREG_SCRATCH_REG_1_FCH__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_FCH
#define	\
RSMU_COLD_RESETB_FCH__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_FCH
#define	\
RSMU_HARD_RESETB_FCH__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_FCH__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_FCH__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_FCH
#define	\
RSMU_PUB_FUSE_ADDR_FCH__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_FCH__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_FCH
#define	\
RSMU_SEC_FUSE_ADDR_FCH__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_FCH__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_FCH
#define	\
RSMU_MEM_POWER_CTRL_FCH__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_FCH__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_FCH__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_FCH__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_FCH__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_FCH__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_FCH__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_FCH
#define	\
RSMU_MP0_STRAPRX_ADDR_FCH__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_FCH
#define	\
RSMU_MP0_STRAPRX_DATA_FCH__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_FCH
#define	\
RSMU_SMS_FUSE_CFG_FCH__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_FCH__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_FCH__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_FCH
#define	\
RSMU_SMS_FUSE_ADDR_BASE_FCH__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_FCH
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_FCH__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_FCH__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_FCH__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_FCH__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_FCH
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_FCH__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_FCH
#define	\
RSMU_CAC_LKG_WEIGHT_0_FCH__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_FCH__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_FCH
#define	\
RSMU_CAC_LKG_ACC_0_FCH__RSMU_CAC_LKG_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_CONTROL_FCH
#define	\
RSMU_CAC_CONTROL_FCH__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_FCH__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_FCH
#define	\
RSMU_CAC_WEIGHT_0_FCH__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_FCH__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_FCH
#define	\
RSMU_CAC_WEIGHT_1_FCH__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_FCH__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_FCH
#define	\
RSMU_CAC_WEIGHT_2_FCH__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_FCH__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_FCH
#define	\
RSMU_CAC_WEIGHT_3_FCH__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_FCH__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_4_FCH
#define	\
RSMU_CAC_WEIGHT_4_FCH__CAC_WEIGHT_LO_4__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_4_FCH__CAC_WEIGHT_HI_4__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_5_FCH
#define	\
RSMU_CAC_WEIGHT_5_FCH__CAC_WEIGHT_LO_5__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_5_FCH__CAC_WEIGHT_HI_5__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_FCH
#define	\
RSMU_CAC_AGGR_LO_FCH__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_FCH
#define	\
RSMU_CAC_AGGR_HI_FCH__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_COUNTER_0_FCH
#define	\
RSMU_COUNTER_0_FCH__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_FCH
#define	\
RSMU_COUNTER_1_FCH__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_FCH
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_FCH__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_FCH
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_FCH__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_FCH
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_FCH__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_FCH
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_FCH__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_FCH
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_FCH__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_FCH
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_FCH__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_FCH
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_FCH__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_FCH
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_FCH__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_FCH
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_FCH__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_FCH
#define	\
RSMU_PWRMGT_INTR_STATUS_FCH__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_FCH
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_FCH__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_FCH
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_FCH__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_FCH
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_FCH__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_FCH
#define	\
RSMU_PWRMGT_INTR_TYPE_FCH__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_FCH
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_FCH__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_FCH__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_FCH
#define	\
RSMU_PWRMGT_INTR_CLEAR_FCH__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_FCH
#define	\
RSMU_HARD_RESETB_DELAY_FCH__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_FCH
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_FCH__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_FCH
#define	\
RSMU_VF_ENABLE_FCH__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_FCH
#define	\
RSMU_MGCG_CONTROL_FCH__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_FCH__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_FCH__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_FCH__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_FCH__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_FCH__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_FCH__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_FCH__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_FCH__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_FCH__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_FCH__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_FCH
#define	\
RSMU_CAC_ACC_0_FCH__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_FCH
#define	\
RSMU_CAC_ACC_1_FCH__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_FCH
#define	\
RSMU_CAC_ACC_2_FCH__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_FCH
#define	\
RSMU_CAC_ACC_3_FCH__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_FCH
#define	\
RSMU_CAC_ACC_4_FCH__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_FCH
#define	\
RSMU_CAC_ACC_5_FCH__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_FCH
#define	\
RSMU_CAC_ACC_6_FCH__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_FCH
#define	\
RSMU_CAC_ACC_7_FCH__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_FCH
#define	\
RSMU_CAC_ACC_8_FCH__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_FCH
#define	\
RSMU_CAC_ACC_9_FCH__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_FCH
#define	\
RSMU_CAC_ACC_10_FCH__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_FCH
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_FCH__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_FCH
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_FCH__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_FCH__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_FCH
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FCH__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FCH__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FCH__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FCH__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FCH__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_FCH__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_FCH
#define	\
RSMU_MASTER_ERROR_COUNTER_FCH__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_FCH__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_FCH__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_FCH__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_FCH
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_FCH__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_FCH
#define	\
RSMU_RESET_TIMEOUT_CONTROL_FCH__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_FCH__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_FCH
#define	\
RSMU_SLAVE_ERROR_COUNTER_FCH__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_FCH
#define	\
RSMU_AEB_LOCK_0_FCH__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_FCH
#define	\
RSMU_AEB_LOCK_1_FCH__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_FCH
#define	\
RSMU_AEB_OVERRIDE_0_FCH__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_FCH
#define	\
RSMU_AEB_OVERRIDE_1_FCH__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_FCH
#define	\
RSMU_SEC_INTR_ENABLE_FCH__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_FCH
#define	\
RSMU_SEC_INTR_TARGET_ADDR_FCH__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_FCH
#define	\
RSMU_SEC_INTR_CONFIG_FCH__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_FCH
#define	\
RSMU_SEC_INTR_STATUS_FCH__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_FCH
#define	\
RSMU_SEC_INTR_PENDING_FCH__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_FCH
#define	\
RSMU_SEC_INTR_TYPE_FCH__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_FCH
#define	\
RSMU_SEC_INTR_INTERCEPT_FCH__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_FCH__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_FCH
#define	\
RSMU_SEC_INTR_CLEAR_FCH__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_FCH
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_FCH__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_FCH
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_FCH__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_FCH
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_FCH__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_FCH__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_FCH__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_FCH__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_FCH
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_FCH__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_FCH
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_FCH__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_FCH
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_FCH__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_FCH__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_FCH__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_FCH
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_FCH__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_FCH
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_FCH__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_FCH
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_FCH__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_FCH__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_FCH__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_FCH
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_FCH__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_FCH__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_FCH__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_FCH__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_FCH
#define	\
RSMU_SEC_START_ADDR_GROUP_0_FCH__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_FCH
#define	\
RSMU_SEC_END_ADDR_GROUP_0_FCH__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_FCH
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_FCH__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_FCH
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_FCH__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_FCH
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_FCH__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_FCH__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_FCH__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_FCH
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_FCH__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_FCH
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_FCH__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_FCH
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_FCH__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_FCH__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_FCH__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_FCH
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_FCH__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_FCH__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_FCH__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_FCH__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_FCH
#define	\
RSMU_SEC_START_ADDR_GROUP_1_FCH__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_FCH
#define	\
RSMU_SEC_END_ADDR_GROUP_1_FCH__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_FCH
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_FCH__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_FCH
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_FCH__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_FCH
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_FCH__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_FCH__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_FCH__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_FCH
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_FCH__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_FCH
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_FCH__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_FCH
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_FCH__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_FCH__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_FCH__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_FCH
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_FCH__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_FCH__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_FCH__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_FCH__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_FCH
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_FCH__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_FCH__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_FCH__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_FCH__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_FCH__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_FCH
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_FCH__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_FCH
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_FCH__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_L1IMUIOAGR
#define	\
RSMU_HCID_L1IMUIOAGR__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_L1IMUIOAGR__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_L1IMUIOAGR__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_L1IMUIOAGR__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_L1IMUIOAGR
#define	\
RSMU_SIID_L1IMUIOAGR__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_L1IMUIOAGR__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_L1IMUIOAGR__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_L1IMUIOAGR__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_L1IMUIOAGR
#define	\
RSMU_DBG_MUX_CONTROL_L1IMUIOAGR__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_L1IMUIOAGR
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_L1IMUIOAGR__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_L1IMUIOAGR
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_L1IMUIOAGR__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_L1IMUIOAGR
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_L1IMUIOAGR__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_L1IMUIOAGR
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_L1IMUIOAGR__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUIOAGR
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUIOAGR__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUIOAGR__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUIOAGR__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUIOAGR__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUIOAGR__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_L1IMUIOAGR
#define	\
RSMU_IP_MASTER_STATUS_L1IMUIOAGR__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_L1IMUIOAGR__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_L1IMUIOAGR
#define	\
RSMU_GPUREG_SCRATCH_REG_0_L1IMUIOAGR__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_L1IMUIOAGR
#define	\
RSMU_GPUREG_SCRATCH_REG_1_L1IMUIOAGR__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_L1IMUIOAGR
#define	\
RSMU_COLD_RESETB_L1IMUIOAGR__RSMU_COLD_RESETB__SHIFT \
0x00000000

// RSMU_HARD_RESETB_L1IMUIOAGR
#define	\
RSMU_HARD_RESETB_L1IMUIOAGR__RSMU_HARD_RESETB__SHIFT \
0x00000000
#define	\
RSMU_HARD_RESETB_L1IMUIOAGR__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_L1IMUIOAGR__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_L1IMUIOAGR
#define	\
RSMU_MEM_POWER_CTRL_L1IMUIOAGR__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_L1IMUIOAGR__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_L1IMUIOAGR__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_L1IMUIOAGR__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_L1IMUIOAGR__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_L1IMUIOAGR__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_L1IMUIOAGR__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_L1IMUIOAGR
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_ROM_READY__SHIFT \
0x00000003
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_ROM_VALID__SHIFT \
0x00000004
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_L1IMUIOAGR__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_CONTROL_L1IMUIOAGR
#define	\
RSMU_CAC_CONTROL_L1IMUIOAGR__RSMU_CAC_WINDOW__SHIFT \
0x00000000
#define	\
RSMU_CAC_CONTROL_L1IMUIOAGR__RSMU_CAC_ENABLE__SHIFT \
0x0000001f

// RSMU_CAC_WEIGHT_0_L1IMUIOAGR
#define	\
RSMU_CAC_WEIGHT_0_L1IMUIOAGR__CAC_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_0_L1IMUIOAGR__CAC_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_1_L1IMUIOAGR
#define	\
RSMU_CAC_WEIGHT_1_L1IMUIOAGR__CAC_WEIGHT_LO_1__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_1_L1IMUIOAGR__CAC_WEIGHT_HI_1__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_2_L1IMUIOAGR
#define	\
RSMU_CAC_WEIGHT_2_L1IMUIOAGR__CAC_WEIGHT_LO_2__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_2_L1IMUIOAGR__CAC_WEIGHT_HI_2__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_3_L1IMUIOAGR
#define	\
RSMU_CAC_WEIGHT_3_L1IMUIOAGR__CAC_WEIGHT_LO_3__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_3_L1IMUIOAGR__CAC_WEIGHT_HI_3__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_4_L1IMUIOAGR
#define	\
RSMU_CAC_WEIGHT_4_L1IMUIOAGR__CAC_WEIGHT_LO_4__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_4_L1IMUIOAGR__CAC_WEIGHT_HI_4__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_5_L1IMUIOAGR
#define	\
RSMU_CAC_WEIGHT_5_L1IMUIOAGR__CAC_WEIGHT_LO_5__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_5_L1IMUIOAGR__CAC_WEIGHT_HI_5__SHIFT \
0x00000010

// RSMU_CAC_AGGR_LO_L1IMUIOAGR
#define	\
RSMU_CAC_AGGR_LO_L1IMUIOAGR__RSMU_CAC_AGGR_LO__SHIFT \
0x00000000

// RSMU_CAC_AGGR_HI_L1IMUIOAGR
#define	\
RSMU_CAC_AGGR_HI_L1IMUIOAGR__RSMU_CAC_AGGR_HI__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_L1IMUIOAGR
#define	\
RSMU_HARD_RESETB_DELAY_L1IMUIOAGR__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_L1IMUIOAGR
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_L1IMUIOAGR__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_L1IMUIOAGR
#define	\
RSMU_VF_ENABLE_L1IMUIOAGR__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_L1IMUIOAGR
#define	\
RSMU_MGCG_CONTROL_L1IMUIOAGR__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_L1IMUIOAGR__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_L1IMUIOAGR__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_L1IMUIOAGR__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_L1IMUIOAGR__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_L1IMUIOAGR__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_L1IMUIOAGR__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_L1IMUIOAGR__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_L1IMUIOAGR__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_L1IMUIOAGR__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_L1IMUIOAGR__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_0_L1IMUIOAGR__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_1_L1IMUIOAGR__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_2_L1IMUIOAGR__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_3_L1IMUIOAGR__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_4_L1IMUIOAGR__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_5_L1IMUIOAGR__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_6_L1IMUIOAGR__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_7_L1IMUIOAGR__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_8_L1IMUIOAGR__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_9_L1IMUIOAGR__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_10_L1IMUIOAGR__RSMU_CAC_ACC_10__SHIFT \
0x00000000

// RSMU_CAC_ACC_11_L1IMUIOAGR
#define	\
RSMU_CAC_ACC_11_L1IMUIOAGR__RSMU_CAC_ACC_11__SHIFT \
0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_L1IMUIOAGR
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_L1IMUIOAGR__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_L1IMUIOAGR
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_L1IMUIOAGR__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_L1IMUIOAGR__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_L1IMUIOAGR
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUIOAGR__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUIOAGR__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUIOAGR__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUIOAGR__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUIOAGR__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUIOAGR__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_L1IMUIOAGR
#define	\
RSMU_MASTER_ERROR_COUNTER_L1IMUIOAGR__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_L1IMUIOAGR__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_L1IMUIOAGR__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_L1IMUIOAGR__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_L1IMUIOAGR
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_L1IMUIOAGR__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_L1IMUIOAGR
#define	\
RSMU_RESET_TIMEOUT_CONTROL_L1IMUIOAGR__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_L1IMUIOAGR__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_L1IMUIOAGR
#define	\
RSMU_SLAVE_ERROR_COUNTER_L1IMUIOAGR__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_L1IMUIOAGR
#define	\
RSMU_AEB_LOCK_0_L1IMUIOAGR__RSMU_AEB_LOCK_0__SHIFT \
0x00000003

// RSMU_AEB_LOCK_1_L1IMUIOAGR
#define	\
RSMU_AEB_LOCK_1_L1IMUIOAGR__RSMU_AEB_LOCK_1__SHIFT \
0x00000000

// RSMU_AEB_OVERRIDE_0_L1IMUIOAGR
#define	\
RSMU_AEB_OVERRIDE_0_L1IMUIOAGR__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_L1IMUIOAGR
#define	\
RSMU_AEB_OVERRIDE_1_L1IMUIOAGR__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_L1IMUIOAGR
#define	\
RSMU_SEC_INTR_ENABLE_L1IMUIOAGR__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_L1IMUIOAGR
#define	\
RSMU_SEC_INTR_TARGET_ADDR_L1IMUIOAGR__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_L1IMUIOAGR
#define	\
RSMU_SEC_INTR_CONFIG_L1IMUIOAGR__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_L1IMUIOAGR
#define	\
RSMU_SEC_INTR_STATUS_L1IMUIOAGR__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_L1IMUIOAGR
#define	\
RSMU_SEC_INTR_PENDING_L1IMUIOAGR__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_L1IMUIOAGR
#define	\
RSMU_SEC_INTR_TYPE_L1IMUIOAGR__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_L1IMUIOAGR
#define	\
RSMU_SEC_INTR_INTERCEPT_L1IMUIOAGR__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_L1IMUIOAGR__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_L1IMUIOAGR
#define	\
RSMU_SEC_INTR_CLEAR_L1IMUIOAGR__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_L1IMUIOAGR
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_L1IMUIOAGR__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_L1IMUIOAGR
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_L1IMUIOAGR__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUIOAGR
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUIOAGR__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUIOAGR__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUIOAGR__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUIOAGR__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_L1IMUIOAGR
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_L1IMUIOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L1IMUIOAGR
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_L1IMUIOAGR
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_L1IMUIOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L1IMUIOAGR
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUIOAGR
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUIOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_L1IMUIOAGR
#define	\
RSMU_SEC_START_ADDR_GROUP_0_L1IMUIOAGR__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_L1IMUIOAGR
#define	\
RSMU_SEC_END_ADDR_GROUP_0_L1IMUIOAGR__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_L1IMUIOAGR
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_L1IMUIOAGR__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_L1IMUIOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_L1IMUIOAGR__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_L1IMUIOAGR
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_L1IMUIOAGR__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_L1IMUIOAGR__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_L1IMUIOAGR__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_L1IMUIOAGR
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_L1IMUIOAGR__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_L1IMUIOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_L1IMUIOAGR__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_L1IMUIOAGR
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_L1IMUIOAGR__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_L1IMUIOAGR__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_L1IMUIOAGR__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUIOAGR
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUIOAGR__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUIOAGR__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUIOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUIOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_L1IMUIOAGR
#define	\
RSMU_SEC_START_ADDR_GROUP_1_L1IMUIOAGR__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_L1IMUIOAGR
#define	\
RSMU_SEC_END_ADDR_GROUP_1_L1IMUIOAGR__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_L1IMUIOAGR
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_L1IMUIOAGR__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_L1IMUIOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_L1IMUIOAGR__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_L1IMUIOAGR
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_L1IMUIOAGR__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_L1IMUIOAGR__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_L1IMUIOAGR__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_L1IMUIOAGR
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_L1IMUIOAGR__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_L1IMUIOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_L1IMUIOAGR__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_L1IMUIOAGR
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_L1IMUIOAGR__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_L1IMUIOAGR__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_L1IMUIOAGR__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUIOAGR
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUIOAGR__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUIOAGR__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUIOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUIOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUIOAGR
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUIOAGR__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUIOAGR__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUIOAGR__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUIOAGR__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUIOAGR__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_L1IMUIOAGR
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_L1IMUIOAGR__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_L1IMUIOAGR
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_L1IMUIOAGR__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_L1IMUPCIE
#define	\
RSMU_HCID_L1IMUPCIE__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_L1IMUPCIE__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_L1IMUPCIE__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_L1IMUPCIE__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_L1IMUPCIE
#define	\
RSMU_SIID_L1IMUPCIE__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_L1IMUPCIE__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_L1IMUPCIE__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_L1IMUPCIE__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_L1IMUPCIE
#define	\
RSMU_DBG_MUX_CONTROL_L1IMUPCIE__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_L1IMUPCIE
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_L1IMUPCIE__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_L1IMUPCIE
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_L1IMUPCIE__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_L1IMUPCIE
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_L1IMUPCIE__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_L1IMUPCIE
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_L1IMUPCIE__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUPCIE
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUPCIE__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUPCIE__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUPCIE__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUPCIE__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_L1IMUPCIE__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_L1IMUPCIE
#define	\
RSMU_IP_MASTER_STATUS_L1IMUPCIE__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_L1IMUPCIE__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_L1IMUPCIE
#define	\
RSMU_GPUREG_SCRATCH_REG_0_L1IMUPCIE__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_L1IMUPCIE
#define	\
RSMU_GPUREG_SCRATCH_REG_1_L1IMUPCIE__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_L1IMUPCIE
#define	\
RSMU_COLD_RESETB_L1IMUPCIE__RSMU_COLD_RESETB__SHIFT \
0x00000000

// RSMU_HARD_RESETB_L1IMUPCIE
#define	\
RSMU_HARD_RESETB_L1IMUPCIE__RSMU_HARD_RESETB__SHIFT \
0x00000000
#define	\
RSMU_HARD_RESETB_L1IMUPCIE__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_L1IMUPCIE__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_L1IMUPCIE
#define	\
RSMU_MEM_POWER_CTRL_L1IMUPCIE__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_L1IMUPCIE__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_L1IMUPCIE__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_L1IMUPCIE__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_L1IMUPCIE__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_L1IMUPCIE__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_L1IMUPCIE__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_L1IMUPCIE
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_ROM_READY__SHIFT \
0x00000003
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_ROM_VALID__SHIFT \
0x00000004
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_L1IMUPCIE__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_CONTROL_L1IMUPCIE
#define	\
RSMU_CAC_CONTROL_L1IMUPCIE__RSMU_CAC_WINDOW__SHIFT \
0x00000000
#define	\
RSMU_CAC_CONTROL_L1IMUPCIE__RSMU_CAC_ENABLE__SHIFT \
0x0000001f

// RSMU_CAC_WEIGHT_0_L1IMUPCIE
#define	\
RSMU_CAC_WEIGHT_0_L1IMUPCIE__CAC_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_0_L1IMUPCIE__CAC_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_1_L1IMUPCIE
#define	\
RSMU_CAC_WEIGHT_1_L1IMUPCIE__CAC_WEIGHT_LO_1__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_1_L1IMUPCIE__CAC_WEIGHT_HI_1__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_2_L1IMUPCIE
#define	\
RSMU_CAC_WEIGHT_2_L1IMUPCIE__CAC_WEIGHT_LO_2__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_2_L1IMUPCIE__CAC_WEIGHT_HI_2__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_3_L1IMUPCIE
#define	\
RSMU_CAC_WEIGHT_3_L1IMUPCIE__CAC_WEIGHT_LO_3__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_3_L1IMUPCIE__CAC_WEIGHT_HI_3__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_4_L1IMUPCIE
#define	\
RSMU_CAC_WEIGHT_4_L1IMUPCIE__CAC_WEIGHT_LO_4__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_4_L1IMUPCIE__CAC_WEIGHT_HI_4__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_5_L1IMUPCIE
#define	\
RSMU_CAC_WEIGHT_5_L1IMUPCIE__CAC_WEIGHT_LO_5__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_5_L1IMUPCIE__CAC_WEIGHT_HI_5__SHIFT \
0x00000010

// RSMU_CAC_AGGR_LO_L1IMUPCIE
#define	\
RSMU_CAC_AGGR_LO_L1IMUPCIE__RSMU_CAC_AGGR_LO__SHIFT \
0x00000000

// RSMU_CAC_AGGR_HI_L1IMUPCIE
#define	\
RSMU_CAC_AGGR_HI_L1IMUPCIE__RSMU_CAC_AGGR_HI__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_L1IMUPCIE
#define	\
RSMU_HARD_RESETB_DELAY_L1IMUPCIE__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_L1IMUPCIE
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_L1IMUPCIE__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_L1IMUPCIE
#define	\
RSMU_VF_ENABLE_L1IMUPCIE__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_L1IMUPCIE
#define	\
RSMU_MGCG_CONTROL_L1IMUPCIE__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_L1IMUPCIE__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_L1IMUPCIE__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_L1IMUPCIE__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_L1IMUPCIE__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_L1IMUPCIE__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_L1IMUPCIE__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_L1IMUPCIE__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_L1IMUPCIE__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_L1IMUPCIE__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_L1IMUPCIE__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_L1IMUPCIE
#define	\
RSMU_CAC_ACC_0_L1IMUPCIE__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_L1IMUPCIE
#define	\
RSMU_CAC_ACC_1_L1IMUPCIE__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_L1IMUPCIE
#define	\
RSMU_CAC_ACC_2_L1IMUPCIE__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_L1IMUPCIE
#define	\
RSMU_CAC_ACC_3_L1IMUPCIE__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_L1IMUPCIE
#define	\
RSMU_CAC_ACC_4_L1IMUPCIE__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_L1IMUPCIE
#define	\
RSMU_CAC_ACC_5_L1IMUPCIE__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_L1IMUPCIE
#define	\
RSMU_CAC_ACC_6_L1IMUPCIE__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_L1IMUPCIE
#define	\
RSMU_CAC_ACC_7_L1IMUPCIE__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_L1IMUPCIE
#define	\
RSMU_CAC_ACC_8_L1IMUPCIE__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_L1IMUPCIE
#define	\
RSMU_CAC_ACC_9_L1IMUPCIE__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_L1IMUPCIE
#define	\
RSMU_CAC_ACC_10_L1IMUPCIE__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_CAC_ACC_11_L1IMUPCIE
#define	\
RSMU_CAC_ACC_11_L1IMUPCIE__RSMU_CAC_ACC_11__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_L1IMUPCIE
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_L1IMUPCIE__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_L1IMUPCIE
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_L1IMUPCIE__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_L1IMUPCIE__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_L1IMUPCIE
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUPCIE__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUPCIE__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUPCIE__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUPCIE__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUPCIE__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_L1IMUPCIE__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_L1IMUPCIE
#define	\
RSMU_MASTER_ERROR_COUNTER_L1IMUPCIE__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_L1IMUPCIE__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_L1IMUPCIE__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_L1IMUPCIE__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_L1IMUPCIE
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_L1IMUPCIE__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_L1IMUPCIE
#define	\
RSMU_RESET_TIMEOUT_CONTROL_L1IMUPCIE__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_L1IMUPCIE__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_L1IMUPCIE
#define	\
RSMU_SLAVE_ERROR_COUNTER_L1IMUPCIE__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_L1IMUPCIE
#define	\
RSMU_AEB_LOCK_0_L1IMUPCIE__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_L1IMUPCIE
#define	\
RSMU_AEB_LOCK_1_L1IMUPCIE__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_L1IMUPCIE
#define	\
RSMU_AEB_OVERRIDE_0_L1IMUPCIE__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_L1IMUPCIE
#define	\
RSMU_AEB_OVERRIDE_1_L1IMUPCIE__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_L1IMUPCIE
#define	\
RSMU_SEC_INTR_ENABLE_L1IMUPCIE__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_L1IMUPCIE
#define	\
RSMU_SEC_INTR_TARGET_ADDR_L1IMUPCIE__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_L1IMUPCIE
#define	\
RSMU_SEC_INTR_CONFIG_L1IMUPCIE__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_L1IMUPCIE
#define	\
RSMU_SEC_INTR_STATUS_L1IMUPCIE__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_L1IMUPCIE
#define	\
RSMU_SEC_INTR_PENDING_L1IMUPCIE__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_L1IMUPCIE
#define	\
RSMU_SEC_INTR_TYPE_L1IMUPCIE__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_L1IMUPCIE
#define	\
RSMU_SEC_INTR_INTERCEPT_L1IMUPCIE__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_L1IMUPCIE__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_L1IMUPCIE
#define	\
RSMU_SEC_INTR_CLEAR_L1IMUPCIE__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_L1IMUPCIE
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_L1IMUPCIE__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_L1IMUPCIE
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_L1IMUPCIE__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUPCIE
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUPCIE__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUPCIE__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUPCIE__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUPCIE__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_L1IMUPCIE
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_L1IMUPCIE
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L1IMUPCIE
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_L1IMUPCIE
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_L1IMUPCIE
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L1IMUPCIE
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUPCIE
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUPCIE__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_L1IMUPCIE
#define	\
RSMU_SEC_START_ADDR_GROUP_0_L1IMUPCIE__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_L1IMUPCIE
#define	\
RSMU_SEC_END_ADDR_GROUP_0_L1IMUPCIE__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_L1IMUPCIE
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_L1IMUPCIE__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_L1IMUPCIE
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_L1IMUPCIE__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_L1IMUPCIE
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_L1IMUPCIE__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_L1IMUPCIE__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_L1IMUPCIE__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_L1IMUPCIE
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_L1IMUPCIE__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_L1IMUPCIE
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_L1IMUPCIE__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_L1IMUPCIE
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_L1IMUPCIE__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_L1IMUPCIE__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_L1IMUPCIE__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUPCIE
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUPCIE__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUPCIE__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUPCIE__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUPCIE__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_L1IMUPCIE
#define	\
RSMU_SEC_START_ADDR_GROUP_1_L1IMUPCIE__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_L1IMUPCIE
#define	\
RSMU_SEC_END_ADDR_GROUP_1_L1IMUPCIE__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_L1IMUPCIE
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_L1IMUPCIE__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_L1IMUPCIE
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_L1IMUPCIE__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_L1IMUPCIE
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_L1IMUPCIE__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_L1IMUPCIE__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_L1IMUPCIE__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_L1IMUPCIE
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_L1IMUPCIE__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_L1IMUPCIE
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_L1IMUPCIE__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_L1IMUPCIE
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_L1IMUPCIE__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_L1IMUPCIE__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_L1IMUPCIE__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUPCIE
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUPCIE__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUPCIE__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUPCIE__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUPCIE__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUPCIE
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUPCIE__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUPCIE__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUPCIE__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUPCIE__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUPCIE__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_L1IMUPCIE
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_L1IMUPCIE__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_L1IMUPCIE
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_L1IMUPCIE__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_PCIE0
#define	\
RSMU_HCID_PCIE0__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_PCIE0__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_PCIE0__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_PCIE0__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_PCIE0
#define	\
RSMU_SIID_PCIE0__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_PCIE0__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_PCIE0__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_PCIE0__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_PCIE0
#define	\
RSMU_DBG_MUX_CONTROL_PCIE0__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_PCIE0
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_PCIE0__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_PCIE0
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_PCIE0__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_PCIE0
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_PCIE0__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_PCIE0
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_PCIE0__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_PCIE0
#define	\
RSMU_SOFT_RESETB_PCIE0__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_PCIE0__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_PCIE0__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_PCIE0
#define	\
RSMU_PGFSM_CONTROL_PCIE0__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_PCIE0__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_PCIE0__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_PCIE0__RSMU_PGFSM_SELECT__SHIFT \
0x00000008

// RSMU_PGFSM_WR_DATA_PCIE0
#define	\
RSMU_PGFSM_WR_DATA_PCIE0__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_PCIE0
#define	\
RSMU_PGFSM_RD_DATA_PCIE0__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_SW_STRAPRX_ADDR_PCIE0
#define	\
RSMU_SW_STRAPRX_ADDR_PCIE0__RSMU_SW_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_SW_STRAPRX_DATA_PCIE0
#define	\
RSMU_SW_STRAPRX_DATA_PCIE0__RSMU_SW_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SW_STRAP_CONTROL_PCIE0
#define	\
RSMU_SW_STRAP_CONTROL_PCIE0__RSMU_SW_ROM_RELOAD__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_PCIE0
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PCIE0__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PCIE0__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PCIE0__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PCIE0__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PCIE0__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_PCIE0
#define	\
RSMU_IP_MASTER_STATUS_PCIE0__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_PCIE0__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_PCIE0
#define	\
RSMU_GPUREG_SCRATCH_REG_0_PCIE0__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_PCIE0
#define	\
RSMU_GPUREG_SCRATCH_REG_1_PCIE0__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_PCIE0
#define	\
RSMU_COLD_RESETB_PCIE0__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_PCIE0
#define	\
RSMU_HARD_RESETB_PCIE0__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_PCIE0__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_PCIE0__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_PCIE0
#define	\
RSMU_PUB_FUSE_ADDR_PCIE0__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_PCIE0__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_PCIE0
#define	\
RSMU_SEC_FUSE_ADDR_PCIE0__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_PCIE0__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_ROM_ADDR_PCIE0
#define	\
RSMU_ROM_ADDR_PCIE0__RSMU_ROM_START_ADDR__SHIFT \
	0x00000000
#define	\
RSMU_ROM_ADDR_PCIE0__RSMU_ROM_END_ADDR__SHIFT \
	0x00000010

// RSMU_MEM_POWER_CTRL_PCIE0
#define	\
RSMU_MEM_POWER_CTRL_PCIE0__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_PCIE0__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_PCIE0__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_PCIE0__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_PCIE0__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_PCIE0__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_PCIE0__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_PCIE0
#define	\
RSMU_MP0_STRAPRX_ADDR_PCIE0__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_PCIE0
#define	\
RSMU_MP0_STRAPRX_DATA_PCIE0__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_STRAP_CONTROL_PCIE0
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_PCIE0__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_PCIE0
#define	\
RSMU_CAC_LKG_WEIGHT_0_PCIE0__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_PCIE0__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_PCIE0
#define	\
RSMU_CAC_LKG_ACC_0_PCIE0__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_PCIE0
#define	\
RSMU_CAC_CONTROL_PCIE0__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_PCIE0__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_COUNTER_0_PCIE0
#define	\
RSMU_COUNTER_0_PCIE0__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_PCIE0
#define	\
RSMU_COUNTER_1_PCIE0__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_PCIE0
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_PCIE0__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_PCIE0
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_PCIE0__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_PCIE0
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_PCIE0__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_PCIE0
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_PCIE0__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_PCIE0
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_PCIE0__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_PCIE0
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_PCIE0__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_PCIE0
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_PCIE0__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_PCIE0
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_PCIE0__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_PCIE0
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_PCIE0__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_PCIE0
#define	\
RSMU_PWRMGT_INTR_STATUS_PCIE0__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_PCIE0
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_PCIE0__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_PCIE0
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_PCIE0__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_PCIE0
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_PCIE0__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_PCIE0
#define	\
RSMU_PWRMGT_INTR_TYPE_PCIE0__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_PCIE0
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_PCIE0__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_PCIE0__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_PCIE0
#define	\
RSMU_PWRMGT_INTR_CLEAR_PCIE0__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_PCIE0
#define	\
RSMU_HARD_RESETB_DELAY_PCIE0__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_PCIE0
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_PCIE0__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_PCIE0
#define	\
RSMU_VF_ENABLE_PCIE0__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_PCIE0
#define	\
RSMU_MGCG_CONTROL_PCIE0__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_PCIE0__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_PCIE0__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_PCIE0__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_PCIE0__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_PCIE0__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_PCIE0__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_PCIE0__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_PCIE0__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_PCIE0__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_PCIE0__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_PCIE0
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_PCIE0__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_PCIE0
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_PCIE0__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_PCIE0__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_PCIE0
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE0__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE0__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE0__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE0__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE0__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE0__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_PCIE0
#define	\
RSMU_MASTER_ERROR_COUNTER_PCIE0__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_PCIE0__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_PCIE0__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_PCIE0__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_PCIE0
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_PCIE0__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_PCIE0
#define	\
RSMU_RESET_TIMEOUT_CONTROL_PCIE0__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_PCIE0__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_PCIE0
#define	\
RSMU_SLAVE_ERROR_COUNTER_PCIE0__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_PCIE0
#define	\
RSMU_AEB_LOCK_0_PCIE0__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_PCIE0
#define	\
RSMU_AEB_LOCK_1_PCIE0__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_PCIE0
#define	\
RSMU_AEB_OVERRIDE_0_PCIE0__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_PCIE0
#define	\
RSMU_AEB_OVERRIDE_1_PCIE0__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_PCIE0
#define	\
RSMU_SEC_INTR_ENABLE_PCIE0__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_PCIE0
#define	\
RSMU_SEC_INTR_TARGET_ADDR_PCIE0__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_PCIE0
#define	\
RSMU_SEC_INTR_CONFIG_PCIE0__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_PCIE0
#define	\
RSMU_SEC_INTR_STATUS_PCIE0__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_PCIE0
#define	\
RSMU_SEC_INTR_PENDING_PCIE0__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_PCIE0
#define	\
RSMU_SEC_INTR_TYPE_PCIE0__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_PCIE0
#define	\
RSMU_SEC_INTR_INTERCEPT_PCIE0__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_PCIE0__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_PCIE0
#define	\
RSMU_SEC_INTR_CLEAR_PCIE0__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_PCIE0
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_PCIE0__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_PCIE0
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_PCIE0__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_PCIE0
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PCIE0__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PCIE0__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PCIE0__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PCIE0__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_PCIE0
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_PCIE0__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_PCIE0
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_PCIE0__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PCIE0
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PCIE0__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PCIE0__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PCIE0__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_PCIE0
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_PCIE0__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_PCIE0
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_PCIE0__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PCIE0
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PCIE0__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PCIE0__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PCIE0__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE0
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE0__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE0__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE0__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE0__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_PCIE0
#define	\
RSMU_SEC_START_ADDR_GROUP_0_PCIE0__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_PCIE0
#define	\
RSMU_SEC_END_ADDR_GROUP_0_PCIE0__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_PCIE0
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_PCIE0__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_PCIE0
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_PCIE0__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_PCIE0
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_PCIE0__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_PCIE0__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_PCIE0__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_PCIE0
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_PCIE0__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_PCIE0
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_PCIE0__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_PCIE0
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_PCIE0__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_PCIE0__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_PCIE0__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE0
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE0__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE0__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE0__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE0__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_PCIE0
#define	\
RSMU_SEC_START_ADDR_GROUP_1_PCIE0__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_PCIE0
#define	\
RSMU_SEC_END_ADDR_GROUP_1_PCIE0__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_PCIE0
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_PCIE0__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_PCIE0
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_PCIE0__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_PCIE0
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_PCIE0__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_PCIE0__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_PCIE0__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_PCIE0
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_PCIE0__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_PCIE0
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_PCIE0__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_PCIE0
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_PCIE0__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_PCIE0__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_PCIE0__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_PCIE0
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_PCIE0__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_PCIE0__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_PCIE0__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_PCIE0__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE0
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE0__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE0__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE0__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE0__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE0__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_PCIE0
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_PCIE0__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_PCIE0
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_PCIE0__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_SST
#define	\
RSMU_HCID_SST__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_SST__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_SST__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_SST__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_SST
#define	\
RSMU_SIID_SST__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_SST__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_SST__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_SST__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_SST
#define	\
RSMU_DBG_MUX_CONTROL_SST__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_SST
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_SST__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_SST
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_SST__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_SST
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_SST__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_SST
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_SST__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_SST
#define	\
RSMU_SOFT_RESETB_SST__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_SST__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_SST__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_TIMEOUT_ERROR_LOG_REG_SST
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SST__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SST__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SST__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SST__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SST__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_SST
#define	\
RSMU_IP_MASTER_STATUS_SST__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_SST__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_SST
#define	\
RSMU_GPUREG_SCRATCH_REG_0_SST__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_SST
#define	\
RSMU_GPUREG_SCRATCH_REG_1_SST__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_SST
#define	\
RSMU_COLD_RESETB_SST__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_SST
#define	\
RSMU_HARD_RESETB_SST__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_SST__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_SST__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_SST
#define	\
RSMU_MEM_POWER_CTRL_SST__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_SST__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_SST__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_SST__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_SST__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_SST__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_SST__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_SST
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_SST__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_DPM_CONTROL_SST
#define	\
RSMU_DPM_CONTROL_SST__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_SST__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_SST__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_SST
#define	\
RSMU_DPM_ACC_SST__RSMU_DPM_ACC__SHIFT \
		0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_SST
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_SST__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_SST
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_SST__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_SST
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_SST__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_SST
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_SST__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_SST
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_SST__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_SST
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_SST__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_SST
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_SST__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_SST
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_SST__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_SST
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_SST__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_SST
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_SST__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_SST
#define	\
RSMU_PWRMGT_INTR_STATUS_SST__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_SST
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_SST__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_SST
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_SST__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_SST
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_SST__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_SST
#define	\
RSMU_PWRMGT_INTR_TYPE_SST__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_SST
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_SST__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_SST__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_SST
#define	\
RSMU_PWRMGT_INTR_CLEAR_SST__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_SST
#define	\
RSMU_HARD_RESETB_DELAY_SST__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_SST
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_SST__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_SST
#define	\
RSMU_VF_ENABLE_SST__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_SST
#define	\
RSMU_MGCG_CONTROL_SST__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_SST__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_SST__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_SST__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_SST__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_SST__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_SST__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_SST__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_SST__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_SST__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_SST__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_SST
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_SST__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_SST
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SST__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SST__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_SST
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SST__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SST__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SST__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SST__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SST__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SST__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_SST
#define	\
RSMU_MASTER_ERROR_COUNTER_SST__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_SST__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_SST__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_SST__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_SST
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_SST__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_SST
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SST__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SST__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_SST
#define	\
RSMU_SLAVE_ERROR_COUNTER_SST__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_SST
#define	\
RSMU_AEB_LOCK_0_SST__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_SST
#define	\
RSMU_AEB_LOCK_1_SST__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_SST
#define	\
RSMU_AEB_OVERRIDE_0_SST__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_SST
#define	\
RSMU_AEB_OVERRIDE_1_SST__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_SST
#define	\
RSMU_SEC_INTR_ENABLE_SST__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_SST
#define	\
RSMU_SEC_INTR_TARGET_ADDR_SST__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_SST
#define	\
RSMU_SEC_INTR_CONFIG_SST__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_SST
#define	\
RSMU_SEC_INTR_STATUS_SST__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_SST
#define	\
RSMU_SEC_INTR_PENDING_SST__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_SST
#define	\
RSMU_SEC_INTR_TYPE_SST__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_SST
#define	\
RSMU_SEC_INTR_INTERCEPT_SST__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_SST__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_SST
#define	\
RSMU_SEC_INTR_CLEAR_SST__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_SST
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_SST__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SST
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SST__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_SST
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SST__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SST__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SST__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SST__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SST
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SST__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SST
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SST__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SST
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SST__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SST__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SST__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SST
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SST__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SST
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SST__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SST
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SST__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SST__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SST__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SST
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SST__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SST__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SST__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SST__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_SST
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SST__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SST__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SST__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SST__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SST__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_SST
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_SST__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_SST
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_SST__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_IOAGR
#define	\
RSMU_HCID_IOAGR__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_IOAGR__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_IOAGR__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_IOAGR__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_IOAGR
#define	\
RSMU_SIID_IOAGR__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_IOAGR__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_IOAGR__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_IOAGR__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_IOAGR
#define	\
RSMU_DBG_MUX_CONTROL_IOAGR__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_IOAGR
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_IOAGR__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_IOAGR
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_IOAGR__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_IOAGR
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_IOAGR__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_IOAGR
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_IOAGR__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_PGFSM_CONTROL_IOAGR
#define	\
RSMU_PGFSM_CONTROL_IOAGR__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_IOAGR__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_IOAGR__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_IOAGR__RSMU_PGFSM_SELECT__SHIFT \
0x00000008

// RSMU_PGFSM_WR_DATA_IOAGR
#define	\
RSMU_PGFSM_WR_DATA_IOAGR__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_IOAGR
#define	\
RSMU_PGFSM_RD_DATA_IOAGR__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_IOAGR
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOAGR__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOAGR__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOAGR__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOAGR__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOAGR__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_IOAGR
#define	\
RSMU_IP_MASTER_STATUS_IOAGR__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_IOAGR__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_IOAGR
#define	\
RSMU_GPUREG_SCRATCH_REG_0_IOAGR__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_IOAGR
#define	\
RSMU_GPUREG_SCRATCH_REG_1_IOAGR__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_IOAGR
#define	\
RSMU_COLD_RESETB_IOAGR__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_IOAGR
#define	\
RSMU_HARD_RESETB_IOAGR__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_IOAGR__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_IOAGR__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_IOAGR
#define	\
RSMU_MEM_POWER_CTRL_IOAGR__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_IOAGR__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_IOAGR__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_IOAGR__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_IOAGR__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_IOAGR__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_IOAGR__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_IOAGR
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_IOAGR__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_IOAGR
#define	\
RSMU_CAC_LKG_WEIGHT_0_IOAGR__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_IOAGR__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_IOAGR
#define	\
RSMU_CAC_LKG_ACC_0_IOAGR__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_IOAGR
#define	\
RSMU_CAC_CONTROL_IOAGR__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_IOAGR__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_PWRMGT_INTR_ENABLE_P0_IOAGR
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_IOAGR__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_IOAGR
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_IOAGR__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_IOAGR
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_IOAGR__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_IOAGR
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_IOAGR__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_IOAGR
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_IOAGR__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_IOAGR
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_IOAGR__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_IOAGR
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_IOAGR__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_IOAGR
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_IOAGR__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_IOAGR
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_IOAGR__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_IOAGR
#define	\
RSMU_PWRMGT_INTR_STATUS_IOAGR__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_IOAGR
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_IOAGR__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_IOAGR
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_IOAGR__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_IOAGR
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_IOAGR__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_IOAGR
#define	\
RSMU_PWRMGT_INTR_TYPE_IOAGR__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_IOAGR
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_IOAGR__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_IOAGR__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_IOAGR
#define	\
RSMU_PWRMGT_INTR_CLEAR_IOAGR__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_IOAGR
#define	\
RSMU_HARD_RESETB_DELAY_IOAGR__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_IOAGR
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_IOAGR__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_IOAGR
#define	\
RSMU_VF_ENABLE_IOAGR__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_IOAGR
#define	\
RSMU_MGCG_CONTROL_IOAGR__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_IOAGR__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_IOAGR__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_IOAGR__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_IOAGR__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_IOAGR__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_IOAGR__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_IOAGR__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_IOAGR__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_IOAGR__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_IOAGR__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_IOAGR
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_IOAGR__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_IOAGR
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_IOAGR__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_IOAGR__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_IOAGR
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAGR__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAGR__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAGR__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAGR__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAGR__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAGR__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_IOAGR
#define	\
RSMU_MASTER_ERROR_COUNTER_IOAGR__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_IOAGR__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_IOAGR__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_IOAGR__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_IOAGR
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_IOAGR__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_IOAGR
#define	\
RSMU_RESET_TIMEOUT_CONTROL_IOAGR__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_IOAGR__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_IOAGR
#define	\
RSMU_SLAVE_ERROR_COUNTER_IOAGR__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_IOAGR
#define	\
RSMU_AEB_LOCK_0_IOAGR__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_IOAGR
#define	\
RSMU_AEB_LOCK_1_IOAGR__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_IOAGR
#define	\
RSMU_AEB_OVERRIDE_0_IOAGR__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_IOAGR
#define	\
RSMU_AEB_OVERRIDE_1_IOAGR__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_IOAGR
#define	\
RSMU_SEC_INTR_ENABLE_IOAGR__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_IOAGR
#define	\
RSMU_SEC_INTR_TARGET_ADDR_IOAGR__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_IOAGR
#define	\
RSMU_SEC_INTR_CONFIG_IOAGR__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_IOAGR
#define	\
RSMU_SEC_INTR_STATUS_IOAGR__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_IOAGR
#define	\
RSMU_SEC_INTR_PENDING_IOAGR__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_IOAGR
#define	\
RSMU_SEC_INTR_TYPE_IOAGR__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_IOAGR
#define	\
RSMU_SEC_INTR_INTERCEPT_IOAGR__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_IOAGR__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_IOAGR
#define	\
RSMU_SEC_INTR_CLEAR_IOAGR__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_IOAGR
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_IOAGR__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_IOAGR
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_IOAGR__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_IOAGR
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOAGR__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOAGR__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOAGR__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOAGR__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_IOAGR
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_IOAGR__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_IOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_IOAGR__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOAGR
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOAGR__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOAGR__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOAGR__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_IOAGR
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_IOAGR__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_IOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_IOAGR__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOAGR
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOAGR__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOAGR__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOAGR__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAGR
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAGR__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAGR__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_IOAGR
#define	\
RSMU_SEC_START_ADDR_GROUP_0_IOAGR__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_IOAGR
#define	\
RSMU_SEC_END_ADDR_GROUP_0_IOAGR__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_IOAGR
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_IOAGR__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_IOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_IOAGR__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOAGR
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOAGR__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOAGR__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOAGR__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_IOAGR
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_IOAGR__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_IOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_IOAGR__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOAGR
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOAGR__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOAGR__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOAGR__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAGR
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAGR__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAGR__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_IOAGR
#define	\
RSMU_SEC_START_ADDR_GROUP_1_IOAGR__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_IOAGR
#define	\
RSMU_SEC_END_ADDR_GROUP_1_IOAGR__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_IOAGR
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_IOAGR__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_IOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_IOAGR__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_IOAGR
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_IOAGR__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_IOAGR__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_IOAGR__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_IOAGR
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_IOAGR__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_IOAGR
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_IOAGR__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_IOAGR
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_IOAGR__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_IOAGR__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_IOAGR__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_IOAGR
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_IOAGR__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_IOAGR__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_IOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_IOAGR__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAGR
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAGR__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAGR__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAGR__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAGR__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAGR__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_IOAGR
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_IOAGR__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_IOAGR
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_IOAGR__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_DFX_DAP
#define	\
RSMU_HCID_DFX_DAP__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_DFX_DAP__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_DFX_DAP__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_DFX_DAP__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_DFX_DAP
#define	\
RSMU_SIID_DFX_DAP__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_DFX_DAP__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_DFX_DAP__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_DFX_DAP__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_DFX_DAP
#define	\
RSMU_DBG_MUX_CONTROL_DFX_DAP__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_DFX_DAP
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_DFX_DAP__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_DFX_DAP
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_DFX_DAP__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_DFX_DAP
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_DFX_DAP__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_DFX_DAP
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_DFX_DAP__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_DFX_DAP
#define	\
RSMU_SOFT_RESETB_DFX_DAP__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_DFX_DAP__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_DFX_DAP__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_TIMEOUT_ERROR_LOG_REG_DFX_DAP
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DFX_DAP__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DFX_DAP__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DFX_DAP__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DFX_DAP__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_DFX_DAP__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_DFX_DAP
#define	\
RSMU_IP_MASTER_STATUS_DFX_DAP__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_DFX_DAP__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_DFX_DAP
#define	\
RSMU_GPUREG_SCRATCH_REG_0_DFX_DAP__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_DFX_DAP
#define	\
RSMU_GPUREG_SCRATCH_REG_1_DFX_DAP__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DFX_DAP
#define	\
RSMU_HARD_RESETB_DFX_DAP__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_DFX_DAP__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_DFX_DAP__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_DFX_DAP
#define	\
RSMU_MEM_POWER_CTRL_DFX_DAP__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_DFX_DAP__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_DFX_DAP__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_DFX_DAP__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_DFX_DAP__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_DFX_DAP__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_DFX_DAP__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_DFX_DAP
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_DFX_DAP__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_HARD_RESETB_DELAY_DFX_DAP
#define	\
RSMU_HARD_RESETB_DELAY_DFX_DAP__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_DFX_DAP
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_DFX_DAP__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_DFX_DAP
#define	\
RSMU_VF_ENABLE_DFX_DAP__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_DFX_DAP
#define	\
RSMU_MGCG_CONTROL_DFX_DAP__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_DFX_DAP__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_DFX_DAP__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_DFX_DAP__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_DFX_DAP__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_DFX_DAP__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_DFX_DAP__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_DFX_DAP__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_DFX_DAP__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_DFX_DAP__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_DFX_DAP__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_DFX_DAP
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_DFX_DAP__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_DFX_DAP
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DFX_DAP__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_DFX_DAP__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_DFX_DAP
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX_DAP__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX_DAP__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX_DAP__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX_DAP__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX_DAP__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_DFX_DAP__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_DFX_DAP
#define	\
RSMU_MASTER_ERROR_COUNTER_DFX_DAP__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_DFX_DAP__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_DFX_DAP__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_DFX_DAP__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_DFX_DAP
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_DFX_DAP__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_DFX_DAP
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DFX_DAP__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_DFX_DAP__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_DFX_DAP
#define	\
RSMU_SLAVE_ERROR_COUNTER_DFX_DAP__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_DFX_DAP
#define	\
RSMU_AEB_LOCK_0_DFX_DAP__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_DFX_DAP
#define	\
RSMU_AEB_LOCK_1_DFX_DAP__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_DFX_DAP
#define	\
RSMU_AEB_OVERRIDE_0_DFX_DAP__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_DFX_DAP
#define	\
RSMU_AEB_OVERRIDE_1_DFX_DAP__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_DFX_DAP
#define	\
RSMU_SEC_INTR_ENABLE_DFX_DAP__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_DFX_DAP
#define	\
RSMU_SEC_INTR_TARGET_ADDR_DFX_DAP__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_DFX_DAP
#define	\
RSMU_SEC_INTR_CONFIG_DFX_DAP__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_DFX_DAP
#define	\
RSMU_SEC_INTR_STATUS_DFX_DAP__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_DFX_DAP
#define	\
RSMU_SEC_INTR_PENDING_DFX_DAP__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_DFX_DAP
#define	\
RSMU_SEC_INTR_TYPE_DFX_DAP__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_DFX_DAP
#define	\
RSMU_SEC_INTR_INTERCEPT_DFX_DAP__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_DFX_DAP__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_DFX_DAP
#define	\
RSMU_SEC_INTR_CLEAR_DFX_DAP__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_DFX_DAP
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_DFX_DAP__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DFX_DAP
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DFX_DAP__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_DFX_DAP
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DFX_DAP__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DFX_DAP__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DFX_DAP__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_DFX_DAP__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DFX_DAP
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DFX_DAP
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DFX_DAP
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DFX_DAP
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DFX_DAP
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DFX_DAP
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX_DAP
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX_DAP__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_AXI_MASTER_TRAN_COUNTER_DFX_DAP
#define	\
RSMU_AXI_MASTER_TRAN_COUNTER_DFX_DAP__RSMU_AXI_MASTER_WRITE_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_TRAN_COUNTER_DFX_DAP__RSMU_AXI_MASTER_READ_COUNTER__SHIFT \
0x00000006

// RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX_DAP
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX_DAP__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX_DAP__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX_DAP__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX_DAP__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_DFX_DAP__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_DFX_DAP
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_DFX_DAP__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_DFX_DAP
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_DFX_DAP__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_XGBE
#define	\
RSMU_HCID_XGBE__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_XGBE__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_XGBE__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_XGBE__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_XGBE
#define	\
RSMU_SIID_XGBE__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_XGBE__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_XGBE__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_XGBE__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_XGBE
#define	\
RSMU_DBG_MUX_CONTROL_XGBE__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_XGBE
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_XGBE__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_XGBE
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_XGBE__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_XGBE
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_XGBE__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_XGBE
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_XGBE__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_PGFSM_CONTROL_XGBE
#define	\
RSMU_PGFSM_CONTROL_XGBE__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_XGBE__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_XGBE__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_XGBE__RSMU_PGFSM_SELECT__SHIFT \
	0x00000008

// RSMU_PGFSM_WR_DATA_XGBE
#define	\
RSMU_PGFSM_WR_DATA_XGBE__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_XGBE
#define	\
RSMU_PGFSM_RD_DATA_XGBE__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_XGBE
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_XGBE__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_XGBE__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_XGBE__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_XGBE__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_XGBE__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_XGBE
#define	\
RSMU_IP_MASTER_STATUS_XGBE__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_XGBE__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_XGBE
#define	\
RSMU_GPUREG_SCRATCH_REG_0_XGBE__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_XGBE
#define	\
RSMU_GPUREG_SCRATCH_REG_1_XGBE__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_XGBE
#define	\
RSMU_COLD_RESETB_XGBE__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_XGBE
#define	\
RSMU_HARD_RESETB_XGBE__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_XGBE__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_XGBE__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_XGBE
#define	\
RSMU_PUB_FUSE_ADDR_XGBE__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_XGBE__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_XGBE
#define	\
RSMU_SEC_FUSE_ADDR_XGBE__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_XGBE__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_XGBE
#define	\
RSMU_MEM_POWER_CTRL_XGBE__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_XGBE__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_XGBE__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_XGBE__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_XGBE__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_XGBE__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_XGBE__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_XGBE
#define	\
RSMU_MP0_STRAPRX_ADDR_XGBE__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_XGBE
#define	\
RSMU_MP0_STRAPRX_DATA_XGBE__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_XGBE
#define	\
RSMU_SMS_FUSE_CFG_XGBE__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_XGBE__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_XGBE__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_XGBE
#define	\
RSMU_SMS_FUSE_ADDR_BASE_XGBE__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_XGBE
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_XGBE__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_XGBE__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_XGBE__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_XGBE__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_XGBE
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_XGBE__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_XGBE
#define	\
RSMU_CAC_LKG_WEIGHT_0_XGBE__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_XGBE__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_XGBE
#define	\
RSMU_CAC_LKG_ACC_0_XGBE__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_XGBE
#define	\
RSMU_CAC_CONTROL_XGBE__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_XGBE__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_XGBE
#define	\
RSMU_CAC_WEIGHT_0_XGBE__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_XGBE__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_XGBE
#define	\
RSMU_CAC_WEIGHT_1_XGBE__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_XGBE__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_XGBE
#define	\
RSMU_CAC_WEIGHT_2_XGBE__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_XGBE__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_XGBE
#define	\
RSMU_CAC_WEIGHT_3_XGBE__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_XGBE__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_4_XGBE
#define	\
RSMU_CAC_WEIGHT_4_XGBE__CAC_WEIGHT_LO_4__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_4_XGBE__CAC_WEIGHT_HI_4__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_5_XGBE
#define	\
RSMU_CAC_WEIGHT_5_XGBE__CAC_WEIGHT_LO_5__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_5_XGBE__CAC_WEIGHT_HI_5__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_6_XGBE
#define	\
RSMU_CAC_WEIGHT_6_XGBE__CAC_WEIGHT_LO_6__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_6_XGBE__CAC_WEIGHT_HI_6__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_7_XGBE
#define	\
RSMU_CAC_WEIGHT_7_XGBE__CAC_WEIGHT_LO_7__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_7_XGBE__CAC_WEIGHT_HI_7__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_8_XGBE
#define	\
RSMU_CAC_WEIGHT_8_XGBE__CAC_WEIGHT_LO_8__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_8_XGBE__CAC_WEIGHT_HI_8__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_XGBE
#define	\
RSMU_CAC_AGGR_LO_XGBE__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_XGBE
#define	\
RSMU_CAC_AGGR_HI_XGBE__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_XGBE
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_XGBE__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_XGBE
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_XGBE__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_XGBE
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_XGBE__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_XGBE
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_XGBE__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_XGBE
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_XGBE__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_XGBE
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_XGBE__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_XGBE
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_XGBE__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_XGBE
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_XGBE__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_XGBE
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_XGBE__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_XGBE
#define	\
RSMU_PWRMGT_INTR_STATUS_XGBE__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_XGBE
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_XGBE__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_XGBE
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_XGBE__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_XGBE
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_XGBE__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_XGBE
#define	\
RSMU_PWRMGT_INTR_TYPE_XGBE__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_XGBE
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_XGBE__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_XGBE__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_XGBE
#define	\
RSMU_PWRMGT_INTR_CLEAR_XGBE__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_XGBE
#define	\
RSMU_HARD_RESETB_DELAY_XGBE__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_XGBE
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_XGBE__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_XGBE
#define	\
RSMU_VF_ENABLE_XGBE__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_XGBE
#define	\
RSMU_MGCG_CONTROL_XGBE__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_XGBE__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_XGBE__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_XGBE__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_XGBE__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_XGBE__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_XGBE__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_XGBE__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_XGBE__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_XGBE__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_XGBE__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_XGBE
#define	\
RSMU_CAC_ACC_0_XGBE__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_XGBE
#define	\
RSMU_CAC_ACC_1_XGBE__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_XGBE
#define	\
RSMU_CAC_ACC_2_XGBE__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_XGBE
#define	\
RSMU_CAC_ACC_3_XGBE__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_XGBE
#define	\
RSMU_CAC_ACC_4_XGBE__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_XGBE
#define	\
RSMU_CAC_ACC_5_XGBE__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_XGBE
#define	\
RSMU_CAC_ACC_6_XGBE__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_XGBE
#define	\
RSMU_CAC_ACC_7_XGBE__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_XGBE
#define	\
RSMU_CAC_ACC_8_XGBE__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_XGBE
#define	\
RSMU_CAC_ACC_9_XGBE__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_XGBE
#define	\
RSMU_CAC_ACC_10_XGBE__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_CAC_ACC_11_XGBE
#define	\
RSMU_CAC_ACC_11_XGBE__RSMU_CAC_ACC_11__SHIFT \
	0x00000000

// RSMU_CAC_ACC_12_XGBE
#define	\
RSMU_CAC_ACC_12_XGBE__RSMU_CAC_ACC_12__SHIFT \
	0x00000000

// RSMU_CAC_ACC_13_XGBE
#define	\
RSMU_CAC_ACC_13_XGBE__RSMU_CAC_ACC_13__SHIFT \
	0x00000000

// RSMU_CAC_ACC_14_XGBE
#define	\
RSMU_CAC_ACC_14_XGBE__RSMU_CAC_ACC_14__SHIFT \
	0x00000000

// RSMU_CAC_ACC_15_XGBE
#define	\
RSMU_CAC_ACC_15_XGBE__RSMU_CAC_ACC_15__SHIFT \
	0x00000000

// RSMU_CAC_ACC_16_XGBE
#define	\
RSMU_CAC_ACC_16_XGBE__RSMU_CAC_ACC_16__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_XGBE
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_XGBE__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_XGBE
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_XGBE__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_XGBE__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_XGBE
#define	\
RSMU_AXI_MASTER_QOS_CNTL_XGBE__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_XGBE__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_XGBE__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_XGBE__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_XGBE__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_XGBE__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_XGBE
#define	\
RSMU_MASTER_ERROR_COUNTER_XGBE__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_XGBE__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_XGBE__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_XGBE__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_XGBE
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_XGBE__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_XGBE
#define	\
RSMU_RESET_TIMEOUT_CONTROL_XGBE__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_XGBE__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_XGBE
#define	\
RSMU_SLAVE_ERROR_COUNTER_XGBE__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_XGBE
#define	\
RSMU_AEB_LOCK_0_XGBE__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_XGBE
#define	\
RSMU_AEB_LOCK_1_XGBE__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_XGBE
#define	\
RSMU_AEB_OVERRIDE_0_XGBE__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_XGBE
#define	\
RSMU_AEB_OVERRIDE_1_XGBE__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_XGBE
#define	\
RSMU_SEC_INTR_ENABLE_XGBE__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_XGBE
#define	\
RSMU_SEC_INTR_TARGET_ADDR_XGBE__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_XGBE
#define	\
RSMU_SEC_INTR_CONFIG_XGBE__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_XGBE
#define	\
RSMU_SEC_INTR_STATUS_XGBE__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_XGBE
#define	\
RSMU_SEC_INTR_PENDING_XGBE__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_XGBE
#define	\
RSMU_SEC_INTR_TYPE_XGBE__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_XGBE
#define	\
RSMU_SEC_INTR_INTERCEPT_XGBE__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_XGBE__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_XGBE
#define	\
RSMU_SEC_INTR_CLEAR_XGBE__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_XGBE
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_XGBE__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_XGBE
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_XGBE__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_XGBE
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_XGBE__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_XGBE__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_XGBE__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_XGBE__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_XGBE
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_XGBE__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_XGBE
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_XGBE__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_XGBE
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_XGBE__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_XGBE__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_XGBE__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_XGBE
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_XGBE__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_XGBE
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_XGBE__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_XGBE
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_XGBE__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_XGBE__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_XGBE__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_XGBE
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_XGBE__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_XGBE__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_XGBE__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_XGBE__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_XGBE
#define	\
RSMU_SEC_START_ADDR_GROUP_0_XGBE__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_XGBE
#define	\
RSMU_SEC_END_ADDR_GROUP_0_XGBE__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_XGBE
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_XGBE__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_XGBE
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_XGBE__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_XGBE
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_XGBE__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_XGBE__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_XGBE__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_XGBE
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_XGBE__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_XGBE
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_XGBE__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_XGBE
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_XGBE__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_XGBE__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_XGBE__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_XGBE
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_XGBE__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_XGBE__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_XGBE__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_XGBE__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_XGBE
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_XGBE__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_XGBE__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_XGBE__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_XGBE__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_XGBE__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_XGBE
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_XGBE__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_XGBE
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_XGBE__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_NBIF_RV_GPU
#define	\
RSMU_HCID_NBIF_RV_GPU__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_NBIF_RV_GPU__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_NBIF_RV_GPU__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_NBIF_RV_GPU__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_NBIF_RV_GPU
#define	\
RSMU_SIID_NBIF_RV_GPU__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_NBIF_RV_GPU__RSMU_SIID_SwIfMinVer__SHIFT \
0x00000006
#define	\
RSMU_SIID_NBIF_RV_GPU__RSMU_SIID_SwIfMajVer__SHIFT \
0x0000000d
#define	\
RSMU_SIID_NBIF_RV_GPU__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_NBIF_RV_GPU
#define	\
RSMU_DBG_MUX_CONTROL_NBIF_RV_GPU__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_NBIF_RV_GPU
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_NBIF_RV_GPU__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_NBIF_RV_GPU
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_NBIF_RV_GPU__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_NBIF_RV_GPU
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_NBIF_RV_GPU__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_NBIF_RV_GPU
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_NBIF_RV_GPU__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_NBIF_RV_GPU
#define	\
RSMU_SOFT_RESETB_NBIF_RV_GPU__RSMU_SOFT_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SOFT_RESETB_NBIF_RV_GPU__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_NBIF_RV_GPU__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_NBIF_RV_GPU
#define	\
RSMU_PGFSM_CONTROL_NBIF_RV_GPU__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_NBIF_RV_GPU__RSMU_PGFSM_CMD__SHIFT \
0x00000001
#define	\
RSMU_PGFSM_CONTROL_NBIF_RV_GPU__RSMU_PGFSM_ADDR__SHIFT \
0x00000004
#define	\
RSMU_PGFSM_CONTROL_NBIF_RV_GPU__RSMU_PGFSM_SELECT__SHIFT \
0x00000008

// RSMU_PGFSM_WR_DATA_NBIF_RV_GPU
#define	\
RSMU_PGFSM_WR_DATA_NBIF_RV_GPU__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_NBIF_RV_GPU
#define	\
RSMU_PGFSM_RD_DATA_NBIF_RV_GPU__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_IH_CREDIT_NBIF_RV_GPU
#define	\
RSMU_IH_CREDIT_NBIF_RV_GPU__RSMU_IH_CREDIT__SHIFT \
	0x00000000

// RSMU_IH_RESET_CNTL_NBIF_RV_GPU
#define	\
RSMU_IH_RESET_CNTL_NBIF_RV_GPU__RSMU_IH_RESET__SHIFT \
0x00000000
#define	\
RSMU_IH_RESET_CNTL_NBIF_RV_GPU__RSMU_IH_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_IH_RESET_CNTL_NBIF_RV_GPU__RSMU_IH_SOFT_RESET_ENABLE__SHIFT \
0x00000002

// RSMU_VCE_INDEX_REGISTER_NBIF_RV_GPU
#define	\
RSMU_VCE_INDEX_REGISTER_NBIF_RV_GPU__RSMU_VCE_INDEX_WREN__SHIFT \
0x00000000
#define	\
RSMU_VCE_INDEX_REGISTER_NBIF_RV_GPU__RSMU_VCE_INDEX_INSTANCE__SHIFT \
0x00000010
#define	\
RSMU_VCE_INDEX_REGISTER_NBIF_RV_GPU__RSMU_VCE_INDEX_MODE_EN__SHIFT \
0x0000001f

// RSMU_ISP_INDEX_REGISTER_NBIF_RV_GPU
#define	\
RSMU_ISP_INDEX_REGISTER_NBIF_RV_GPU__RSMU_ISP_INDEX_WREN__SHIFT \
0x00000000
#define	\
RSMU_ISP_INDEX_REGISTER_NBIF_RV_GPU__RSMU_ISP_INDEX_INSTANCE__SHIFT \
0x00000010
#define	\
RSMU_ISP_INDEX_REGISTER_NBIF_RV_GPU__RSMU_ISP_INDEX_MODE_EN__SHIFT \
0x0000001f

// RSMU_UMC_INDEX_REGISTER_NBIF_RV_GPU
#define	\
RSMU_UMC_INDEX_REGISTER_NBIF_RV_GPU__RSMU_UMC_INDEX_WREN__SHIFT \
0x00000000
#define	\
RSMU_UMC_INDEX_REGISTER_NBIF_RV_GPU__RSMU_UMC_INDEX_INSTANCE__SHIFT \
0x00000010
#define	\
RSMU_UMC_INDEX_REGISTER_NBIF_RV_GPU__RSMU_UMC_INDEX_MODE_EN__SHIFT \
0x0000001f

// RSMU_TIMEOUT_ERROR_LOG_REG_NBIF_RV_GPU
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_NBIF_RV_GPU__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_NBIF_RV_GPU__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_NBIF_RV_GPU__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_NBIF_RV_GPU__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_NBIF_RV_GPU__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_NBIF_RV_GPU
#define	\
RSMU_IP_MASTER_STATUS_NBIF_RV_GPU__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_NBIF_RV_GPU__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_NBIF_RV_GPU
#define	\
RSMU_GPUREG_SCRATCH_REG_0_NBIF_RV_GPU__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_NBIF_RV_GPU
#define	\
RSMU_GPUREG_SCRATCH_REG_1_NBIF_RV_GPU__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_NBIF_RV_GPU
#define	\
RSMU_COLD_RESETB_NBIF_RV_GPU__RSMU_COLD_RESETB__SHIFT \
0x00000000

// RSMU_HARD_RESETB_NBIF_RV_GPU
#define	\
RSMU_HARD_RESETB_NBIF_RV_GPU__RSMU_HARD_RESETB__SHIFT \
0x00000000
#define	\
RSMU_HARD_RESETB_NBIF_RV_GPU__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_NBIF_RV_GPU__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_NBIF_RV_GPU
#define	\
RSMU_PUB_FUSE_ADDR_NBIF_RV_GPU__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_NBIF_RV_GPU__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_NBIF_RV_GPU
#define	\
RSMU_SEC_FUSE_ADDR_NBIF_RV_GPU__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_NBIF_RV_GPU__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_NBIF_RV_GPU
#define	\
RSMU_MEM_POWER_CTRL_NBIF_RV_GPU__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_NBIF_RV_GPU__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_NBIF_RV_GPU__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_NBIF_RV_GPU__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_NBIF_RV_GPU__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_NBIF_RV_GPU__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_NBIF_RV_GPU__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_NBIF_RV_GPU
#define	\
RSMU_MP0_STRAPRX_ADDR_NBIF_RV_GPU__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_NBIF_RV_GPU
#define	\
RSMU_MP0_STRAPRX_DATA_NBIF_RV_GPU__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_NBIF_RV_GPU
#define	\
RSMU_SMS_FUSE_CFG_NBIF_RV_GPU__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_NBIF_RV_GPU__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_NBIF_RV_GPU__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_NBIF_RV_GPU
#define	\
RSMU_SMS_FUSE_ADDR_BASE_NBIF_RV_GPU__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_NBIF_RV_GPU
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_NBIF_RV_GPU__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_NBIF_RV_GPU__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_NBIF_RV_GPU__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_NBIF_RV_GPU__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_NBIF_RV_GPU
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_ROM_READY__SHIFT \
0x00000003
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_ROM_VALID__SHIFT \
0x00000004
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_NBIF_RV_GPU__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_NBIF_RV_GPU
#define	\
RSMU_CAC_LKG_WEIGHT_0_NBIF_RV_GPU__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_NBIF_RV_GPU__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_NBIF_RV_GPU
#define	\
RSMU_CAC_LKG_ACC_0_NBIF_RV_GPU__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_NBIF_RV_GPU
#define	\
RSMU_CAC_CONTROL_NBIF_RV_GPU__RSMU_CAC_WINDOW__SHIFT \
0x00000000
#define	\
RSMU_CAC_CONTROL_NBIF_RV_GPU__RSMU_CAC_ENABLE__SHIFT \
0x0000001f

// RSMU_DPM_CONTROL_NBIF_RV_GPU
#define	\
RSMU_DPM_CONTROL_NBIF_RV_GPU__RSMU_DPM_ACC_RESET__SHIFT \
0x00000000
#define	\
RSMU_DPM_CONTROL_NBIF_RV_GPU__RSMU_DPM_ACC_START__SHIFT \
0x00000001
#define	\
RSMU_DPM_CONTROL_NBIF_RV_GPU__RSMU_DPM_BUSY_MASK__SHIFT \
0x00000002

// RSMU_DPM_ACC_NBIF_RV_GPU
#define	\
RSMU_DPM_ACC_NBIF_RV_GPU__RSMU_DPM_ACC__SHIFT \
	0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_NBIF_RV_GPU
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_NBIF_RV_GPU__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_NBIF_RV_GPU__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_NBIF_RV_GPU__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_NBIF_RV_GPU__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_NBIF_RV_GPU__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_NBIF_RV_GPU__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_NBIF_RV_GPU__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_NBIF_RV_GPU__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_NBIF_RV_GPU__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_NBIF_RV_GPU__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_STATUS_NBIF_RV_GPU__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_NBIF_RV_GPU__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_NBIF_RV_GPU__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_NBIF_RV_GPU__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_TYPE_NBIF_RV_GPU__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_NBIF_RV_GPU__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_NBIF_RV_GPU__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_NBIF_RV_GPU
#define	\
RSMU_PWRMGT_INTR_CLEAR_NBIF_RV_GPU__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_NBIF_RV_GPU
#define	\
RSMU_HARD_RESETB_DELAY_NBIF_RV_GPU__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_NBIF_RV_GPU
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_NBIF_RV_GPU__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_NBIF_RV_GPU
#define	\
RSMU_VF_ENABLE_NBIF_RV_GPU__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_NBIF_RV_GPU
#define	\
RSMU_MGCG_CONTROL_NBIF_RV_GPU__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_NBIF_RV_GPU__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_NBIF_RV_GPU__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_NBIF_RV_GPU__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_NBIF_RV_GPU__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_NBIF_RV_GPU__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_NBIF_RV_GPU__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_NBIF_RV_GPU__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_NBIF_RV_GPU__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_NBIF_RV_GPU__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_NBIF_RV_GPU__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_NBIF_RV_GPU
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_NBIF_RV_GPU__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_NBIF_RV_GPU
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_NBIF_RV_GPU__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_NBIF_RV_GPU__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_NBIF_RV_GPU
#define	\
RSMU_AXI_MASTER_QOS_CNTL_NBIF_RV_GPU__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_NBIF_RV_GPU__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_NBIF_RV_GPU__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_NBIF_RV_GPU__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_NBIF_RV_GPU__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_NBIF_RV_GPU__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_NBIF_RV_GPU
#define	\
RSMU_MASTER_ERROR_COUNTER_NBIF_RV_GPU__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_NBIF_RV_GPU__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_NBIF_RV_GPU__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_NBIF_RV_GPU__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_NBIF_RV_GPU
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_NBIF_RV_GPU__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_NBIF_RV_GPU
#define	\
RSMU_RESET_TIMEOUT_CONTROL_NBIF_RV_GPU__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_NBIF_RV_GPU__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_NBIF_RV_GPU
#define	\
RSMU_SLAVE_ERROR_COUNTER_NBIF_RV_GPU__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_NBIF_RV_GPU
#define	\
RSMU_AEB_LOCK_0_NBIF_RV_GPU__RSMU_AEB_LOCK_0__SHIFT \
0x00000003

// RSMU_AEB_LOCK_1_NBIF_RV_GPU
#define	\
RSMU_AEB_LOCK_1_NBIF_RV_GPU__RSMU_AEB_LOCK_1__SHIFT \
0x00000000

// RSMU_AEB_OVERRIDE_0_NBIF_RV_GPU
#define	\
RSMU_AEB_OVERRIDE_0_NBIF_RV_GPU__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_NBIF_RV_GPU
#define	\
RSMU_AEB_OVERRIDE_1_NBIF_RV_GPU__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_NBIF_RV_GPU
#define	\
RSMU_SEC_INTR_ENABLE_NBIF_RV_GPU__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_NBIF_RV_GPU
#define	\
RSMU_SEC_INTR_TARGET_ADDR_NBIF_RV_GPU__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_NBIF_RV_GPU
#define	\
RSMU_SEC_INTR_CONFIG_NBIF_RV_GPU__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_NBIF_RV_GPU
#define	\
RSMU_SEC_INTR_STATUS_NBIF_RV_GPU__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_NBIF_RV_GPU
#define	\
RSMU_SEC_INTR_PENDING_NBIF_RV_GPU__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_NBIF_RV_GPU
#define	\
RSMU_SEC_INTR_TYPE_NBIF_RV_GPU__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_NBIF_RV_GPU
#define	\
RSMU_SEC_INTR_INTERCEPT_NBIF_RV_GPU__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_NBIF_RV_GPU__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_NBIF_RV_GPU
#define	\
RSMU_SEC_INTR_CLEAR_NBIF_RV_GPU__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_NBIF_RV_GPU
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_NBIF_RV_GPU__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_NBIF_RV_GPU
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_NBIF_RV_GPU__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_NBIF_RV_GPU__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_NBIF_RV_GPU__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_NBIF_RV_GPU__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_NBIF_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_NBIF_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_NBIF_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_NBIF_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_NBIF_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_NBIF_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_NBIF_RV_GPU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_NBIF_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_NBIF_RV_GPU
#define	\
RSMU_SEC_START_ADDR_GROUP_0_NBIF_RV_GPU__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_NBIF_RV_GPU
#define	\
RSMU_SEC_END_ADDR_GROUP_0_NBIF_RV_GPU__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_NBIF_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_NBIF_RV_GPU__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_NBIF_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_NBIF_RV_GPU__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_NBIF_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_NBIF_RV_GPU__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_NBIF_RV_GPU__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_NBIF_RV_GPU__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_NBIF_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_NBIF_RV_GPU__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_NBIF_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_NBIF_RV_GPU__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_NBIF_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_NBIF_RV_GPU__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_NBIF_RV_GPU__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_NBIF_RV_GPU__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_NBIF_RV_GPU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_NBIF_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_NBIF_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_NBIF_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_NBIF_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_NBIF_RV_GPU
#define	\
RSMU_SEC_START_ADDR_GROUP_1_NBIF_RV_GPU__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_NBIF_RV_GPU
#define	\
RSMU_SEC_END_ADDR_GROUP_1_NBIF_RV_GPU__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_NBIF_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_NBIF_RV_GPU__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_NBIF_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_NBIF_RV_GPU__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_NBIF_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_NBIF_RV_GPU__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_NBIF_RV_GPU__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_NBIF_RV_GPU__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_NBIF_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_NBIF_RV_GPU__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_NBIF_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_NBIF_RV_GPU__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_NBIF_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_NBIF_RV_GPU__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_NBIF_RV_GPU__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_NBIF_RV_GPU__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_NBIF_RV_GPU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_NBIF_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_NBIF_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_NBIF_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_NBIF_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_AXI_MASTER_TRAN_COUNTER_NBIF_RV_GPU
#define	\
RSMU_AXI_MASTER_TRAN_COUNTER_NBIF_RV_GPU__RSMU_AXI_MASTER_WRITE_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_TRAN_COUNTER_NBIF_RV_GPU__RSMU_AXI_MASTER_READ_COUNTER__SHIFT \
0x00000006

// RSMU_SEC_SLAVE_ERROR_LOG_REG_NBIF_RV_GPU
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_NBIF_RV_GPU__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_NBIF_RV_GPU__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_NBIF_RV_GPU__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_NBIF_RV_GPU__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_NBIF_RV_GPU__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_NBIF_RV_GPU
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_NBIF_RV_GPU__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_NBIF_RV_GPU
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_NBIF_RV_GPU__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_IP_NBIF_RV_GPU
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_IP_NBIF_RV_GPU__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT \
0x00000000
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_IP_NBIF_RV_GPU__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT \
0x00000018

// RSMU_HCID_IOAPIC
#define	\
RSMU_HCID_IOAPIC__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_IOAPIC__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_IOAPIC__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_IOAPIC__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_IOAPIC
#define	\
RSMU_SIID_IOAPIC__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_IOAPIC__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_IOAPIC__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_IOAPIC__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_IOAPIC
#define	\
RSMU_DBG_MUX_CONTROL_IOAPIC__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_IOAPIC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_IOAPIC__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_IOAPIC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_IOAPIC__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_IOAPIC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_IOAPIC__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_IOAPIC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_IOAPIC__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_IOAPIC
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOAPIC__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOAPIC__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOAPIC__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOAPIC__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_IOAPIC__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_IOAPIC
#define	\
RSMU_IP_MASTER_STATUS_IOAPIC__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_IOAPIC__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_IOAPIC
#define	\
RSMU_GPUREG_SCRATCH_REG_0_IOAPIC__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_IOAPIC
#define	\
RSMU_GPUREG_SCRATCH_REG_1_IOAPIC__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_HARD_RESETB_IOAPIC
#define	\
RSMU_HARD_RESETB_IOAPIC__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_IOAPIC__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_IOAPIC__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_IOAPIC
#define	\
RSMU_MEM_POWER_CTRL_IOAPIC__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_IOAPIC__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_IOAPIC__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_IOAPIC__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_IOAPIC__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_IOAPIC__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_IOAPIC__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_IOAPIC
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_IOAPIC__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_HARD_RESETB_DELAY_IOAPIC
#define	\
RSMU_HARD_RESETB_DELAY_IOAPIC__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_IOAPIC
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_IOAPIC__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_IOAPIC
#define	\
RSMU_VF_ENABLE_IOAPIC__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_IOAPIC
#define	\
RSMU_MGCG_CONTROL_IOAPIC__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_IOAPIC__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_IOAPIC__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_IOAPIC__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_IOAPIC__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_IOAPIC__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_IOAPIC__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_IOAPIC__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_IOAPIC__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_IOAPIC__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_IOAPIC__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_IOAPIC
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_IOAPIC__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_IOAPIC
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_IOAPIC__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_IOAPIC__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_IOAPIC
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAPIC__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAPIC__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAPIC__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAPIC__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAPIC__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_IOAPIC__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_IOAPIC
#define	\
RSMU_MASTER_ERROR_COUNTER_IOAPIC__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_IOAPIC__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_IOAPIC__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_IOAPIC__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_IOAPIC
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_IOAPIC__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_IOAPIC
#define	\
RSMU_RESET_TIMEOUT_CONTROL_IOAPIC__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_IOAPIC__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_IOAPIC
#define	\
RSMU_SLAVE_ERROR_COUNTER_IOAPIC__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_IOAPIC
#define	\
RSMU_AEB_LOCK_0_IOAPIC__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_IOAPIC
#define	\
RSMU_AEB_LOCK_1_IOAPIC__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_IOAPIC
#define	\
RSMU_AEB_OVERRIDE_0_IOAPIC__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_IOAPIC
#define	\
RSMU_AEB_OVERRIDE_1_IOAPIC__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_IOAPIC
#define	\
RSMU_SEC_INTR_ENABLE_IOAPIC__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_IOAPIC
#define	\
RSMU_SEC_INTR_TARGET_ADDR_IOAPIC__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_IOAPIC
#define	\
RSMU_SEC_INTR_CONFIG_IOAPIC__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_IOAPIC
#define	\
RSMU_SEC_INTR_STATUS_IOAPIC__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_IOAPIC
#define	\
RSMU_SEC_INTR_PENDING_IOAPIC__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_IOAPIC
#define	\
RSMU_SEC_INTR_TYPE_IOAPIC__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_IOAPIC
#define	\
RSMU_SEC_INTR_INTERCEPT_IOAPIC__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_IOAPIC__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_IOAPIC
#define	\
RSMU_SEC_INTR_CLEAR_IOAPIC__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_IOAPIC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_IOAPIC__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_IOAPIC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_IOAPIC__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_IOAPIC
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOAPIC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOAPIC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOAPIC__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_IOAPIC__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_IOAPIC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_IOAPIC__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_IOAPIC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_IOAPIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOAPIC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOAPIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOAPIC__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOAPIC__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_IOAPIC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_IOAPIC__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_IOAPIC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_IOAPIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOAPIC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOAPIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOAPIC__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOAPIC__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAPIC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAPIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAPIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAPIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAPIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_IOAPIC
#define	\
RSMU_SEC_START_ADDR_GROUP_0_IOAPIC__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_IOAPIC
#define	\
RSMU_SEC_END_ADDR_GROUP_0_IOAPIC__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_IOAPIC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_IOAPIC__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_IOAPIC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_IOAPIC__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOAPIC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOAPIC__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOAPIC__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_IOAPIC__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_IOAPIC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_IOAPIC__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_IOAPIC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_IOAPIC__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOAPIC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOAPIC__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOAPIC__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_IOAPIC__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAPIC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAPIC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAPIC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAPIC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAPIC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAPIC
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAPIC__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAPIC__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAPIC__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAPIC__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_IOAPIC__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_IOAPIC
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_IOAPIC__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_IOAPIC
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_IOAPIC__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_SYSTEMHUB_RV_GPU
#define	\
RSMU_HCID_SYSTEMHUB_RV_GPU__RSMU_HCID_HwRev__SHIFT \
0x00000000
#define	\
RSMU_HCID_SYSTEMHUB_RV_GPU__RSMU_HCID_HwMinVer__SHIFT \
0x00000006
#define	\
RSMU_HCID_SYSTEMHUB_RV_GPU__RSMU_HCID_HwMajVer__SHIFT \
0x0000000d
#define	\
RSMU_HCID_SYSTEMHUB_RV_GPU__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_SYSTEMHUB_RV_GPU
#define	\
RSMU_SIID_SYSTEMHUB_RV_GPU__RSMU_SIID_SwIfRev__SHIFT \
0x00000000
#define	\
RSMU_SIID_SYSTEMHUB_RV_GPU__RSMU_SIID_SwIfMinVer__SHIFT \
0x00000006
#define	\
RSMU_SIID_SYSTEMHUB_RV_GPU__RSMU_SIID_SwIfMajVer__SHIFT \
0x0000000d
#define	\
RSMU_SIID_SYSTEMHUB_RV_GPU__RSMU_SIID_SwIfID__SHIFT \
0x00000014

// RSMU_DBG_MUX_CONTROL_SYSTEMHUB_RV_GPU
#define	\
RSMU_DBG_MUX_CONTROL_SYSTEMHUB_RV_GPU__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_SYSTEMHUB_RV_GPU__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_SYSTEMHUB_RV_GPU__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_SYSTEMHUB_RV_GPU__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_SYSTEMHUB_RV_GPU__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_SYSTEMHUB_RV_GPU
#define	\
RSMU_SOFT_RESETB_SYSTEMHUB_RV_GPU__RSMU_SOFT_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SOFT_RESETB_SYSTEMHUB_RV_GPU__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_SYSTEMHUB_RV_GPU__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_TIMEOUT_ERROR_LOG_REG_SYSTEMHUB_RV_GPU
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SYSTEMHUB_RV_GPU__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SYSTEMHUB_RV_GPU__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SYSTEMHUB_RV_GPU__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SYSTEMHUB_RV_GPU__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SYSTEMHUB_RV_GPU__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_SYSTEMHUB_RV_GPU
#define	\
RSMU_IP_MASTER_STATUS_SYSTEMHUB_RV_GPU__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_SYSTEMHUB_RV_GPU__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_GPUREG_SCRATCH_REG_0_SYSTEMHUB_RV_GPU__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_GPUREG_SCRATCH_REG_1_SYSTEMHUB_RV_GPU__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_SYSTEMHUB_RV_GPU
#define	\
RSMU_COLD_RESETB_SYSTEMHUB_RV_GPU__RSMU_COLD_RESETB__SHIFT \
0x00000000

// RSMU_HARD_RESETB_SYSTEMHUB_RV_GPU
#define	\
RSMU_HARD_RESETB_SYSTEMHUB_RV_GPU__RSMU_HARD_RESETB__SHIFT \
0x00000000
#define	\
RSMU_HARD_RESETB_SYSTEMHUB_RV_GPU__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_SYSTEMHUB_RV_GPU__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_SYSTEMHUB_RV_GPU
#define	\
RSMU_PUB_FUSE_ADDR_SYSTEMHUB_RV_GPU__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_SYSTEMHUB_RV_GPU__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_FUSE_ADDR_SYSTEMHUB_RV_GPU__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_SYSTEMHUB_RV_GPU__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_SYSTEMHUB_RV_GPU
#define	\
RSMU_MEM_POWER_CTRL_SYSTEMHUB_RV_GPU__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_SYSTEMHUB_RV_GPU__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_SYSTEMHUB_RV_GPU__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_SYSTEMHUB_RV_GPU__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_SYSTEMHUB_RV_GPU__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_SYSTEMHUB_RV_GPU__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_SYSTEMHUB_RV_GPU__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_SYSTEMHUB_RV_GPU
#define	\
RSMU_MP0_STRAPRX_ADDR_SYSTEMHUB_RV_GPU__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_SYSTEMHUB_RV_GPU
#define	\
RSMU_MP0_STRAPRX_DATA_SYSTEMHUB_RV_GPU__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_ROM_READY__SHIFT \
0x00000003
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_ROM_VALID__SHIFT \
0x00000004
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_DPM_CONTROL_SYSTEMHUB_RV_GPU
#define	\
RSMU_DPM_CONTROL_SYSTEMHUB_RV_GPU__RSMU_DPM_ACC_RESET__SHIFT \
0x00000000
#define	\
RSMU_DPM_CONTROL_SYSTEMHUB_RV_GPU__RSMU_DPM_ACC_START__SHIFT \
0x00000001
#define	\
RSMU_DPM_CONTROL_SYSTEMHUB_RV_GPU__RSMU_DPM_BUSY_MASK__SHIFT \
0x00000002

// RSMU_DPM_ACC_SYSTEMHUB_RV_GPU
#define	\
RSMU_DPM_ACC_SYSTEMHUB_RV_GPU__RSMU_DPM_ACC__SHIFT \
0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_SYSTEMHUB_RV_GPU
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_SYSTEMHUB_RV_GPU__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_STATUS_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_TYPE_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_SYSTEMHUB_RV_GPU
#define	\
RSMU_PWRMGT_INTR_CLEAR_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_SYSTEMHUB_RV_GPU
#define	\
RSMU_HARD_RESETB_DELAY_SYSTEMHUB_RV_GPU__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_SYSTEMHUB_RV_GPU__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_SYSTEMHUB_RV_GPU
#define	\
RSMU_VF_ENABLE_SYSTEMHUB_RV_GPU__RSMU_VF_ENABLE__SHIFT \
0x00000000

// RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU
#define	\
RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_SYSTEMHUB_RV_GPU__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SYSTEMHUB_RV_GPU__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SYSTEMHUB_RV_GPU__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_SYSTEMHUB_RV_GPU
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SYSTEMHUB_RV_GPU__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SYSTEMHUB_RV_GPU__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SYSTEMHUB_RV_GPU__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SYSTEMHUB_RV_GPU__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SYSTEMHUB_RV_GPU__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SYSTEMHUB_RV_GPU__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_SYSTEMHUB_RV_GPU
#define	\
RSMU_MASTER_ERROR_COUNTER_SYSTEMHUB_RV_GPU__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_SYSTEMHUB_RV_GPU__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_SYSTEMHUB_RV_GPU__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_SYSTEMHUB_RV_GPU__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_SYSTEMHUB_RV_GPU
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_SYSTEMHUB_RV_GPU__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_SYSTEMHUB_RV_GPU
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SYSTEMHUB_RV_GPU__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_SYSTEMHUB_RV_GPU
#define	\
RSMU_SLAVE_ERROR_COUNTER_SYSTEMHUB_RV_GPU__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_AEB_LOCK_0_SYSTEMHUB_RV_GPU__RSMU_AEB_LOCK_0__SHIFT \
0x00000003

// RSMU_AEB_LOCK_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_AEB_LOCK_1_SYSTEMHUB_RV_GPU__RSMU_AEB_LOCK_1__SHIFT \
0x00000000

// RSMU_AEB_OVERRIDE_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_AEB_OVERRIDE_0_SYSTEMHUB_RV_GPU__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_AEB_OVERRIDE_1_SYSTEMHUB_RV_GPU__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INTR_ENABLE_SYSTEMHUB_RV_GPU__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INTR_TARGET_ADDR_SYSTEMHUB_RV_GPU__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INTR_CONFIG_SYSTEMHUB_RV_GPU__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INTR_STATUS_SYSTEMHUB_RV_GPU__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INTR_PENDING_SYSTEMHUB_RV_GPU__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INTR_TYPE_SYSTEMHUB_RV_GPU__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INTR_INTERCEPT_SYSTEMHUB_RV_GPU__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_SYSTEMHUB_RV_GPU__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INTR_CLEAR_SYSTEMHUB_RV_GPU__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_SYSTEMHUB_RV_GPU__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SYSTEMHUB_RV_GPU__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SYSTEMHUB_RV_GPU__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SYSTEMHUB_RV_GPU__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SYSTEMHUB_RV_GPU__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SYSTEMHUB_RV_GPU__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_START_ADDR_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_END_ADDR_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_START_ADDR_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_END_ADDR_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_SYSTEMHUB_RV_GPU__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SYSTEMHUB_RV_GPU__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SYSTEMHUB_RV_GPU__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SYSTEMHUB_RV_GPU__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SYSTEMHUB_RV_GPU__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SYSTEMHUB_RV_GPU__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_SYSTEMHUB_RV_GPU
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_SYSTEMHUB_RV_GPU__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_SYSTEMHUB_RV_GPU
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_SYSTEMHUB_RV_GPU__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_UMC
#define	\
RSMU_HCID_UMC__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_UMC__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_UMC__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_UMC__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_UMC
#define	\
RSMU_SIID_UMC__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_UMC__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_UMC__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_UMC__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_UMC
#define	\
RSMU_DBG_MUX_CONTROL_UMC__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_UMC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_UMC__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_UMC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_UMC__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_UMC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_UMC__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_UMC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_UMC__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_PGFSM_CONTROL_UMC
#define	\
RSMU_PGFSM_CONTROL_UMC__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_UMC__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_UMC__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_UMC__RSMU_PGFSM_SELECT__SHIFT \
	0x00000008

// RSMU_PGFSM_WR_DATA_UMC
#define	\
RSMU_PGFSM_WR_DATA_UMC__RSMU_PGFSM_WR_DATA__SHIFT \
	0x00000000

// RSMU_PGFSM_RD_DATA_UMC
#define	\
RSMU_PGFSM_RD_DATA_UMC__RSMU_PGFSM_RD_DATA__SHIFT \
	0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_UMC
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_UMC__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_UMC__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_UMC__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_UMC__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_UMC__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_UMC
#define	\
RSMU_IP_MASTER_STATUS_UMC__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_UMC__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_UMC
#define	\
RSMU_GPUREG_SCRATCH_REG_0_UMC__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_UMC
#define	\
RSMU_GPUREG_SCRATCH_REG_1_UMC__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_UMC
#define	\
RSMU_COLD_RESETB_UMC__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_UMC
#define	\
RSMU_HARD_RESETB_UMC__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_UMC__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_UMC__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_UMC
#define	\
RSMU_PUB_FUSE_ADDR_UMC__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_UMC__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_UMC
#define	\
RSMU_SEC_FUSE_ADDR_UMC__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_UMC__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_UMC
#define	\
RSMU_MEM_POWER_CTRL_UMC__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_UMC__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_UMC__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_UMC__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_UMC__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_UMC__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_UMC__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_UMC
#define	\
RSMU_MP0_STRAPRX_ADDR_UMC__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_UMC
#define	\
RSMU_MP0_STRAPRX_DATA_UMC__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_UMC
#define	\
RSMU_SMS_FUSE_CFG_UMC__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_UMC__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_UMC__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_UMC
#define	\
RSMU_SMS_FUSE_ADDR_BASE_UMC__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_UMC
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_UMC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_UMC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_UMC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_UMC__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_UMC
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_UMC__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_UMC
#define	\
RSMU_CAC_LKG_WEIGHT_0_UMC__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_UMC__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_WEIGHT_1_UMC
#define	\
RSMU_CAC_LKG_WEIGHT_1_UMC__RSMU_CAC_LKG_WEIGHT_LO_1__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_1_UMC__RSMU_CAC_LKG_WEIGHT_HI_1__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_UMC
#define	\
RSMU_CAC_LKG_ACC_0_UMC__RSMU_CAC_LKG_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_1_UMC
#define	\
RSMU_CAC_LKG_ACC_1_UMC__RSMU_CAC_LKG_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_2_UMC
#define	\
RSMU_CAC_LKG_ACC_2_UMC__RSMU_CAC_LKG_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_CONTROL_UMC
#define	\
RSMU_CAC_CONTROL_UMC__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_UMC__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_UMC
#define	\
RSMU_CAC_WEIGHT_0_UMC__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_UMC__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_UMC
#define	\
RSMU_CAC_WEIGHT_1_UMC__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_UMC__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_UMC
#define	\
RSMU_CAC_WEIGHT_2_UMC__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_UMC__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_UMC
#define	\
RSMU_CAC_WEIGHT_3_UMC__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_UMC__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_4_UMC
#define	\
RSMU_CAC_WEIGHT_4_UMC__CAC_WEIGHT_LO_4__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_4_UMC__CAC_WEIGHT_HI_4__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_UMC
#define	\
RSMU_CAC_AGGR_LO_UMC__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_UMC
#define	\
RSMU_CAC_AGGR_HI_UMC__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_DPM_CONTROL_UMC
#define	\
RSMU_DPM_CONTROL_UMC__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_UMC__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_UMC__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_UMC
#define	\
RSMU_DPM_ACC_UMC__RSMU_DPM_ACC__SHIFT \
		0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_UMC
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_UMC__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_UMC
#define	\
RSMU_HARD_RESETB_DELAY_UMC__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_UMC
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_UMC__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_UMC
#define	\
RSMU_VF_ENABLE_UMC__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_UMC
#define	\
RSMU_MGCG_CONTROL_UMC__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_UMC__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_UMC__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_UMC__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_UMC__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_UMC__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_UMC__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_UMC__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_UMC__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_UMC__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_UMC__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_VIRTUAL_WIRE_SRC_ID_UMC
#define	\
RSMU_VIRTUAL_WIRE_SRC_ID_UMC__RSMU_VIRTUAL_WIRE_SRC_ID__SHIFT \
0x00000000

// RSMU_CAC_ACC_0_UMC
#define	\
RSMU_CAC_ACC_0_UMC__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_UMC
#define	\
RSMU_CAC_ACC_1_UMC__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_UMC
#define	\
RSMU_CAC_ACC_2_UMC__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_UMC
#define	\
RSMU_CAC_ACC_3_UMC__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_UMC
#define	\
RSMU_CAC_ACC_4_UMC__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_UMC
#define	\
RSMU_CAC_ACC_5_UMC__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_UMC
#define	\
RSMU_CAC_ACC_6_UMC__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_UMC
#define	\
RSMU_CAC_ACC_7_UMC__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_UMC
#define	\
RSMU_CAC_ACC_8_UMC__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_UMC
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_UMC__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_UMC
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_UMC__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_UMC__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_UMC
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UMC__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UMC__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UMC__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UMC__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UMC__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_UMC__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_UMC
#define	\
RSMU_MASTER_ERROR_COUNTER_UMC__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_UMC__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_UMC__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_UMC__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_UMC
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_UMC__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_UMC
#define	\
RSMU_RESET_TIMEOUT_CONTROL_UMC__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_UMC__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_UMC
#define	\
RSMU_SLAVE_ERROR_COUNTER_UMC__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_UMC
#define	\
RSMU_AEB_LOCK_0_UMC__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_UMC
#define	\
RSMU_AEB_LOCK_1_UMC__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_UMC
#define	\
RSMU_AEB_OVERRIDE_0_UMC__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_UMC
#define	\
RSMU_AEB_OVERRIDE_1_UMC__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_UMC
#define	\
RSMU_SEC_INTR_ENABLE_UMC__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_UMC
#define	\
RSMU_SEC_INTR_TARGET_ADDR_UMC__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_UMC
#define	\
RSMU_SEC_INTR_CONFIG_UMC__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_UMC
#define	\
RSMU_SEC_INTR_STATUS_UMC__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_UMC
#define	\
RSMU_SEC_INTR_PENDING_UMC__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_UMC
#define	\
RSMU_SEC_INTR_TYPE_UMC__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_UMC
#define	\
RSMU_SEC_INTR_INTERCEPT_UMC__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_UMC__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_UMC
#define	\
RSMU_SEC_INTR_CLEAR_UMC__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_UMC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_UMC__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_UMC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_UMC__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_UMC
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_UMC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_UMC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_UMC__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_UMC__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_UMC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_UMC__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_UMC__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UMC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UMC__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UMC__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UMC__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_UMC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_UMC__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_UMC__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UMC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UMC__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UMC__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UMC__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UMC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UMC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UMC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_UMC
#define	\
RSMU_SEC_START_ADDR_GROUP_0_UMC__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_UMC
#define	\
RSMU_SEC_END_ADDR_GROUP_0_UMC__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_UMC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_UMC__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_UMC__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_UMC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_UMC__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_UMC__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_UMC__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_UMC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_UMC__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_UMC__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_UMC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_UMC__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_UMC__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_UMC__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_UMC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_UMC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_UMC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_UMC
#define	\
RSMU_SEC_START_ADDR_GROUP_1_UMC__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_UMC
#define	\
RSMU_SEC_END_ADDR_GROUP_1_UMC__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_UMC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_UMC__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_UMC__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_UMC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_UMC__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_UMC__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_UMC__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_UMC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_UMC__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_UMC__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_UMC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_UMC__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_UMC__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_UMC__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_UMC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_UMC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_UMC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_2_UMC
#define	\
RSMU_SEC_START_ADDR_GROUP_2_UMC__RSMU_SEC_START_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_2_UMC
#define	\
RSMU_SEC_END_ADDR_GROUP_2_UMC__RSMU_SEC_END_ADDR_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_2_UMC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_2_UMC__RSMU_SEC_INITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_2_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_2_UMC__RSMU_SEC_UNITID_MASK_SET0_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_2_UMC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_UMC__RSMU_SEC_TLVL_MASK_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_UMC__RSMU_SEC_RW_MASK_SET0_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_2_UMC__RSMU_SEC_VF_MASK_SET0_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_2_UMC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_2_UMC__RSMU_SEC_INITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_2_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_2_UMC__RSMU_SEC_UNITID_MASK_SET1_GROUP_2__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_2_UMC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_UMC__RSMU_SEC_TLVL_MASK_SET1_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_UMC__RSMU_SEC_RW_MASK_SET1_GROUP_2__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_2_UMC__RSMU_SEC_VF_MASK_SET1_GROUP_2__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_2_UMC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_UMC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_UMC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_2__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_2_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_2__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_3_UMC
#define	\
RSMU_SEC_START_ADDR_GROUP_3_UMC__RSMU_SEC_START_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_3_UMC
#define	\
RSMU_SEC_END_ADDR_GROUP_3_UMC__RSMU_SEC_END_ADDR_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_3_UMC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_3_UMC__RSMU_SEC_INITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_3_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_3_UMC__RSMU_SEC_UNITID_MASK_SET0_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_3_UMC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_UMC__RSMU_SEC_TLVL_MASK_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_UMC__RSMU_SEC_RW_MASK_SET0_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_3_UMC__RSMU_SEC_VF_MASK_SET0_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_3_UMC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_3_UMC__RSMU_SEC_INITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_3_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_3_UMC__RSMU_SEC_UNITID_MASK_SET1_GROUP_3__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_3_UMC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_UMC__RSMU_SEC_TLVL_MASK_SET1_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_UMC__RSMU_SEC_RW_MASK_SET1_GROUP_3__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_3_UMC__RSMU_SEC_VF_MASK_SET1_GROUP_3__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_3_UMC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_UMC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_UMC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_3__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_3_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_3__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_4_UMC
#define	\
RSMU_SEC_START_ADDR_GROUP_4_UMC__RSMU_SEC_START_ADDR_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_4_UMC
#define	\
RSMU_SEC_END_ADDR_GROUP_4_UMC__RSMU_SEC_END_ADDR_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_4_UMC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_4_UMC__RSMU_SEC_INITID_MASK_SET0_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_4_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_4_UMC__RSMU_SEC_UNITID_MASK_SET0_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_4_UMC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_UMC__RSMU_SEC_TLVL_MASK_SET0_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_UMC__RSMU_SEC_RW_MASK_SET0_GROUP_4__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_4_UMC__RSMU_SEC_VF_MASK_SET0_GROUP_4__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_4_UMC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_4_UMC__RSMU_SEC_INITID_MASK_SET1_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_4_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_4_UMC__RSMU_SEC_UNITID_MASK_SET1_GROUP_4__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_4_UMC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_UMC__RSMU_SEC_TLVL_MASK_SET1_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_UMC__RSMU_SEC_RW_MASK_SET1_GROUP_4__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_4_UMC__RSMU_SEC_VF_MASK_SET1_GROUP_4__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_4_UMC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_UMC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_4__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_UMC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_4__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_4__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_4_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_4__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_5_UMC
#define	\
RSMU_SEC_START_ADDR_GROUP_5_UMC__RSMU_SEC_START_ADDR_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_5_UMC
#define	\
RSMU_SEC_END_ADDR_GROUP_5_UMC__RSMU_SEC_END_ADDR_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_5_UMC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_5_UMC__RSMU_SEC_INITID_MASK_SET0_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_5_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_5_UMC__RSMU_SEC_UNITID_MASK_SET0_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_5_UMC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_5_UMC__RSMU_SEC_TLVL_MASK_SET0_GROUP_5__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_5_UMC__RSMU_SEC_RW_MASK_SET0_GROUP_5__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_5_UMC__RSMU_SEC_VF_MASK_SET0_GROUP_5__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_5_UMC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_5_UMC__RSMU_SEC_INITID_MASK_SET1_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_5_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_5_UMC__RSMU_SEC_UNITID_MASK_SET1_GROUP_5__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_5_UMC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_5_UMC__RSMU_SEC_TLVL_MASK_SET1_GROUP_5__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_5_UMC__RSMU_SEC_RW_MASK_SET1_GROUP_5__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_5_UMC__RSMU_SEC_VF_MASK_SET1_GROUP_5__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_5_UMC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_UMC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_5__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_UMC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_5__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_5__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_5_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_5__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_6_UMC
#define	\
RSMU_SEC_START_ADDR_GROUP_6_UMC__RSMU_SEC_START_ADDR_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_6_UMC
#define	\
RSMU_SEC_END_ADDR_GROUP_6_UMC__RSMU_SEC_END_ADDR_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_6_UMC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_6_UMC__RSMU_SEC_INITID_MASK_SET0_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_6_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_6_UMC__RSMU_SEC_UNITID_MASK_SET0_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_6_UMC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_6_UMC__RSMU_SEC_TLVL_MASK_SET0_GROUP_6__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_6_UMC__RSMU_SEC_RW_MASK_SET0_GROUP_6__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_6_UMC__RSMU_SEC_VF_MASK_SET0_GROUP_6__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_6_UMC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_6_UMC__RSMU_SEC_INITID_MASK_SET1_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_6_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_6_UMC__RSMU_SEC_UNITID_MASK_SET1_GROUP_6__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_6_UMC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_6_UMC__RSMU_SEC_TLVL_MASK_SET1_GROUP_6__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_6_UMC__RSMU_SEC_RW_MASK_SET1_GROUP_6__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_6_UMC__RSMU_SEC_VF_MASK_SET1_GROUP_6__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_6_UMC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_6_UMC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_6__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_6_UMC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_6__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_6_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_6__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_6_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_6__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_7_UMC
#define	\
RSMU_SEC_START_ADDR_GROUP_7_UMC__RSMU_SEC_START_ADDR_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_7_UMC
#define	\
RSMU_SEC_END_ADDR_GROUP_7_UMC__RSMU_SEC_END_ADDR_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_7_UMC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_7_UMC__RSMU_SEC_INITID_MASK_SET0_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_7_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_7_UMC__RSMU_SEC_UNITID_MASK_SET0_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_7_UMC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_7_UMC__RSMU_SEC_TLVL_MASK_SET0_GROUP_7__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_7_UMC__RSMU_SEC_RW_MASK_SET0_GROUP_7__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_7_UMC__RSMU_SEC_VF_MASK_SET0_GROUP_7__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_7_UMC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_7_UMC__RSMU_SEC_INITID_MASK_SET1_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_7_UMC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_7_UMC__RSMU_SEC_UNITID_MASK_SET1_GROUP_7__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_7_UMC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_7_UMC__RSMU_SEC_TLVL_MASK_SET1_GROUP_7__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_7_UMC__RSMU_SEC_RW_MASK_SET1_GROUP_7__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_7_UMC__RSMU_SEC_VF_MASK_SET1_GROUP_7__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_7_UMC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_7_UMC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_7__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_7_UMC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_7__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_7_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_7__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_7_UMC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_7__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_UMC
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_UMC__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_UMC__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_UMC__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_UMC__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_UMC__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_UMC
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_UMC__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_UMC
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_UMC__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_SATA
#define	\
RSMU_HCID_SATA__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_SATA__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_SATA__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_SATA__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_SATA
#define	\
RSMU_SIID_SATA__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_SATA__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_SATA__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_SATA__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_SATA
#define	\
RSMU_DBG_MUX_CONTROL_SATA__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_SATA
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_SATA__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_SATA
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_SATA__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_SATA
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_SATA__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_SATA
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_SATA__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_SATA
#define	\
RSMU_SOFT_RESETB_SATA__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_SATA__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_SATA__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_SATA
#define	\
RSMU_PGFSM_CONTROL_SATA__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_SATA__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_SATA__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_SATA__RSMU_PGFSM_SELECT__SHIFT \
	0x00000008

// RSMU_PGFSM_WR_DATA_SATA
#define	\
RSMU_PGFSM_WR_DATA_SATA__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_SATA
#define	\
RSMU_PGFSM_RD_DATA_SATA__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_SATA
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SATA__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SATA__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SATA__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SATA__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SATA__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_SATA
#define	\
RSMU_IP_MASTER_STATUS_SATA__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_SATA__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_SATA
#define	\
RSMU_GPUREG_SCRATCH_REG_0_SATA__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_SATA
#define	\
RSMU_GPUREG_SCRATCH_REG_1_SATA__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_SATA
#define	\
RSMU_COLD_RESETB_SATA__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_SATA
#define	\
RSMU_HARD_RESETB_SATA__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_SATA__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_SATA__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_SATA
#define	\
RSMU_PUB_FUSE_ADDR_SATA__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_SATA__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_SATA
#define	\
RSMU_SEC_FUSE_ADDR_SATA__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_SATA__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_SATA
#define	\
RSMU_MEM_POWER_CTRL_SATA__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_SATA__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_SATA__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_SATA__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_SATA__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_SATA__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_SATA__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_SATA
#define	\
RSMU_MP0_STRAPRX_ADDR_SATA__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_SATA
#define	\
RSMU_MP0_STRAPRX_DATA_SATA__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_SATA
#define	\
RSMU_SMS_FUSE_CFG_SATA__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_SATA__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_SATA__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_SATA
#define	\
RSMU_SMS_FUSE_ADDR_BASE_SATA__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_SATA
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_SATA__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_SATA__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_SATA__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_SATA__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_SATA
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_SATA__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_SATA
#define	\
RSMU_CAC_LKG_WEIGHT_0_SATA__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_SATA__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_SATA
#define	\
RSMU_CAC_LKG_ACC_0_SATA__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_SATA
#define	\
RSMU_CAC_CONTROL_SATA__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_SATA__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_SATA
#define	\
RSMU_CAC_WEIGHT_0_SATA__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_SATA__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_SATA
#define	\
RSMU_CAC_WEIGHT_1_SATA__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_SATA__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_SATA
#define	\
RSMU_CAC_WEIGHT_2_SATA__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_SATA__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_SATA
#define	\
RSMU_CAC_WEIGHT_3_SATA__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_SATA__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_4_SATA
#define	\
RSMU_CAC_WEIGHT_4_SATA__CAC_WEIGHT_LO_4__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_4_SATA__CAC_WEIGHT_HI_4__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_5_SATA
#define	\
RSMU_CAC_WEIGHT_5_SATA__CAC_WEIGHT_LO_5__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_5_SATA__CAC_WEIGHT_HI_5__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_SATA
#define	\
RSMU_CAC_AGGR_LO_SATA__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_SATA
#define	\
RSMU_CAC_AGGR_HI_SATA__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_COUNTER_0_SATA
#define	\
RSMU_COUNTER_0_SATA__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_SATA
#define	\
RSMU_COUNTER_1_SATA__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_SATA
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_SATA__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_SATA
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_SATA__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_SATA
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_SATA__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_SATA
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_SATA__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_SATA
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_SATA__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_SATA
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_SATA__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_SATA
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_SATA__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_SATA
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_SATA__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_SATA
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_SATA__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_SATA
#define	\
RSMU_PWRMGT_INTR_STATUS_SATA__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_SATA
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_SATA__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_SATA
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_SATA__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_SATA
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_SATA__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_SATA
#define	\
RSMU_PWRMGT_INTR_TYPE_SATA__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_SATA
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_SATA__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_SATA__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_SATA
#define	\
RSMU_PWRMGT_INTR_CLEAR_SATA__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_SATA
#define	\
RSMU_HARD_RESETB_DELAY_SATA__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_SATA
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_SATA__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_SATA
#define	\
RSMU_VF_ENABLE_SATA__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_SATA
#define	\
RSMU_MGCG_CONTROL_SATA__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_SATA__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_SATA__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_SATA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_SATA__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_SATA__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_SATA__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_SATA__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_SATA__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_SATA__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_SATA__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_SATA
#define	\
RSMU_CAC_ACC_0_SATA__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_SATA
#define	\
RSMU_CAC_ACC_1_SATA__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_SATA
#define	\
RSMU_CAC_ACC_2_SATA__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_SATA
#define	\
RSMU_CAC_ACC_3_SATA__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_SATA
#define	\
RSMU_CAC_ACC_4_SATA__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_SATA
#define	\
RSMU_CAC_ACC_5_SATA__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_SATA
#define	\
RSMU_CAC_ACC_6_SATA__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_SATA
#define	\
RSMU_CAC_ACC_7_SATA__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_SATA
#define	\
RSMU_CAC_ACC_8_SATA__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_SATA
#define	\
RSMU_CAC_ACC_9_SATA__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_SATA
#define	\
RSMU_CAC_ACC_10_SATA__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_SATA
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_SATA__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_SATA
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SATA__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SATA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_SATA
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_SATA
#define	\
RSMU_MASTER_ERROR_COUNTER_SATA__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_SATA__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_SATA__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_SATA__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_SATA
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_SATA__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_SATA
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SATA__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SATA__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_SATA
#define	\
RSMU_SLAVE_ERROR_COUNTER_SATA__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_SATA
#define	\
RSMU_AEB_LOCK_0_SATA__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_SATA
#define	\
RSMU_AEB_LOCK_1_SATA__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_SATA
#define	\
RSMU_AEB_OVERRIDE_0_SATA__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_SATA
#define	\
RSMU_AEB_OVERRIDE_1_SATA__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_SATA
#define	\
RSMU_SEC_INTR_ENABLE_SATA__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_SATA
#define	\
RSMU_SEC_INTR_TARGET_ADDR_SATA__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_SATA
#define	\
RSMU_SEC_INTR_CONFIG_SATA__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_SATA
#define	\
RSMU_SEC_INTR_STATUS_SATA__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_SATA
#define	\
RSMU_SEC_INTR_PENDING_SATA__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_SATA
#define	\
RSMU_SEC_INTR_TYPE_SATA__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_SATA
#define	\
RSMU_SEC_INTR_INTERCEPT_SATA__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_SATA__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_SATA
#define	\
RSMU_SEC_INTR_CLEAR_SATA__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_SATA
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_SATA__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SATA
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SATA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_SATA
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SATA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SATA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SATA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SATA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SATA
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SATA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SATA
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SATA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SATA
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SATA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SATA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SATA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SATA
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SATA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SATA
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SATA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SATA
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SATA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SATA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SATA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_SATA
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_SATA__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_SATA
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_SATA__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_CCXSEC
#define	\
RSMU_HCID_CCXSEC__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_CCXSEC__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_CCXSEC__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_CCXSEC__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_CCXSEC
#define	\
RSMU_SIID_CCXSEC__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_CCXSEC__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_CCXSEC__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_CCXSEC__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_CCXSEC
#define	\
RSMU_DBG_MUX_CONTROL_CCXSEC__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_CCXSEC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_CCXSEC__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_CCXSEC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_CCXSEC__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_CCXSEC
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_CCXSEC__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_CCXSEC
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_CCXSEC__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_CCXSEC
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CCXSEC__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CCXSEC__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CCXSEC__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CCXSEC__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CCXSEC__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_CCXSEC
#define	\
RSMU_IP_MASTER_STATUS_CCXSEC__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_CCXSEC__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_CCXSEC
#define	\
RSMU_GPUREG_SCRATCH_REG_0_CCXSEC__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_CCXSEC
#define	\
RSMU_GPUREG_SCRATCH_REG_1_CCXSEC__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_CCXSEC
#define	\
RSMU_COLD_RESETB_CCXSEC__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_CCXSEC
#define	\
RSMU_HARD_RESETB_CCXSEC__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_CCXSEC__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_CCXSEC__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_CCXSEC
#define	\
RSMU_MEM_POWER_CTRL_CCXSEC__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_CCXSEC__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_CCXSEC__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_CCXSEC__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_CCXSEC__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_CCXSEC__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_CCXSEC__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_CCXSEC
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_CCXSEC__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_HARD_RESETB_DELAY_CCXSEC
#define	\
RSMU_HARD_RESETB_DELAY_CCXSEC__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_CCXSEC
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_CCXSEC__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_CCXSEC
#define	\
RSMU_VF_ENABLE_CCXSEC__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_CCXSEC
#define	\
RSMU_MGCG_CONTROL_CCXSEC__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_CCXSEC__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_CCXSEC__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_CCXSEC__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_CCXSEC__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_CCXSEC__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_CCXSEC__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_CCXSEC__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_CCXSEC__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_CCXSEC__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_CCXSEC__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_SEC_AXI_MASTER_ENABLE_CCXSEC
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_CCXSEC__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_CCXSEC
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_CCXSEC__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_CCXSEC__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_CCXSEC
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CCXSEC__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CCXSEC__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CCXSEC__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CCXSEC__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CCXSEC__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CCXSEC__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_CCXSEC
#define	\
RSMU_MASTER_ERROR_COUNTER_CCXSEC__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_CCXSEC__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_CCXSEC__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_CCXSEC__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_CCXSEC
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_CCXSEC__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_CCXSEC
#define	\
RSMU_RESET_TIMEOUT_CONTROL_CCXSEC__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_CCXSEC__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_CCXSEC
#define	\
RSMU_SLAVE_ERROR_COUNTER_CCXSEC__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_CCXSEC
#define	\
RSMU_AEB_LOCK_0_CCXSEC__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_CCXSEC
#define	\
RSMU_AEB_LOCK_1_CCXSEC__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_CCXSEC
#define	\
RSMU_AEB_OVERRIDE_0_CCXSEC__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_CCXSEC
#define	\
RSMU_AEB_OVERRIDE_1_CCXSEC__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_CCXSEC
#define	\
RSMU_SEC_INTR_ENABLE_CCXSEC__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_CCXSEC
#define	\
RSMU_SEC_INTR_TARGET_ADDR_CCXSEC__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_CCXSEC
#define	\
RSMU_SEC_INTR_CONFIG_CCXSEC__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_CCXSEC
#define	\
RSMU_SEC_INTR_STATUS_CCXSEC__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_CCXSEC
#define	\
RSMU_SEC_INTR_PENDING_CCXSEC__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_CCXSEC
#define	\
RSMU_SEC_INTR_TYPE_CCXSEC__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_CCXSEC
#define	\
RSMU_SEC_INTR_INTERCEPT_CCXSEC__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_CCXSEC__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_CCXSEC
#define	\
RSMU_SEC_INTR_CLEAR_CCXSEC__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CCXSEC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CCXSEC__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_CCXSEC
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CCXSEC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CCXSEC__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CCXSEC__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CCXSEC__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CCXSEC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CCXSEC__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CCXSEC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CCXSEC__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CCXSEC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CCXSEC__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CCXSEC__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CCXSEC__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CCXSEC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CCXSEC__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CCXSEC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CCXSEC__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CCXSEC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CCXSEC__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CCXSEC__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CCXSEC__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CCXSEC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CCXSEC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CCXSEC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CCXSEC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CCXSEC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_CCXSEC
#define	\
RSMU_SEC_START_ADDR_GROUP_0_CCXSEC__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_CCXSEC
#define	\
RSMU_SEC_END_ADDR_GROUP_0_CCXSEC__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_CCXSEC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_CCXSEC__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CCXSEC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CCXSEC__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_CCXSEC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_CCXSEC__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_CCXSEC__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_CCXSEC__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_CCXSEC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_CCXSEC__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CCXSEC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CCXSEC__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_CCXSEC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_CCXSEC__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_CCXSEC__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_CCXSEC__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_CCXSEC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CCXSEC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CCXSEC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CCXSEC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CCXSEC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_CCXSEC
#define	\
RSMU_SEC_START_ADDR_GROUP_1_CCXSEC__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_CCXSEC
#define	\
RSMU_SEC_END_ADDR_GROUP_1_CCXSEC__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_CCXSEC
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_CCXSEC__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CCXSEC
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_CCXSEC__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_CCXSEC
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_CCXSEC__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_CCXSEC__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_CCXSEC__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_CCXSEC
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_CCXSEC__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CCXSEC
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_CCXSEC__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_CCXSEC
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_CCXSEC__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_CCXSEC__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_CCXSEC__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_CCXSEC
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_CCXSEC__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_CCXSEC__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_CCXSEC__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_CCXSEC__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_AXI_MASTER_TRAN_COUNTER_CCXSEC
#define	\
RSMU_AXI_MASTER_TRAN_COUNTER_CCXSEC__RSMU_AXI_MASTER_WRITE_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_TRAN_COUNTER_CCXSEC__RSMU_AXI_MASTER_READ_COUNTER__SHIFT \
0x00000006

// RSMU_SEC_SLAVE_ERROR_LOG_REG_CCXSEC
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CCXSEC__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CCXSEC__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CCXSEC__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CCXSEC__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CCXSEC__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_CCXSEC
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_CCXSEC__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_CCXSEC
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_CCXSEC__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_IP_CCXSEC
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_IP_CCXSEC__RSMU_SEC_MASTER_TRUST_LEVEL_IP__SHIFT \
0x00000000
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_IP_CCXSEC__RSMU_SEC_MASTER_TRUST_LEVEL_OVERRIDE__SHIFT \
0x00000018

// RSMU_HCID_PCIE_PCS
#define	\
RSMU_HCID_PCIE_PCS__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_PCIE_PCS__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_PCIE_PCS__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_PCIE_PCS__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_PCIE_PCS
#define	\
RSMU_SIID_PCIE_PCS__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_PCIE_PCS__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_PCIE_PCS__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_PCIE_PCS__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_PCIE_PCS
#define	\
RSMU_DBG_MUX_CONTROL_PCIE_PCS__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_PCIE_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_PCIE_PCS__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_PCIE_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_PCIE_PCS__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_PCIE_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_PCIE_PCS__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_PCIE_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_PCIE_PCS__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_PCIE_PCS
#define	\
RSMU_SOFT_RESETB_PCIE_PCS__RSMU_SOFT_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SOFT_RESETB_PCIE_PCS__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_PCIE_PCS__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_PCIE_PCS
#define	\
RSMU_PGFSM_CONTROL_PCIE_PCS__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_PCIE_PCS__RSMU_PGFSM_CMD__SHIFT \
0x00000001
#define	\
RSMU_PGFSM_CONTROL_PCIE_PCS__RSMU_PGFSM_ADDR__SHIFT \
0x00000004
#define	\
RSMU_PGFSM_CONTROL_PCIE_PCS__RSMU_PGFSM_SELECT__SHIFT \
0x00000008

// RSMU_PGFSM_WR_DATA_PCIE_PCS
#define	\
RSMU_PGFSM_WR_DATA_PCIE_PCS__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_PCIE_PCS
#define	\
RSMU_PGFSM_RD_DATA_PCIE_PCS__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_PCIE_PCS
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PCIE_PCS__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PCIE_PCS__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PCIE_PCS__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PCIE_PCS__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_PCIE_PCS__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_PCIE_PCS
#define	\
RSMU_IP_MASTER_STATUS_PCIE_PCS__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_PCIE_PCS__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_PCIE_PCS
#define	\
RSMU_GPUREG_SCRATCH_REG_0_PCIE_PCS__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_PCIE_PCS
#define	\
RSMU_GPUREG_SCRATCH_REG_1_PCIE_PCS__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_PCIE_PCS
#define	\
RSMU_COLD_RESETB_PCIE_PCS__RSMU_COLD_RESETB__SHIFT \
0x00000000

// RSMU_HARD_RESETB_PCIE_PCS
#define	\
RSMU_HARD_RESETB_PCIE_PCS__RSMU_HARD_RESETB__SHIFT \
0x00000000
#define	\
RSMU_HARD_RESETB_PCIE_PCS__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_PCIE_PCS__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_PCIE_PCS
#define	\
RSMU_MEM_POWER_CTRL_PCIE_PCS__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_PCIE_PCS__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_PCIE_PCS__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_PCIE_PCS__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_PCIE_PCS__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_PCIE_PCS__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_PCIE_PCS__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_PCIE_PCS
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_ROM_READY__SHIFT \
0x00000003
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_ROM_VALID__SHIFT \
0x00000004
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_PCIE_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_PCIE_PCS
#define	\
RSMU_CAC_LKG_WEIGHT_0_PCIE_PCS__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_PCIE_PCS__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_PCIE_PCS
#define	\
RSMU_CAC_LKG_ACC_0_PCIE_PCS__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_PCIE_PCS
#define	\
RSMU_CAC_CONTROL_PCIE_PCS__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_PCIE_PCS__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_PCIE_PCS
#define	\
RSMU_CAC_WEIGHT_0_PCIE_PCS__CAC_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_0_PCIE_PCS__CAC_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_1_PCIE_PCS
#define	\
RSMU_CAC_WEIGHT_1_PCIE_PCS__CAC_WEIGHT_LO_1__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_1_PCIE_PCS__CAC_WEIGHT_HI_1__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_2_PCIE_PCS
#define	\
RSMU_CAC_WEIGHT_2_PCIE_PCS__CAC_WEIGHT_LO_2__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_2_PCIE_PCS__CAC_WEIGHT_HI_2__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_3_PCIE_PCS
#define	\
RSMU_CAC_WEIGHT_3_PCIE_PCS__CAC_WEIGHT_LO_3__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_3_PCIE_PCS__CAC_WEIGHT_HI_3__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_4_PCIE_PCS
#define	\
RSMU_CAC_WEIGHT_4_PCIE_PCS__CAC_WEIGHT_LO_4__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_4_PCIE_PCS__CAC_WEIGHT_HI_4__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_5_PCIE_PCS
#define	\
RSMU_CAC_WEIGHT_5_PCIE_PCS__CAC_WEIGHT_LO_5__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_5_PCIE_PCS__CAC_WEIGHT_HI_5__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_6_PCIE_PCS
#define	\
RSMU_CAC_WEIGHT_6_PCIE_PCS__CAC_WEIGHT_LO_6__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_6_PCIE_PCS__CAC_WEIGHT_HI_6__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_7_PCIE_PCS
#define	\
RSMU_CAC_WEIGHT_7_PCIE_PCS__CAC_WEIGHT_LO_7__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_7_PCIE_PCS__CAC_WEIGHT_HI_7__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_8_PCIE_PCS
#define	\
RSMU_CAC_WEIGHT_8_PCIE_PCS__CAC_WEIGHT_LO_8__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_8_PCIE_PCS__CAC_WEIGHT_HI_8__SHIFT \
0x00000010

// RSMU_CAC_AGGR_LO_PCIE_PCS
#define	\
RSMU_CAC_AGGR_LO_PCIE_PCS__RSMU_CAC_AGGR_LO__SHIFT \
0x00000000

// RSMU_CAC_AGGR_HI_PCIE_PCS
#define	\
RSMU_CAC_AGGR_HI_PCIE_PCS__RSMU_CAC_AGGR_HI__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_PCIE_PCS
#define	\
RSMU_HARD_RESETB_DELAY_PCIE_PCS__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_PCIE_PCS
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_PCIE_PCS__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_PCIE_PCS
#define	\
RSMU_VF_ENABLE_PCIE_PCS__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_PCIE_PCS
#define	\
RSMU_MGCG_CONTROL_PCIE_PCS__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_PCIE_PCS__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_PCIE_PCS__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_PCIE_PCS__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_PCIE_PCS__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_PCIE_PCS__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_PCIE_PCS__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_PCIE_PCS__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_PCIE_PCS__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_PCIE_PCS__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_PCIE_PCS__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_PCIE_PCS
#define	\
RSMU_CAC_ACC_0_PCIE_PCS__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_PCIE_PCS
#define	\
RSMU_CAC_ACC_1_PCIE_PCS__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_PCIE_PCS
#define	\
RSMU_CAC_ACC_2_PCIE_PCS__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_PCIE_PCS
#define	\
RSMU_CAC_ACC_3_PCIE_PCS__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_PCIE_PCS
#define	\
RSMU_CAC_ACC_4_PCIE_PCS__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_PCIE_PCS
#define	\
RSMU_CAC_ACC_5_PCIE_PCS__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_PCIE_PCS
#define	\
RSMU_CAC_ACC_6_PCIE_PCS__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_PCIE_PCS
#define	\
RSMU_CAC_ACC_7_PCIE_PCS__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_PCIE_PCS
#define	\
RSMU_CAC_ACC_8_PCIE_PCS__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_PCIE_PCS
#define	\
RSMU_CAC_ACC_9_PCIE_PCS__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_PCIE_PCS
#define	\
RSMU_CAC_ACC_10_PCIE_PCS__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_CAC_ACC_11_PCIE_PCS
#define	\
RSMU_CAC_ACC_11_PCIE_PCS__RSMU_CAC_ACC_11__SHIFT \
	0x00000000

// RSMU_CAC_ACC_12_PCIE_PCS
#define	\
RSMU_CAC_ACC_12_PCIE_PCS__RSMU_CAC_ACC_12__SHIFT \
	0x00000000

// RSMU_CAC_ACC_13_PCIE_PCS
#define	\
RSMU_CAC_ACC_13_PCIE_PCS__RSMU_CAC_ACC_13__SHIFT \
	0x00000000

// RSMU_CAC_ACC_14_PCIE_PCS
#define	\
RSMU_CAC_ACC_14_PCIE_PCS__RSMU_CAC_ACC_14__SHIFT \
	0x00000000

// RSMU_CAC_ACC_15_PCIE_PCS
#define	\
RSMU_CAC_ACC_15_PCIE_PCS__RSMU_CAC_ACC_15__SHIFT \
	0x00000000

// RSMU_CAC_ACC_16_PCIE_PCS
#define	\
RSMU_CAC_ACC_16_PCIE_PCS__RSMU_CAC_ACC_16__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_PCIE_PCS
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_PCIE_PCS__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_PCIE_PCS
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_PCIE_PCS__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_PCIE_PCS__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_PCIE_PCS
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE_PCS__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE_PCS__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE_PCS__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE_PCS__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE_PCS__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_PCIE_PCS__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_PCIE_PCS
#define	\
RSMU_MASTER_ERROR_COUNTER_PCIE_PCS__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_PCIE_PCS__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_PCIE_PCS__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_PCIE_PCS__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_PCIE_PCS
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_PCIE_PCS__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_PCIE_PCS
#define	\
RSMU_RESET_TIMEOUT_CONTROL_PCIE_PCS__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_PCIE_PCS__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_PCIE_PCS
#define	\
RSMU_SLAVE_ERROR_COUNTER_PCIE_PCS__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_PCIE_PCS
#define	\
RSMU_AEB_LOCK_0_PCIE_PCS__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_PCIE_PCS
#define	\
RSMU_AEB_LOCK_1_PCIE_PCS__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_PCIE_PCS
#define	\
RSMU_AEB_OVERRIDE_0_PCIE_PCS__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_PCIE_PCS
#define	\
RSMU_AEB_OVERRIDE_1_PCIE_PCS__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_PCIE_PCS
#define	\
RSMU_SEC_INTR_ENABLE_PCIE_PCS__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_PCIE_PCS
#define	\
RSMU_SEC_INTR_TARGET_ADDR_PCIE_PCS__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_PCIE_PCS
#define	\
RSMU_SEC_INTR_CONFIG_PCIE_PCS__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_PCIE_PCS
#define	\
RSMU_SEC_INTR_STATUS_PCIE_PCS__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_PCIE_PCS
#define	\
RSMU_SEC_INTR_PENDING_PCIE_PCS__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_PCIE_PCS
#define	\
RSMU_SEC_INTR_TYPE_PCIE_PCS__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_PCIE_PCS
#define	\
RSMU_SEC_INTR_INTERCEPT_PCIE_PCS__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_PCIE_PCS__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_PCIE_PCS
#define	\
RSMU_SEC_INTR_CLEAR_PCIE_PCS__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_PCIE_PCS
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_PCIE_PCS__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_PCIE_PCS
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_PCIE_PCS__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_PCIE_PCS
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PCIE_PCS__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PCIE_PCS__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PCIE_PCS__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_PCIE_PCS__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_PCIE_PCS
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_PCIE_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PCIE_PCS
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_PCIE_PCS
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_PCIE_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PCIE_PCS
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE_PCS
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_PCIE_PCS
#define	\
RSMU_SEC_START_ADDR_GROUP_0_PCIE_PCS__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_PCIE_PCS
#define	\
RSMU_SEC_END_ADDR_GROUP_0_PCIE_PCS__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_PCIE_PCS
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_PCIE_PCS__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_PCIE_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_PCIE_PCS__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_PCIE_PCS
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_PCIE_PCS__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_PCIE_PCS__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_PCIE_PCS__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_PCIE_PCS
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_PCIE_PCS__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_PCIE_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_PCIE_PCS__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_PCIE_PCS
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_PCIE_PCS__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_PCIE_PCS__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_PCIE_PCS__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE_PCS
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE_PCS__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE_PCS__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE_PCS
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE_PCS__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE_PCS__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE_PCS__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE_PCS__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE_PCS__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_PCIE_PCS
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_PCIE_PCS__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_PCIE_PCS
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_PCIE_PCS__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_SATA_PCS
#define	\
RSMU_HCID_SATA_PCS__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_SATA_PCS__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_SATA_PCS__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_SATA_PCS__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_SATA_PCS
#define	\
RSMU_SIID_SATA_PCS__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_SATA_PCS__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_SATA_PCS__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_SATA_PCS__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_SATA_PCS
#define	\
RSMU_DBG_MUX_CONTROL_SATA_PCS__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_SATA_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_SATA_PCS__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_SATA_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_SATA_PCS__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_SATA_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_SATA_PCS__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_SATA_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_SATA_PCS__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_SATA_PCS
#define	\
RSMU_SOFT_RESETB_SATA_PCS__RSMU_SOFT_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SOFT_RESETB_SATA_PCS__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_SATA_PCS__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_TIMEOUT_ERROR_LOG_REG_SATA_PCS
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SATA_PCS__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SATA_PCS__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SATA_PCS__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SATA_PCS__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_SATA_PCS__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_SATA_PCS
#define	\
RSMU_IP_MASTER_STATUS_SATA_PCS__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_SATA_PCS__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_SATA_PCS
#define	\
RSMU_GPUREG_SCRATCH_REG_0_SATA_PCS__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_SATA_PCS
#define	\
RSMU_GPUREG_SCRATCH_REG_1_SATA_PCS__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_SATA_PCS
#define	\
RSMU_COLD_RESETB_SATA_PCS__RSMU_COLD_RESETB__SHIFT \
0x00000000

// RSMU_HARD_RESETB_SATA_PCS
#define	\
RSMU_HARD_RESETB_SATA_PCS__RSMU_HARD_RESETB__SHIFT \
0x00000000
#define	\
RSMU_HARD_RESETB_SATA_PCS__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_SATA_PCS__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_SATA_PCS
#define	\
RSMU_MEM_POWER_CTRL_SATA_PCS__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_SATA_PCS__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_SATA_PCS__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_SATA_PCS__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_SATA_PCS__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_SATA_PCS__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_SATA_PCS__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_SATA_PCS
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_ROM_READY__SHIFT \
0x00000003
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_ROM_VALID__SHIFT \
0x00000004
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_SATA_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_CONTROL_SATA_PCS
#define	\
RSMU_CAC_CONTROL_SATA_PCS__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_SATA_PCS__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_SATA_PCS
#define	\
RSMU_CAC_WEIGHT_0_SATA_PCS__CAC_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_0_SATA_PCS__CAC_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_1_SATA_PCS
#define	\
RSMU_CAC_WEIGHT_1_SATA_PCS__CAC_WEIGHT_LO_1__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_1_SATA_PCS__CAC_WEIGHT_HI_1__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_2_SATA_PCS
#define	\
RSMU_CAC_WEIGHT_2_SATA_PCS__CAC_WEIGHT_LO_2__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_2_SATA_PCS__CAC_WEIGHT_HI_2__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_3_SATA_PCS
#define	\
RSMU_CAC_WEIGHT_3_SATA_PCS__CAC_WEIGHT_LO_3__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_3_SATA_PCS__CAC_WEIGHT_HI_3__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_4_SATA_PCS
#define	\
RSMU_CAC_WEIGHT_4_SATA_PCS__CAC_WEIGHT_LO_4__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_4_SATA_PCS__CAC_WEIGHT_HI_4__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_5_SATA_PCS
#define	\
RSMU_CAC_WEIGHT_5_SATA_PCS__CAC_WEIGHT_LO_5__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_5_SATA_PCS__CAC_WEIGHT_HI_5__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_6_SATA_PCS
#define	\
RSMU_CAC_WEIGHT_6_SATA_PCS__CAC_WEIGHT_LO_6__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_6_SATA_PCS__CAC_WEIGHT_HI_6__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_7_SATA_PCS
#define	\
RSMU_CAC_WEIGHT_7_SATA_PCS__CAC_WEIGHT_LO_7__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_7_SATA_PCS__CAC_WEIGHT_HI_7__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_8_SATA_PCS
#define	\
RSMU_CAC_WEIGHT_8_SATA_PCS__CAC_WEIGHT_LO_8__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_8_SATA_PCS__CAC_WEIGHT_HI_8__SHIFT \
0x00000010

// RSMU_CAC_AGGR_LO_SATA_PCS
#define	\
RSMU_CAC_AGGR_LO_SATA_PCS__RSMU_CAC_AGGR_LO__SHIFT \
0x00000000

// RSMU_CAC_AGGR_HI_SATA_PCS
#define	\
RSMU_CAC_AGGR_HI_SATA_PCS__RSMU_CAC_AGGR_HI__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_SATA_PCS
#define	\
RSMU_HARD_RESETB_DELAY_SATA_PCS__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_SATA_PCS
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_SATA_PCS__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_SATA_PCS
#define	\
RSMU_VF_ENABLE_SATA_PCS__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_SATA_PCS
#define	\
RSMU_MGCG_CONTROL_SATA_PCS__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_SATA_PCS__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_SATA_PCS__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_SATA_PCS__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_SATA_PCS__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_SATA_PCS__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_SATA_PCS__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_SATA_PCS__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_SATA_PCS__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_SATA_PCS__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_SATA_PCS__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_SATA_PCS
#define	\
RSMU_CAC_ACC_0_SATA_PCS__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_SATA_PCS
#define	\
RSMU_CAC_ACC_1_SATA_PCS__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_SATA_PCS
#define	\
RSMU_CAC_ACC_2_SATA_PCS__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_SATA_PCS
#define	\
RSMU_CAC_ACC_3_SATA_PCS__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_SATA_PCS
#define	\
RSMU_CAC_ACC_4_SATA_PCS__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_SATA_PCS
#define	\
RSMU_CAC_ACC_5_SATA_PCS__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_SATA_PCS
#define	\
RSMU_CAC_ACC_6_SATA_PCS__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_SATA_PCS
#define	\
RSMU_CAC_ACC_7_SATA_PCS__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_SATA_PCS
#define	\
RSMU_CAC_ACC_8_SATA_PCS__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_SATA_PCS
#define	\
RSMU_CAC_ACC_9_SATA_PCS__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_SATA_PCS
#define	\
RSMU_CAC_ACC_10_SATA_PCS__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_CAC_ACC_11_SATA_PCS
#define	\
RSMU_CAC_ACC_11_SATA_PCS__RSMU_CAC_ACC_11__SHIFT \
	0x00000000

// RSMU_CAC_ACC_12_SATA_PCS
#define	\
RSMU_CAC_ACC_12_SATA_PCS__RSMU_CAC_ACC_12__SHIFT \
	0x00000000

// RSMU_CAC_ACC_13_SATA_PCS
#define	\
RSMU_CAC_ACC_13_SATA_PCS__RSMU_CAC_ACC_13__SHIFT \
	0x00000000

// RSMU_CAC_ACC_14_SATA_PCS
#define	\
RSMU_CAC_ACC_14_SATA_PCS__RSMU_CAC_ACC_14__SHIFT \
	0x00000000

// RSMU_CAC_ACC_15_SATA_PCS
#define	\
RSMU_CAC_ACC_15_SATA_PCS__RSMU_CAC_ACC_15__SHIFT \
	0x00000000

// RSMU_CAC_ACC_16_SATA_PCS
#define	\
RSMU_CAC_ACC_16_SATA_PCS__RSMU_CAC_ACC_16__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_SATA_PCS
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_SATA_PCS__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_SATA_PCS
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SATA_PCS__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_SATA_PCS__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_SATA_PCS
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA_PCS__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA_PCS__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA_PCS__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA_PCS__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA_PCS__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_SATA_PCS__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_SATA_PCS
#define	\
RSMU_MASTER_ERROR_COUNTER_SATA_PCS__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_SATA_PCS__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_SATA_PCS__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_SATA_PCS__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_SATA_PCS
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_SATA_PCS__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_SATA_PCS
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SATA_PCS__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_SATA_PCS__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_SATA_PCS
#define	\
RSMU_SLAVE_ERROR_COUNTER_SATA_PCS__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_SATA_PCS
#define	\
RSMU_AEB_LOCK_0_SATA_PCS__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_SATA_PCS
#define	\
RSMU_AEB_LOCK_1_SATA_PCS__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_SATA_PCS
#define	\
RSMU_AEB_OVERRIDE_0_SATA_PCS__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_SATA_PCS
#define	\
RSMU_AEB_OVERRIDE_1_SATA_PCS__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_SATA_PCS
#define	\
RSMU_SEC_INTR_ENABLE_SATA_PCS__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_SATA_PCS
#define	\
RSMU_SEC_INTR_TARGET_ADDR_SATA_PCS__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_SATA_PCS
#define	\
RSMU_SEC_INTR_CONFIG_SATA_PCS__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_SATA_PCS
#define	\
RSMU_SEC_INTR_STATUS_SATA_PCS__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_SATA_PCS
#define	\
RSMU_SEC_INTR_PENDING_SATA_PCS__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_SATA_PCS
#define	\
RSMU_SEC_INTR_TYPE_SATA_PCS__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_SATA_PCS
#define	\
RSMU_SEC_INTR_INTERCEPT_SATA_PCS__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_SATA_PCS__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_SATA_PCS
#define	\
RSMU_SEC_INTR_CLEAR_SATA_PCS__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_SATA_PCS
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_SATA_PCS__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SATA_PCS
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SATA_PCS__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_SATA_PCS
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SATA_PCS__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SATA_PCS__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SATA_PCS__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_SATA_PCS__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SATA_PCS
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SATA_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SATA_PCS
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SATA_PCS
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SATA_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SATA_PCS
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA_PCS
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_SATA_PCS
#define	\
RSMU_SEC_START_ADDR_GROUP_0_SATA_PCS__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_SATA_PCS
#define	\
RSMU_SEC_END_ADDR_GROUP_0_SATA_PCS__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_SATA_PCS
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_SATA_PCS__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_SATA_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_SATA_PCS__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_SATA_PCS
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SATA_PCS__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SATA_PCS__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_SATA_PCS__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_SATA_PCS
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_SATA_PCS__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_SATA_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_SATA_PCS__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_SATA_PCS
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SATA_PCS__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SATA_PCS__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_SATA_PCS__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_SATA_PCS
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SATA_PCS__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SATA_PCS__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SATA_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_SATA_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA_PCS
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA_PCS__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA_PCS__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA_PCS__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA_PCS__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_SATA_PCS__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_SATA_PCS
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_SATA_PCS__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_SATA_PCS
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_SATA_PCS__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_ETHERNET_PCS
#define	\
RSMU_HCID_ETHERNET_PCS__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_ETHERNET_PCS__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_ETHERNET_PCS__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_ETHERNET_PCS__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_ETHERNET_PCS
#define	\
RSMU_SIID_ETHERNET_PCS__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_ETHERNET_PCS__RSMU_SIID_SwIfMinVer__SHIFT \
0x00000006
#define	\
RSMU_SIID_ETHERNET_PCS__RSMU_SIID_SwIfMajVer__SHIFT \
0x0000000d
#define	\
RSMU_SIID_ETHERNET_PCS__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_ETHERNET_PCS
#define	\
RSMU_DBG_MUX_CONTROL_ETHERNET_PCS__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_ETHERNET_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_ETHERNET_PCS__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_ETHERNET_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_ETHERNET_PCS__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_ETHERNET_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_ETHERNET_PCS__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_ETHERNET_PCS
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_ETHERNET_PCS__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_ETHERNET_PCS
#define	\
RSMU_SOFT_RESETB_ETHERNET_PCS__RSMU_SOFT_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SOFT_RESETB_ETHERNET_PCS__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_ETHERNET_PCS__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_TIMEOUT_ERROR_LOG_REG_ETHERNET_PCS
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ETHERNET_PCS__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ETHERNET_PCS__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ETHERNET_PCS__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ETHERNET_PCS__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ETHERNET_PCS__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_ETHERNET_PCS
#define	\
RSMU_IP_MASTER_STATUS_ETHERNET_PCS__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_ETHERNET_PCS__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_ETHERNET_PCS
#define	\
RSMU_GPUREG_SCRATCH_REG_0_ETHERNET_PCS__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_ETHERNET_PCS
#define	\
RSMU_GPUREG_SCRATCH_REG_1_ETHERNET_PCS__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_ETHERNET_PCS
#define	\
RSMU_COLD_RESETB_ETHERNET_PCS__RSMU_COLD_RESETB__SHIFT \
0x00000000

// RSMU_HARD_RESETB_ETHERNET_PCS
#define	\
RSMU_HARD_RESETB_ETHERNET_PCS__RSMU_HARD_RESETB__SHIFT \
0x00000000
#define	\
RSMU_HARD_RESETB_ETHERNET_PCS__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_ETHERNET_PCS__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_ETHERNET_PCS
#define	\
RSMU_MEM_POWER_CTRL_ETHERNET_PCS__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_ETHERNET_PCS__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_ETHERNET_PCS__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_ETHERNET_PCS__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_ETHERNET_PCS__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_ETHERNET_PCS__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_ETHERNET_PCS__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_SMS_FUSE_CFG_ETHERNET_PCS
#define	\
RSMU_SMS_FUSE_CFG_ETHERNET_PCS__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_ETHERNET_PCS__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_ETHERNET_PCS__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_ETHERNET_PCS
#define	\
RSMU_SMS_FUSE_ADDR_BASE_ETHERNET_PCS__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_ETHERNET_PCS
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ETHERNET_PCS__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ETHERNET_PCS__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ETHERNET_PCS__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ETHERNET_PCS__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_ETHERNET_PCS
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_ROM_READY__SHIFT \
0x00000003
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_ROM_VALID__SHIFT \
0x00000004
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_ETHERNET_PCS__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_CONTROL_ETHERNET_PCS
#define	\
RSMU_CAC_CONTROL_ETHERNET_PCS__RSMU_CAC_WINDOW__SHIFT \
0x00000000
#define	\
RSMU_CAC_CONTROL_ETHERNET_PCS__RSMU_CAC_ENABLE__SHIFT \
0x0000001f

// RSMU_CAC_WEIGHT_0_ETHERNET_PCS
#define	\
RSMU_CAC_WEIGHT_0_ETHERNET_PCS__CAC_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_0_ETHERNET_PCS__CAC_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_1_ETHERNET_PCS
#define	\
RSMU_CAC_WEIGHT_1_ETHERNET_PCS__CAC_WEIGHT_LO_1__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_1_ETHERNET_PCS__CAC_WEIGHT_HI_1__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_2_ETHERNET_PCS
#define	\
RSMU_CAC_WEIGHT_2_ETHERNET_PCS__CAC_WEIGHT_LO_2__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_2_ETHERNET_PCS__CAC_WEIGHT_HI_2__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_3_ETHERNET_PCS
#define	\
RSMU_CAC_WEIGHT_3_ETHERNET_PCS__CAC_WEIGHT_LO_3__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_3_ETHERNET_PCS__CAC_WEIGHT_HI_3__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_4_ETHERNET_PCS
#define	\
RSMU_CAC_WEIGHT_4_ETHERNET_PCS__CAC_WEIGHT_LO_4__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_4_ETHERNET_PCS__CAC_WEIGHT_HI_4__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_5_ETHERNET_PCS
#define	\
RSMU_CAC_WEIGHT_5_ETHERNET_PCS__CAC_WEIGHT_LO_5__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_5_ETHERNET_PCS__CAC_WEIGHT_HI_5__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_6_ETHERNET_PCS
#define	\
RSMU_CAC_WEIGHT_6_ETHERNET_PCS__CAC_WEIGHT_LO_6__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_6_ETHERNET_PCS__CAC_WEIGHT_HI_6__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_7_ETHERNET_PCS
#define	\
RSMU_CAC_WEIGHT_7_ETHERNET_PCS__CAC_WEIGHT_LO_7__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_7_ETHERNET_PCS__CAC_WEIGHT_HI_7__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_8_ETHERNET_PCS
#define	\
RSMU_CAC_WEIGHT_8_ETHERNET_PCS__CAC_WEIGHT_LO_8__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_8_ETHERNET_PCS__CAC_WEIGHT_HI_8__SHIFT \
0x00000010

// RSMU_CAC_AGGR_LO_ETHERNET_PCS
#define	\
RSMU_CAC_AGGR_LO_ETHERNET_PCS__RSMU_CAC_AGGR_LO__SHIFT \
0x00000000

// RSMU_CAC_AGGR_HI_ETHERNET_PCS
#define	\
RSMU_CAC_AGGR_HI_ETHERNET_PCS__RSMU_CAC_AGGR_HI__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_ETHERNET_PCS
#define	\
RSMU_HARD_RESETB_DELAY_ETHERNET_PCS__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_ETHERNET_PCS
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_ETHERNET_PCS__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_ETHERNET_PCS
#define	\
RSMU_VF_ENABLE_ETHERNET_PCS__RSMU_VF_ENABLE__SHIFT \
0x00000000

// RSMU_MGCG_CONTROL_ETHERNET_PCS
#define	\
RSMU_MGCG_CONTROL_ETHERNET_PCS__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_ETHERNET_PCS__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_ETHERNET_PCS__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_ETHERNET_PCS__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_ETHERNET_PCS__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_ETHERNET_PCS__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_ETHERNET_PCS__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_ETHERNET_PCS__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_ETHERNET_PCS__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_ETHERNET_PCS__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_ETHERNET_PCS__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_0_ETHERNET_PCS__RSMU_CAC_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_ACC_1_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_1_ETHERNET_PCS__RSMU_CAC_ACC_1__SHIFT \
0x00000000

// RSMU_CAC_ACC_2_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_2_ETHERNET_PCS__RSMU_CAC_ACC_2__SHIFT \
0x00000000

// RSMU_CAC_ACC_3_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_3_ETHERNET_PCS__RSMU_CAC_ACC_3__SHIFT \
0x00000000

// RSMU_CAC_ACC_4_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_4_ETHERNET_PCS__RSMU_CAC_ACC_4__SHIFT \
0x00000000

// RSMU_CAC_ACC_5_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_5_ETHERNET_PCS__RSMU_CAC_ACC_5__SHIFT \
0x00000000

// RSMU_CAC_ACC_6_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_6_ETHERNET_PCS__RSMU_CAC_ACC_6__SHIFT \
0x00000000

// RSMU_CAC_ACC_7_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_7_ETHERNET_PCS__RSMU_CAC_ACC_7__SHIFT \
0x00000000

// RSMU_CAC_ACC_8_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_8_ETHERNET_PCS__RSMU_CAC_ACC_8__SHIFT \
0x00000000

// RSMU_CAC_ACC_9_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_9_ETHERNET_PCS__RSMU_CAC_ACC_9__SHIFT \
0x00000000

// RSMU_CAC_ACC_10_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_10_ETHERNET_PCS__RSMU_CAC_ACC_10__SHIFT \
0x00000000

// RSMU_CAC_ACC_11_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_11_ETHERNET_PCS__RSMU_CAC_ACC_11__SHIFT \
0x00000000

// RSMU_CAC_ACC_12_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_12_ETHERNET_PCS__RSMU_CAC_ACC_12__SHIFT \
0x00000000

// RSMU_CAC_ACC_13_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_13_ETHERNET_PCS__RSMU_CAC_ACC_13__SHIFT \
0x00000000

// RSMU_CAC_ACC_14_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_14_ETHERNET_PCS__RSMU_CAC_ACC_14__SHIFT \
0x00000000

// RSMU_CAC_ACC_15_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_15_ETHERNET_PCS__RSMU_CAC_ACC_15__SHIFT \
0x00000000

// RSMU_CAC_ACC_16_ETHERNET_PCS
#define	\
RSMU_CAC_ACC_16_ETHERNET_PCS__RSMU_CAC_ACC_16__SHIFT \
0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_ETHERNET_PCS
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_ETHERNET_PCS__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_ETHERNET_PCS
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_ETHERNET_PCS__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_ETHERNET_PCS__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_ETHERNET_PCS
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ETHERNET_PCS__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ETHERNET_PCS__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ETHERNET_PCS__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ETHERNET_PCS__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ETHERNET_PCS__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ETHERNET_PCS__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_ETHERNET_PCS
#define	\
RSMU_MASTER_ERROR_COUNTER_ETHERNET_PCS__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_ETHERNET_PCS__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_ETHERNET_PCS__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_ETHERNET_PCS__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_ETHERNET_PCS
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_ETHERNET_PCS__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_ETHERNET_PCS
#define	\
RSMU_RESET_TIMEOUT_CONTROL_ETHERNET_PCS__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_ETHERNET_PCS__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_ETHERNET_PCS
#define	\
RSMU_SLAVE_ERROR_COUNTER_ETHERNET_PCS__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_ETHERNET_PCS
#define	\
RSMU_AEB_LOCK_0_ETHERNET_PCS__RSMU_AEB_LOCK_0__SHIFT \
0x00000003

// RSMU_AEB_LOCK_1_ETHERNET_PCS
#define	\
RSMU_AEB_LOCK_1_ETHERNET_PCS__RSMU_AEB_LOCK_1__SHIFT \
0x00000000

// RSMU_AEB_OVERRIDE_0_ETHERNET_PCS
#define	\
RSMU_AEB_OVERRIDE_0_ETHERNET_PCS__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_ETHERNET_PCS
#define	\
RSMU_AEB_OVERRIDE_1_ETHERNET_PCS__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_ETHERNET_PCS
#define	\
RSMU_SEC_INTR_ENABLE_ETHERNET_PCS__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_ETHERNET_PCS
#define	\
RSMU_SEC_INTR_TARGET_ADDR_ETHERNET_PCS__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_ETHERNET_PCS
#define	\
RSMU_SEC_INTR_CONFIG_ETHERNET_PCS__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_ETHERNET_PCS
#define	\
RSMU_SEC_INTR_STATUS_ETHERNET_PCS__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_ETHERNET_PCS
#define	\
RSMU_SEC_INTR_PENDING_ETHERNET_PCS__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_ETHERNET_PCS
#define	\
RSMU_SEC_INTR_TYPE_ETHERNET_PCS__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_ETHERNET_PCS
#define	\
RSMU_SEC_INTR_INTERCEPT_ETHERNET_PCS__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_ETHERNET_PCS__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_ETHERNET_PCS
#define	\
RSMU_SEC_INTR_CLEAR_ETHERNET_PCS__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_ETHERNET_PCS
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_ETHERNET_PCS__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ETHERNET_PCS
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ETHERNET_PCS__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_ETHERNET_PCS
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ETHERNET_PCS__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ETHERNET_PCS__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ETHERNET_PCS__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ETHERNET_PCS__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ETHERNET_PCS
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ETHERNET_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_ETHERNET_PCS
#define	\
RSMU_SEC_START_ADDR_GROUP_0_ETHERNET_PCS__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_ETHERNET_PCS
#define	\
RSMU_SEC_END_ADDR_GROUP_0_ETHERNET_PCS__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_ETHERNET_PCS
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_ETHERNET_PCS__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_ETHERNET_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_ETHERNET_PCS__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_ETHERNET_PCS
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ETHERNET_PCS__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ETHERNET_PCS__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ETHERNET_PCS__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_ETHERNET_PCS
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_ETHERNET_PCS__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_ETHERNET_PCS
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_ETHERNET_PCS__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_ETHERNET_PCS
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ETHERNET_PCS__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ETHERNET_PCS__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ETHERNET_PCS__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_ETHERNET_PCS
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ETHERNET_PCS__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ETHERNET_PCS__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ETHERNET_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ETHERNET_PCS__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_ETHERNET_PCS
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ETHERNET_PCS__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ETHERNET_PCS__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ETHERNET_PCS__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ETHERNET_PCS__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ETHERNET_PCS__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_ETHERNET_PCS
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_ETHERNET_PCS__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_ETHERNET_PCS
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_ETHERNET_PCS__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_USB_RV1_0
#define	\
RSMU_HCID_USB_RV1_0__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_USB_RV1_0__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_USB_RV1_0__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_USB_RV1_0__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_USB_RV1_0
#define	\
RSMU_SIID_USB_RV1_0__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_USB_RV1_0__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_USB_RV1_0__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_USB_RV1_0__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_USB_RV1_0
#define	\
RSMU_DBG_MUX_CONTROL_USB_RV1_0__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_USB_RV1_0
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_USB_RV1_0__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_USB_RV1_0
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_USB_RV1_0__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_USB_RV1_0
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_USB_RV1_0__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_USB_RV1_0
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_USB_RV1_0__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_USB_RV1_0
#define	\
RSMU_SOFT_RESETB_USB_RV1_0__RSMU_SOFT_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SOFT_RESETB_USB_RV1_0__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_USB_RV1_0__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_USB_RV1_0
#define	\
RSMU_PGFSM_CONTROL_USB_RV1_0__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_USB_RV1_0__RSMU_PGFSM_CMD__SHIFT \
0x00000001
#define	\
RSMU_PGFSM_CONTROL_USB_RV1_0__RSMU_PGFSM_ADDR__SHIFT \
0x00000004
#define	\
RSMU_PGFSM_CONTROL_USB_RV1_0__RSMU_PGFSM_SELECT__SHIFT \
0x00000008

// RSMU_PGFSM_WR_DATA_USB_RV1_0
#define	\
RSMU_PGFSM_WR_DATA_USB_RV1_0__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_USB_RV1_0
#define	\
RSMU_PGFSM_RD_DATA_USB_RV1_0__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_0
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_0__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_0__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_0__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_0__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_0__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_USB_RV1_0
#define	\
RSMU_IP_MASTER_STATUS_USB_RV1_0__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_USB_RV1_0__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_USB_RV1_0
#define	\
RSMU_GPUREG_SCRATCH_REG_0_USB_RV1_0__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_USB_RV1_0
#define	\
RSMU_GPUREG_SCRATCH_REG_1_USB_RV1_0__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_USB_RV1_0
#define	\
RSMU_COLD_RESETB_USB_RV1_0__RSMU_COLD_RESETB__SHIFT \
0x00000000

// RSMU_HARD_RESETB_USB_RV1_0
#define	\
RSMU_HARD_RESETB_USB_RV1_0__RSMU_HARD_RESETB__SHIFT \
0x00000000
#define	\
RSMU_HARD_RESETB_USB_RV1_0__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_USB_RV1_0__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_USB_RV1_0
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_0__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_0__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_0__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_0__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_0__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_0__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_0__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_SMS_FUSE_CFG_USB_RV1_0
#define	\
RSMU_SMS_FUSE_CFG_USB_RV1_0__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_USB_RV1_0__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_USB_RV1_0__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_USB_RV1_0
#define	\
RSMU_SMS_FUSE_ADDR_BASE_USB_RV1_0__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_0
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_0__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_0__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_0__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_0__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_USB_RV1_0
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_ROM_READY__SHIFT \
0x00000003
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_ROM_VALID__SHIFT \
0x00000004
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_USB_RV1_0__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_USB_RV1_0
#define	\
RSMU_CAC_LKG_WEIGHT_0_USB_RV1_0__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_USB_RV1_0__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_USB_RV1_0
#define	\
RSMU_CAC_LKG_ACC_0_USB_RV1_0__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_USB_RV1_0
#define	\
RSMU_CAC_CONTROL_USB_RV1_0__RSMU_CAC_WINDOW__SHIFT \
0x00000000
#define	\
RSMU_CAC_CONTROL_USB_RV1_0__RSMU_CAC_ENABLE__SHIFT \
0x0000001f

// RSMU_CAC_WEIGHT_0_USB_RV1_0
#define	\
RSMU_CAC_WEIGHT_0_USB_RV1_0__CAC_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_0_USB_RV1_0__CAC_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_1_USB_RV1_0
#define	\
RSMU_CAC_WEIGHT_1_USB_RV1_0__CAC_WEIGHT_LO_1__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_1_USB_RV1_0__CAC_WEIGHT_HI_1__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_2_USB_RV1_0
#define	\
RSMU_CAC_WEIGHT_2_USB_RV1_0__CAC_WEIGHT_LO_2__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_2_USB_RV1_0__CAC_WEIGHT_HI_2__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_3_USB_RV1_0
#define	\
RSMU_CAC_WEIGHT_3_USB_RV1_0__CAC_WEIGHT_LO_3__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_3_USB_RV1_0__CAC_WEIGHT_HI_3__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_4_USB_RV1_0
#define	\
RSMU_CAC_WEIGHT_4_USB_RV1_0__CAC_WEIGHT_LO_4__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_4_USB_RV1_0__CAC_WEIGHT_HI_4__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_5_USB_RV1_0
#define	\
RSMU_CAC_WEIGHT_5_USB_RV1_0__CAC_WEIGHT_LO_5__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_5_USB_RV1_0__CAC_WEIGHT_HI_5__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_6_USB_RV1_0
#define	\
RSMU_CAC_WEIGHT_6_USB_RV1_0__CAC_WEIGHT_LO_6__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_6_USB_RV1_0__CAC_WEIGHT_HI_6__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_7_USB_RV1_0
#define	\
RSMU_CAC_WEIGHT_7_USB_RV1_0__CAC_WEIGHT_LO_7__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_7_USB_RV1_0__CAC_WEIGHT_HI_7__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_8_USB_RV1_0
#define	\
RSMU_CAC_WEIGHT_8_USB_RV1_0__CAC_WEIGHT_LO_8__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_8_USB_RV1_0__CAC_WEIGHT_HI_8__SHIFT \
0x00000010

// RSMU_CAC_AGGR_LO_USB_RV1_0
#define	\
RSMU_CAC_AGGR_LO_USB_RV1_0__RSMU_CAC_AGGR_LO__SHIFT \
0x00000000

// RSMU_CAC_AGGR_HI_USB_RV1_0
#define	\
RSMU_CAC_AGGR_HI_USB_RV1_0__RSMU_CAC_AGGR_HI__SHIFT \
0x00000000

// RSMU_DPM_CONTROL_USB_RV1_0
#define	\
RSMU_DPM_CONTROL_USB_RV1_0__RSMU_DPM_ACC_RESET__SHIFT \
0x00000000
#define	\
RSMU_DPM_CONTROL_USB_RV1_0__RSMU_DPM_ACC_START__SHIFT \
0x00000001
#define	\
RSMU_DPM_CONTROL_USB_RV1_0__RSMU_DPM_BUSY_MASK__SHIFT \
0x00000002

// RSMU_DPM_ACC_USB_RV1_0
#define	\
RSMU_DPM_ACC_USB_RV1_0__RSMU_DPM_ACC__SHIFT \
	0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_USB_RV1_0
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_USB_RV1_0__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_COUNTER_0_USB_RV1_0
#define	\
RSMU_COUNTER_0_USB_RV1_0__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_USB_RV1_0
#define	\
RSMU_COUNTER_1_USB_RV1_0__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_USB_RV1_0__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_USB_RV1_0__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_USB_RV1_0__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_USB_RV1_0__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_USB_RV1_0__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_USB_RV1_0__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_USB_RV1_0__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_USB_RV1_0__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_USB_RV1_0__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_STATUS_USB_RV1_0__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_USB_RV1_0__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_USB_RV1_0__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_USB_RV1_0__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_TYPE_USB_RV1_0__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_USB_RV1_0__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_USB_RV1_0__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_USB_RV1_0
#define	\
RSMU_PWRMGT_INTR_CLEAR_USB_RV1_0__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_USB_RV1_0
#define	\
RSMU_HARD_RESETB_DELAY_USB_RV1_0__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_USB_RV1_0
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_USB_RV1_0__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_USB_RV1_0
#define	\
RSMU_VF_ENABLE_USB_RV1_0__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_USB_RV1_0
#define	\
RSMU_MGCG_CONTROL_USB_RV1_0__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_USB_RV1_0__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_USB_RV1_0__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_USB_RV1_0__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_USB_RV1_0__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_USB_RV1_0__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_USB_RV1_0__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_USB_RV1_0__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_USB_RV1_0__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_USB_RV1_0__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_USB_RV1_0__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_USB_RV1_0
#define	\
RSMU_CAC_ACC_0_USB_RV1_0__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_USB_RV1_0
#define	\
RSMU_CAC_ACC_1_USB_RV1_0__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_USB_RV1_0
#define	\
RSMU_CAC_ACC_2_USB_RV1_0__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_USB_RV1_0
#define	\
RSMU_CAC_ACC_3_USB_RV1_0__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_USB_RV1_0
#define	\
RSMU_CAC_ACC_4_USB_RV1_0__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_USB_RV1_0
#define	\
RSMU_CAC_ACC_5_USB_RV1_0__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_USB_RV1_0
#define	\
RSMU_CAC_ACC_6_USB_RV1_0__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_USB_RV1_0
#define	\
RSMU_CAC_ACC_7_USB_RV1_0__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_USB_RV1_0
#define	\
RSMU_CAC_ACC_8_USB_RV1_0__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_USB_RV1_0
#define	\
RSMU_CAC_ACC_9_USB_RV1_0__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_USB_RV1_0
#define	\
RSMU_CAC_ACC_10_USB_RV1_0__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_CAC_ACC_11_USB_RV1_0
#define	\
RSMU_CAC_ACC_11_USB_RV1_0__RSMU_CAC_ACC_11__SHIFT \
	0x00000000

// RSMU_CAC_ACC_12_USB_RV1_0
#define	\
RSMU_CAC_ACC_12_USB_RV1_0__RSMU_CAC_ACC_12__SHIFT \
	0x00000000

// RSMU_CAC_ACC_13_USB_RV1_0
#define	\
RSMU_CAC_ACC_13_USB_RV1_0__RSMU_CAC_ACC_13__SHIFT \
	0x00000000

// RSMU_CAC_ACC_14_USB_RV1_0
#define	\
RSMU_CAC_ACC_14_USB_RV1_0__RSMU_CAC_ACC_14__SHIFT \
	0x00000000

// RSMU_CAC_ACC_15_USB_RV1_0
#define	\
RSMU_CAC_ACC_15_USB_RV1_0__RSMU_CAC_ACC_15__SHIFT \
	0x00000000

// RSMU_CAC_ACC_16_USB_RV1_0
#define	\
RSMU_CAC_ACC_16_USB_RV1_0__RSMU_CAC_ACC_16__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_USB_RV1_0
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_USB_RV1_0__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_USB_RV1_0
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_USB_RV1_0__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_USB_RV1_0__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_0
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_0__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_0__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_0__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_0__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_0__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_0__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_USB_RV1_0
#define	\
RSMU_MASTER_ERROR_COUNTER_USB_RV1_0__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_USB_RV1_0__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_USB_RV1_0__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_USB_RV1_0__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_USB_RV1_0
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_USB_RV1_0__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_USB_RV1_0
#define	\
RSMU_RESET_TIMEOUT_CONTROL_USB_RV1_0__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_USB_RV1_0__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_USB_RV1_0
#define	\
RSMU_SLAVE_ERROR_COUNTER_USB_RV1_0__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_USB_RV1_0
#define	\
RSMU_AEB_LOCK_0_USB_RV1_0__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_USB_RV1_0
#define	\
RSMU_AEB_LOCK_1_USB_RV1_0__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_USB_RV1_0
#define	\
RSMU_AEB_OVERRIDE_0_USB_RV1_0__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_USB_RV1_0
#define	\
RSMU_AEB_OVERRIDE_1_USB_RV1_0__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_USB_RV1_0
#define	\
RSMU_SEC_INTR_ENABLE_USB_RV1_0__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_USB_RV1_0
#define	\
RSMU_SEC_INTR_TARGET_ADDR_USB_RV1_0__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_USB_RV1_0
#define	\
RSMU_SEC_INTR_CONFIG_USB_RV1_0__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_USB_RV1_0
#define	\
RSMU_SEC_INTR_STATUS_USB_RV1_0__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_USB_RV1_0
#define	\
RSMU_SEC_INTR_PENDING_USB_RV1_0__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_USB_RV1_0
#define	\
RSMU_SEC_INTR_TYPE_USB_RV1_0__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_USB_RV1_0
#define	\
RSMU_SEC_INTR_INTERCEPT_USB_RV1_0__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_USB_RV1_0__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_USB_RV1_0
#define	\
RSMU_SEC_INTR_CLEAR_USB_RV1_0__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_USB_RV1_0
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_USB_RV1_0__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_USB_RV1_0
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_USB_RV1_0__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_0
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_0__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_0__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_0__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_0__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_0
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_0
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_USB_RV1_0
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_0
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_0
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_USB_RV1_0
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_0
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_0__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_0
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_0__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_0__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_0__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_0__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_0__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_USB_RV1_0
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_USB_RV1_0__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_USB_RV1_0
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_USB_RV1_0__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_USB_RV1_1
#define	\
RSMU_HCID_USB_RV1_1__RSMU_HCID_HwRev__SHIFT \
	0x00000000
#define	\
RSMU_HCID_USB_RV1_1__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_USB_RV1_1__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_USB_RV1_1__RSMU_HCID_HwID__SHIFT \
	0x00000014

// RSMU_SIID_USB_RV1_1
#define	\
RSMU_SIID_USB_RV1_1__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_USB_RV1_1__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_USB_RV1_1__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_USB_RV1_1__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_USB_RV1_1
#define	\
RSMU_DBG_MUX_CONTROL_USB_RV1_1__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_USB_RV1_1
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_USB_RV1_1__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_USB_RV1_1
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_USB_RV1_1__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_USB_RV1_1
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_USB_RV1_1__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_USB_RV1_1
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_USB_RV1_1__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_USB_RV1_1
#define	\
RSMU_SOFT_RESETB_USB_RV1_1__RSMU_SOFT_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SOFT_RESETB_USB_RV1_1__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_USB_RV1_1__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_USB_RV1_1
#define	\
RSMU_PGFSM_CONTROL_USB_RV1_1__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_USB_RV1_1__RSMU_PGFSM_CMD__SHIFT \
0x00000001
#define	\
RSMU_PGFSM_CONTROL_USB_RV1_1__RSMU_PGFSM_ADDR__SHIFT \
0x00000004
#define	\
RSMU_PGFSM_CONTROL_USB_RV1_1__RSMU_PGFSM_SELECT__SHIFT \
0x00000008

// RSMU_PGFSM_WR_DATA_USB_RV1_1
#define	\
RSMU_PGFSM_WR_DATA_USB_RV1_1__RSMU_PGFSM_WR_DATA__SHIFT \
0x00000000

// RSMU_PGFSM_RD_DATA_USB_RV1_1
#define	\
RSMU_PGFSM_RD_DATA_USB_RV1_1__RSMU_PGFSM_RD_DATA__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_1
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_1__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_1__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_1__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_1__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_1__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_USB_RV1_1
#define	\
RSMU_IP_MASTER_STATUS_USB_RV1_1__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_USB_RV1_1__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_USB_RV1_1
#define	\
RSMU_GPUREG_SCRATCH_REG_0_USB_RV1_1__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_USB_RV1_1
#define	\
RSMU_GPUREG_SCRATCH_REG_1_USB_RV1_1__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_USB_RV1_1
#define	\
RSMU_COLD_RESETB_USB_RV1_1__RSMU_COLD_RESETB__SHIFT \
0x00000000

// RSMU_HARD_RESETB_USB_RV1_1
#define	\
RSMU_HARD_RESETB_USB_RV1_1__RSMU_HARD_RESETB__SHIFT \
0x00000000
#define	\
RSMU_HARD_RESETB_USB_RV1_1__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_USB_RV1_1__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_MEM_POWER_CTRL_USB_RV1_1
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_1__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_1__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_1__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_1__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_1__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_1__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_USB_RV1_1__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_SMS_FUSE_CFG_USB_RV1_1
#define	\
RSMU_SMS_FUSE_CFG_USB_RV1_1__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_USB_RV1_1__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_USB_RV1_1__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_USB_RV1_1
#define	\
RSMU_SMS_FUSE_ADDR_BASE_USB_RV1_1__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_1
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_1__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_1__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_1__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_1__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_USB_RV1_1
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_ROM_READY__SHIFT \
0x00000003
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_ROM_VALID__SHIFT \
0x00000004
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_ROM_RELOAD__SHIFT \
0x00000005
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_PIN_RELOAD__SHIFT \
0x00000006
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_USB_RV1_1__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_USB_RV1_1
#define	\
RSMU_CAC_LKG_WEIGHT_0_USB_RV1_1__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_USB_RV1_1__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_USB_RV1_1
#define	\
RSMU_CAC_LKG_ACC_0_USB_RV1_1__RSMU_CAC_LKG_ACC_0__SHIFT \
0x00000000

// RSMU_CAC_CONTROL_USB_RV1_1
#define	\
RSMU_CAC_CONTROL_USB_RV1_1__RSMU_CAC_WINDOW__SHIFT \
0x00000000
#define	\
RSMU_CAC_CONTROL_USB_RV1_1__RSMU_CAC_ENABLE__SHIFT \
0x0000001f

// RSMU_CAC_WEIGHT_0_USB_RV1_1
#define	\
RSMU_CAC_WEIGHT_0_USB_RV1_1__CAC_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_0_USB_RV1_1__CAC_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_1_USB_RV1_1
#define	\
RSMU_CAC_WEIGHT_1_USB_RV1_1__CAC_WEIGHT_LO_1__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_1_USB_RV1_1__CAC_WEIGHT_HI_1__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_2_USB_RV1_1
#define	\
RSMU_CAC_WEIGHT_2_USB_RV1_1__CAC_WEIGHT_LO_2__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_2_USB_RV1_1__CAC_WEIGHT_HI_2__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_3_USB_RV1_1
#define	\
RSMU_CAC_WEIGHT_3_USB_RV1_1__CAC_WEIGHT_LO_3__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_3_USB_RV1_1__CAC_WEIGHT_HI_3__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_4_USB_RV1_1
#define	\
RSMU_CAC_WEIGHT_4_USB_RV1_1__CAC_WEIGHT_LO_4__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_4_USB_RV1_1__CAC_WEIGHT_HI_4__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_5_USB_RV1_1
#define	\
RSMU_CAC_WEIGHT_5_USB_RV1_1__CAC_WEIGHT_LO_5__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_5_USB_RV1_1__CAC_WEIGHT_HI_5__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_6_USB_RV1_1
#define	\
RSMU_CAC_WEIGHT_6_USB_RV1_1__CAC_WEIGHT_LO_6__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_6_USB_RV1_1__CAC_WEIGHT_HI_6__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_7_USB_RV1_1
#define	\
RSMU_CAC_WEIGHT_7_USB_RV1_1__CAC_WEIGHT_LO_7__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_7_USB_RV1_1__CAC_WEIGHT_HI_7__SHIFT \
0x00000010

// RSMU_CAC_WEIGHT_8_USB_RV1_1
#define	\
RSMU_CAC_WEIGHT_8_USB_RV1_1__CAC_WEIGHT_LO_8__SHIFT \
0x00000000
#define	\
RSMU_CAC_WEIGHT_8_USB_RV1_1__CAC_WEIGHT_HI_8__SHIFT \
0x00000010

// RSMU_CAC_AGGR_LO_USB_RV1_1
#define	\
RSMU_CAC_AGGR_LO_USB_RV1_1__RSMU_CAC_AGGR_LO__SHIFT \
0x00000000

// RSMU_CAC_AGGR_HI_USB_RV1_1
#define	\
RSMU_CAC_AGGR_HI_USB_RV1_1__RSMU_CAC_AGGR_HI__SHIFT \
0x00000000

// RSMU_DPM_CONTROL_USB_RV1_1
#define	\
RSMU_DPM_CONTROL_USB_RV1_1__RSMU_DPM_ACC_RESET__SHIFT \
0x00000000
#define	\
RSMU_DPM_CONTROL_USB_RV1_1__RSMU_DPM_ACC_START__SHIFT \
0x00000001
#define	\
RSMU_DPM_CONTROL_USB_RV1_1__RSMU_DPM_BUSY_MASK__SHIFT \
0x00000002

// RSMU_DPM_ACC_USB_RV1_1
#define	\
RSMU_DPM_ACC_USB_RV1_1__RSMU_DPM_ACC__SHIFT \
	0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_USB_RV1_1
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_USB_RV1_1__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_COUNTER_0_USB_RV1_1
#define	\
RSMU_COUNTER_0_USB_RV1_1__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_USB_RV1_1
#define	\
RSMU_COUNTER_1_USB_RV1_1__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P0_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_ENABLE_P0_USB_RV1_1__RSMU_PWRMGT_INTR_ENABLE_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P1_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_ENABLE_P1_USB_RV1_1__RSMU_PWRMGT_INTR_ENABLE_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_ENABLE_P2_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_ENABLE_P2_USB_RV1_1__RSMU_PWRMGT_INTR_ENABLE_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P0_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P0_USB_RV1_1__RSMU_PWRMGT_INTR_TARGET_ADDR_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P1_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P1_USB_RV1_1__RSMU_PWRMGT_INTR_TARGET_ADDR_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TARGET_ADDR_P2_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_TARGET_ADDR_P2_USB_RV1_1__RSMU_PWRMGT_INTR_TARGET_ADDR_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P0_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_CONFIG_P0_USB_RV1_1__RSMU_PWRMGT_INTR_CONFIG_VC_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P1_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_CONFIG_P1_USB_RV1_1__RSMU_PWRMGT_INTR_CONFIG_VC_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_CONFIG_P2_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_CONFIG_P2_USB_RV1_1__RSMU_PWRMGT_INTR_CONFIG_VC_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_STATUS_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_STATUS_USB_RV1_1__RSMU_PWRMGT_INTR_STATUS__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P0_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_PENDING_P0_USB_RV1_1__RSMU_PWRMGT_INTR_PENDING_P0__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P1_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_PENDING_P1_USB_RV1_1__RSMU_PWRMGT_INTR_PENDING_P1__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_PENDING_P2_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_PENDING_P2_USB_RV1_1__RSMU_PWRMGT_INTR_PENDING_P2__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_TYPE_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_TYPE_USB_RV1_1__RSMU_PWRMGT_INTR_TYPE__SHIFT \
0x00000000

// RSMU_PWRMGT_INTR_INTERCEPT_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_USB_RV1_1__RSMU_PWRMGT_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_PWRMGT_INTR_INTERCEPT_USB_RV1_1__RSMU_PWRMGT_INTR_VALUE__SHIFT \
0x00000010

// RSMU_PWRMGT_INTR_CLEAR_USB_RV1_1
#define	\
RSMU_PWRMGT_INTR_CLEAR_USB_RV1_1__RSMU_PWRMGT_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_HARD_RESETB_DELAY_USB_RV1_1
#define	\
RSMU_HARD_RESETB_DELAY_USB_RV1_1__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_USB_RV1_1
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_USB_RV1_1__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_USB_RV1_1
#define	\
RSMU_VF_ENABLE_USB_RV1_1__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_USB_RV1_1
#define	\
RSMU_MGCG_CONTROL_USB_RV1_1__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_USB_RV1_1__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_USB_RV1_1__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_USB_RV1_1__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_USB_RV1_1__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_USB_RV1_1__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_USB_RV1_1__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_USB_RV1_1__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_USB_RV1_1__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_USB_RV1_1__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_USB_RV1_1__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_USB_RV1_1
#define	\
RSMU_CAC_ACC_0_USB_RV1_1__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_USB_RV1_1
#define	\
RSMU_CAC_ACC_1_USB_RV1_1__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_USB_RV1_1
#define	\
RSMU_CAC_ACC_2_USB_RV1_1__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_USB_RV1_1
#define	\
RSMU_CAC_ACC_3_USB_RV1_1__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_USB_RV1_1
#define	\
RSMU_CAC_ACC_4_USB_RV1_1__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_USB_RV1_1
#define	\
RSMU_CAC_ACC_5_USB_RV1_1__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_USB_RV1_1
#define	\
RSMU_CAC_ACC_6_USB_RV1_1__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_USB_RV1_1
#define	\
RSMU_CAC_ACC_7_USB_RV1_1__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_USB_RV1_1
#define	\
RSMU_CAC_ACC_8_USB_RV1_1__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_USB_RV1_1
#define	\
RSMU_CAC_ACC_9_USB_RV1_1__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_USB_RV1_1
#define	\
RSMU_CAC_ACC_10_USB_RV1_1__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_CAC_ACC_11_USB_RV1_1
#define	\
RSMU_CAC_ACC_11_USB_RV1_1__RSMU_CAC_ACC_11__SHIFT \
	0x00000000

// RSMU_CAC_ACC_12_USB_RV1_1
#define	\
RSMU_CAC_ACC_12_USB_RV1_1__RSMU_CAC_ACC_12__SHIFT \
	0x00000000

// RSMU_CAC_ACC_13_USB_RV1_1
#define	\
RSMU_CAC_ACC_13_USB_RV1_1__RSMU_CAC_ACC_13__SHIFT \
	0x00000000

// RSMU_CAC_ACC_14_USB_RV1_1
#define	\
RSMU_CAC_ACC_14_USB_RV1_1__RSMU_CAC_ACC_14__SHIFT \
	0x00000000

// RSMU_CAC_ACC_15_USB_RV1_1
#define	\
RSMU_CAC_ACC_15_USB_RV1_1__RSMU_CAC_ACC_15__SHIFT \
	0x00000000

// RSMU_CAC_ACC_16_USB_RV1_1
#define	\
RSMU_CAC_ACC_16_USB_RV1_1__RSMU_CAC_ACC_16__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_USB_RV1_1
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_USB_RV1_1__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_USB_RV1_1
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_USB_RV1_1__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_USB_RV1_1__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_1
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_1__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_1__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_1__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_1__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_1__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_USB_RV1_1__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_USB_RV1_1
#define	\
RSMU_MASTER_ERROR_COUNTER_USB_RV1_1__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_USB_RV1_1__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_USB_RV1_1__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_USB_RV1_1__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_USB_RV1_1
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_USB_RV1_1__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_USB_RV1_1
#define	\
RSMU_RESET_TIMEOUT_CONTROL_USB_RV1_1__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_USB_RV1_1__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_USB_RV1_1
#define	\
RSMU_SLAVE_ERROR_COUNTER_USB_RV1_1__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_USB_RV1_1
#define	\
RSMU_AEB_LOCK_0_USB_RV1_1__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_USB_RV1_1
#define	\
RSMU_AEB_LOCK_1_USB_RV1_1__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_USB_RV1_1
#define	\
RSMU_AEB_OVERRIDE_0_USB_RV1_1__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_USB_RV1_1
#define	\
RSMU_AEB_OVERRIDE_1_USB_RV1_1__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_USB_RV1_1
#define	\
RSMU_SEC_INTR_ENABLE_USB_RV1_1__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_USB_RV1_1
#define	\
RSMU_SEC_INTR_TARGET_ADDR_USB_RV1_1__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_USB_RV1_1
#define	\
RSMU_SEC_INTR_CONFIG_USB_RV1_1__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_USB_RV1_1
#define	\
RSMU_SEC_INTR_STATUS_USB_RV1_1__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_USB_RV1_1
#define	\
RSMU_SEC_INTR_PENDING_USB_RV1_1__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_USB_RV1_1
#define	\
RSMU_SEC_INTR_TYPE_USB_RV1_1__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_USB_RV1_1
#define	\
RSMU_SEC_INTR_INTERCEPT_USB_RV1_1__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_USB_RV1_1__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_USB_RV1_1
#define	\
RSMU_SEC_INTR_CLEAR_USB_RV1_1__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_USB_RV1_1
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_USB_RV1_1__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_USB_RV1_1
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_USB_RV1_1__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_1
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_1__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_1__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_1__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_1__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_1
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_1
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_USB_RV1_1
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_1
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_1
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_USB_RV1_1
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_1
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_1__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_1
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_1__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_1__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_1__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_1__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_1__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_USB_RV1_1
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_USB_RV1_1__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_USB_RV1_1
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_USB_RV1_1__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_ISP
#define	\
RSMU_HCID_ISP__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_ISP__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_ISP__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_ISP__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_ISP
#define	\
RSMU_SIID_ISP__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_ISP__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_ISP__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_ISP__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_ISP
#define	\
RSMU_DBG_MUX_CONTROL_ISP__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_ISP
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_ISP__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_ISP
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_ISP__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_ISP
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_ISP__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_ISP
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_ISP__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_SOFT_RESETB_ISP
#define	\
RSMU_SOFT_RESETB_ISP__RSMU_SOFT_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_SOFT_RESETB_ISP__RSMU_MASTER_SOFT_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SOFT_RESETB_ISP__RSMU_SLAVE_SOFT_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000004

// RSMU_PGFSM_CONTROL_ISP
#define	\
RSMU_PGFSM_CONTROL_ISP__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_ISP__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_ISP__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_ISP__RSMU_PGFSM_SELECT__SHIFT \
	0x00000008

// RSMU_PGFSM_WR_DATA_ISP
#define	\
RSMU_PGFSM_WR_DATA_ISP__RSMU_PGFSM_WR_DATA__SHIFT \
	0x00000000

// RSMU_PGFSM_RD_DATA_ISP
#define	\
RSMU_PGFSM_RD_DATA_ISP__RSMU_PGFSM_RD_DATA__SHIFT \
	0x00000000

// RSMU_IH_CREDIT_ISP
#define	\
RSMU_IH_CREDIT_ISP__RSMU_IH_CREDIT__SHIFT \
	0x00000000

// RSMU_IH_RESET_CNTL_ISP
#define	\
RSMU_IH_RESET_CNTL_ISP__RSMU_IH_RESET__SHIFT \
	0x00000000
#define	\
RSMU_IH_RESET_CNTL_ISP__RSMU_IH_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_IH_RESET_CNTL_ISP__RSMU_IH_SOFT_RESET_ENABLE__SHIFT \
0x00000002

// RSMU_SEM_RESP_ISP
#define	\
RSMU_SEM_RESP_ISP__RSMU_SEM_RESP__SHIFT \
	0x00000000

// RSMU_SEM_RESET_CNTL_ISP
#define	\
RSMU_SEM_RESET_CNTL_ISP__RSMU_SEM_RESET__SHIFT \
	0x00000000
#define	\
RSMU_SEM_RESET_CNTL_ISP__RSMU_SEM_HARD_RESET_ENABLE__SHIFT \
0x00000001
#define	\
RSMU_SEM_RESET_CNTL_ISP__RSMU_SEM_SOFT_RESET_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_SEM_RESET_CNTL_ISP__RSMU_SEM_RESET_PROTECT_ENABLE__SHIFT \
0x00000003

// RSMU_TIMEOUT_ERROR_LOG_REG_ISP
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ISP__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ISP__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ISP__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ISP__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ISP__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_ISP
#define	\
RSMU_IP_MASTER_STATUS_ISP__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_ISP__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_ISP
#define	\
RSMU_GPUREG_SCRATCH_REG_0_ISP__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_ISP
#define	\
RSMU_GPUREG_SCRATCH_REG_1_ISP__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_ISP
#define	\
RSMU_COLD_RESETB_ISP__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_ISP
#define	\
RSMU_HARD_RESETB_ISP__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_ISP__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_ISP__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_ISP
#define	\
RSMU_PUB_FUSE_ADDR_ISP__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_ISP__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_ISP
#define	\
RSMU_SEC_FUSE_ADDR_ISP__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_ISP__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_ISP
#define	\
RSMU_MEM_POWER_CTRL_ISP__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_ISP__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_ISP__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_ISP__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_ISP__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_ISP__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_ISP__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_ISP
#define	\
RSMU_MP0_STRAPRX_ADDR_ISP__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_ISP
#define	\
RSMU_MP0_STRAPRX_DATA_ISP__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_ISP
#define	\
RSMU_SMS_FUSE_CFG_ISP__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_ISP__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_ISP__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_ISP
#define	\
RSMU_SMS_FUSE_ADDR_BASE_ISP__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_ISP
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ISP__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ISP__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ISP__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ISP__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_ISP
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_ISP__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_ISP
#define	\
RSMU_CAC_LKG_WEIGHT_0_ISP__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_ISP__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_ISP
#define	\
RSMU_CAC_LKG_ACC_0_ISP__RSMU_CAC_LKG_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_LKG_ACC_1_ISP
#define	\
RSMU_CAC_LKG_ACC_1_ISP__RSMU_CAC_LKG_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_CONTROL_ISP
#define	\
RSMU_CAC_CONTROL_ISP__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_ISP__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_ISP
#define	\
RSMU_CAC_WEIGHT_0_ISP__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_ISP__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_ISP
#define	\
RSMU_CAC_WEIGHT_1_ISP__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_ISP__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_ISP
#define	\
RSMU_CAC_WEIGHT_2_ISP__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_ISP__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_ISP
#define	\
RSMU_CAC_WEIGHT_3_ISP__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_ISP__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_4_ISP
#define	\
RSMU_CAC_WEIGHT_4_ISP__CAC_WEIGHT_LO_4__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_4_ISP__CAC_WEIGHT_HI_4__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_5_ISP
#define	\
RSMU_CAC_WEIGHT_5_ISP__CAC_WEIGHT_LO_5__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_5_ISP__CAC_WEIGHT_HI_5__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_6_ISP
#define	\
RSMU_CAC_WEIGHT_6_ISP__CAC_WEIGHT_LO_6__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_6_ISP__CAC_WEIGHT_HI_6__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_7_ISP
#define	\
RSMU_CAC_WEIGHT_7_ISP__CAC_WEIGHT_LO_7__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_7_ISP__CAC_WEIGHT_HI_7__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_8_ISP
#define	\
RSMU_CAC_WEIGHT_8_ISP__CAC_WEIGHT_LO_8__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_8_ISP__CAC_WEIGHT_HI_8__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_ISP
#define	\
RSMU_CAC_AGGR_LO_ISP__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_ISP
#define	\
RSMU_CAC_AGGR_HI_ISP__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_DPM_CONTROL_ISP
#define	\
RSMU_DPM_CONTROL_ISP__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_ISP__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_ISP__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_ISP
#define	\
RSMU_DPM_ACC_ISP__RSMU_DPM_ACC__SHIFT \
		0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_ISP
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_ISP__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_COUNTER_0_ISP
#define	\
RSMU_COUNTER_0_ISP__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_ISP
#define	\
RSMU_COUNTER_1_ISP__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_ISP
#define	\
RSMU_HARD_RESETB_DELAY_ISP__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_ISP
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_ISP__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_ISP
#define	\
RSMU_VF_ENABLE_ISP__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_ISP
#define	\
RSMU_MGCG_CONTROL_ISP__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_ISP__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_ISP__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_ISP__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_ISP__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_ISP__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_ISP__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_ISP__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_ISP__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_ISP__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_ISP__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_ISP
#define	\
RSMU_CAC_ACC_0_ISP__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_ISP
#define	\
RSMU_CAC_ACC_1_ISP__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_ISP
#define	\
RSMU_CAC_ACC_2_ISP__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_ISP
#define	\
RSMU_CAC_ACC_3_ISP__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_ISP
#define	\
RSMU_CAC_ACC_4_ISP__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_ISP
#define	\
RSMU_CAC_ACC_5_ISP__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_ISP
#define	\
RSMU_CAC_ACC_6_ISP__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_ISP
#define	\
RSMU_CAC_ACC_7_ISP__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_ISP
#define	\
RSMU_CAC_ACC_8_ISP__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_CAC_ACC_9_ISP
#define	\
RSMU_CAC_ACC_9_ISP__RSMU_CAC_ACC_9__SHIFT \
	0x00000000

// RSMU_CAC_ACC_10_ISP
#define	\
RSMU_CAC_ACC_10_ISP__RSMU_CAC_ACC_10__SHIFT \
	0x00000000

// RSMU_CAC_ACC_11_ISP
#define	\
RSMU_CAC_ACC_11_ISP__RSMU_CAC_ACC_11__SHIFT \
	0x00000000

// RSMU_CAC_ACC_12_ISP
#define	\
RSMU_CAC_ACC_12_ISP__RSMU_CAC_ACC_12__SHIFT \
	0x00000000

// RSMU_CAC_ACC_13_ISP
#define	\
RSMU_CAC_ACC_13_ISP__RSMU_CAC_ACC_13__SHIFT \
	0x00000000

// RSMU_CAC_ACC_14_ISP
#define	\
RSMU_CAC_ACC_14_ISP__RSMU_CAC_ACC_14__SHIFT \
	0x00000000

// RSMU_CAC_ACC_15_ISP
#define	\
RSMU_CAC_ACC_15_ISP__RSMU_CAC_ACC_15__SHIFT \
	0x00000000

// RSMU_CAC_ACC_16_ISP
#define	\
RSMU_CAC_ACC_16_ISP__RSMU_CAC_ACC_16__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_ISP
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_ISP__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_ISP
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_ISP__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_ISP__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_ISP
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ISP__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ISP__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ISP__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ISP__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ISP__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ISP__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_ISP
#define	\
RSMU_MASTER_ERROR_COUNTER_ISP__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_ISP__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_ISP__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_ISP__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_ISP
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_ISP__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_ISP
#define	\
RSMU_RESET_TIMEOUT_CONTROL_ISP__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_ISP__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_ISP
#define	\
RSMU_SLAVE_ERROR_COUNTER_ISP__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_ISP
#define	\
RSMU_AEB_LOCK_0_ISP__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_ISP
#define	\
RSMU_AEB_LOCK_1_ISP__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_ISP
#define	\
RSMU_AEB_OVERRIDE_0_ISP__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_ISP
#define	\
RSMU_AEB_OVERRIDE_1_ISP__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_ISP
#define	\
RSMU_SEC_INTR_ENABLE_ISP__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_ISP
#define	\
RSMU_SEC_INTR_TARGET_ADDR_ISP__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_ISP
#define	\
RSMU_SEC_INTR_CONFIG_ISP__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_ISP
#define	\
RSMU_SEC_INTR_STATUS_ISP__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_ISP
#define	\
RSMU_SEC_INTR_PENDING_ISP__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_ISP
#define	\
RSMU_SEC_INTR_TYPE_ISP__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_ISP
#define	\
RSMU_SEC_INTR_INTERCEPT_ISP__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_ISP__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_ISP
#define	\
RSMU_SEC_INTR_CLEAR_ISP__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_ISP
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_ISP__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ISP
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ISP__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_ISP
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ISP__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ISP__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ISP__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ISP__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ISP
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ISP__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ISP
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ISP__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ISP
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ISP__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ISP__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ISP__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ISP
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ISP__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ISP
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ISP__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ISP
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ISP__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ISP__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ISP__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ISP
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ISP__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ISP__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ISP__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ISP__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_ISP
#define	\
RSMU_SEC_START_ADDR_GROUP_0_ISP__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_ISP
#define	\
RSMU_SEC_END_ADDR_GROUP_0_ISP__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_ISP
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_ISP__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_ISP
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_ISP__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_ISP
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ISP__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ISP__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ISP__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_ISP
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_ISP__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_ISP
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_ISP__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_ISP
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ISP__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ISP__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ISP__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_ISP
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ISP__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ISP__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ISP__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ISP__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_ISP
#define	\
RSMU_SEC_START_ADDR_GROUP_1_ISP__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_ISP
#define	\
RSMU_SEC_END_ADDR_GROUP_1_ISP__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_ISP
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_ISP__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_ISP
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_ISP__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_ISP
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_ISP__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_ISP__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_ISP__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_ISP
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_ISP__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_ISP
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_ISP__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_ISP
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_ISP__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_ISP__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_ISP__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_ISP
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ISP__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ISP__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ISP__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ISP__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_ISP
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ISP__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ISP__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ISP__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ISP__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ISP__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_ISP
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_ISP__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_ISP
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_ISP__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_ACP
#define	\
RSMU_HCID_ACP__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_ACP__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_ACP__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_ACP__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_ACP
#define	\
RSMU_SIID_ACP__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_ACP__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_ACP__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_ACP__RSMU_SIID_SwIfID__SHIFT \
		0x00000014

// RSMU_DBG_MUX_CONTROL_ACP
#define	\
RSMU_DBG_MUX_CONTROL_ACP__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_ACP
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_ACP__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_ACP
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_ACP__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_ACP
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_ACP__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_ACP
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_ACP__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_PGFSM_CONTROL_ACP
#define	\
RSMU_PGFSM_CONTROL_ACP__RSMU_PGFSM_SW_CONTROL__SHIFT \
0x00000000
#define	\
RSMU_PGFSM_CONTROL_ACP__RSMU_PGFSM_CMD__SHIFT \
	0x00000001
#define	\
RSMU_PGFSM_CONTROL_ACP__RSMU_PGFSM_ADDR__SHIFT \
	0x00000004
#define	\
RSMU_PGFSM_CONTROL_ACP__RSMU_PGFSM_SELECT__SHIFT \
	0x00000008

// RSMU_PGFSM_WR_DATA_ACP
#define	\
RSMU_PGFSM_WR_DATA_ACP__RSMU_PGFSM_WR_DATA__SHIFT \
	0x00000000

// RSMU_PGFSM_RD_DATA_ACP
#define	\
RSMU_PGFSM_RD_DATA_ACP__RSMU_PGFSM_RD_DATA__SHIFT \
	0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_ACP
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ACP__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ACP__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ACP__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ACP__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_ACP__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_ACP
#define	\
RSMU_IP_MASTER_STATUS_ACP__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_ACP__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_ACP
#define	\
RSMU_GPUREG_SCRATCH_REG_0_ACP__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_ACP
#define	\
RSMU_GPUREG_SCRATCH_REG_1_ACP__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_COLD_RESETB_ACP
#define	\
RSMU_COLD_RESETB_ACP__RSMU_COLD_RESETB__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_ACP
#define	\
RSMU_HARD_RESETB_ACP__RSMU_HARD_RESETB__SHIFT \
	0x00000000
#define	\
RSMU_HARD_RESETB_ACP__RSMU_MASTER_HARD_RESET_FENCE_ENABLE__SHIFT \
0x00000002
#define	\
RSMU_HARD_RESETB_ACP__RSMU_SLAVE_HARD_RESET_TIMEOUT_ENABLE__SHIFT \
0x00000005

// RSMU_PUB_FUSE_ADDR_ACP
#define	\
RSMU_PUB_FUSE_ADDR_ACP__RSMU_PUB_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_PUB_FUSE_ADDR_ACP__RSMU_PUB_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_SEC_FUSE_ADDR_ACP
#define	\
RSMU_SEC_FUSE_ADDR_ACP__RSMU_SEC_FUSE_START_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_FUSE_ADDR_ACP__RSMU_SEC_FUSE_END_ADDR__SHIFT \
0x00000010

// RSMU_MEM_POWER_CTRL_ACP
#define	\
RSMU_MEM_POWER_CTRL_ACP__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_ACP__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_ACP__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_ACP__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_ACP__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_ACP__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_ACP__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_MP0_STRAPRX_ADDR_ACP
#define	\
RSMU_MP0_STRAPRX_ADDR_ACP__RSMU_MP0_STRAPRX_ADDR__SHIFT \
0x00000000

// RSMU_MP0_STRAPRX_DATA_ACP
#define	\
RSMU_MP0_STRAPRX_DATA_ACP__RSMU_MP0_STRAPRX_DATA__SHIFT \
0x00000000

// RSMU_SMS_FUSE_CFG_ACP
#define	\
RSMU_SMS_FUSE_CFG_ACP__RSMU_SMS_FUSE_RESETB__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_CFG_ACP__RSMU_SMS_FUSE_RUN_BIHR__SHIFT \
0x00000001
#define	\
RSMU_SMS_FUSE_CFG_ACP__RSMU_SMS_FUSE_RUN_MBIST__SHIFT \
0x00000002

// RSMU_SMS_FUSE_ADDR_BASE_ACP
#define	\
RSMU_SMS_FUSE_ADDR_BASE_ACP__RSMU_SMS_FUSE_ADDR_BASE__SHIFT \
0x00000000

// RSMU_SMS_FUSE_ADDR_OFFSET_ACP
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ACP__RSMU_SMS_FUSE_ADDR_OFFSET_GRP0__SHIFT \
0x00000000
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ACP__RSMU_SMS_FUSE_ADDR_OFFSET_GRP1__SHIFT \
0x00000008
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ACP__RSMU_SMS_FUSE_ADDR_OFFSET_GRP2__SHIFT \
0x00000010
#define	\
RSMU_SMS_FUSE_ADDR_OFFSET_ACP__RSMU_SMS_FUSE_ADDR_OFFSET_GRP3__SHIFT \
0x00000018

// RSMU_STRAP_CONTROL_ACP
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_ACP__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_CAC_LKG_WEIGHT_0_ACP
#define	\
RSMU_CAC_LKG_WEIGHT_0_ACP__RSMU_CAC_LKG_WEIGHT_LO_0__SHIFT \
0x00000000
#define	\
RSMU_CAC_LKG_WEIGHT_0_ACP__RSMU_CAC_LKG_WEIGHT_HI_0__SHIFT \
0x00000010

// RSMU_CAC_LKG_ACC_0_ACP
#define	\
RSMU_CAC_LKG_ACC_0_ACP__RSMU_CAC_LKG_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_CONTROL_ACP
#define	\
RSMU_CAC_CONTROL_ACP__RSMU_CAC_WINDOW__SHIFT \
	0x00000000
#define	\
RSMU_CAC_CONTROL_ACP__RSMU_CAC_ENABLE__SHIFT \
	0x0000001f

// RSMU_CAC_WEIGHT_0_ACP
#define	\
RSMU_CAC_WEIGHT_0_ACP__CAC_WEIGHT_LO_0__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_0_ACP__CAC_WEIGHT_HI_0__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_1_ACP
#define	\
RSMU_CAC_WEIGHT_1_ACP__CAC_WEIGHT_LO_1__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_1_ACP__CAC_WEIGHT_HI_1__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_2_ACP
#define	\
RSMU_CAC_WEIGHT_2_ACP__CAC_WEIGHT_LO_2__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_2_ACP__CAC_WEIGHT_HI_2__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_3_ACP
#define	\
RSMU_CAC_WEIGHT_3_ACP__CAC_WEIGHT_LO_3__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_3_ACP__CAC_WEIGHT_HI_3__SHIFT \
	0x00000010

// RSMU_CAC_WEIGHT_4_ACP
#define	\
RSMU_CAC_WEIGHT_4_ACP__CAC_WEIGHT_LO_4__SHIFT \
	0x00000000
#define	\
RSMU_CAC_WEIGHT_4_ACP__CAC_WEIGHT_HI_4__SHIFT \
	0x00000010

// RSMU_CAC_AGGR_LO_ACP
#define	\
RSMU_CAC_AGGR_LO_ACP__RSMU_CAC_AGGR_LO__SHIFT \
	0x00000000

// RSMU_CAC_AGGR_HI_ACP
#define	\
RSMU_CAC_AGGR_HI_ACP__RSMU_CAC_AGGR_HI__SHIFT \
	0x00000000

// RSMU_DPM_CONTROL_ACP
#define	\
RSMU_DPM_CONTROL_ACP__RSMU_DPM_ACC_RESET__SHIFT \
	0x00000000
#define	\
RSMU_DPM_CONTROL_ACP__RSMU_DPM_ACC_START__SHIFT \
	0x00000001
#define	\
RSMU_DPM_CONTROL_ACP__RSMU_DPM_BUSY_MASK__SHIFT \
	0x00000002

// RSMU_DPM_ACC_ACP
#define	\
RSMU_DPM_ACC_ACP__RSMU_DPM_ACC__SHIFT \
		0x00000000

// RSMU_DPM_IPCLK_REF_COUNTER_ACP
#define	\
RSMU_DPM_IPCLK_REF_COUNTER_ACP__RSMU_DPM_IPCLK_REF_COUNTER__SHIFT \
0x00000000

// RSMU_COUNTER_0_ACP
#define	\
RSMU_COUNTER_0_ACP__RSMU_COUNTER_0__SHIFT \
	0x00000000

// RSMU_COUNTER_1_ACP
#define	\
RSMU_COUNTER_1_ACP__RSMU_COUNTER_1__SHIFT \
	0x00000000

// RSMU_HARD_RESETB_DELAY_ACP
#define	\
RSMU_HARD_RESETB_DELAY_ACP__RSMU_HARD_RESETB_DELAY__SHIFT \
0x00000000

// RSMU_MMIOPUB_SCRATCH_REG_0_ACP
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_ACP__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_ACP
#define	\
RSMU_VF_ENABLE_ACP__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_ACP
#define	\
RSMU_MGCG_CONTROL_ACP__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_ACP__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_ACP__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_ACP__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_ACP__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_ACP__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_ACP__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_ACP__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_ACP__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_ACP__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_ACP__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_CAC_ACC_0_ACP
#define	\
RSMU_CAC_ACC_0_ACP__RSMU_CAC_ACC_0__SHIFT \
	0x00000000

// RSMU_CAC_ACC_1_ACP
#define	\
RSMU_CAC_ACC_1_ACP__RSMU_CAC_ACC_1__SHIFT \
	0x00000000

// RSMU_CAC_ACC_2_ACP
#define	\
RSMU_CAC_ACC_2_ACP__RSMU_CAC_ACC_2__SHIFT \
	0x00000000

// RSMU_CAC_ACC_3_ACP
#define	\
RSMU_CAC_ACC_3_ACP__RSMU_CAC_ACC_3__SHIFT \
	0x00000000

// RSMU_CAC_ACC_4_ACP
#define	\
RSMU_CAC_ACC_4_ACP__RSMU_CAC_ACC_4__SHIFT \
	0x00000000

// RSMU_CAC_ACC_5_ACP
#define	\
RSMU_CAC_ACC_5_ACP__RSMU_CAC_ACC_5__SHIFT \
	0x00000000

// RSMU_CAC_ACC_6_ACP
#define	\
RSMU_CAC_ACC_6_ACP__RSMU_CAC_ACC_6__SHIFT \
	0x00000000

// RSMU_CAC_ACC_7_ACP
#define	\
RSMU_CAC_ACC_7_ACP__RSMU_CAC_ACC_7__SHIFT \
	0x00000000

// RSMU_CAC_ACC_8_ACP
#define	\
RSMU_CAC_ACC_8_ACP__RSMU_CAC_ACC_8__SHIFT \
	0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_ACP
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_ACP__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_ACP
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_ACP__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_ACP__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_ACP
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ACP__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ACP__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ACP__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ACP__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ACP__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_ACP__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_ACP
#define	\
RSMU_MASTER_ERROR_COUNTER_ACP__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_ACP__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_ACP__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_ACP__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_ACP
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_ACP__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_ACP
#define	\
RSMU_RESET_TIMEOUT_CONTROL_ACP__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_ACP__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_ACP
#define	\
RSMU_SLAVE_ERROR_COUNTER_ACP__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_ACP
#define	\
RSMU_AEB_LOCK_0_ACP__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_ACP
#define	\
RSMU_AEB_LOCK_1_ACP__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_ACP
#define	\
RSMU_AEB_OVERRIDE_0_ACP__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_ACP
#define	\
RSMU_AEB_OVERRIDE_1_ACP__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_ACP
#define	\
RSMU_SEC_INTR_ENABLE_ACP__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_ACP
#define	\
RSMU_SEC_INTR_TARGET_ADDR_ACP__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_ACP
#define	\
RSMU_SEC_INTR_CONFIG_ACP__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_ACP
#define	\
RSMU_SEC_INTR_STATUS_ACP__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_ACP
#define	\
RSMU_SEC_INTR_PENDING_ACP__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_ACP
#define	\
RSMU_SEC_INTR_TYPE_ACP__RSMU_SEC_INTR_TYPE__SHIFT \
	0x00000000

// RSMU_SEC_INTR_INTERCEPT_ACP
#define	\
RSMU_SEC_INTR_INTERCEPT_ACP__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_ACP__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_ACP
#define	\
RSMU_SEC_INTR_CLEAR_ACP__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_ACP
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_ACP__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ACP
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ACP__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_ACP
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ACP__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ACP__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ACP__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_ACP__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ACP
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ACP__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ACP
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ACP__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ACP
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ACP__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ACP__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ACP__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ACP
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ACP__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ACP
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ACP__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ACP
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ACP__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ACP__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ACP__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ACP
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ACP__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ACP__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ACP__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ACP__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_ACP
#define	\
RSMU_SEC_START_ADDR_GROUP_0_ACP__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_ACP
#define	\
RSMU_SEC_END_ADDR_GROUP_0_ACP__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_ACP
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_ACP__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_ACP
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_ACP__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_ACP
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ACP__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ACP__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_ACP__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_ACP
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_ACP__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_ACP
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_ACP__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_ACP
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ACP__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ACP__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_ACP__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_ACP
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ACP__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ACP__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ACP__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_ACP__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_1_ACP
#define	\
RSMU_SEC_START_ADDR_GROUP_1_ACP__RSMU_SEC_START_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_1_ACP
#define	\
RSMU_SEC_END_ADDR_GROUP_1_ACP__RSMU_SEC_END_ADDR_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_1_ACP
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_1_ACP__RSMU_SEC_INITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_1_ACP
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_1_ACP__RSMU_SEC_UNITID_MASK_SET0_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_1_ACP
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_ACP__RSMU_SEC_TLVL_MASK_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_ACP__RSMU_SEC_RW_MASK_SET0_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_1_ACP__RSMU_SEC_VF_MASK_SET0_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_1_ACP
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_1_ACP__RSMU_SEC_INITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_1_ACP
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_1_ACP__RSMU_SEC_UNITID_MASK_SET1_GROUP_1__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_1_ACP
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_ACP__RSMU_SEC_TLVL_MASK_SET1_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_ACP__RSMU_SEC_RW_MASK_SET1_GROUP_1__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_1_ACP__RSMU_SEC_VF_MASK_SET1_GROUP_1__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_1_ACP
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ACP__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ACP__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ACP__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_1__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_1_ACP__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_1__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_ACP
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ACP__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ACP__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ACP__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ACP__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_ACP__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_ACP
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_ACP__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_ACP
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_ACP__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_CLKA
#define	\
RSMU_HCID_CLKA__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_CLKA__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_CLKA__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_CLKA__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_CLKA
#define	\
RSMU_SIID_CLKA__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_CLKA__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_CLKA__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_CLKA__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_CLKA
#define	\
RSMU_DBG_MUX_CONTROL_CLKA__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_CLKA
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_CLKA__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_CLKA
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_CLKA__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_CLKA
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_CLKA__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_CLKA
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_CLKA__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_CLKA
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CLKA__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_CLKA
#define	\
RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_CLKA__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_CLKA
#define	\
RSMU_GPUREG_SCRATCH_REG_0_CLKA__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_CLKA
#define	\
RSMU_GPUREG_SCRATCH_REG_1_CLKA__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_MEM_POWER_CTRL_CLKA
#define	\
RSMU_MEM_POWER_CTRL_CLKA__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_CLKA__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_CLKA
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_CLKA__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_MMIOPUB_SCRATCH_REG_0_CLKA
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_CLKA__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_CLKA
#define	\
RSMU_VF_ENABLE_CLKA__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_CLKA
#define	\
RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_CLKA__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_CLKA__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_CLKA__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_CLKA__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_CLKA__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_CLKA__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_CLKA__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_CLKA__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_CLKA__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_CLKA__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_RESIDENCY_COUNTER_CNTL_CLKA
#define	\
RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_RESET__SHIFT \
0x00000000
#define	\
RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_START__SHIFT \
0x00000001
#define	\
RSMU_RESIDENCY_COUNTER_CNTL_CLKA__RSMU_RESIDENCY_COUNTER_SELECT__SHIFT \
0x00000002

// RSMU_RESIDENCY_COUNTER_CLKA
#define	\
RSMU_RESIDENCY_COUNTER_CLKA__RSMU_RESIDENCY_COUNTER__SHIFT \
0x00000000

// RSMU_RESIDENCY_REF_COUNTER_CLKA
#define	\
RSMU_RESIDENCY_REF_COUNTER_CLKA__RSMU_RESIDENCY_REF_COUNTER__SHIFT \
0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_CLKA
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_CLKA__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_CLKA
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKA__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_CLKA
#define	\
RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_CLKA__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_CLKA
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_CLKA__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_CLKA
#define	\
RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_CLKA__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_CLKA
#define	\
RSMU_SLAVE_ERROR_COUNTER_CLKA__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_CLKA
#define	\
RSMU_AEB_LOCK_0_CLKA__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_CLKA
#define	\
RSMU_AEB_LOCK_1_CLKA__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_CLKA
#define	\
RSMU_AEB_OVERRIDE_0_CLKA__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_CLKA
#define	\
RSMU_AEB_OVERRIDE_1_CLKA__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_CLKA
#define	\
RSMU_SEC_INTR_ENABLE_CLKA__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_CLKA
#define	\
RSMU_SEC_INTR_TARGET_ADDR_CLKA__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_CLKA
#define	\
RSMU_SEC_INTR_CONFIG_CLKA__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_CLKA
#define	\
RSMU_SEC_INTR_STATUS_CLKA__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_CLKA
#define	\
RSMU_SEC_INTR_PENDING_CLKA__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_CLKA
#define	\
RSMU_SEC_INTR_TYPE_CLKA__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_CLKA
#define	\
RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_CLKA__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_CLKA
#define	\
RSMU_SEC_INTR_CLEAR_CLKA__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_CLKA
#define	\
RSMU_SEC_START_ADDR_GROUP_0_CLKA__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_CLKA
#define	\
RSMU_SEC_END_ADDR_GROUP_0_CLKA__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_CLKA
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_CLKA__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_HCID_CLKB
#define	\
RSMU_HCID_CLKB__RSMU_HCID_HwRev__SHIFT \
		0x00000000
#define	\
RSMU_HCID_CLKB__RSMU_HCID_HwMinVer__SHIFT \
	0x00000006
#define	\
RSMU_HCID_CLKB__RSMU_HCID_HwMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_HCID_CLKB__RSMU_HCID_HwID__SHIFT \
		0x00000014

// RSMU_SIID_CLKB
#define	\
RSMU_SIID_CLKB__RSMU_SIID_SwIfRev__SHIFT \
	0x00000000
#define	\
RSMU_SIID_CLKB__RSMU_SIID_SwIfMinVer__SHIFT \
	0x00000006
#define	\
RSMU_SIID_CLKB__RSMU_SIID_SwIfMajVer__SHIFT \
	0x0000000d
#define	\
RSMU_SIID_CLKB__RSMU_SIID_SwIfID__SHIFT \
	0x00000014

// RSMU_DBG_MUX_CONTROL_CLKB
#define	\
RSMU_DBG_MUX_CONTROL_CLKB__RSMU_DBG_MUX_SELECT__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_0_CLKB
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_0_CLKB__RSMU_SW_MMIO_PUB_IND_ADDR_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_0_CLKB
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_0_CLKB__RSMU_SW_MMIO_PUB_IND_DATA_0__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_ADDR_1_CLKB
#define	\
RSMU_SW_MMIO_PUB_IND_ADDR_1_CLKB__RSMU_SW_MMIO_PUB_IND_ADDR_1__SHIFT \
0x00000000

// RSMU_SW_MMIO_PUB_IND_DATA_1_CLKB
#define	\
RSMU_SW_MMIO_PUB_IND_DATA_1_CLKB__RSMU_SW_MMIO_PUB_IND_DATA_1__SHIFT \
0x00000000

// RSMU_TIMEOUT_ERROR_LOG_REG_CLKB
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_TIMEOUT_ERROR_LOG_REG_CLKB__RSMU_TIMEOUT_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_IP_MASTER_STATUS_CLKB
#define	\
RSMU_IP_MASTER_STATUS_CLKB__RSMU_IP_MASTER_REQ_PENDING__SHIFT \
0x00000000
#define	\
RSMU_IP_MASTER_STATUS_CLKB__RSMU_IP_MASTER_RESP_PENDING__SHIFT \
0x00000001

// RSMU_GPUREG_SCRATCH_REG_0_CLKB
#define	\
RSMU_GPUREG_SCRATCH_REG_0_CLKB__RSMU_GPUREG_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_GPUREG_SCRATCH_REG_1_CLKB
#define	\
RSMU_GPUREG_SCRATCH_REG_1_CLKB__RSMU_GPUREG_SCRATCH_REG_1__SHIFT \
0x00000000

// RSMU_MEM_POWER_CTRL_CLKB
#define	\
RSMU_MEM_POWER_CTRL_CLKB__RSMU_FUSE_RM_FUSES__SHIFT \
0x00000000
#define	\
RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_RF_BC1__SHIFT \
0x00000009
#define	\
RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_RF_BC2__SHIFT \
0x0000000a
#define	\
RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_PDP_BC1__SHIFT \
0x0000000b
#define	\
RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_PDP_BC2__SHIFT \
0x0000000c
#define	\
RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_HD_BC1__SHIFT \
0x0000000d
#define	\
RSMU_MEM_POWER_CTRL_CLKB__RSMU_MEM_POWER_CTRL_HD_BC2__SHIFT \
0x0000000e

// RSMU_STRAP_CONTROL_CLKB
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_PUB_FUSE_READY__SHIFT \
0x00000000
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_PUB_FUSE_VALID__SHIFT \
0x00000001
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_PUB_FUSE_RELOAD__SHIFT \
0x00000002
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_ROM_READY__SHIFT \
	0x00000003
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_ROM_VALID__SHIFT \
	0x00000004
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_ROM_RELOAD__SHIFT \
	0x00000005
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_PIN_RELOAD__SHIFT \
	0x00000006
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SEC_FUSE_READY__SHIFT \
0x00000007
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SEC_FUSE_VALID__SHIFT \
0x00000008
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP0__SHIFT \
0x00000009
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP1__SHIFT \
0x0000000a
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP2__SHIFT \
0x0000000b
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_READY_GRP3__SHIFT \
0x0000000c
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP0__SHIFT \
0x0000000d
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP1__SHIFT \
0x0000000e
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP2__SHIFT \
0x0000000f
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_VALID_GRP3__SHIFT \
0x00000010
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP0__SHIFT \
0x00000011
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP1__SHIFT \
0x00000012
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP2__SHIFT \
0x00000013
#define	\
RSMU_STRAP_CONTROL_CLKB__RSMU_SMS_FUSE_BIST_FAIL_GRP3__SHIFT \
0x00000014

// RSMU_MMIOPUB_SCRATCH_REG_0_CLKB
#define	\
RSMU_MMIOPUB_SCRATCH_REG_0_CLKB__RSMU_MMIOPUB_SCRATCH_REG_0__SHIFT \
0x00000000

// RSMU_VF_ENABLE_CLKB
#define	\
RSMU_VF_ENABLE_CLKB__RSMU_VF_ENABLE__SHIFT \
	0x00000000

// RSMU_MGCG_CONTROL_CLKB
#define	\
RSMU_MGCG_CONTROL_CLKB__RSMU_AXI_SLAVE_MGCG_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_MGCG_CONTROL_CLKB__RSMU_AXI_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000001
#define	\
RSMU_MGCG_CONTROL_CLKB__RSMU_SEC_INTR_MGCG_OVERRIDE__SHIFT \
0x00000002
#define	\
RSMU_MGCG_CONTROL_CLKB__RSMU_PWRMGT_INTR_MGCG_OVERRIDE__SHIFT \
0x00000003
#define	\
RSMU_MGCG_CONTROL_CLKB__RSMU_REG_WRAPPER_MGCG_OVERRIDE__SHIFT \
0x00000004
#define	\
RSMU_MGCG_CONTROL_CLKB__RSMU_STRAP_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000005
#define	\
RSMU_MGCG_CONTROL_CLKB__RSMU_VWIRE_SRC_MGCG_OVERRIDE__SHIFT \
0x00000006
#define	\
RSMU_MGCG_CONTROL_CLKB__RSMU_REGIF_MASTER_MGCG_OVERRIDE__SHIFT \
0x00000007
#define	\
RSMU_MGCG_CONTROL_CLKB__RSMU_PGFSM_MGCG_OVERRIDE__SHIFT \
0x00000008
#define	\
RSMU_MGCG_CONTROL_CLKB__RSMU_IH_MGCG_OVERRIDE__SHIFT \
0x00000009
#define	\
RSMU_MGCG_CONTROL_CLKB__RSMU_SEM_MGCG_OVERRIDE__SHIFT \
0x0000000a

// RSMU_RESIDENCY_COUNTER_CNTL_CLKB
#define	\
RSMU_RESIDENCY_COUNTER_CNTL_CLKB__RSMU_RESIDENCY_COUNTER_RESET__SHIFT \
0x00000000
#define	\
RSMU_RESIDENCY_COUNTER_CNTL_CLKB__RSMU_RESIDENCY_COUNTER_START__SHIFT \
0x00000001
#define	\
RSMU_RESIDENCY_COUNTER_CNTL_CLKB__RSMU_RESIDENCY_COUNTER_SELECT__SHIFT \
0x00000002

// RSMU_RESIDENCY_COUNTER_CLKB
#define	\
RSMU_RESIDENCY_COUNTER_CLKB__RSMU_RESIDENCY_COUNTER__SHIFT \
0x00000000

// RSMU_RESIDENCY_REF_COUNTER_CLKB
#define	\
RSMU_RESIDENCY_REF_COUNTER_CLKB__RSMU_RESIDENCY_REF_COUNTER__SHIFT \
0x00000000

// RSMU_SEC_AXI_MASTER_ENABLE_CLKB
#define	\
RSMU_SEC_AXI_MASTER_ENABLE_CLKB__RSMU_SEC_AXI_MASTER_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_SLAVE_ERROR_COUNTER_CLKB
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_CLKB__RSMU_SEC_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_COUNTER_CLKB__RSMU_SEC_SLAVE_ERROR_COUNTER_RSMU__SHIFT \
0x00000010

// RSMU_AXI_MASTER_QOS_CNTL_CLKB
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_MASTER_QOS_OVRD_MODE__SHIFT \
0x00000000
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_MASTER_QOS_OVRD_VALUE__SHIFT \
0x00000001
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_AWQOS_OVRD_MODE__SHIFT \
0x00000005
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_AWQOS_OVRD_VALUE__SHIFT \
0x00000006
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_ARQOS_OVRD_MODE__SHIFT \
0x0000000a
#define	\
RSMU_AXI_MASTER_QOS_CNTL_CLKB__RSMU_IP_MASTER_ARQOS_OVRD_VALUE__SHIFT \
0x0000000b

// RSMU_MASTER_ERROR_COUNTER_CLKB
#define	\
RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_SMN_SLVERR_COUNTER__SHIFT \
0x00000000
#define	\
RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_SMN_DECERR_COUNTER__SHIFT \
0x00000008
#define	\
RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_MASTER_SLVERR_COUNTER__SHIFT \
0x00000010
#define	\
RSMU_MASTER_ERROR_COUNTER_CLKB__RSMU_MASTER_DECERR_COUNTER__SHIFT \
0x00000018

// RSMU_SLAVE_TIMEOUT_VALUE_CLKB
#define	\
RSMU_SLAVE_TIMEOUT_VALUE_CLKB__RSMU_SLAVE_TIMEOUT_VALUE__SHIFT \
0x00000000

// RSMU_RESET_TIMEOUT_CONTROL_CLKB
#define	\
RSMU_RESET_TIMEOUT_CONTROL_CLKB__RSMU_SLAVE_TIMEOUT_ENABLE__SHIFT \
0x00000000
#define	\
RSMU_RESET_TIMEOUT_CONTROL_CLKB__RSMU_SLAVE_RESET_TIMEOUT_VALUE__SHIFT \
0x00000001

// RSMU_SLAVE_ERROR_COUNTER_CLKB
#define	\
RSMU_SLAVE_ERROR_COUNTER_CLKB__RSMU_SLAVE_ERROR_COUNTER__SHIFT \
0x00000000

// RSMU_AEB_LOCK_0_CLKB
#define	\
RSMU_AEB_LOCK_0_CLKB__RSMU_AEB_LOCK_0__SHIFT \
	0x00000003

// RSMU_AEB_LOCK_1_CLKB
#define	\
RSMU_AEB_LOCK_1_CLKB__RSMU_AEB_LOCK_1__SHIFT \
	0x00000000

// RSMU_AEB_OVERRIDE_0_CLKB
#define	\
RSMU_AEB_OVERRIDE_0_CLKB__RSMU_AEB_OVERRIDE_0__SHIFT \
0x00000003

// RSMU_AEB_OVERRIDE_1_CLKB
#define	\
RSMU_AEB_OVERRIDE_1_CLKB__RSMU_AEB_OVERRIDE_1__SHIFT \
0x00000000

// RSMU_SEC_INTR_ENABLE_CLKB
#define	\
RSMU_SEC_INTR_ENABLE_CLKB__RSMU_SEC_INTR_ENABLE__SHIFT \
0x00000000

// RSMU_SEC_INTR_TARGET_ADDR_CLKB
#define	\
RSMU_SEC_INTR_TARGET_ADDR_CLKB__RSMU_SEC_INTR_TARGET_ADDR__SHIFT \
0x00000000

// RSMU_SEC_INTR_CONFIG_CLKB
#define	\
RSMU_SEC_INTR_CONFIG_CLKB__RSMU_SEC_INTR_CONFIG_VC__SHIFT \
0x00000000

// RSMU_SEC_INTR_STATUS_CLKB
#define	\
RSMU_SEC_INTR_STATUS_CLKB__RSMU_SEC_INTR_STATUS__SHIFT \
0x00000000

// RSMU_SEC_INTR_PENDING_CLKB
#define	\
RSMU_SEC_INTR_PENDING_CLKB__RSMU_SEC_INTR_PENDING__SHIFT \
0x00000000

// RSMU_SEC_INTR_TYPE_CLKB
#define	\
RSMU_SEC_INTR_TYPE_CLKB__RSMU_SEC_INTR_TYPE__SHIFT \
0x00000000

// RSMU_SEC_INTR_INTERCEPT_CLKB
#define	\
RSMU_SEC_INTR_INTERCEPT_CLKB__RSMU_SEC_INTR_OVERRIDE__SHIFT \
0x00000000
#define	\
RSMU_SEC_INTR_INTERCEPT_CLKB__RSMU_SEC_INTR_VALUE__SHIFT \
0x00000010

// RSMU_SEC_INTR_CLEAR_CLKB
#define	\
RSMU_SEC_INTR_CLEAR_CLKB__RSMU_SEC_INTR_CLEAR__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKB
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKB__RSMU_SEC_MASTER_TRUST_LEVEL_0__SHIFT \
0x00000000

// RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKB
#define	\
RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKB__RSMU_SEC_MASTER_TRUST_LEVEL_RSMU__SHIFT \
0x00000000

// RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE1__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_CHECK_ENABLE_RSMU_RANGE2__SHIFT \
0x00000001
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_RD_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x00000002
#define	\
RSMU_SEC_ACCESS_CONTROL_RSMU_CLKB__RSMU_SEC_WR_TLVL_MASK_RSMU_RANGE2__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKB
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKB
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_TLVL_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_RW_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_MASK_SET0_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKB
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKB
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_TLVL_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_RW_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_MASK_SET1_GROUP_DEFAULT__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_DEFAULT__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_DEFAULT__SHIFT \
0x00000007

// RSMU_SEC_START_ADDR_GROUP_0_CLKB
#define	\
RSMU_SEC_START_ADDR_GROUP_0_CLKB__RSMU_SEC_START_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_END_ADDR_GROUP_0_CLKB
#define	\
RSMU_SEC_END_ADDR_GROUP_0_CLKB__RSMU_SEC_END_ADDR_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKB
#define	\
RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_INITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKB
#define	\
RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_UNITID_MASK_SET0_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_TLVL_MASK_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_RW_MASK_SET0_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB__RSMU_SEC_VF_MASK_SET0_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKB
#define	\
RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_INITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKB
#define	\
RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_UNITID_MASK_SET1_GROUP_0__SHIFT \
0x00000000

// RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_TLVL_MASK_SET1_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_RW_MASK_SET1_GROUP_0__SHIFT \
0x00000008
#define	\
RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB__RSMU_SEC_VF_MASK_SET1_GROUP_0__SHIFT \
0x0000000a

// RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000000
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000003
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET0_GROUP_0__SHIFT \
0x00000006
#define	\
RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB__RSMU_SEC_VF_CHECK_ENABLE_SET1_GROUP_0__SHIFT \
0x00000007

// RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_ADDR__SHIFT \
0x00000000
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_APERTUREID__SHIFT \
0x00000014
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_INITIATORID__SHIFT \
0x00000016
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_OP__SHIFT \
0x0000001e
#define	\
RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB__RSMU_SEC_SLAVE_ERROR_OUTSTANDING__SHIFT \
0x0000001f

// RSMU_SEC_SLAVE_RANGE_ENABLE_CLKB
#define	\
RSMU_SEC_SLAVE_RANGE_ENABLE_CLKB__RSMU_SEC_SLAVE_RANGE_ENABLE__SHIFT \
0x00000000

// RSMU_MMIOSEC_SCRATCH_REG_0_CLKB
#define	\
RSMU_MMIOSEC_SCRATCH_REG_0_CLKB__RSMU_MMIOSEC_SCRATCH_REG_0__SHIFT \
0x00000000

#endif
