{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732900495548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732900495553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 22:44:55 2024 " "Processing started: Fri Nov 29 22:44:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732900495553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732900495553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732900495553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732900496027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732900496027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behav " "Found design unit 1: memory-behav" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732900507196 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732900507196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732900507196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-bhv " "Found design unit 1: Testbench-bhv" {  } { { "Testbench.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732900507200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732900507200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732900507200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732900507233 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memory.vhd(38) " "VHDL Process Statement warning at memory.vhd(38): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732900507245 "|memory"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732900507940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732900508561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732900508561 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr\[5\] " "No output dependent on input pin \"mem_addr\[5\]\"" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732900508630 "|memory|mem_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr\[6\] " "No output dependent on input pin \"mem_addr\[6\]\"" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732900508630 "|memory|mem_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr\[7\] " "No output dependent on input pin \"mem_addr\[7\]\"" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732900508630 "|memory|mem_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr\[8\] " "No output dependent on input pin \"mem_addr\[8\]\"" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732900508630 "|memory|mem_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr\[9\] " "No output dependent on input pin \"mem_addr\[9\]\"" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732900508630 "|memory|mem_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr\[10\] " "No output dependent on input pin \"mem_addr\[10\]\"" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732900508630 "|memory|mem_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr\[11\] " "No output dependent on input pin \"mem_addr\[11\]\"" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732900508630 "|memory|mem_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr\[12\] " "No output dependent on input pin \"mem_addr\[12\]\"" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732900508630 "|memory|mem_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr\[13\] " "No output dependent on input pin \"mem_addr\[13\]\"" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732900508630 "|memory|mem_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr\[14\] " "No output dependent on input pin \"mem_addr\[14\]\"" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732900508630 "|memory|mem_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr\[15\] " "No output dependent on input pin \"mem_addr\[15\]\"" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732900508630 "|memory|mem_addr[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732900508630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "973 " "Implemented 973 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732900508631 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732900508631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "904 " "Implemented 904 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732900508631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732900508631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732900508668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 22:45:08 2024 " "Processing ended: Fri Nov 29 22:45:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732900508668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732900508668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732900508668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732900508668 ""}
