// Seed: 14491377
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    input wand id_7,
    input uwire id_8,
    input wor id_9,
    input wire id_10,
    input tri id_11,
    output wor id_12,
    input wor id_13,
    output tri1 id_14,
    input tri1 id_15
);
  wire id_17;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wor  id_2
);
  tri0 id_4 = id_4;
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0
  );
  assign id_4 = 1;
endmodule
