\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{\section{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}\index{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}}
}


F\-S\-M\-C P\-C\-C\-A\-R\-D Init structure definition.  




{\ttfamily \#include $<$stm32f4xx\-\_\-fsmc.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a9ecc2cc3ec6462a8a86e545c9b8ff3cf}{F\-S\-M\-C\-\_\-\-Waitfeature}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab9fd4e9d4db1fc098d5f4ccffb80bf61}{F\-S\-M\-C\-\_\-\-T\-C\-L\-R\-Setup\-Time}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab1fc3b07b6286b4974690191231f2773}{F\-S\-M\-C\-\_\-\-T\-A\-R\-Setup\-Time}
\item 
\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def} $\ast$ \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aec43dfa3b0c0ef09b02ac1b27cac92c7}{F\-S\-M\-C\-\_\-\-Common\-Space\-Timing\-Struct}
\item 
\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def} $\ast$ \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a96d5a1d02a42f194b9d5ebaae46dd3d7}{F\-S\-M\-C\-\_\-\-Attribute\-Space\-Timing\-Struct}
\item 
\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def} $\ast$ \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ad3bf6a882f03e3406149d94585dce78e}{F\-S\-M\-C\-\_\-\-I\-O\-Space\-Timing\-Struct}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\-S\-M\-C P\-C\-C\-A\-R\-D Init structure definition. 

Definition at line 211 of file stm32f4xx\-\_\-fsmc.\-h.



\subsection{Field Documentation}
\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a96d5a1d02a42f194b9d5ebaae46dd3d7}{\index{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Attribute\-Space\-Timing\-Struct@{F\-S\-M\-C\-\_\-\-Attribute\-Space\-Timing\-Struct}}
\index{F\-S\-M\-C\-\_\-\-Attribute\-Space\-Timing\-Struct@{F\-S\-M\-C\-\_\-\-Attribute\-Space\-Timing\-Struct}!FSMC_PCCARDInitTypeDef@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Attribute\-Space\-Timing\-Struct}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}$\ast$ F\-S\-M\-C\-\_\-\-Attribute\-Space\-Timing\-Struct}}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a96d5a1d02a42f194b9d5ebaae46dd3d7}
F\-S\-M\-C Attribute Space Timing 

Definition at line 227 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aec43dfa3b0c0ef09b02ac1b27cac92c7}{\index{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Common\-Space\-Timing\-Struct@{F\-S\-M\-C\-\_\-\-Common\-Space\-Timing\-Struct}}
\index{F\-S\-M\-C\-\_\-\-Common\-Space\-Timing\-Struct@{F\-S\-M\-C\-\_\-\-Common\-Space\-Timing\-Struct}!FSMC_PCCARDInitTypeDef@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Common\-Space\-Timing\-Struct}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}$\ast$ F\-S\-M\-C\-\_\-\-Common\-Space\-Timing\-Struct}}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aec43dfa3b0c0ef09b02ac1b27cac92c7}
F\-S\-M\-C Common Space Timing 

Definition at line 225 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ad3bf6a882f03e3406149d94585dce78e}{\index{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-I\-O\-Space\-Timing\-Struct@{F\-S\-M\-C\-\_\-\-I\-O\-Space\-Timing\-Struct}}
\index{F\-S\-M\-C\-\_\-\-I\-O\-Space\-Timing\-Struct@{F\-S\-M\-C\-\_\-\-I\-O\-Space\-Timing\-Struct}!FSMC_PCCARDInitTypeDef@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-I\-O\-Space\-Timing\-Struct}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\-S\-M\-C\-\_\-\-N\-A\-N\-D\-\_\-\-P\-C\-C\-A\-R\-D\-Timing\-Init\-Type\-Def}$\ast$ F\-S\-M\-C\-\_\-\-I\-O\-Space\-Timing\-Struct}}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ad3bf6a882f03e3406149d94585dce78e}
F\-S\-M\-C I\-O Space Timing 

Definition at line 229 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab1fc3b07b6286b4974690191231f2773}{\index{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-T\-A\-R\-Setup\-Time@{F\-S\-M\-C\-\_\-\-T\-A\-R\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-T\-A\-R\-Setup\-Time@{F\-S\-M\-C\-\_\-\-T\-A\-R\-Setup\-Time}!FSMC_PCCARDInitTypeDef@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-T\-A\-R\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-T\-A\-R\-Setup\-Time}}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab1fc3b07b6286b4974690191231f2773}
Defines the number of H\-C\-L\-K cycles to configure the delay between A\-L\-E low and R\-E low. This parameter can be a number between 0x0 and 0x\-F\-F 

Definition at line 220 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab9fd4e9d4db1fc098d5f4ccffb80bf61}{\index{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-T\-C\-L\-R\-Setup\-Time@{F\-S\-M\-C\-\_\-\-T\-C\-L\-R\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-T\-C\-L\-R\-Setup\-Time@{F\-S\-M\-C\-\_\-\-T\-C\-L\-R\-Setup\-Time}!FSMC_PCCARDInitTypeDef@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-T\-C\-L\-R\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-T\-C\-L\-R\-Setup\-Time}}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ab9fd4e9d4db1fc098d5f4ccffb80bf61}
Defines the number of H\-C\-L\-K cycles to configure the delay between C\-L\-E low and R\-E low. This parameter can be a value between 0 and 0x\-F\-F. 

Definition at line 216 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a9ecc2cc3ec6462a8a86e545c9b8ff3cf}{\index{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Waitfeature@{F\-S\-M\-C\-\_\-\-Waitfeature}}
\index{F\-S\-M\-C\-\_\-\-Waitfeature@{F\-S\-M\-C\-\_\-\-Waitfeature}!FSMC_PCCARDInitTypeDef@{F\-S\-M\-C\-\_\-\-P\-C\-C\-A\-R\-D\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Waitfeature}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Waitfeature}}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a9ecc2cc3ec6462a8a86e545c9b8ff3cf}
Enables or disables the Wait feature for the Memory Bank. This parameter can be any value of \hyperlink{group___f_s_m_c___wait__feature}{F\-S\-M\-C\-\_\-\-Wait\-\_\-feature} 

Definition at line 213 of file stm32f4xx\-\_\-fsmc.\-h.



The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
E\-:/\-Workspaces/\-Google\-\_\-\-Drive/\-Google Drive/\-Workshop/arm/stsw-\/stm32068/\-S\-T\-M32\-F4-\/\-Discovery\-\_\-\-F\-W\-\_\-\-V1.\-1.\-0/\-Libraries/\-S\-T\-M32\-F4xx\-\_\-\-Std\-Periph\-\_\-\-Driver/inc/\hyperlink{stm32f4xx__fsmc_8h}{stm32f4xx\-\_\-fsmc.\-h}\end{DoxyCompactItemize}
