// Seed: 1153495269
module module_0 (
    id_1,
    module_0
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign module_2.id_6 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd26
) (
    input supply1 id_0,
    input tri1 _id_1,
    input wire id_2,
    input supply1 id_3
);
  logic [id_1 : -1] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_0  = 32'd38,
    parameter id_1  = 32'd57,
    parameter id_10 = 32'd93,
    parameter id_2  = 32'd31,
    parameter id_4  = 32'd10,
    parameter id_6  = 32'd20,
    parameter id_8  = 32'd5
) (
    input supply1 _id_0,
    input wor _id_1,
    input tri _id_2,
    input wor id_3,
    input tri _id_4,
    output tri1 id_5,
    input tri1 _id_6
);
  assign id_5 = -1;
  wire _id_8;
  wire [id_1  #  (
      .  id_8(  -1  ),
      .  id_0(  1  ),
      .  id_6(  1  )
) : id_4] id_9;
  always @(1);
  wire _id_10;
  logic id_11, id_12, id_13, id_14, id_15;
  id_16 :
  assert property (@(posedge id_2) 1)
  else $clog2(98);
  ;
  module_0 modCall_1 (
      id_14,
      id_12
  );
  logic [-1 : id_6] id_17;
  ;
  logic [1 'd0 : -1  -  id_10  -  id_2] id_18 = 1;
  assign id_10 = id_13;
endmodule
