<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M471M/R1/S BSP: FMC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M471M/R1/S BSP
   &#160;<span id="projectnumber">V3.00.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M471M/R1/S</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">FMC_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae9417e5f36c49c47f9daa77155b7b687"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#ae9417e5f36c49c47f9daa77155b7b687">ISPCTL</a></td></tr>
<tr class="separator:ae9417e5f36c49c47f9daa77155b7b687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f3856febaa771dd514073d127d0f91"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a75f3856febaa771dd514073d127d0f91">ISPADDR</a></td></tr>
<tr class="separator:a75f3856febaa771dd514073d127d0f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c48d59719ca197e52d7eae9d26c6600"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a9c48d59719ca197e52d7eae9d26c6600">ISPDAT</a></td></tr>
<tr class="separator:a9c48d59719ca197e52d7eae9d26c6600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095e1f869199de86a9f56bcaae06ea69"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a095e1f869199de86a9f56bcaae06ea69">ISPCMD</a></td></tr>
<tr class="separator:a095e1f869199de86a9f56bcaae06ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172d47d716db9a6a91f01d0c63fae006"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a172d47d716db9a6a91f01d0c63fae006">ISPTRG</a></td></tr>
<tr class="separator:a172d47d716db9a6a91f01d0c63fae006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d16097395a054eb4d52bc7ac9b6f943"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a9d16097395a054eb4d52bc7ac9b6f943">DFBA</a></td></tr>
<tr class="separator:a9d16097395a054eb4d52bc7ac9b6f943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06afdd4c3b46686055db7232a9849322"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a06afdd4c3b46686055db7232a9849322">FTCTL</a></td></tr>
<tr class="separator:a06afdd4c3b46686055db7232a9849322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00289a7c19a0fce6c3ec889a788a88cc"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a00289a7c19a0fce6c3ec889a788a88cc">RESERVE0</a> [9]</td></tr>
<tr class="separator:a00289a7c19a0fce6c3ec889a788a88cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4e93377445909cf29c19efd1897cc2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a6f4e93377445909cf29c19efd1897cc2">ISPSTS</a></td></tr>
<tr class="separator:a6f4e93377445909cf29c19efd1897cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb462f65c1f7e02e75cd2dd785e031c1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#afb462f65c1f7e02e75cd2dd785e031c1">RESERVE1</a> [15]</td></tr>
<tr class="separator:afb462f65c1f7e02e75cd2dd785e031c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42512a8571832bff135b0c6f2f1be540"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a42512a8571832bff135b0c6f2f1be540">MPDAT0</a></td></tr>
<tr class="separator:a42512a8571832bff135b0c6f2f1be540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b099a7831b7f0ad5cbe228be847bd90"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a5b099a7831b7f0ad5cbe228be847bd90">MPDAT1</a></td></tr>
<tr class="separator:a5b099a7831b7f0ad5cbe228be847bd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e07ee801277e3e301212d8e61eaee18"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a1e07ee801277e3e301212d8e61eaee18">MPDAT2</a></td></tr>
<tr class="separator:a1e07ee801277e3e301212d8e61eaee18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb3b0e3ebc01d2daa63b7714f4005f5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a4cb3b0e3ebc01d2daa63b7714f4005f5">MPDAT3</a></td></tr>
<tr class="separator:a4cb3b0e3ebc01d2daa63b7714f4005f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6daefa34aeadc09f92ef2d7d316e6156"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a6daefa34aeadc09f92ef2d7d316e6156">RESERVE2</a> [12]</td></tr>
<tr class="separator:a6daefa34aeadc09f92ef2d7d316e6156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5553c8de6ee8057263f6bfbe96ad0cb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#ac5553c8de6ee8057263f6bfbe96ad0cb">MPSTS</a></td></tr>
<tr class="separator:ac5553c8de6ee8057263f6bfbe96ad0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b100ed602ea54e8ba1226b36101b42c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a0b100ed602ea54e8ba1226b36101b42c">MPADDR</a></td></tr>
<tr class="separator:a0b100ed602ea54e8ba1226b36101b42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup FMC Flash Memory Controller(FMC)
Memory Mapped Structure for FMC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02094">2094</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9d16097395a054eb4d52bc7ac9b6f943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d16097395a054eb4d52bc7ac9b6f943">&#9670;&nbsp;</a></span>DFBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::DFBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x14 Data Flash Base Address </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">DFBA  </td><td class="markdownTableBodyLeft">Data Flash Base Address   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register indicates Data Flash start address. It is a read only register.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Data Flash is shared with APROM. the content of this register is loaded from CONFIG1   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is valid when DFEN (CONFIG0[0]) =0 .   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02340">2340</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a06afdd4c3b46686055db7232a9849322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06afdd4c3b46686055db7232a9849322">&#9670;&nbsp;</a></span>FTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::FTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x18 Flash Access Time Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:4]  </td><td class="markdownTableBodyCenter">FOM  </td><td class="markdownTableBodyLeft">Frequency Optimization Mode (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The NuMicro M471M/R1/S support adjustable flash access timing to optimize the flash access cycles in different working frequency.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Frequency &lt;= 12MHz.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Frequency &lt;= 36MHz.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Frequency &lt;= 60MHz.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Frequency &lt;= 72MHz.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02341">2341</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a75f3856febaa771dd514073d127d0f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f3856febaa771dd514073d127d0f91">&#9670;&nbsp;</a></span>ISPADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x04 ISP Address Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">ISPADDR  </td><td class="markdownTableBodyLeft">ISP Address   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The NuMicro M471M/R1/S is equipped with embedded flash.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISPADDR[1:0] must be kept 00 for ISP 32-bit operation.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISPADDR[2:0] must be kept 000 for ISP 64-bit operation.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Checksum Calculation command, this field is the flash starting address for checksum calculation, 2 Kbytes alignment is necessary for checksum calculation.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02336">2336</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a095e1f869199de86a9f56bcaae06ea69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095e1f869199de86a9f56bcaae06ea69">&#9670;&nbsp;</a></span>ISPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x0C ISP CMD Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:0]  </td><td class="markdownTableBodyCenter">CMD  </td><td class="markdownTableBodyLeft">ISP CMD   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISP command table is shown below:   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x00= FLASH Read.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x04= Read Unique ID.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x0B= Read Company ID.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x0C= Read Device ID.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x0D= Read Checksum.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x21= FLASH 32-bit Program.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x22= FLASH Page Erase.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x27= FLASH Multi-Word Program.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x2D= Run Checksum Calculation.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x2E= Vector Remap.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x61= FLASH 64-bit Program.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The other commands are invalid.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02338">2338</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ae9417e5f36c49c47f9daa77155b7b687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9417e5f36c49c47f9daa77155b7b687">&#9670;&nbsp;</a></span>ISPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x00 ISP Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">ISPEN  </td><td class="markdownTableBodyLeft">ISP Enable Bit (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISP function enable bit. Set this bit to enable ISP function.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP function Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP function Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">BS  </td><td class="markdownTableBodyLeft">Boot Select (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When MBS in CONFIG0 is 1, set/clear this bit to select next booting from LDROM/APROM, respectively.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit also functions as chip booting status flag, which can be used to check where chip booted from.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is initiated with the inverted value of CBS[1] (CONFIG0[7]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Booting from APROM when MBS (CONFIG0[5]) is 1.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Booting from LDROM when MBS (CONFIG0[5]) is 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">APUEN  </td><td class="markdownTableBodyLeft">APROM Update Enable Bit (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = APROM cannot be updated when the chip runs in APROM.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = APROM can be updated when the chip runs in APROM.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">CFGUEN  </td><td class="markdownTableBodyLeft">CONFIG Update Enable Bit (Write Protect)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CONFIG cannot be updated.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CONFIG can be updated.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">LDUEN  </td><td class="markdownTableBodyLeft">LDROM Update Enable Bit (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">LDROM update enable bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LDROM cannot be updated.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LDROM can be updated.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">ISPFF  </td><td class="markdownTableBodyLeft">ISP Fail Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when a triggered ISP meets any of the following conditions:   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit needs to be cleared by writing 1 to it.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(1) APROM writes to itself if APUEN is set to 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(2) LDROM writes to itself if LDUEN is set to 0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(3) CONFIG is erased/programmed if CFGUEN is set to 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(4) SPROM is erased/programmed if SPUEN is set to 0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(5) SPROM is programmed at SPROM secured mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(6) Page Erase command at LOCK mode with ICE connection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(7) Erase or Program command at brown-out detected   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(8) Destination address is illegal, such as over an available range.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(9) Invalid ISP commands   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]  </td><td class="markdownTableBodyCenter">BL  </td><td class="markdownTableBodyLeft">Boot Loader Booting (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is initiated with the inverted value of MBS (CONFIG0[5]).   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Any reset, except CPU reset (CPU is 1) or system reset (SYS), BL will be reloaded.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to check chip boot from Boot Loader or not.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User should keep original value of this bit when updating FMC_ISPCTL register.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Booting from APROM or LDROM.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Booting from Boot Loader.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02335">2335</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a9c48d59719ca197e52d7eae9d26c6600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c48d59719ca197e52d7eae9d26c6600">&#9670;&nbsp;</a></span>ISPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x08 ISP Data Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">ISPDAT  </td><td class="markdownTableBodyLeft">ISP Data   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write data to this register before ISP program operation.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read data from this register after ISP read operation.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Run Checksum Calculation command, ISPDAT is the memory size (byte) and 2 Kbytes alignment.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For ISP Read Checksum command, ISPDAT is the checksum result.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If ISPDAT = 0x0000_0000, it means that (1) the checksum calculation is in progress, (2) the memory range for checksum calculation is incorrect, or (3) all of data are 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02337">2337</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a6f4e93377445909cf29c19efd1897cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4e93377445909cf29c19efd1897cc2">&#9670;&nbsp;</a></span>ISPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x40 ISP Status Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">ISPBUSY  </td><td class="markdownTableBodyLeft">ISP Busy Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the mirror of ISPGO(FMC_ISPTRG[0]).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP operation is finished.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP is progressed.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2:1]  </td><td class="markdownTableBodyCenter">CBS  </td><td class="markdownTableBodyLeft">Boot Selection Of CONFIG (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is initiated with the CBS (CONFIG0[7:6]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The following function is valid when MBS (FMC_ISPSTS[3])= 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = LDROM with IAP mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = LDROM without IAP mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = APROM with IAP mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = APROM without IAP mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]  </td><td class="markdownTableBodyCenter">MBS  </td><td class="markdownTableBodyLeft">Boot From Boot Loader Selection Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is initiated with the MBS (CONFIG0[5]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Booting from Boot Loader.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Booting   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">from LDROM/APROM.(see CBS bit setting)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">PGFF  </td><td class="markdownTableBodyLeft">Flash Program With Fast Verification Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if data is mismatched at ISP programming verification.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is clear by performing ISP flash erase or ISP read CID operation.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Flash Program is success.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Flash Program is fail. Program data is different with data in the flash memory   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">ISPFF  </td><td class="markdownTableBodyLeft">ISP Fail Flag (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the mirror of ISPFF (FMC_ISPCTL[6]), it needs to be cleared by writing 1 to FMC_ISPCTL[6] or FMC_ISPSTS[6].   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when a triggered ISP meets any of the following conditions:   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(1) APROM writes to itself if APUEN is set to 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(2) LDROM writes to itself if LDUEN is set to 0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(3) CONFIG is erased/programmed if CFGUEN is set to 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(4) SPROM is erased/programmed if SPUEN is set to 0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(5) SPROM is programmed at SPROM secured mode.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(6) Page Erase command at LOCK mode with ICE connection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(7) Erase or Program command at brown-out detected   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(8) Destination address is illegal, such as over an available range.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(9) Invalid ISP commands   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:9]  </td><td class="markdownTableBodyCenter">VECMAP  </td><td class="markdownTableBodyLeft">Vector Page Mapping Address (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">All access to 0x0000_0000~0x0000_01FF is remapped to the flash memory address {VECMAP[14:0], 9'h000} ~ {VECMAP[14:0], 9'h1FF}   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02343">2343</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a172d47d716db9a6a91f01d0c63fae006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172d47d716db9a6a91f01d0c63fae006">&#9670;&nbsp;</a></span>ISPTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x10 ISP Trigger Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">ISPGO  </td><td class="markdownTableBodyLeft">ISP Start Trigger (Write Protect)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP operation is finished.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP is progressed.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02339">2339</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a0b100ed602ea54e8ba1226b36101b42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b100ed602ea54e8ba1226b36101b42c">&#9670;&nbsp;</a></span>MPADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xC4 ISP Multi-Program Address Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">MPADDR  </td><td class="markdownTableBodyLeft">ISP Multi-Word Program Address   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">MPADDR is the address of ISP multi-word program operation when ISPGO flag is 1.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">MPADDR will keep the final ISP address when ISP multi-word program is complete.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02351">2351</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a42512a8571832bff135b0c6f2f1be540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42512a8571832bff135b0c6f2f1be540">&#9670;&nbsp;</a></span>MPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x80 ISP Data0 Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">ISPDAT0  </td><td class="markdownTableBodyLeft">ISP Data 0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is the first 32-bit data for 32-bit/64-bit/multi-word programming, and it is also the mirror of FMC_ISPDAT, both registers keep the same data   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02345">2345</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a5b099a7831b7f0ad5cbe228be847bd90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b099a7831b7f0ad5cbe228be847bd90">&#9670;&nbsp;</a></span>MPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x84 ISP Data1 Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">ISPDAT1  </td><td class="markdownTableBodyLeft">ISP Data 1   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is the second 32-bit data for 64-bit/multi-word programming.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02346">2346</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a1e07ee801277e3e301212d8e61eaee18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e07ee801277e3e301212d8e61eaee18">&#9670;&nbsp;</a></span>MPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x88 ISP Data2 Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">ISPDAT2  </td><td class="markdownTableBodyLeft">ISP Data 2   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is the third 32-bit data for multi-word programming.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02347">2347</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a4cb3b0e3ebc01d2daa63b7714f4005f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb3b0e3ebc01d2daa63b7714f4005f5">&#9670;&nbsp;</a></span>MPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0x8C ISP Data3 Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">ISPDAT3  </td><td class="markdownTableBodyLeft">ISP Data 3   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is the fourth 32-bit data for multi-word programming.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02348">2348</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ac5553c8de6ee8057263f6bfbe96ad0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5553c8de6ee8057263f6bfbe96ad0cb">&#9670;&nbsp;</a></span>MPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2>Offset: 0xC0 ISP Multi-Program Status Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">MPBUSY  </td><td class="markdownTableBodyLeft">ISP Multi-Word Program Busy Flag (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to start ISP Multi-Word program operation and this bit will be cleared to 0 by hardware automatically when ISP Multi-Word program operation is finished.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the mirror of ISPGO(FMC_ISPTRG[0]).   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP Multi-Word program operation is finished.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP Multi-Word program operation   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">is progressed.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">PPGO  </td><td class="markdownTableBodyLeft">ISP Multi-Program Status (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP multi-word program operation is not active.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP multi-word program operation is in progress.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]  </td><td class="markdownTableBodyCenter">ISPFF  </td><td class="markdownTableBodyLeft">ISP Fail Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the mirror of ISPFF (FMC_ISPCTL[6]), it needs to be cleared by writing 1 to FMC_ISPCTL[6] or FMC_ISPSTS[6].   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when a triggered ISP meets any of the following conditions:   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(1) APROM writes to itself if APUEN is set to 0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(2) LDROM writes to itself if LDUEN is set to 0.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(3) CONFIG is erased/programmed if CFGUEN is set to 0.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(4) SPROM is erased/programmed if SPUEN is set to 0   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(5) SPROM is programmed at SPROM secured mode.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(6) Page Erase command at LOCK mode with ICE connection   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(7) Erase or Program command at brown-out detected   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(8) Destination address is illegal, such as over an available range.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(9) Invalid ISP commands   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]  </td><td class="markdownTableBodyCenter">D0  </td><td class="markdownTableBodyLeft">ISP DATA 0 Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when FMC_MPDAT0 is written and auto-clear to 0 when the FMC_MPDAT0 data is programmed to flash complete.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = FMC_MPDAT0 register is empty, or program to flash complete.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = FMC_MPDAT0 register has been written, and not program to flash complete.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]  </td><td class="markdownTableBodyCenter">D1  </td><td class="markdownTableBodyLeft">ISP DATA 1 Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when FMC_MPDAT1 is written and auto-clear to 0 when the FMC_MPDAT1 data is programmed to flash complete.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = FMC_MPDAT1 register is empty, or program to flash complete.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = FMC_MPDAT1 register has been written, and not program to flash complete.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]  </td><td class="markdownTableBodyCenter">D2  </td><td class="markdownTableBodyLeft">ISP DATA 2 Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when FMC_MPDAT2 is written and auto-clear to 0 when the FMC_MPDAT2 data is programmed to flash complete.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = FMC_MPDAT2 register is empty, or program to flash complete.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = FMC_MPDAT2 register has been written, and not program to flash complete.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]  </td><td class="markdownTableBodyCenter">D3  </td><td class="markdownTableBodyLeft">ISP DATA 3 Flag (Read Only)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when FMC_MPDAT3 is written and auto-clear to 0 when the FMC_MPDAT3 data is programmed to flash complete.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = FMC_MPDAT3 register is empty, or program to flash complete.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = FMC_MPDAT3 register has been written, and not program to flash complete.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02350">2350</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a00289a7c19a0fce6c3ec889a788a88cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00289a7c19a0fce6c3ec889a788a88cc">&#9670;&nbsp;</a></span>RESERVE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::RESERVE0[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02342">2342</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="afb462f65c1f7e02e75cd2dd785e031c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb462f65c1f7e02e75cd2dd785e031c1">&#9670;&nbsp;</a></span>RESERVE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::RESERVE1[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02344">2344</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="a6daefa34aeadc09f92ef2d7d316e6156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6daefa34aeadc09f92ef2d7d316e6156">&#9670;&nbsp;</a></span>RESERVE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::RESERVE2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m471_m___r1___s_8h_source.html#l02349">2349</a> of file <a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/M471M_R1_S/Include/<a class="el" href="_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 27 2020 16:45:35 for M471M/R1/S BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
