// Seed: 345407381
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output tri1 id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  if (1) begin : LABEL_0
    assign id_6 = id_6;
    always if (1) while (id_4) if (1) @(posedge $realtime or(id_4) + 1'b0);
  end else begin : LABEL_1
    assign id_8 = -1;
  end
  parameter id_11 = 1;
  parameter id_12 = 1;
  assign id_7 = id_3;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1
);
  parameter id_3 = 1'b0;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
