Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Sep 16 15:36:02 2025
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   174 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             144 |           42 |
| No           | No                    | Yes                    |              27 |            9 |
| No           | Yes                   | No                     |              66 |           29 |
| Yes          | No                    | No                     |             220 |           62 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             433 |          122 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                           Enable Signal                                                                          |                                                   Set/Reset Signal                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spi_tx_w_0/inst/mspi/dclk_i_2_n_0                                                                                                                     | design_1_i/spi_tx_w_0/inst/mspi/dclk_i_1_n_0                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spi_tx_w_0/inst/mspi/new_data0                                                                                                                        | design_1_i/spi_tx_w_0/inst/mspi/rst0                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                      | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                   |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spi_tx_w_0/inst/mspi/busy_reg_n_0                                                                                                                     | design_1_i/spi_tx_w_0/inst/mspi/rst0                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                          | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                          | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                          | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/p_1_in[3]                                                                           | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_buser                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[4]_i_1_n_0                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                       |                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                       |                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[4]_i_1_n_0                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/disp_interface_0/inst/disp_interface_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                     |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |               11 |             23 |         2.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |               10 |             30 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1__0_n_0                                                                |                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                  |                                                                                                                      |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                  |                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_0                                                                   |                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                      |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/spi_tx_w_0/inst/mspi/copi_i_2_n_0                                                                                                                     | design_1_i/spi_tx_w_0/inst/mspi/rst0                                                                                 |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                      |               43 |            146 |         3.40 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


