Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 20:07:35 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             125 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                    Enable Signal                                    |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|  Pong/datapath/NES_delay_counter_left/CLK |                                                                                     |                                                                                  |                1 |              3 |
|  clk_wiz_0/inst/clk_out1                  | Pong/datapath/NES_counter_left/processQ0                                            | Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_0[0] |                2 |              8 |
|  clk_wiz_0/inst/clk_out1                  | Pong/datapath/vga/Column_Counter/processQ0                                          | Pong/datapath/vga/Column_Counter/SR[0]                                           |                4 |             10 |
|  clk_wiz_0/inst/clk_out1                  | Pong/datapath/vga/Row_Counter/processQ0                                             | Pong/datapath/vga/Row_Counter/processQ[9]_i_1_n_0                                |                3 |             10 |
|  clk_wiz_0/inst/clk_out1                  | Pong/datapath/leftPaddle[9]_i_2_n_0                                                 | Pong/datapath/leftPaddle[9]_i_1_n_0                                              |                5 |             10 |
|  clk_wiz_0/inst/clk_out1                  | Pong/datapath/rightPaddle[9]_i_1_n_0                                                | Pong/datapath/NES_activity_Right_reg_n_0_[3]                                     |                6 |             10 |
|  clk_wiz_0/inst/clk_out1                  |                                                                                     | Pong/control_unit/NES_Controller_Left/SS[0]                                      |                5 |             11 |
|  clk_wiz_0/inst/clk_out1                  |                                                                                     |                                                                                  |                5 |             17 |
|  clk_wiz_0/inst/clk_out1                  | Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController[18]_i_2__0_n_0 | Pong/control_unit/NES_Controller_Left/SS[0]                                      |                5 |             19 |
|  clk_wiz_0/inst/clk_out1                  | Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController[18]_i_1_n_0   | Pong/control_unit/NES_Controller_Left/SS[0]                                      |                6 |             19 |
|  clk_wiz_0/inst/clk_out1                  | Pong/datapath/NES_delay_counter_left/processQ0                                      | Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_1    |                5 |             19 |
|  Pong/datapath/NES_delay_counter_left/CLK | Pong/control_unit/E[0]                                                              | Pong/control_unit/SR[0]                                                          |                8 |             20 |
+-------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+


