# Tiny Tapeout project information
project:
  title:        "Wedgetail TCDE REV01"      # Project title
  author:       "M. L. Young"      # Your name
  discord:      ".monkeyonkeyboard."      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Test, Calibration and Design Exploration (TCDE) for the Wedgetail project"      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     2000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_mlyoung_wedgetail"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.sv"
    - "ring_osc_ihp130.sv"
    - "dpll.v"
    - "spi_decoder.sv"
    - "wedgetail_spi_rf.sv"
    - "inv_en_ihp130.sv"
    - "programmable_ring_osc_ihp130.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "ROSC SEL 0" # ring osc mux select
  ui[1]: "ROSC SEL 1"
  ui[2]: "ROSC SEL 2"
  ui[3]: "ROSC SEL 3"
  ui[4]: "DPLL CLK 300 KHz" # 300 KHz input clock for DPLL
  ui[5]: "MOSI"
  ui[6]: "CS" # Chip Select
  ui[7]: ""

  # Outputs
  uo[0]: "ROSC MUX OUT"
  uo[1]: ""
  uo[2]: "ROSC 32 NO MUX" # no mux, 32 ROSC
  uo[3]: "DPLL CLK" # 300 KHz clock through DPLL
  uo[4]: "DPLL CLK FMULT" # 300 KHz clock through DPLL, with 8x frequency multiplier
  uo[5]: "MISO"
  uo[6]: "ROSC SPI OUT" # configurable ring oscillator over SPI
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
