# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal -Mdir /tmp/finn_dev_root/verilator_fifosim_p7lduovr -y /tmp/finn_dev_root/vivado_stitch_proj_td3sbq0d -y /tmp/finn_dev_root/vivado_stitch_proj_td3sbq0d/pyverilator_vh --CFLAGS --std=c++11 -O3 --x-assign fast --x-initial fast --noassert --cc /media/clr/XIlinx/finn/finn-rtllib/swg/swg_pkg.sv finn_design_wrapper.v /media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv /media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv /media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv --top-module finn_design_wrapper --exe verilator_fifosim.cpp --threads 4 -DDISABLE_XPM_ASSERTIONS -DOBSOLETE -DONESPIN --bbox-unsup"
S     63345  2360138  1729903503   955113696  1665756230           0 "/media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv"
S    228627 21759033  1729902833   957976794  1665756229           0 "/media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv"
S    489876  3016288  1729903591   538385128  1665756230           0 "/media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv"
S      1932 20447415  1729857603   998343718  1729857603   998343718 "/media/clr/XIlinx/finn/finn-rtllib/swg/swg_pkg.sv"
T      5491  1061695  1731077438   967150066  1731077438   967150066 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper.cpp"
T      4588  1061694  1731077438   967150066  1731077438   967150066 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper.h"
T      1961  1061716  1731077439   503132811  1731077439   503132811 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper.mk"
T    304472  1061692  1731077438   963150194  1731077438   963150194 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper__ConstPool_0.cpp"
T     10731  1061693  1731077438   967150066  1731077438   967150066 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper__ConstPool_1.cpp"
T       962  1061690  1731077438   955150450  1731077438   955150450 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper__Syms.cpp"
T      1137  1061691  1731077438   955150450  1731077438   955150450 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper__Syms.h"
T   1858616  1061696  1731077439     7148788  1731077439     7148788 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root.h"
T     34683  1061702  1731077439   203142474  1731077439   203142474 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp"
T   1407689  1061703  1731077439   235141443  1731077439   235141443 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp"
T   1365104  1061698  1731077439    55147242  1731077439    55147242 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp"
T   1441846  1061704  1731077439   263140541  1731077439   263140541 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp"
T   1657232  1061713  1731077439   503132811  1731077439   503132811 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__10.cpp"
T      1146  1061714  1731077439   503132811  1731077439   503132811 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__11.cpp"
T   2229335  1061699  1731077439    99145824  1731077439    99145824 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp"
T   1232925  1061705  1731077439   287139769  1731077439   287139769 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp"
T   1293428  1061700  1731077439   127144924  1731077439   127144924 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.cpp"
T   1341738  1061706  1731077439   315138867  1731077439   315138867 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp"
T   2545061  1061701  1731077439   171143506  1731077439   171143506 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3__Slow.cpp"
T   1226935  1061707  1731077439   343137965  1731077439   343137965 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.cpp"
T   1377478  1061708  1731077439   367137191  1731077439   367137191 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.cpp"
T   1129672  1061709  1731077439   391136419  1731077439   391136419 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__6.cpp"
T   1641345  1061710  1731077439   423135387  1731077439   423135387 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__7.cpp"
T   1049730  1061711  1731077439   447134615  1731077439   447134615 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__8.cpp"
T   1256649  1061712  1731077439   471133841  1731077439   471133841 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__9.cpp"
T      1644  1061697  1731077439     7148788  1731077439     7148788 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper___024root__Slow.cpp"
T      2998  1061717  1731077439   503132811  1731077439   503132811 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper__ver.d"
T         0        0  1731077439   503132811  1731077439   503132811 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper__verFiles.dat"
T      2794  1061715  1731077439   503132811  1731077439   503132811 "/tmp/finn_dev_root/verilator_fifosim_p7lduovr/Vfinn_design_wrapper_classes.mk"
S   6772853  1061686  1731077427   279505906  1731077427   279505906 "/tmp/finn_dev_root/vivado_stitch_proj_td3sbq0d/finn_design_wrapper.v"
S  10183200  2752763  1729874347   659050386  1729874347   659050386 "/usr/local/bin/verilator_bin"
