#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Aug 11 15:11:36 2025
# Process ID: 610596
# Current directory: /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08
# Command line: vivado -mode batch -source /home/mj/rvx_tutorial_mj2/rvx_devkit/env/xilinx/implement.tcl
# Log file: /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/vivado.log
# Journal file: /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/vivado.jou
# Running On: mj-940XGK, OS: Linux, CPU Frequency: 1956.470 MHz, CPU Physical cores: 16, Host memory: 33200 MB
#-----------------------------------------------------------
source /home/mj/rvx_tutorial_mj2/rvx_devkit/env/xilinx/implement.tcl
# set define_list {}
# set verilog_module_list {}
# set verilog_include_list {}
# set vhdl_module_list {}
# set vhdl_include_list {}
# set presyn_list {}
# set edf_list {}
# set xci_list {}
# set ucf_list {}
# source ./set_path.tcl
## set RVX_ENV /home/mj/rvx_tutorial_mj2/rvx_devkit/env
## set PLATFORM_DIR /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2
## set FPGA_NAME genesys2
## set FPGA_DEPENDENT_DIR /home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2
## set RVX_HWLIB_HOME /home/mj/rvx_tutorial_mj2/rvx_hwlib
## set RVX_SPECIAL_IP_HOME None
## set MUNOC_HW_HOME /home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc
# source ./set_design.tcl
## set FPGA_NAME genesys2
## set GENERATED_TOP_MODULE TEST_PRJ_MJ2_FPGA
## set USER_TOP_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/set_top_module.tcl
## set USER_COMMON_TOP_FILE ${PLATFORM_DIR}/user/fpga/common/set_top_module.tcl
## if {[file exist ${USER_TOP_FILE}]} {
## 	source ${USER_TOP_FILE}
## } elseif {[file exist ${USER_COMMON_TOP_FILE}]} {
## 	source ${USER_COMMON_TOP_FILE}
## } else {
## 	set TOP_MODULE ${GENERATED_TOP_MODULE}
## }
## set PROJECT_NAME [string tolower ${TOP_MODULE}]
## set BIT_FILE_NAME ${PROJECT_NAME}.${FPGA_NAME}
## set IMP_MODE release
# source ${RVX_ENV}/xilinx/__set_env.tcl
## source ${RVX_ENV}/xilinx/util.tcl
### proc glob_wo_error { pattern } {
### 	if [ catch { set temp [glob $pattern] } msg ] {
### 		set result {}
### 	} else {
### 		set result $temp
### 	}
### 	return $result
### }
### proc concat_file_list { conv_list pattern} {
### 	return [concat $conv_list [glob_wo_error $pattern]]
### }
### proc touch { path } {
### 	if {[file exist $path]==0} {
### 		close [open $path w]
### 	}
### }
## set ENV_DIR ${RVX_ENV}/xilinx
## set CURRENT_DIR [pwd]
## set IMP_RESULT_DIR ${CURRENT_DIR}/imp_result
## set ILA_RESULT_DIR ${CURRENT_DIR}/ila
## set SYN_ENV_FILE ./set_fpga_syn_env.tcl
## set SYN_COMMON_LIB_ENV_FILE ${RVX_HWLIB_HOME}/lib_fpga/env/set_syn_env.tcl
## set SYN_LIB_ENV_FILE ${FPGA_DEPENDENT_DIR}/env/set_syn_env.tcl
## set IMP_ENV_FILE ./set_fpga_imp_env.tcl
## set IMP_LIB_ENV_FILE ${FPGA_DEPENDENT_DIR}/env/set_imp_env.tcl
## set TOOL_OPTION_FILE ./set_tool_option.tcl
## set MANUAL_SYN_IMPDIR_FILE ./syn_manually.tcl
## set MANUAL_PNR_IMPDIR_FILE ./pnr_manually.tcl
## set MANUAL_SYN_USER_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/syn_manually.tcl
## set MANUAL_PNR_USER_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/pnr_manually.tcl
# if {[file exist ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.bit]} {
# 	puts "\[INFO\] Bit file already exists. Please clean if you want to rerun\n\n"
# 	exit 0
# }
# if {[file exist ${IMP_RESULT_DIR}/${PROJECT_NAME}.xpr]} {
# 	open_project ${IMP_RESULT_DIR}/${PROJECT_NAME}
# } else {
# 	source ${RVX_ENV}/xilinx/__make_project.tcl
# }
## if {[file exist ${IMP_RESULT_DIR}]} {
## 	file delete -force ${IMP_RESULT_DIR}
## }
## file mkdir ${IMP_RESULT_DIR}
## create_project ${IMP_RESULT_DIR}/${PROJECT_NAME}
## source ./set_fpga.tcl
### set FPGA_PART xc7k325tffg900-2
### set FLASH_INTERFACE_TYPE spix4
### lappend define_list FLASH_BASE_ADDR=32'haf0000
## set_property part ${FPGA_PART} [current_project]
## lappend define_list FPGA_IMP
## source ${SYN_ENV_FILE}
### source ${PLATFORM_DIR}/arch/rtl/env/set_rtl_syn_env.tcl
#### source ${RVX_HWLIB_HOME}/lib_rtl/env/add_syn_source.tcl
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/itf/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/lpi/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/memory/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/amba/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/asynch/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/etc/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/external/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/fault/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/float/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/tilelink/*.v]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/lib_rtl/include
#### source ${MUNOC_HW_HOME}/env/add_syn_source.tcl
##### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/munoc/src/*.v]]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/munoc/include
#### source ${RVX_HWLIB_HOME}/peripheral/platform_controller/env/add_syn_source.tcl
##### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/jtag_controller/src/*.v]]
##### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/platform_controller/src/*.v]]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/jtag_controller/include
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/platform_controller/include
#### source ${RVX_HWLIB_HOME}/peripheral/core_peri_group/env/add_syn_source.tcl
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/peripheral/core_peri_group/src/*.v]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/core_peri_group/include
#### source ${RVX_HWLIB_HOME}/peripheral/common_peri_group/env/add_syn_source.tcl
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/peripheral/common_peri_group/src/*.v]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/common_peri_group/include
#### source ${RVX_HWLIB_HOME}/peripheral/external_peri_group/env/add_syn_source.tcl
##### source ${RVX_HWLIB_HOME}/peripheral/uart/env/add_syn_source.tcl
###### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/uart/src/*.v]]
###### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/uart/include
##### source ${RVX_HWLIB_HOME}/peripheral/spi/env/add_syn_source.tcl
###### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/spi/src/*.v]]
###### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/spi/include
##### source ${RVX_HWLIB_HOME}/peripheral/i2c/env/add_syn_source.tcl
###### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/i2c/src/*.v]]
###### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/i2c/include
##### source ${RVX_HWLIB_HOME}/peripheral/gpio/env/add_syn_source.tcl
###### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/gpio/src/*.v]]
###### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/gpio/include
##### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/external_peri_group/src/*.v]]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/external_peri_group/include
#### source ${RVX_HWLIB_HOME}/peripheral/mmiox/env/add_syn_source.tcl
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/mmiox/include
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/peripheral/mmiox/src/*.v]
#### source ${RVX_HWLIB_HOME}/core/orca/env/add_syn_source.tcl
##### source ${RVX_HWLIB_HOME}/core/orca_cache/env/add_syn_source.tcl
###### set vhdl_module_list [concat_file_list $vhdl_module_list ${RVX_HWLIB_HOME}/core/orca_cache/src/*.{vhd,vhdl}]
###### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/core/orca_cache/src/*.v]
###### lappend vhdl_include_list ${RVX_HWLIB_HOME}/core/orca_cache/include
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/core/orca/src/*.v]
#### set verilog_module_list [concat $verilog_module_list [glob ${PLATFORM_DIR}/arch/rtl/src/*.v]]
#### lappend verilog_include_list ${PLATFORM_DIR}/arch/rtl/include
### set verilog_module_list [concat_file_list $verilog_module_list ./src/*.v]
### lappend verilog_include_list ./include
### set vhdl_module_list [concat_file_list $vhdl_module_list ./src/*.{vhd,vhdl}]
### set verilog_module_list [concat_file_list $verilog_module_list ${PLATFORM_DIR}/user/fpga/common/src/*.v]
### lappend verilog_include_list ${PLATFORM_DIR}/user/fpga/common/include
### set vhdl_module_list [concat_file_list $vhdl_module_list ${PLATFORM_DIR}/user/fpga/common/src/*.{vhd,vhdl}]
### set USER_RTL_SYN_ENV_FILE ${PLATFORM_DIR}/user/env/set_rtl_syn_env.tcl
### if {[file exist ${USER_RTL_SYN_ENV_FILE}]} {
### 	source ${USER_RTL_SYN_ENV_FILE}
### }
### set USER_FPGA_SYN_ENV_FILE ${PLATFORM_DIR}/user/env/set_fpga_syn_env.tcl
### if {[file exist ${USER_FPGA_SYN_ENV_FILE}]} {
### 	source ${USER_FPGA_SYN_ENV_FILE}
### }
## source ${SYN_COMMON_LIB_ENV_FILE}
### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_fpga/common/src/*.v]
### lappend verilog_include_list ${RVX_HWLIB_HOME}/lib_fpga/common/include
## source ${SYN_LIB_ENV_FILE}
### set verilog_module_list [concat_file_list $verilog_module_list ${FPGA_DEPENDENT_DIR}/src/*.v]
### lappend verilog_include_list ${FPGA_DEPENDENT_DIR}/include
## if [string equal $IMP_MODE "debug"] {
## 	puts "\[INFO\] ILA is used"
## 	lappend define_list USE_ILA
## 	lappend verilog_include_list ${ILA_RESULT_DIR}
## } else {
## 	puts "\[INFO\] ILA is NOT used"
## }
[INFO] ILA is NOT used
## foreach verilog_module $verilog_module_list {
## 	read_verilog $verilog_module
## }
## foreach vhdl_module $vhdl_module_list {
## 	read_vhdl $vhdl_module
## }
## foreach edf_file $edf_list {
## 	read_edif $edf_file
## }
## foreach xci_module $xci_list {
## 	read_ip $xci_module
## }
## foreach script [glob_wo_error ${PLATFORM_DIR}/user/fpga/common/xci/generate_*.tcl] {
## 	file copy -force $script ./xci
## }
## set include_list [concat $verilog_include_list $vhdl_include_list]
## puts $include_list
/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/core_peri_group/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/spi/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/i2c/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/gpio/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/mmiox/include /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/arch/rtl/include ./include /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/user/fpga/common/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_fpga/common/include /home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/include /home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/include
## set_property include_dirs $include_list [current_fileset]
## set_property verilog_define $define_list [current_fileset]
## touch ${IMP_RESULT_DIR}/read_source
## puts [format "\[INFO\] TOP MODULE: %s" ${TOP_MODULE}]
[INFO] TOP MODULE: TEST_PRJ_MJ2_FPGA
## set_property top ${TOP_MODULE} [current_fileset]
## foreach script [glob_wo_error ./xci/generate_*.tcl] {
## 	source $script
## }
### if {[file exist ./xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xci]==0} {
### 	create_ip -force -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name xilinx_clock_pll_0 -dir ./xci
### 	set_property CONFIG.PRIMARY_PORT clk_in1 [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.PRIM_IN_FREQ 200.0 [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.PRIM_SOURCE Differential_clock_capable_pin [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_diff_clock [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.USE_LOCKED false [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.USE_RESET false [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.CLKOUT1_USED true [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.CLK_OUT1_PORT clk_50000000 [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.CLKOUT1_REQUESTED_OUT_FREQ 50.0 [get_ips xilinx_clock_pll_0]
### } else {
### 	read_ip ./xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xci
### }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
### if {[file exist ./xci/xilinx_clock_pll_0/xilinx_clock_pll_0_stub.v]==0} {
### 	synth_ip -quiet ./xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xci
### } else {
### 	read_verilog ./xci/xilinx_clock_pll_0/xilinx_clock_pll_0_stub.v
### }
CRITICAL WARNING: [filemgmt 20-1440] File '/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0_stub.v' already exists in the project as a part of sub-design file '/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
## set ILA_GEN_FILE ${ILA_RESULT_DIR}/generate_ila.tcl
## if [string equal $IMP_MODE "debug"] {
## 	if {[file exist ${ILA_GEN_FILE}]} {
## 		source ${ILA_GEN_FILE}
## 	} else {
## 		puts "\[WARNING\] No ILA is generated"
## 	}
## }
## foreach xci_module [get_ips] {
## 	upgrade_ip -quiet $xci_module
## 	synth_ip -quiet $xci_module
## }
## touch ${IMP_RESULT_DIR}/syn_xci
## synth_design -rtl
Command: synth_design -rtl
Starting synth_design
Using part: xc7k325tffg900-2
Top: TEST_PRJ_MJ2_FPGA
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_2' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:169]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_6' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:171]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_4' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:185]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_5' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:186]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_1' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:187]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_0' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:92]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_2' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:94]
INFO: [Synth 8-11241] undeclared symbol 'spi_flash_sclk', assumed default net type 'wire' [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:70]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'xilinx_clock_pll_0' [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0_stub.v:21]
INFO: [Synth 8-9937] previous definition of design element 'xilinx_clock_pll_0' is here [./.Xil/Vivado-610596-mj-940XGK/realtime/xilinx_clock_pll_0_stub.v:9]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.312 ; gain = 376.734 ; free physical = 25214 ; free virtual = 29469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TEST_PRJ_MJ2_FPGA' [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:26]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:58]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131814]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131814]
INFO: [Synth 8-6157] synthesizing module 'TEST_PRJ_MJ2' [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/arch/rtl/src/test_prj_mj2.v:26]
INFO: [Synth 8-6157] synthesizing module 'TEST_PRJ_MJ2_RTL' [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/arch/rtl/src/test_prj_mj2_rtl.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVC_ORCA' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca/src/rvc_orca.v:18]
	Parameter RESET_VECTOR bound to: -503316480 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter ENABLE_INTERRUPTS bound to: 0 - type: integer 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orca' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca.vhd:406]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: -503316480 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: integer 
	Parameter DIVIDE_ENABLE bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter PIPELINE_STAGES bound to: 5 - type: integer 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: integer 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter DCACHE_WRITEBACK bound to: 0 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter PIPELINE_STAGES bound to: 5 - type: integer 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'orca_core' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:9' bound to instance 'core' of component 'orca_core' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca.vhd:480]
INFO: [Synth 8-638] synthesizing module 'orca_core' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:111]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter PIPELINE_STAGES bound to: 5 - type: integer 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'instruction_fetch' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/instruction_fetch.vhd:10' bound to instance 'I' of component 'instruction_fetch' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:158]
INFO: [Synth 8-638] synthesizing module 'instruction_fetch' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/instruction_fetch.vhd:50]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'instruction_fetch' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/instruction_fetch.vhd:50]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'decode' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:10' bound to instance 'D' of component 'decode' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:195]
INFO: [Synth 8-638] synthesizing module 'decode' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:51]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_NAME_SIZE bound to: 5 - type: integer 
	Parameter READ_PORTS bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'register_file' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:7' bound to instance 'the_register_file' of component 'register_file' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:102]
INFO: [Synth 8-638] synthesizing module 'register_file' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:30]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_NAME_SIZE bound to: 5 - type: integer 
	Parameter READ_PORTS bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'register_file' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'decode' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:51]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'execute' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:14' bound to instance 'X' of component 'execute' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:236]
INFO: [Synth 8-638] synthesizing module 'execute' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:136]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'arithmetic_unit' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:9' bound to instance 'alu' of component 'arithmetic_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:370]
INFO: [Synth 8-638] synthesizing module 'arithmetic_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:42]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'divider' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:692' bound to instance 'div' of component 'divider' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:507]
INFO: [Synth 8-638] synthesizing module 'divider' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:708]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:708]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_unit' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:42]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'branch_unit' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/branch_unit.vhd:8' bound to instance 'branch' of component 'branch_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:402]
INFO: [Synth 8-638] synthesizing module 'branch_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/branch_unit.vhd:41]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'branch_unit' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/branch_unit.vhd:41]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'load_store_unit' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/load_store_unit.vhd:8' bound to instance 'ls_unit' of component 'load_store_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:433]
INFO: [Synth 8-638] synthesizing module 'load_store_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/load_store_unit.vhd:48]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'load_store_unit' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/load_store_unit.vhd:48]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'sys_call' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:9' bound to instance 'syscall' of component 'sys_call' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:474]
INFO: [Synth 8-638] synthesizing module 'sys_call' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:92]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'sys_call' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:92]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'vcp_handler' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/vcp_handler.vhd:12' bound to instance 'vcp_port' of component 'vcp_handler' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:553]
INFO: [Synth 8-638] synthesizing module 'vcp_handler' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/vcp_handler.vhd:39]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vcp_handler' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/vcp_handler.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'execute' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'orca_core' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:111]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter WISHBONE_SINGLE_CYCLE_READS bound to: 0 - type: bool 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AVALON_AUX bound to: 0 - type: bool 
	Parameter WISHBONE_AUX bound to: 0 - type: bool 
	Parameter LMB_AUX bound to: 0 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter ICACHE_SIZE bound to: 32768 - type: integer 
	Parameter ICACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter ICACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter INSTRUCTION_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INSTRUCTION_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter IC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DCACHE_SIZE bound to: 32768 - type: integer 
	Parameter DCACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter DCACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter DCACHE_WRITEBACK bound to: 0 - type: bool 
	Parameter DCACHE_DIRTY_BITS bound to: 0 - type: integer 
	Parameter DATA_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DATA_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DC_RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'memory_interface' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:10' bound to instance 'the_memory_interface' of component 'memory_interface' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca.vhd:581]
INFO: [Synth 8-638] synthesizing module 'memory_interface' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:388]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter WISHBONE_SINGLE_CYCLE_READS bound to: 0 - type: bool 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AVALON_AUX bound to: 0 - type: bool 
	Parameter WISHBONE_AUX bound to: 0 - type: bool 
	Parameter LMB_AUX bound to: 0 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter ICACHE_SIZE bound to: 32768 - type: integer 
	Parameter ICACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter ICACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter INSTRUCTION_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INSTRUCTION_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter IC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DCACHE_SIZE bound to: 32768 - type: integer 
	Parameter DCACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter DCACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter DCACHE_WRITEBACK bound to: 0 - type: bool 
	Parameter DCACHE_DIRTY_BITS bound to: 0 - type: integer 
	Parameter DATA_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DATA_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache_mux' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:20' bound to instance 'instruction_cache_mux' of component 'cache_mux' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:486]
INFO: [Synth 8-638] synthesizing module 'cache_mux' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'internal_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:155]
INFO: [Synth 8-638] synthesizing module 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 2 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'oimm_register' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'uc_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:402]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'aux_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:441]
INFO: [Synth 8-256] done synthesizing module 'cache_mux' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 0 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cache_controller' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:10' bound to instance 'instruction_cache' of component 'cache_controller' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:570]
INFO: [Synth 8-638] synthesizing module 'cache_controller' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 0 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:223]
	Parameter NUM_LINES bound to: 1024 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache.vhd:9' bound to instance 'the_cache' of component 'cache' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:386]
INFO: [Synth 8-638] synthesizing module 'cache' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache.vhd:57]
	Parameter NUM_LINES bound to: 1024 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cache' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'cache_controller' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axi_master' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:14' bound to instance 'ic_master' of component 'axi_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:638]
INFO: [Synth 8-638] synthesizing module 'axi_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:92]
INFO: [Synth 8-6157] synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SMALL_FIFO' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SHIFT_REGISTER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
	Parameter BW_REGISTER bound to: 8 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SHIFT_REGISTER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 8 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SMALL_FIFO' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
INFO: [Synth 8-256] done synthesizing module 'axi_master' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache_mux' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:20' bound to instance 'dcache_mux' of component 'cache_mux' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:769]
INFO: [Synth 8-638] synthesizing module 'cache_mux__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'internal_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:155]
INFO: [Synth 8-638] synthesizing module 'oimm_register__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 2 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'oimm_register__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'uc_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:402]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'aux_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:441]
INFO: [Synth 8-256] done synthesizing module 'cache_mux__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 1 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cache_controller' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:10' bound to instance 'data_cache' of component 'cache_controller' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:870]
INFO: [Synth 8-638] synthesizing module 'cache_controller__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 1 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:223]
	Parameter NUM_LINES bound to: 1024 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache.vhd:9' bound to instance 'the_cache' of component 'cache' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:386]
INFO: [Synth 8-256] done synthesizing module 'cache_controller__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axi_master' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:14' bound to instance 'dc_master' of component 'axi_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:936]
INFO: [Synth 8-638] synthesizing module 'axi_master__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'axi_master__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'a4l_master' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:7' bound to instance 'iuc_master' of component 'a4l_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:1247]
INFO: [Synth 8-638] synthesizing module 'a4l_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SMALL_FIFO__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SHIFT_REGISTER__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
	Parameter BW_REGISTER bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SHIFT_REGISTER__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 2 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SMALL_FIFO__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
INFO: [Synth 8-256] done synthesizing module 'a4l_master' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a4l_master' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:7' bound to instance 'duc_master' of component 'a4l_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'a4l_master__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'a4l_master__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'memory_interface' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'orca' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca.vhd:406]
INFO: [Synth 8-6155] done synthesizing module 'RVC_ORCA' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca/src/rvc_orca.v:18]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COMMON_PERI_GROUP' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_common_peri_group.v:26]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_LOCK bound to: 1 - type: integer 
	Parameter NUM_AUTO_ID bound to: 1 - type: integer 
	Parameter NUM_GLOBAL_TAG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_APB_BUS' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
	Parameter NUM_MODULE bound to: 5 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 14 - type: integer 
	Parameter BW_SEL_INDEX bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_029' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
	Parameter RVX_GPARA_2 bound to: 5 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_029' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_APB_BUS' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_IROM_APB' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_irom_apb.v:24]
	Parameter BW_ADDR bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/arch/rtl/include/irom_contents.vh:4]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_IROM_APB' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_irom_apb.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_080' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_080.v:26]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 101 - type: integer 
	Parameter RVX_GPARA_0 bound to: 101 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_080' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_080.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COMMON_PERI_GROUP' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_common_peri_group.v:26]
INFO: [Synth 8-6157] synthesizing module 'ERVP_TICK_GENERATOR' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_tick_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 10 - type: integer 
	Parameter RESET_NUMBER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 16 - type: integer 
	Parameter LAST_NUMBER bound to: 62499 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_TICK_GENERATOR' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_tick_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_REAL_CLOCK' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_real_clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 64 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_REAL_CLOCK' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_real_clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_EXTERNAL_PERI_GROUP' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/ervp_external_peri_group.v:25]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_UART bound to: 1 - type: integer 
	Parameter NUM_SPI bound to: 0 - type: integer 
	Parameter NUM_I2C bound to: 0 - type: integer 
	Parameter NUM_GPIO bound to: 0 - type: integer 
	Parameter NUM_AIOIF bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_101' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_101.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_107' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_107.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_035' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_035.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_114' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_114.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_017' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_017.v:22]
	Parameter RVX_GPARA_0 bound to: 7 - type: integer 
	Parameter RVX_GPARA_1 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_017' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_017.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_114' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_114.v:26]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_035' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_035.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_041' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_041.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_002' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:26]
	Parameter RVX_GPARA_0 bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_002' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:26]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_041' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_041.v:26]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_107.v:204]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_107' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_107.v:25]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_101' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_101.v:25]
INFO: [Synth 8-6157] synthesizing module 'ERVP_APB_BUS__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
	Parameter NUM_MODULE bound to: 12 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 11 - type: integer 
	Parameter BW_SEL_INDEX bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_029__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
	Parameter RVX_GPARA_2 bound to: 12 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized3' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized3' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized4' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized4' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_029__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_APB_BUS__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_025' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_025.v:26]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_025' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_025.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_045' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_045.v:25]
	Parameter RVX_GPARA_0 bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 15 - type: integer 
	Parameter RESET_NUMBER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_045' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_045.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_113' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_113.v:27]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_GPIO' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/gpio/src/ervp_gpio.v:25]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_GPIO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_DEBOUNCER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_debouncer.v:23]
	Parameter BW_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_DEBOUNCER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_059' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:25]
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:133]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_059' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_GPIO' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/gpio/src/ervp_gpio.v:25]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_113' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_113.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_EXTERNAL_PERI_GROUP' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/ervp_external_peri_group.v:25]
INFO: [Synth 8-6157] synthesizing module 'ERVP_CORE_PERI_GROUP' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:27]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter PROCESS_ID bound to: 0 - type: integer 
	Parameter NUM_LOCK bound to: 1 - type: integer 
	Parameter NUM_GLOBAL_TAG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_CORE_PERI_GROUP' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:27]
INFO: [Synth 8-6157] synthesizing module 'ERVP_PLATFORM_CONTROLLER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:26]
	Parameter NUM_RESET bound to: 5 - type: integer 
	Parameter NUM_CORE bound to: 1 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter NUM_AUTO_RESET bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_APB_BUS__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
	Parameter NUM_MODULE bound to: 4 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 17 - type: integer 
	Parameter BW_SEL_INDEX bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_029__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized5' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized5' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized6' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized6' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_029__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_APB_BUS__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_039' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_039.v:28]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_050' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_050.v:26]
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_014' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_014.v:24]
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_014' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_014.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_014__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_014.v:24]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_014__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_014.v:24]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_050' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_050.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_120' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_120.v:26]
	Parameter RVX_GPARA_1 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_120.v:163]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_120' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_120.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_082' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_082.v:25]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_FIFO' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_fifo.v:23]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 63 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 63 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 63 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 63 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized3' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized3' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_FIFO' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_082' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_082.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_055' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_055.v:28]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_055.v:148]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized4' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 16 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized4' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_055.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_055.v:276]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_055' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_055.v:28]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_039' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_039.v:28]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_062' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:27]
	Parameter RVX_GPARA_4 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 5 - type: integer 
	Parameter RVX_GPARA_3 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RESET_BUF' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_fpga/common/src/reset_buf.v:19]
INFO: [Synth 8-6155] done synthesizing module 'RESET_BUF' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_fpga/common/src/reset_buf.v:19]
INFO: [Synth 8-6157] synthesizing module 'RESET_NOT' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_fpga/common/src/reset_not.v:19]
INFO: [Synth 8-6155] done synthesizing module 'RESET_NOT' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_fpga/common/src/reset_not.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:152]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized5' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized5' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:227]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:244]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_062' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:27]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_047' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_047.v:29]
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_4 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_054' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_054.v:25]
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_128' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_128.v:25]
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 66 - type: integer 
	Parameter RVX_GPARA_2 bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized7' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 66 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized7' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_128' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_128.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_054.v:160]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_054' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_054.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_090' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_090.v:26]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_090' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_090.v:26]
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_047.v:402]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_047' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_047.v:29]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_087' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_087.v:29]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_087' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_087.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_PLATFORM_CONTROLLER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:26]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_DEFAULT_SNIM' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_default_snim.v:28]
	Parameter NODE_ID bound to: 7 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter USE_JTAG_INTERFACE bound to: 1 - type: integer 
	Parameter USE_SW_INTERFACE bound to: 1 - type: integer 
	Parameter NOC_CONTROLLER_BASEADDR bound to: -1073741824 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_06' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_06.v:33]
	Parameter MUNOC_GPARA_01 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_21' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_21.v:31]
	Parameter MUNOC_GPARA_3 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_34' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_34.v:29]
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_34.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_34.v:177]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_34' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_34.v:29]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_46' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_46.v:25]
	Parameter MUNOC_GPARA_1 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_ASYNCH_FIFO' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized3' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized3' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ASYNCH_FIFO' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_46' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_46.v:25]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_46__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_46.v:25]
	Parameter MUNOC_GPARA_1 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_ASYNCH_FIFO__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized4' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized4' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ASYNCH_FIFO__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_46__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_46.v:25]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_21' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_21.v:31]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_35' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:32]
	Parameter MUNOC_GPARA_3 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_40' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_40.v:31]
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_40.v:149]
INFO: [Synth 8-6157] synthesizing module 'ERVP_BARREL_SHIFTER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
	Parameter BW_DATA bound to: 11 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_024' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_024__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_024__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_BARREL_SHIFTER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
	Parameter RVX_GPARA_1 bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter SIGNED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_086' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_086.v:24]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024__parameterized3' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024__parameterized4' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_BARREL_SHIFTER__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 1 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_BARREL_SHIFTER__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_40' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_40.v:31]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:240]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 4 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:379]
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 4 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 15 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 15 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 8 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 18 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 18 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_27.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_27.v:166]
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:260]
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter BW_AXI_TID bound to: 6 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 6 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter NUM_CANDIDATE bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 42 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_REGISTER bound to: 3 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 3 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 42 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 7 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_061.v:106]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 6 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 6 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 82 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 35 - type: integer 
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 4 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 4 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 4 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 2 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 36 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 36 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/lpi/rvx_module_111.v:145]
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter NOC_CONTROLLER_BASEADDR bound to: -1073741824 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_07.v:164]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_07.v:248]
	Parameter NAME bound to: i_main_core_inst - type: string 
	Parameter NODE_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:352]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_REGISTER bound to: 4 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 4 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:430]
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 34 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 34 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 40 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 40 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 4 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 5 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 4 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 82 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 35 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/lpi/rvx_module_111.v:145]
	Parameter MUNOC_GPARA_0 bound to: 49 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 49 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 37 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:256]
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:323]
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:353]
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_43.v:138]
	Parameter NAME bound to: i_main_core_data - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 4 - type: integer 
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 4'b1111 
	Parameter MUNOC_GPARA_6 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 4'b1111 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:352]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:430]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:529]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:560]
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:323]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:353]
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_43.v:138]
	Parameter NAME bound to: platform_controller_master - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 41 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 41 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 41 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 33 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_39.v:353]
	Parameter BW_COUNTER bound to: 8 - type: integer 
	Parameter COUNT_AMOUNT bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:323]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:353]
	Parameter MUNOC_GPARA_1 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 57 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter BW_REGISTER bound to: 6 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 57 - type: integer 
	Parameter NUM_DATA bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_43.v:138]
	Parameter NAME bound to: i_system_sram_no_name - type: string 
	Parameter NODE_ID bound to: 3 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_SLAVE_TID bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter BW_DATA bound to: 8 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 8 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 18 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 18 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_25.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_25.v:163]
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter NAME bound to: common_peri_group_no_name - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_25.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_25.v:163]
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter MUNOC_GPARA_2 bound to: common_peri_group_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 8 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter NAME bound to: external_peri_group_no_name - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter MUNOC_GPARA_2 bound to: external_peri_group_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter NAME bound to: platform_controller_no_name - type: string 
	Parameter NODE_ID bound to: 4 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter MUNOC_GPARA_2 bound to: platform_controller_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter NUM_MASTER bound to: 3 - type: integer 
	Parameter NUM_SLAVE bound to: 5 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_PHIT bound to: 55 - type: integer 
	Parameter NUM_INPUT bound to: 3 - type: integer 
	Parameter NUM_OUTPUT bound to: 5 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 5 - type: integer 
	Parameter RVX_GPARA_1 bound to: 57 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_NODE_ID bound to: 3 - type: integer 
	Parameter NUM_OUTPUT bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/arch/rtl/include/munoc_routing_info.vh:5]
INFO: [Common 17-14] Message 'Synth 8-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 58 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_PHIT bound to: 35 - type: integer 
	Parameter NUM_INPUT bound to: 5 - type: integer 
	Parameter NUM_OUTPUT bound to: 3 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 37 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_NODE_ID bound to: 2 - type: integer 
	Parameter NUM_OUTPUT bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 5 - type: integer 
	Parameter BW_DATA bound to: 38 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter BW_INDEX bound to: 15 - type: integer 
	Parameter USE_SINGLE_INDEX bound to: 1 - type: integer 
	Parameter USE_SUBWORD_ENABLE bound to: 1 - type: integer 
	Parameter BW_SUBWORD bound to: 8 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 6 - type: integer 
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter CELL_SIZE bound to: 131072 - type: integer 
	Parameter CELL_WIDTH bound to: 32 - type: integer 
	Parameter NUM_CELL bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_4 bound to: 0 - type: integer 
	Parameter RVX_GPARA_5 bound to: 15 - type: integer 
	Parameter RVX_GPARA_6 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter BW_CELL_INDEX bound to: 15 - type: integer 
	Parameter CELL_WIDTH bound to: 32 - type: integer 
	Parameter NUM_CELL bound to: 1 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 0 - type: integer 
	Parameter RVX_GPARA_2 bound to: 15 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_5 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_4 bound to: 0 - type: integer 
	Parameter RVX_GPARA_5 bound to: 15 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.out3_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.read_during_write3_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element from_stage1_incomplete_instruction_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_gen.default_mul_gen.mul_dest_reg' and it is trimmed from '66' to '64' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element amr_base_write_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:580]
WARNING: [Synth 8-6014] Unused sequential element amr_last_write_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:581]
WARNING: [Synth 8-3848] Net mscratch in module/entity sys_call does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:118]
WARNING: [Synth 8-3848] Net mtval in module/entity sys_call does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-3848] Net iaux_oimm_readdata in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:429]
WARNING: [Synth 8-3848] Net iaux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:430]
WARNING: [Synth 8-3848] Net iaux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:431]
WARNING: [Synth 8-3848] Net daux_oimm_readdata in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:438]
WARNING: [Synth 8-3848] Net daux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:439]
WARNING: [Synth 8-3848] Net daux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:440]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[127] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[126] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[125] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[124] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[123] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[122] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[121] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[120] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[119] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[118] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[117] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[116] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[115] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[114] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[113] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[112] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[111] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[110] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[109] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[108] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[107] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[106] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[105] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[104] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[103] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[102] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[101] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[100] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[99] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[98] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[97] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[96] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[95] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[94] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[93] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[92] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[91] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[90] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[89] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[88] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[87] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[86] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[85] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[84] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[83] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[82] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[81] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[80] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[79] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[78] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[77] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[76] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[75] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[74] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[73] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[72] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[71] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[70] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[69] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[68] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[67] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[66] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[65] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[64] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[63] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[62] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[61] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[60] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[59] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[58] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[57] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[56] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[55] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[54] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[53] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[52] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[51] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[50] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[49] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[48] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[47] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[46] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[45] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[44] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[43] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[42] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[41] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[40] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[39] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[38] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[37] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[36] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[35] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[34] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[33] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[32] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[31] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[30] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[29] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[28] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_02_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_041.v:119]
WARNING: [Synth 8-3848] Net delay_notice in module/entity ERVP_CORE_PERI_GROUP does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:98]
WARNING: [Synth 8-3848] Net rvx_signal_09[3] in module/entity ERVP_PLATFORM_CONTROLLER does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_1_reg' and it is trimmed from '3' to '2' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_61_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:347]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_28_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:348]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_48_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:425]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_19_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:426]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3848] Net spi_flash_sclk in module/entity TEST_PRJ_MJ2_FPGA does not have driver. [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:70]
WARNING: [Synth 8-7129] Port select[0] in module ERVP_MUX__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_18 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_01 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_09 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_14 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[87] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[86] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[85] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[84] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[83] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[82] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[80] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[79] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[78] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[77] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[76] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[75] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[74] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[73] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[72] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[71] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[70] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[69] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[68] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[31] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[30] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[29] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[28] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[27] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[26] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[25] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[24] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[23] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[22] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[21] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[20] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[19] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[18] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[17] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[1] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[0] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_00[1] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_01 in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[40] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[39] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[38] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[37] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[36] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[35] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_16 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_14 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_07 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_06[1] in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[5] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[4] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[3] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[2] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[1] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[0] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_27[1] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_44 in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstnn in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[14] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[14] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port external_rstnn in module TEST_PRJ_MJ2_CLOCK_PLL_0_00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[187] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[186] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[185] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[184] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[183] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2809.188 ; gain = 703.609 ; free physical = 25090 ; free virtual = 29391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2815.125 ; gain = 709.547 ; free physical = 25124 ; free virtual = 29391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2815.125 ; gain = 709.547 ; free physical = 25124 ; free virtual = 29393
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.dcp' for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2824.031 ; gain = 0.000 ; free physical = 25167 ; free virtual = 29396
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0_board.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0_board.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Parsing XDC File [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2924.777 ; gain = 0.000 ; free physical = 24984 ; free virtual = 29275
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2924.777 ; gain = 819.199 ; free physical = 24967 ; free virtual = 29274
400 Infos, 254 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2924.777 ; gain = 1171.156 ; free physical = 24967 ; free virtual = 29274
## touch ${IMP_RESULT_DIR}/syn_rtl
## source ${IMP_ENV_FILE}
### set USER_FPGA_IMP_ENV_FILE ${PLATFORM_DIR}/user/env/set_fpga_imp_env.tcl
### if {[file exist ${USER_FPGA_IMP_ENV_FILE}]} {
### 	source ${USER_FPGA_IMP_ENV_FILE}
### }
## source ${IMP_LIB_ENV_FILE}
### set ucf_list [concat $ucf_list [glob ${FPGA_DEPENDENT_DIR}/pinmap/*.xdc]]
### set ucf_list [concat $ucf_list [glob_wo_error ${FPGA_DEPENDENT_DIR}/xdc/*.xdc]]
## foreach ucf_file $ucf_list {
## 	read_xdc $ucf_file
## }
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_scs'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq0'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq1'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[2]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[3]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:26]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/pjtag.xdc]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/pjtag.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/uart_printf.xdc]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/uart_printf.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[1]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:22]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_list[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc:18]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/xdc/config.xdc]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/xdc/config.xdc]
## touch ${IMP_RESULT_DIR}/set_xdc
## set GENERATED_CLOCK_FILE ${CURRENT_DIR}/create_generated_clock.tcl
## if {[file exist ${GENERATED_CLOCK_FILE}]} {
## 	source ${GENERATED_CLOCK_FILE}
## 	touch ${IMP_RESULT_DIR}/set_generated_clock
## }
## set SET_FALSE_PATH_FILE ${CURRENT_DIR}/set_false_path.tcl
## if {[file exist ${SET_FALSE_PATH_FILE}]} {
## 	source ${SET_FALSE_PATH_FILE}
## 	touch ${IMP_RESULT_DIR}/set_false_path
## }
# source ${RVX_ENV}/xilinx/__implement.tcl
## source ${TOOL_OPTION_FILE}
### set SYN_DESIGN_OPTION {}
### set OPT_DESIGN_OPTION {}
### set PLACE_DESIGN_OPTION {}
### set ROUTE_DESIGN_OPTION {}
## if {[file exist ${MANUAL_SYN_IMPDIR_FILE}]} {
## 	puts "\[INFO\] Synthesize using manual options from imp dir"
## 	source ${MANUAL_SYN_IMPDIR_FILE}
## } elseif {[file exist ${MANUAL_SYN_USER_FILE}]} {
## 	puts "\[INFO\] Synthesize using manual options from user dir"
## 	source ${MANUAL_SYN_USER_FILE}
## } else {
## 	if [string equal ${SYN_DESIGN_OPTION} {}] {
## 		synth_design
## 	} else {
## 		eval [concat {synth_design} ${SYN_DESIGN_OPTION}]
## 	}
## }
Command: synth_design
Starting synth_design
Using part: xc7k325tffg900-2
Top: TEST_PRJ_MJ2_FPGA
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_2' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:169]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_6' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:171]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_4' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:185]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_5' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:186]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_1' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:187]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_0' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:92]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_2' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:94]
INFO: [Synth 8-11241] undeclared symbol 'spi_flash_sclk', assumed default net type 'wire' [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:70]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'xilinx_clock_pll_0' [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0_stub.v:21]
INFO: [Synth 8-9937] previous definition of design element 'xilinx_clock_pll_0' is here [./.Xil/Vivado-610596-mj-940XGK/realtime/xilinx_clock_pll_0_stub.v:9]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2940.785 ; gain = 8.004 ; free physical = 24790 ; free virtual = 29060
Synthesis current peak Physical Memory [PSS] (MB): peak = 2356.281; parent = 2102.453; children = 253.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3917.637; parent = 2940.789; children = 976.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TEST_PRJ_MJ2_FPGA' [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:26]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:58]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131814]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131814]
INFO: [Synth 8-6157] synthesizing module 'TEST_PRJ_MJ2' [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/arch/rtl/src/test_prj_mj2.v:26]
INFO: [Synth 8-6157] synthesizing module 'TEST_PRJ_MJ2_RTL' [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/arch/rtl/src/test_prj_mj2_rtl.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVC_ORCA' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca/src/rvc_orca.v:18]
	Parameter RESET_VECTOR bound to: -503316480 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter ENABLE_INTERRUPTS bound to: 0 - type: integer 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orca' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca.vhd:406]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: -503316480 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: integer 
	Parameter DIVIDE_ENABLE bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter PIPELINE_STAGES bound to: 5 - type: integer 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: integer 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter DCACHE_WRITEBACK bound to: 0 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter PIPELINE_STAGES bound to: 5 - type: integer 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'orca_core' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:9' bound to instance 'core' of component 'orca_core' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca.vhd:480]
INFO: [Synth 8-638] synthesizing module 'orca_core' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:111]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter PIPELINE_STAGES bound to: 5 - type: integer 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'instruction_fetch' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/instruction_fetch.vhd:10' bound to instance 'I' of component 'instruction_fetch' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:158]
INFO: [Synth 8-638] synthesizing module 'instruction_fetch' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/instruction_fetch.vhd:50]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'instruction_fetch' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/instruction_fetch.vhd:50]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'decode' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:10' bound to instance 'D' of component 'decode' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:195]
INFO: [Synth 8-638] synthesizing module 'decode' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:51]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_NAME_SIZE bound to: 5 - type: integer 
	Parameter READ_PORTS bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'register_file' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:7' bound to instance 'the_register_file' of component 'register_file' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:102]
INFO: [Synth 8-638] synthesizing module 'register_file' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:30]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_NAME_SIZE bound to: 5 - type: integer 
	Parameter READ_PORTS bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'register_file' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'decode' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:51]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'execute' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:14' bound to instance 'X' of component 'execute' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:236]
INFO: [Synth 8-638] synthesizing module 'execute' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:136]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'arithmetic_unit' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:9' bound to instance 'alu' of component 'arithmetic_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:370]
INFO: [Synth 8-638] synthesizing module 'arithmetic_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:42]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'divider' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:692' bound to instance 'div' of component 'divider' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:507]
INFO: [Synth 8-638] synthesizing module 'divider' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:708]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:708]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_unit' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:42]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'branch_unit' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/branch_unit.vhd:8' bound to instance 'branch' of component 'branch_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:402]
INFO: [Synth 8-638] synthesizing module 'branch_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/branch_unit.vhd:41]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'branch_unit' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/branch_unit.vhd:41]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'load_store_unit' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/load_store_unit.vhd:8' bound to instance 'ls_unit' of component 'load_store_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:433]
INFO: [Synth 8-638] synthesizing module 'load_store_unit' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/load_store_unit.vhd:48]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'load_store_unit' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/load_store_unit.vhd:48]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'sys_call' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:9' bound to instance 'syscall' of component 'sys_call' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:474]
INFO: [Synth 8-638] synthesizing module 'sys_call' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:92]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'sys_call' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:92]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'vcp_handler' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/vcp_handler.vhd:12' bound to instance 'vcp_port' of component 'vcp_handler' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:553]
INFO: [Synth 8-638] synthesizing module 'vcp_handler' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/vcp_handler.vhd:39]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vcp_handler' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/vcp_handler.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'execute' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/execute.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'orca_core' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca_core.vhd:111]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter WISHBONE_SINGLE_CYCLE_READS bound to: 0 - type: bool 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AVALON_AUX bound to: 0 - type: bool 
	Parameter WISHBONE_AUX bound to: 0 - type: bool 
	Parameter LMB_AUX bound to: 0 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter ICACHE_SIZE bound to: 32768 - type: integer 
	Parameter ICACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter ICACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter INSTRUCTION_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INSTRUCTION_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter IC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DCACHE_SIZE bound to: 32768 - type: integer 
	Parameter DCACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter DCACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter DCACHE_WRITEBACK bound to: 0 - type: bool 
	Parameter DCACHE_DIRTY_BITS bound to: 0 - type: integer 
	Parameter DATA_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DATA_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DC_RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'memory_interface' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:10' bound to instance 'the_memory_interface' of component 'memory_interface' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca.vhd:581]
INFO: [Synth 8-638] synthesizing module 'memory_interface' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:388]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter WISHBONE_SINGLE_CYCLE_READS bound to: 0 - type: bool 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AVALON_AUX bound to: 0 - type: bool 
	Parameter WISHBONE_AUX bound to: 0 - type: bool 
	Parameter LMB_AUX bound to: 0 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter ICACHE_SIZE bound to: 32768 - type: integer 
	Parameter ICACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter ICACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter INSTRUCTION_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INSTRUCTION_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter IC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DCACHE_SIZE bound to: 32768 - type: integer 
	Parameter DCACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter DCACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter DCACHE_WRITEBACK bound to: 0 - type: bool 
	Parameter DCACHE_DIRTY_BITS bound to: 0 - type: integer 
	Parameter DATA_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DATA_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache_mux' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:20' bound to instance 'instruction_cache_mux' of component 'cache_mux' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:486]
INFO: [Synth 8-638] synthesizing module 'cache_mux' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'internal_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:155]
INFO: [Synth 8-638] synthesizing module 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 2 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'oimm_register' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'uc_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:402]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'aux_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:441]
INFO: [Synth 8-256] done synthesizing module 'cache_mux' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 0 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cache_controller' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:10' bound to instance 'instruction_cache' of component 'cache_controller' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:570]
INFO: [Synth 8-638] synthesizing module 'cache_controller' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 0 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:223]
	Parameter NUM_LINES bound to: 1024 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache.vhd:9' bound to instance 'the_cache' of component 'cache' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:386]
INFO: [Synth 8-638] synthesizing module 'cache' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache.vhd:57]
	Parameter NUM_LINES bound to: 1024 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cache' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'cache_controller' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axi_master' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:14' bound to instance 'ic_master' of component 'axi_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:638]
INFO: [Synth 8-638] synthesizing module 'axi_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:92]
INFO: [Synth 8-6157] synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SMALL_FIFO' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SHIFT_REGISTER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
	Parameter BW_REGISTER bound to: 8 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SHIFT_REGISTER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 8 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SMALL_FIFO' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
INFO: [Synth 8-256] done synthesizing module 'axi_master' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache_mux' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:20' bound to instance 'dcache_mux' of component 'cache_mux' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:769]
INFO: [Synth 8-638] synthesizing module 'cache_mux__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'internal_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:155]
INFO: [Synth 8-638] synthesizing module 'oimm_register__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 2 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'oimm_register__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'uc_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:402]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'aux_oimm_register' of component 'oimm_register' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:441]
INFO: [Synth 8-256] done synthesizing module 'cache_mux__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 1 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cache_controller' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:10' bound to instance 'data_cache' of component 'cache_controller' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:870]
INFO: [Synth 8-638] synthesizing module 'cache_controller__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 1 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:223]
	Parameter NUM_LINES bound to: 1024 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache.vhd:9' bound to instance 'the_cache' of component 'cache' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:386]
INFO: [Synth 8-256] done synthesizing module 'cache_controller__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axi_master' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:14' bound to instance 'dc_master' of component 'axi_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:936]
INFO: [Synth 8-638] synthesizing module 'axi_master__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'axi_master__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'a4l_master' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:7' bound to instance 'iuc_master' of component 'a4l_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:1247]
INFO: [Synth 8-638] synthesizing module 'a4l_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SMALL_FIFO__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SHIFT_REGISTER__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
	Parameter BW_REGISTER bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SHIFT_REGISTER__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 2 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SMALL_FIFO__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
INFO: [Synth 8-256] done synthesizing module 'a4l_master' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a4l_master' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:7' bound to instance 'duc_master' of component 'a4l_master' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'a4l_master__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'a4l_master__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'memory_interface' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'orca' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/orca.vhd:406]
INFO: [Synth 8-6155] done synthesizing module 'RVC_ORCA' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca/src/rvc_orca.v:18]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COMMON_PERI_GROUP' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_common_peri_group.v:26]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_LOCK bound to: 1 - type: integer 
	Parameter NUM_AUTO_ID bound to: 1 - type: integer 
	Parameter NUM_GLOBAL_TAG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_APB_BUS' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
	Parameter NUM_MODULE bound to: 5 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 14 - type: integer 
	Parameter BW_SEL_INDEX bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_029' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
	Parameter RVX_GPARA_2 bound to: 5 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_029' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_APB_BUS' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_IROM_APB' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_irom_apb.v:24]
	Parameter BW_ADDR bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/arch/rtl/include/irom_contents.vh:4]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_IROM_APB' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_irom_apb.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_080' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_080.v:26]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 101 - type: integer 
	Parameter RVX_GPARA_0 bound to: 101 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_080' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_080.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COMMON_PERI_GROUP' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_common_peri_group.v:26]
INFO: [Synth 8-6157] synthesizing module 'ERVP_TICK_GENERATOR' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_tick_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 10 - type: integer 
	Parameter RESET_NUMBER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 16 - type: integer 
	Parameter LAST_NUMBER bound to: 62499 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_TICK_GENERATOR' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_tick_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_REAL_CLOCK' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_real_clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 64 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_REAL_CLOCK' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/ervp_real_clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_EXTERNAL_PERI_GROUP' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/ervp_external_peri_group.v:25]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_UART bound to: 1 - type: integer 
	Parameter NUM_SPI bound to: 0 - type: integer 
	Parameter NUM_I2C bound to: 0 - type: integer 
	Parameter NUM_GPIO bound to: 0 - type: integer 
	Parameter NUM_AIOIF bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_101' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_101.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_107' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_107.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_035' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_035.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_114' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_114.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_017' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_017.v:22]
	Parameter RVX_GPARA_0 bound to: 7 - type: integer 
	Parameter RVX_GPARA_1 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_017' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_017.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_114' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_114.v:26]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_035' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_035.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_041' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_041.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_002' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:26]
	Parameter RVX_GPARA_0 bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_002' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:26]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_041' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_041.v:26]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_107.v:204]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_107' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_107.v:25]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_101' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_101.v:25]
INFO: [Synth 8-6157] synthesizing module 'ERVP_APB_BUS__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
	Parameter NUM_MODULE bound to: 12 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 11 - type: integer 
	Parameter BW_SEL_INDEX bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_029__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
	Parameter RVX_GPARA_2 bound to: 12 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized3' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized3' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized4' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized4' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_029__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_APB_BUS__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_025' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_025.v:26]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_025' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_025.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_045' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_045.v:25]
	Parameter RVX_GPARA_0 bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 15 - type: integer 
	Parameter RESET_NUMBER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_045' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_045.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_113' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_113.v:27]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_GPIO' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/gpio/src/ervp_gpio.v:25]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_GPIO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_DEBOUNCER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_debouncer.v:23]
	Parameter BW_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_DEBOUNCER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_059' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:25]
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:133]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_059' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_GPIO' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/gpio/src/ervp_gpio.v:25]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_113' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_113.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_EXTERNAL_PERI_GROUP' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/external_peri_group/src/ervp_external_peri_group.v:25]
INFO: [Synth 8-6157] synthesizing module 'ERVP_CORE_PERI_GROUP' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:27]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter PROCESS_ID bound to: 0 - type: integer 
	Parameter NUM_LOCK bound to: 1 - type: integer 
	Parameter NUM_GLOBAL_TAG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_CORE_PERI_GROUP' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:27]
INFO: [Synth 8-6157] synthesizing module 'ERVP_PLATFORM_CONTROLLER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:26]
	Parameter NUM_RESET bound to: 5 - type: integer 
	Parameter NUM_CORE bound to: 1 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter NUM_AUTO_RESET bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_APB_BUS__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
	Parameter NUM_MODULE bound to: 4 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 17 - type: integer 
	Parameter BW_SEL_INDEX bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_029__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized5' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized5' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized6' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized6' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_029__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_029.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_APB_BUS__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_039' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_039.v:28]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_050' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_050.v:26]
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_014' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_014.v:24]
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_014' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_014.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_014__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_014.v:24]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_014__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_014.v:24]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_050' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_050.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_120' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_120.v:26]
	Parameter RVX_GPARA_1 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_120.v:163]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_120' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_120.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_082' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_082.v:25]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_FIFO' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_fifo.v:23]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 63 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 63 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 63 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 63 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized3' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized3' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_FIFO' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_082' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_082.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_055' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_055.v:28]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_055.v:148]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized4' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 16 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized4' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_055.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_055.v:276]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_055' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_055.v:28]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_039' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_039.v:28]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_062' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:27]
	Parameter RVX_GPARA_4 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 5 - type: integer 
	Parameter RVX_GPARA_3 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RESET_BUF' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_fpga/common/src/reset_buf.v:19]
INFO: [Synth 8-6155] done synthesizing module 'RESET_BUF' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_fpga/common/src/reset_buf.v:19]
INFO: [Synth 8-6157] synthesizing module 'RESET_NOT' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_fpga/common/src/reset_not.v:19]
INFO: [Synth 8-6155] done synthesizing module 'RESET_NOT' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_fpga/common/src/reset_not.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:152]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized5' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized5' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:227]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:244]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_062' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_062.v:27]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_047' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_047.v:29]
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_4 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_054' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_054.v:25]
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_128' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_128.v:25]
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 66 - type: integer 
	Parameter RVX_GPARA_2 bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized7' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 66 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized7' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_128' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_128.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_054.v:160]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_054' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_054.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_090' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_090.v:26]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_090' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_090.v:26]
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_047.v:402]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_047' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_047.v:29]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_087' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_087.v:29]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX__parameterized2' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_087' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/rvx_module_087.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_PLATFORM_CONTROLLER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:26]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_DEFAULT_SNIM' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_default_snim.v:28]
	Parameter NODE_ID bound to: 7 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter USE_JTAG_INTERFACE bound to: 1 - type: integer 
	Parameter USE_SW_INTERFACE bound to: 1 - type: integer 
	Parameter NOC_CONTROLLER_BASEADDR bound to: -1073741824 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_06' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_06.v:33]
	Parameter MUNOC_GPARA_01 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_21' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_21.v:31]
	Parameter MUNOC_GPARA_3 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_34' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_34.v:29]
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_34.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_34.v:177]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_34' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_34.v:29]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_46' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_46.v:25]
	Parameter MUNOC_GPARA_1 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_ASYNCH_FIFO' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized3' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized3' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ASYNCH_FIFO' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_46' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_46.v:25]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_46__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_46.v:25]
	Parameter MUNOC_GPARA_1 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_ASYNCH_FIFO__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized4' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized4' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ASYNCH_FIFO__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_46__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_46.v:25]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_21' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_21.v:31]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_35' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:32]
	Parameter MUNOC_GPARA_3 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_40' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_40.v:31]
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_40.v:149]
INFO: [Synth 8-6157] synthesizing module 'ERVP_BARREL_SHIFTER' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
	Parameter BW_DATA bound to: 11 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_024' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_024__parameterized0' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_024__parameterized1' [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_BARREL_SHIFTER' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
	Parameter RVX_GPARA_1 bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter SIGNED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_086' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_086.v:24]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024__parameterized2' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024__parameterized3' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_024__parameterized4' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/etc/rvx_module_024.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_BARREL_SHIFTER__parameterized0' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 1 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_BARREL_SHIFTER__parameterized1' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_40' (0#1) [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_40.v:31]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:240]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 4 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_29.v:379]
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 4 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 15 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 15 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 8 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 18 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 18 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_27.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_27.v:166]
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:260]
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter BW_AXI_TID bound to: 6 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 6 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter NUM_CANDIDATE bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 42 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_REGISTER bound to: 3 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 3 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 42 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 7 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/amba/rvx_module_061.v:106]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 6 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 6 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 82 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 35 - type: integer 
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 4 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 4 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 4 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 2 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 36 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 36 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/lpi/rvx_module_111.v:145]
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter NOC_CONTROLLER_BASEADDR bound to: -1073741824 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_07.v:164]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_07.v:248]
	Parameter NAME bound to: i_main_core_inst - type: string 
	Parameter NODE_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:352]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_REGISTER bound to: 4 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 4 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:430]
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 34 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 34 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 40 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 40 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 4 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 5 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 4 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 82 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 35 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/lpi/rvx_module_111.v:145]
	Parameter MUNOC_GPARA_0 bound to: 49 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 49 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 37 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:256]
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:323]
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:353]
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_43.v:138]
	Parameter NAME bound to: i_main_core_data - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 4 - type: integer 
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 4'b1111 
	Parameter MUNOC_GPARA_6 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 4'b1111 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:352]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:430]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:529]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:560]
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:323]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:353]
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_43.v:138]
	Parameter NAME bound to: platform_controller_master - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 41 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 41 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 41 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 33 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_39.v:353]
	Parameter BW_COUNTER bound to: 8 - type: integer 
	Parameter COUNT_AMOUNT bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:323]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_02.v:353]
	Parameter MUNOC_GPARA_1 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 57 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter BW_REGISTER bound to: 6 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 57 - type: integer 
	Parameter NUM_DATA bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 35 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_43.v:138]
	Parameter NAME bound to: i_system_sram_no_name - type: string 
	Parameter NODE_ID bound to: 3 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_SLAVE_TID bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter BW_DATA bound to: 8 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 8 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 18 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 18 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_25.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_25.v:163]
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter NAME bound to: common_peri_group_no_name - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 55 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_25.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_25.v:163]
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 6 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter MUNOC_GPARA_2 bound to: common_peri_group_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 8 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter NAME bound to: external_peri_group_no_name - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter MUNOC_GPARA_2 bound to: external_peri_group_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter NAME bound to: platform_controller_no_name - type: string 
	Parameter NODE_ID bound to: 4 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter MUNOC_GPARA_2 bound to: platform_controller_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 6 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 55 - type: integer 
	Parameter BW_BNI_PHIT bound to: 35 - type: integer 
	Parameter NUM_MASTER bound to: 3 - type: integer 
	Parameter NUM_SLAVE bound to: 5 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_PHIT bound to: 55 - type: integer 
	Parameter NUM_INPUT bound to: 3 - type: integer 
	Parameter NUM_OUTPUT bound to: 5 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 5 - type: integer 
	Parameter RVX_GPARA_1 bound to: 57 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_NODE_ID bound to: 3 - type: integer 
	Parameter NUM_OUTPUT bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/arch/rtl/include/munoc_routing_info.vh:5]
INFO: [Common 17-14] Message 'Synth 8-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 55 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 58 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_PHIT bound to: 35 - type: integer 
	Parameter NUM_INPUT bound to: 5 - type: integer 
	Parameter NUM_OUTPUT bound to: 3 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 37 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_NODE_ID bound to: 2 - type: integer 
	Parameter NUM_OUTPUT bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 35 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 5 - type: integer 
	Parameter BW_DATA bound to: 38 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter BW_INDEX bound to: 15 - type: integer 
	Parameter USE_SINGLE_INDEX bound to: 1 - type: integer 
	Parameter USE_SUBWORD_ENABLE bound to: 1 - type: integer 
	Parameter BW_SUBWORD bound to: 8 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 6 - type: integer 
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter CELL_SIZE bound to: 131072 - type: integer 
	Parameter CELL_WIDTH bound to: 32 - type: integer 
	Parameter NUM_CELL bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_4 bound to: 0 - type: integer 
	Parameter RVX_GPARA_5 bound to: 15 - type: integer 
	Parameter RVX_GPARA_6 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter BW_CELL_INDEX bound to: 15 - type: integer 
	Parameter CELL_WIDTH bound to: 32 - type: integer 
	Parameter NUM_CELL bound to: 1 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 0 - type: integer 
	Parameter RVX_GPARA_2 bound to: 15 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_5 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 6 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_4 bound to: 0 - type: integer 
	Parameter RVX_GPARA_5 bound to: 15 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.out3_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.read_during_write3_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/register_file.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element from_stage1_incomplete_instruction_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/decode.vhd:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_gen.default_mul_gen.mul_dest_reg' and it is trimmed from '66' to '64' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/alu.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element amr_base_write_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:580]
WARNING: [Synth 8-6014] Unused sequential element amr_last_write_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:581]
WARNING: [Synth 8-3848] Net mscratch in module/entity sys_call does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:118]
WARNING: [Synth 8-3848] Net mtval in module/entity sys_call does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/sys_call.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-3848] Net iaux_oimm_readdata in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:429]
WARNING: [Synth 8-3848] Net iaux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:430]
WARNING: [Synth 8-3848] Net iaux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:431]
WARNING: [Synth 8-3848] Net daux_oimm_readdata in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:438]
WARNING: [Synth 8-3848] Net daux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:439]
WARNING: [Synth 8-3848] Net daux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:440]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[127] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[126] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[125] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[124] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[123] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[122] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[121] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[120] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[119] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[118] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[117] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[116] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[115] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[114] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[113] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[112] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[111] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[110] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[109] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[108] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[107] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[106] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[105] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[104] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[103] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[102] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[101] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[100] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[99] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[98] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[97] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[96] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[95] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[94] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[93] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[92] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[91] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[90] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[89] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[88] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[87] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[86] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[85] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[84] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[83] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[82] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[81] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[80] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[79] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[78] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[77] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[76] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[75] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[74] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[73] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[72] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[71] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[70] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[69] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[68] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[67] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[66] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[65] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[64] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[63] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[62] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[61] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[60] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[59] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[58] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[57] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[56] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[55] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[54] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[53] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[52] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[51] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[50] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[49] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[48] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[47] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[46] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[45] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[44] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[43] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[42] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[41] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[40] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[39] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[38] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[37] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[36] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[35] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[34] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[33] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[32] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[31] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[30] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[29] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_14_reg[28] in module RVX_MODULE_002 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_002.v:85]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_02_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/uart/src/rvx_module_041.v:119]
WARNING: [Synth 8-3848] Net delay_notice in module/entity ERVP_CORE_PERI_GROUP does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:98]
WARNING: [Synth 8-3848] Net rvx_signal_09[3] in module/entity ERVP_PLATFORM_CONTROLLER does not have driver. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_1_reg' and it is trimmed from '3' to '2' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_61_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:347]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_28_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:348]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_48_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:425]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_19_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:426]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_13_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3848] Net spi_flash_sclk in module/entity TEST_PRJ_MJ2_FPGA does not have driver. [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/src/test_prj_mj2_fpga.v:70]
WARNING: [Synth 8-7129] Port select[0] in module ERVP_MUX__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_18 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_01 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_09 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_14 in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[87] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[86] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[85] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[84] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[83] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[82] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[80] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[79] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[78] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[77] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[76] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[75] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[74] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[73] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[72] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[71] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[70] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[69] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[68] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[31] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[30] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[29] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[28] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[27] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[26] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[25] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[24] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[23] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[22] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[21] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[20] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[19] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[18] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[17] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[1] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_05[0] in module RVX_MODULE_042 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_00[1] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_01 in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[40] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[39] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[38] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[37] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[36] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_08[35] in module RVX_MODULE_038 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_16 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_14 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_07 in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_06[1] in module RVX_MODULE_048 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[5] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[4] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[3] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[2] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[1] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_30[0] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_27[1] in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_44 in module RVX_MODULE_076 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstnn in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[14] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[14] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port external_rstnn in module TEST_PRJ_MJ2_CLOCK_PLL_0_00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[187] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[186] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[185] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[184] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[183] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3119.785 ; gain = 187.004 ; free physical = 24725 ; free virtual = 28986
Synthesis current peak Physical Memory [PSS] (MB): peak = 2404.555; parent = 2150.727; children = 253.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4096.637; parent = 3119.789; children = 976.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3131.660 ; gain = 198.879 ; free physical = 24705 ; free virtual = 29006
Synthesis current peak Physical Memory [PSS] (MB): peak = 2404.559; parent = 2150.730; children = 253.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4108.512; parent = 3131.664; children = 976.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3131.660 ; gain = 198.879 ; free physical = 24697 ; free virtual = 29006
Synthesis current peak Physical Memory [PSS] (MB): peak = 2404.559; parent = 2150.730; children = 253.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4108.512; parent = 3131.664; children = 976.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3131.660 ; gain = 0.000 ; free physical = 24769 ; free virtual = 29006
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0/xilinx_clock_pll_0_in_context.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0'
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0/xilinx_clock_pll_0_in_context.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0'
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_scs'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq0'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq1'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[2]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[3]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:26]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/pjtag.xdc]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/pjtag.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/pjtag.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/uart_printf.xdc]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/uart_printf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/uart_printf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc]
WARNING: [Constraints 18-619] A clock with name 'external_clk_0' already exists, overwriting the previous clock with the same name. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc:33]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[1]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:22]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_list[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc:18]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/xdc/config.xdc]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/xdc/config.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 24604 ; free virtual = 28922
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 24588 ; free virtual = 28922
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3251.410 ; gain = 318.629 ; free physical = 24896 ; free virtual = 29142
Synthesis current peak Physical Memory [PSS] (MB): peak = 2422.840; parent = 2169.012; children = 253.851
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4196.246; parent = 3219.398; children = 976.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3251.410 ; gain = 318.629 ; free physical = 24868 ; free virtual = 29138
Synthesis current peak Physical Memory [PSS] (MB): peak = 2422.840; parent = 2169.012; children = 253.906
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4208.168; parent = 3223.316; children = 984.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for external_clk_0_pair. (constraint file  /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0/xilinx_clock_pll_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for external_clk_0_pair. (constraint file  /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0/xilinx_clock_pll_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for external_clk_0. (constraint file  /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0/xilinx_clock_pll_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for external_clk_0. (constraint file  /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0/xilinx_clock_pll_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for i_platform/i_pll0/i_xilinx_clock_pll_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3251.410 ; gain = 318.629 ; free physical = 24860 ; free virtual = 29138
Synthesis current peak Physical Memory [PSS] (MB): peak = 2422.840; parent = 2169.012; children = 265.247
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4398.258; parent = 3223.316; children = 1174.941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'cache_controller'
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'cache_controller__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_port_09_reg' in module 'RVX_MODULE_035'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_port_13_reg' in module 'RVX_MODULE_041'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_8_reg' in module 'RVX_MODULE_059'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_07_reg' in module 'RVX_MODULE_050'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_26_reg' in module 'RVX_MODULE_082'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_08_reg' in module 'RVX_MODULE_055'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_02_reg' in module 'RVX_MODULE_062'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_06_reg' in module 'RVX_MODULE_128'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_10_reg' in module 'RVX_MODULE_054'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_45_reg' in module 'RVX_MODULE_047'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_15_reg' in module 'MUNOC_MODULE_40'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_04_reg' in module 'MUNOC_MODULE_29'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_5_reg' in module 'RVX_MODULE_111'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_07'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_5_reg' in module 'RVX_MODULE_111__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_27_reg' in module 'MUNOC_MODULE_43'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_61_reg' in module 'MUNOC_MODULE_20__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_48_reg' in module 'MUNOC_MODULE_20__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_27_reg' in module 'MUNOC_MODULE_43__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_27_reg' in module 'MUNOC_MODULE_43__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                dividing |                              010 |                               01
                    done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              walk_cache |                               00 |                               00
                    idle |                               01 |                               01
            cache_missed |                               10 |                               10
            wait_for_hit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'cache_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              walk_cache |                               00 |                               00
                    idle |                               01 |                               01
            cache_missed |                               10 |                               10
            wait_for_hit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'cache_controller__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_GPARA_1 |                              000 |                              000
             RVX_GPARA_0 |                              001 |                              101
             RVX_GPARA_4 |                              010 |                              001
             RVX_GPARA_5 |                              011 |                              010
             RVX_GPARA_3 |                              100 |                              011
             RVX_GPARA_2 |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_port_09_reg' using encoding 'sequential' in module 'RVX_MODULE_035'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            RVX_GPARA_09 |                             0000 |                             0000
            RVX_GPARA_10 |                             0001 |                             0001
            RVX_GPARA_08 |                             0010 |                             0110
            RVX_GPARA_05 |                             0011 |                             0010
            RVX_GPARA_02 |                             0100 |                             0111
            RVX_GPARA_04 |                             0101 |                             0011
            RVX_GPARA_03 |                             0110 |                             1000
            RVX_GPARA_00 |                             0111 |                             0101
            RVX_GPARA_06 |                             1000 |                             1001
            RVX_GPARA_01 |                             1001 |                             0100
            RVX_GPARA_07 |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_port_13_reg' using encoding 'sequential' in module 'RVX_MODULE_041'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_1 |                               00 |                               00
             RVX_LPARA_0 |                               01 |                               01
             RVX_LPARA_4 |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_8_reg' using encoding 'sequential' in module 'RVX_MODULE_059'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                 0001000000000000 |                             0000
                 iSTATE6 |                 0000100000000000 |                             0001
                 iSTATE2 |                 0000000000100000 |                             0010
                 iSTATE9 |                 0000000001000000 |                             1001
                 iSTATE5 |                 0000010000000000 |                             1010
                 iSTATE4 |                 0000001000000000 |                             1011
                 iSTATE3 |                 0000000010000000 |                             1100
                 iSTATE1 |                 0000000000001000 |                             1101
                iSTATE13 |                 0000000000010000 |                             1110
                iSTATE12 |                 0000000100000000 |                             1111
                 iSTATE0 |                 0000000000000001 |                             0011
                  iSTATE |                 0000000000000100 |                             0100
                iSTATE14 |                 0000000000000010 |                             0101
                iSTATE10 |                 1000000000000000 |                             0110
                 iSTATE8 |                 0010000000000000 |                             0111
                iSTATE11 |                 0100000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_07_reg' using encoding 'one-hot' in module 'RVX_MODULE_050'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_26_reg' using encoding 'sequential' in module 'RVX_MODULE_082'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                             0000
                 iSTATE1 |                             1000 |                             0001
                 iSTATE0 |                             0111 |                             0010
                 iSTATE5 |                             0100 |                             0110
                 iSTATE4 |                             0011 |                             0111
                  iSTATE |                             0110 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE6 |                             0010 |                             1000
                 iSTATE3 |                             0000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_08_reg' using encoding 'sequential' in module 'RVX_MODULE_055'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_02_reg' using encoding 'one-hot' in module 'RVX_MODULE_062'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_4 |                             0001 |                               00
             RVX_LPARA_2 |                             0010 |                               01
             RVX_LPARA_0 |                             0100 |                               10
             RVX_LPARA_3 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_06_reg' using encoding 'one-hot' in module 'RVX_MODULE_128'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_3 |                              001 |                               00
             RVX_LPARA_1 |                              010 |                               10
             RVX_LPARA_4 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_10_reg' using encoding 'one-hot' in module 'RVX_MODULE_054'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_45_reg' using encoding 'one-hot' in module 'RVX_MODULE_047'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                                0 |                               00
           MUNOC_LPARA_1 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_15_reg' using encoding 'sequential' in module 'MUNOC_MODULE_40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               10
                 iSTATE0 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_04_reg' using encoding 'sequential' in module 'MUNOC_MODULE_29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_2 |                              001 |                               00
             RVX_LPARA_3 |                              010 |                               01
             RVX_LPARA_0 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_5_reg' using encoding 'one-hot' in module 'RVX_MODULE_111'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE1 |                            00010 |                              001
                 iSTATE3 |                            00100 |                              010
                 iSTATE0 |                            01000 |                              011
                 iSTATE2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_07'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_2 |                              001 |                               00
             RVX_LPARA_3 |                              010 |                               01
             RVX_LPARA_0 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_5_reg' using encoding 'one-hot' in module 'RVX_MODULE_111__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_27_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE2 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_48_reg' using encoding 'sequential' in module 'MUNOC_MODULE_20__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_61_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_20__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_27_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_43__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_27_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_43__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3251.410 ; gain = 318.629 ; free physical = 22470 ; free virtual = 26729
Synthesis current peak Physical Memory [PSS] (MB): peak = 4782.902; parent = 2169.012; children = 2844.005
Synthesis current peak Virtual Memory [VSS] (MB): peak = 10403.090; parent = 3223.316; children = 7183.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 22    
	   2 Input   16 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 17    
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 5     
	   3 Input    4 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 34    
	   3 Input    3 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 25    
	   2 Input    2 Bit       Adders := 35    
	   2 Input    1 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 15    
	   2 Input      2 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 8     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	               66 Bit    Registers := 4     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               57 Bit    Registers := 9     
	               55 Bit    Registers := 52    
	               49 Bit    Registers := 20    
	               42 Bit    Registers := 15    
	               41 Bit    Registers := 2     
	               40 Bit    Registers := 6     
	               37 Bit    Registers := 33    
	               36 Bit    Registers := 21    
	               35 Bit    Registers := 30    
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 278   
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 12    
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 10    
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 22    
	                8 Bit    Registers := 72    
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 45    
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 139   
	                3 Bit    Registers := 230   
	                2 Bit    Registers := 202   
	                1 Bit    Registers := 333   
+---Multipliers : 
	              33x33  Multipliers := 1     
+---RAMs : 
	            1024K Bit	(32768 X 32 bit)          RAMs := 1     
+---Muxes : 
	   8 Input  128 Bit        Muxes := 5     
	   2 Input   66 Bit        Muxes := 6     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   58 Bit        Muxes := 15    
	   2 Input   57 Bit        Muxes := 6     
	   2 Input   55 Bit        Muxes := 46    
	   4 Input   55 Bit        Muxes := 3     
	   2 Input   49 Bit        Muxes := 20    
	   2 Input   42 Bit        Muxes := 15    
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 6     
	   2 Input   38 Bit        Muxes := 15    
	   2 Input   37 Bit        Muxes := 28    
	   2 Input   36 Bit        Muxes := 21    
	   2 Input   35 Bit        Muxes := 35    
	   4 Input   35 Bit        Muxes := 5     
	   2 Input   34 Bit        Muxes := 4     
	   2 Input   33 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 329   
	   4 Input   32 Bit        Muxes := 6     
	   9 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 4     
	   7 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 7     
	   6 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 12    
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 57    
	   2 Input   15 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 49    
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 26    
	   2 Input    8 Bit        Muxes := 120   
	   3 Input    8 Bit        Muxes := 7     
	   8 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 26    
	  11 Input    8 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 15    
	   9 Input    7 Bit        Muxes := 5     
	   6 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 37    
	   3 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	   6 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 155   
	   4 Input    4 Bit        Muxes := 10    
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	  31 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 13    
	   2 Input    3 Bit        Muxes := 166   
	   5 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 3     
	  11 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 13    
	   2 Input    2 Bit        Muxes := 301   
	   3 Input    2 Bit        Muxes := 8     
	   6 Input    2 Bit        Muxes := 9     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1658  
	  16 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 273   
	   9 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 63    
	  19 Input    1 Bit        Muxes := 21    
	   7 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 14    
	  11 Input    1 Bit        Muxes := 11    
	  10 Input    1 Bit        Muxes := 10    
	  14 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_dest0, operation Mode is: A2*B2.
DSP Report: register mul_gen.mul_a_reg is absorbed into DSP mul_dest0.
DSP Report: register mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: operator mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: operator mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: Generating DSP mul_gen.default_mul_gen.mul_dest_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_gen.mul_b_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: register mul_gen.mul_a_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: register mul_gen.default_mul_gen.mul_dest_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: operator mul_dest0 is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: operator mul_dest0 is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: Generating DSP mul_dest0, operation Mode is: A2*B2.
DSP Report: register mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: register mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: operator mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: operator mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: Generating DSP mul_gen.default_mul_gen.mul_dest_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_gen.mul_b_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: register mul_gen.default_mul_gen.mul_dest_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: register mul_gen.default_mul_gen.mul_dest_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: operator mul_dest0 is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: operator mul_dest0 is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
WARNING: [Synth 8-6841] Block RAM (i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
WARNING: [Synth 8-3332] Sequential element (i_rvx_instance_3/FSM_onehot_rvx_signal_45_reg[2]) is unused and will be removed from module ERVP_PLATFORM_CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_7/i_munoc_instance_0/FSM_sequential_munoc_signal_04_reg[0]) is unused and will be removed from module MUNOC_MODULE_06.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_0/i_munoc_instance_0/FSM_sequential_munoc_signal_04_reg[0]) is unused and will be removed from module MUNOC_MODULE_36.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[2]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[1]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[0]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_0/i_munoc_instance_0/FSM_sequential_munoc_signal_04_reg[0]) is unused and will be removed from module MUNOC_MODULE_36__parameterized2.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[47]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[46]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[45]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[44]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[43]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[42]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[41]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[40]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[39]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[38]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[37]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[36]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[35]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[34]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[33]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[32]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[31]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[30]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[29]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[28]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[27]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[26]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[25]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[24]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[23]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[22]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[21]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[20]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[19]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[18]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[17]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[47]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[46]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[45]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[44]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[43]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[42]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[41]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[40]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[39]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[38]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[37]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[36]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[35]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[34]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[33]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[32]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[31]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[30]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[29]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[28]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[27]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[26]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[25]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[24]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[23]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[22]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[21]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[20]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[19]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[18]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[17]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_0/FSM_sequential_munoc_signal_04_reg[0]) is unused and will be removed from module MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_0/FSM_sequential_munoc_signal_04_reg[0]) is unused and will be removed from module MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_12/FSM_onehot_munoc_port_27_reg[1]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[2]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[1]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[0]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:24 . Memory (MB): peak = 3403.465 ; gain = 470.684 ; free physical = 18712 ; free virtual = 23011
Synthesis current peak Physical Memory [PSS] (MB): peak = 8828.178; parent = 2402.415; children = 6425.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14314.387; parent = 3403.469; children = 10910.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------+---------------------------+---------------+----------------+
|Module Name            | RTL Object                | Depth x Width | Implemented As | 
+-----------------------+---------------------------+---------------+----------------+
|ERVP_IROM_APB          | rom_data                  | 256x31        | LUT            | 
|ERVP_COMMON_PERI_GROUP | i_rvx_instance_1/rom_data | 256x31        | LUT            | 
+-----------------------+---------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|TEST_PRJ_MJ2_FPGA | i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name                  | RTL Object                                                                                                                 | Inference | Size (Depth x Width) | Primitives  | 
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------+
|i_rtli_3/external_peri_group | i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M x 6  | 
|i_rtli_3/external_peri_group | i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M x 6  | 
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|arithmetic_unit | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|arithmetic_unit | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|arithmetic_unit | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|arithmetic_unit | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'external_clk_0'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:29 . Memory (MB): peak = 3403.465 ; gain = 470.684 ; free physical = 18611 ; free virtual = 22927
Synthesis current peak Physical Memory [PSS] (MB): peak = 8828.178; parent = 2402.415; children = 6425.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14314.387; parent = 3403.469; children = 10910.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:38 . Memory (MB): peak = 3403.465 ; gain = 470.684 ; free physical = 18555 ; free virtual = 22861
Synthesis current peak Physical Memory [PSS] (MB): peak = 8828.178; parent = 2402.415; children = 6425.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14314.387; parent = 3403.469; children = 10910.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|TEST_PRJ_MJ2_FPGA | i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name                  | RTL Object                                                                                                                 | Inference | Size (Depth x Width) | Primitives  | 
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------+
|i_rtli_3/external_peri_group | i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M x 6  | 
|i_rtli_3/external_peri_group | i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M x 6  | 
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:29 ; elapsed = 00:02:46 . Memory (MB): peak = 3403.465 ; gain = 470.684 ; free physical = 18585 ; free virtual = 22907
Synthesis current peak Physical Memory [PSS] (MB): peak = 8828.178; parent = 2402.415; children = 6425.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14314.387; parent = 3403.469; children = 10910.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:32 ; elapsed = 00:02:49 . Memory (MB): peak = 3403.465 ; gain = 470.684 ; free physical = 18611 ; free virtual = 22917
Synthesis current peak Physical Memory [PSS] (MB): peak = 8828.178; parent = 2402.415; children = 6425.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14314.387; parent = 3403.469; children = 10910.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:32 ; elapsed = 00:02:49 . Memory (MB): peak = 3403.465 ; gain = 470.684 ; free physical = 18576 ; free virtual = 22922
Synthesis current peak Physical Memory [PSS] (MB): peak = 8828.178; parent = 2402.415; children = 6425.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14314.387; parent = 3403.469; children = 10910.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:02:52 . Memory (MB): peak = 3403.465 ; gain = 470.684 ; free physical = 18617 ; free virtual = 22931
Synthesis current peak Physical Memory [PSS] (MB): peak = 8828.178; parent = 2402.415; children = 6425.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14314.387; parent = 3403.469; children = 10910.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:02:53 . Memory (MB): peak = 3403.465 ; gain = 470.684 ; free physical = 18585 ; free virtual = 22931
Synthesis current peak Physical Memory [PSS] (MB): peak = 8828.178; parent = 2402.415; children = 6425.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14314.387; parent = 3403.469; children = 10910.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:36 ; elapsed = 00:02:53 . Memory (MB): peak = 3403.465 ; gain = 470.684 ; free physical = 18550 ; free virtual = 22936
Synthesis current peak Physical Memory [PSS] (MB): peak = 8828.178; parent = 2402.415; children = 6425.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14314.387; parent = 3403.469; children = 10910.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:36 ; elapsed = 00:02:54 . Memory (MB): peak = 3403.465 ; gain = 470.684 ; free physical = 18518 ; free virtual = 22936
Synthesis current peak Physical Memory [PSS] (MB): peak = 8828.178; parent = 2402.415; children = 6425.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14314.387; parent = 3403.469; children = 10910.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|arithmetic_unit | A'*B'             | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|arithmetic_unit | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|arithmetic_unit | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|arithmetic_unit | (PCIN>>17+A*B')'  | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |xilinx_clock_pll_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |xilinx_clock_pll_0_bbox |     1|
|2     |BUFG                    |     1|
|3     |CARRY4                  |   235|
|4     |DSP48E1                 |     4|
|6     |LUT1                    |   118|
|7     |LUT2                    |   747|
|8     |LUT3                    |   963|
|9     |LUT4                    |  1792|
|10    |LUT5                    |  2017|
|11    |LUT6                    |  5213|
|12    |MUXF7                   |   862|
|13    |MUXF8                   |   280|
|14    |RAM64M                  |    12|
|15    |RAMB36E1                |    32|
|16    |STARTUPE2               |     1|
|17    |FDCE                    | 13649|
|18    |FDPE                    |   286|
|19    |FDRE                    |   737|
|20    |FDSE                    |     5|
|21    |IBUF                    |     6|
|22    |OBUF                    |     2|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:36 ; elapsed = 00:02:54 . Memory (MB): peak = 3403.465 ; gain = 470.684 ; free physical = 18477 ; free virtual = 22935
Synthesis current peak Physical Memory [PSS] (MB): peak = 8828.178; parent = 2402.415; children = 6425.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 14314.387; parent = 3403.469; children = 10910.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:33 ; elapsed = 00:02:55 . Memory (MB): peak = 3407.375 ; gain = 354.844 ; free physical = 24783 ; free virtual = 29089
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:02:59 . Memory (MB): peak = 3407.375 ; gain = 474.594 ; free physical = 24775 ; free virtual = 29089
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.dcp' for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3407.375 ; gain = 0.000 ; free physical = 24740 ; free virtual = 29079
INFO: [Netlist 29-17] Analyzing 1428 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0_board.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0_board.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Parsing XDC File [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc:57]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_scs'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq0'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq1'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[2]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[3]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/pjtag.xdc]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/pjtag.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/uart_printf.xdc]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/uart_printf.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc]
WARNING: [Constraints 18-619] A clock with name 'external_clk_0' already exists, overwriting the previous clock with the same name. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc:31]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'boot_mode[1]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_list[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc]
Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/xdc/config.xdc]
Finished Parsing XDC File [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/xdc/config.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3651.480 ; gain = 0.000 ; free physical = 24260 ; free virtual = 28647
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 12 instances

Synth Design complete, checksum: 2fd850aa
INFO: [Common 17-83] Releasing license: Synthesis
516 Infos, 355 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:48 ; elapsed = 00:03:07 . Memory (MB): peak = 3651.480 ; gain = 726.703 ; free physical = 24462 ; free virtual = 28865
## touch ${IMP_RESULT_DIR}/syn_top
INFO: [Timing 38-35] Done setting XDC timing constraints.
## set clock_list [all_clocks]
## puts [format "\[INFO\] clock list: %s" $clock_list]
[INFO] clock list: external_clk_0 clkfbout_xilinx_clock_pll_0 clk_50000000_xilinx_clock_pll_0 pjtag_rclk
## foreach clock_a $clock_list {
## 	foreach clock_b $clock_list {
## 		if {$clock_a!=$clock_b} {
## 			set_false_path -from [get_clocks $clock_a] -to [get_clocks $clock_b]
## 		}
## 	}
## }
## touch ${IMP_RESULT_DIR}/set_cdc
## if {[file exist ${MANUAL_PNR_IMPDIR_FILE}]} {
## 	puts "\[INFO\] Place and route using manual options from imp dir"
## 	source ${MANUAL_PNR_IMPDIR_FILE}
## } elseif {[file exist ${MANUAL_PNR_USER_FILE}]} {
## 	puts "\[INFO\] Place and route using manual options from user dir"
## 	source ${MANUAL_PNR_USER_FILE}
## } else {
## 	puts "\[INFO\] Place and route quickly"
## 	if [string equal ${OPT_DESIGN_OPTION} {}] {
## 		opt_design
## 	} else {
## 		eval [concat {opt_design} ${OPT_DESIGN_OPTION}]
## 	}
## 	if [string equal ${PLACE_DESIGN_OPTION} {}] {
## 		place_design
## 	} else {
## 		eval [concat {place_design} ${PLACE_DESIGN_OPTION}]
## 	}
## 	if [string equal ${ROUTE_DESIGN_OPTION} {}] {
## 		route_design
## 	} else {
## 		eval [concat {route_design} ${ROUTE_DESIGN_OPTION}]
## 	}
## 	touch ${IMP_RESULT_DIR}/route_top
## }
[INFO] Place and route quickly
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3715.512 ; gain = 64.031 ; free physical = 24442 ; free virtual = 28861

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 187f74ef1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3715.512 ; gain = 0.000 ; free physical = 24470 ; free virtual = 28857

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/default_slave/i_munoc_instance_1/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/munoc_signal_01_i_1 into driver instance i_platform/i_rtl/default_slave/i_munoc_instance_1/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/FSM_sequential_munoc_port_15_i_2, which resulted in an inversion of 52 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_088_i_1 into driver instance i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_077_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_057_i_1 into driver instance i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_00/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_099_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/program_counter[1]_i_2 into driver instance i_platform/i_rtl/i_main_core/i_orca/core/X/syscall/instruction_fifo_usedw[0]_i_3, which resulted in an inversion of 37 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_02/value[5]_i_1__10 into driver instance i_platform/i_rtl/i_mnim_platform_controller_master/i_munoc_instance_02/value[5]_i_4__3, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/i_snim_common_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_19[3]_i_1__1 into driver instance i_platform/i_rtl/i_snim_common_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/value[7]_i_3__1, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/i_snim_external_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_19[3]_i_1__2 into driver instance i_platform/i_rtl/i_snim_external_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/value[7]_i_3__2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/i_snim_external_peri_group_no_name/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_084_i_1 into driver instance i_platform/i_rtl/i_snim_external_peri_group_no_name/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_001_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/i_snim_i_system_sram_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_1/munoc_signal_01_i_1__3 into driver instance i_platform/i_rtl/i_snim_i_system_sram_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_1/FSM_sequential_munoc_port_15_i_2__1, which resulted in an inversion of 35 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_0/munoc_signal_18[7]_i_1__0 into driver instance i_platform/i_rtl/i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_0/value[1]_i_2__5, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_1/munoc_signal_01_i_1__0 into driver instance i_platform/i_rtl/i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_0/i_rvx_instance_1/FSM_sequential_munoc_port_15_i_2__0, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/platform_controller/i_rvx_instance_1/FSM_sequential_rvx_port_09[2]_i_2 into driver instance i_platform/i_rtl/platform_controller/i_rvx_instance_1/FSM_sequential_rvx_port_09[2]_i_5, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/platform_controller/i_rvx_instance_1/instruction_fifo_usedw[0]_i_2 into driver instance i_platform/i_rtl/platform_controller/i_rvx_instance_1/instruction_fifo_usedw[0]_i_4, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_0/value[5]_i_1__4 into driver instance i_platform/i_rtl/platform_controller/i_rvx_instance_4/i_rvx_instance_0/value[5]_i_3__3, which resulted in an inversion of 72 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16432d939

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3715.512 ; gain = 0.000 ; free physical = 24318 ; free virtual = 28681
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dbf9a5f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3715.512 ; gain = 0.000 ; free physical = 24294 ; free virtual = 28681
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17d94b497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3715.512 ; gain = 0.000 ; free physical = 24294 ; free virtual = 28689
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17d94b497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3715.512 ; gain = 0.000 ; free physical = 24278 ; free virtual = 28689
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17d94b497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3715.512 ; gain = 0.000 ; free physical = 24255 ; free virtual = 28690
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17d94b497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3715.512 ; gain = 0.000 ; free physical = 24239 ; free virtual = 28690
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              15  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3715.512 ; gain = 0.000 ; free physical = 24215 ; free virtual = 28690
Ending Logic Optimization Task | Checksum: 1291b0b99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3715.512 ; gain = 0.000 ; free physical = 24215 ; free virtual = 28690

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for i_STARTUPE2
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1291b0b99

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24447 ; free virtual = 28815
Ending Power Optimization Task | Checksum: 1291b0b99

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3873.496 ; gain = 157.984 ; free physical = 24431 ; free virtual = 28815

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1291b0b99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24431 ; free virtual = 28815

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24423 ; free virtual = 28815
Ending Netlist Obfuscation Task | Checksum: 1291b0b99

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24423 ; free virtual = 28815
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3873.496 ; gain = 222.016 ; free physical = 24415 ; free virtual = 28815
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24355 ; free virtual = 28809
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b445363c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24355 ; free virtual = 28811
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24355 ; free virtual = 28811

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pjtag_rtck_IBUF_inst (IBUF.O) is locked to IOB_X0Y63
	pjtag_rtck_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad04fc87

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24434 ; free virtual = 28821

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 191127be8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24508 ; free virtual = 28840

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 191127be8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24481 ; free virtual = 28837
Phase 1 Placer Initialization | Checksum: 191127be8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24465 ; free virtual = 28837

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f0a2036c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24437 ; free virtual = 28835

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14e53ab7a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24449 ; free virtual = 28838

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14e53ab7a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24433 ; free virtual = 28838

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1932a23e8

Time (s): cpu = 00:01:24 ; elapsed = 00:00:22 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24461 ; free virtual = 28803

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 218 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 90 nets or LUTs. Breaked 0 LUT, combined 90 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24380 ; free virtual = 28804

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             90  |                    90  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             90  |                    90  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: fdb501e3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24407 ; free virtual = 28807
Phase 2.4 Global Placement Core | Checksum: 182e7f82d

Time (s): cpu = 00:01:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24390 ; free virtual = 28806
Phase 2 Global Placement | Checksum: 182e7f82d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:24 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24382 ; free virtual = 28814

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15b7370cc

Time (s): cpu = 00:01:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24430 ; free virtual = 28822

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 145cd1eec

Time (s): cpu = 00:01:39 ; elapsed = 00:00:27 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24487 ; free virtual = 28832

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 183eed6c5

Time (s): cpu = 00:01:40 ; elapsed = 00:00:27 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24463 ; free virtual = 28832

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11912c284

Time (s): cpu = 00:01:40 ; elapsed = 00:00:27 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24447 ; free virtual = 28831

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1323f9d88

Time (s): cpu = 00:01:50 ; elapsed = 00:00:34 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24456 ; free virtual = 28794

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19d2babb0

Time (s): cpu = 00:01:50 ; elapsed = 00:00:34 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24440 ; free virtual = 28794

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 108c28e60

Time (s): cpu = 00:01:50 ; elapsed = 00:00:35 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24418 ; free virtual = 28796
Phase 3 Detail Placement | Checksum: 108c28e60

Time (s): cpu = 00:01:50 ; elapsed = 00:00:35 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24402 ; free virtual = 28796

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 186a5c11e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.532 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17351b503

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24418 ; free virtual = 28796
INFO: [Place 46-33] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_04_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_18_reg[1]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_18_reg[4]_3, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_00_reg[1]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_00_reg[3]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 5, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1678dbdc0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24371 ; free virtual = 28789
Phase 4.1.1.1 BUFG Insertion | Checksum: 186a5c11e

Time (s): cpu = 00:02:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24355 ; free virtual = 28789

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.532. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12b3ac0a1

Time (s): cpu = 00:02:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24331 ; free virtual = 28789

Time (s): cpu = 00:02:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24323 ; free virtual = 28789
Phase 4.1 Post Commit Optimization | Checksum: 12b3ac0a1

Time (s): cpu = 00:02:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24315 ; free virtual = 28789

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12b3ac0a1

Time (s): cpu = 00:02:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24293 ; free virtual = 28791

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12b3ac0a1

Time (s): cpu = 00:02:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24304 ; free virtual = 28786
Phase 4.3 Placer Reporting | Checksum: 12b3ac0a1

Time (s): cpu = 00:02:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24288 ; free virtual = 28786

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24272 ; free virtual = 28786

Time (s): cpu = 00:02:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24272 ; free virtual = 28786
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cb048759

Time (s): cpu = 00:02:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24264 ; free virtual = 28786
Ending Placer Task | Checksum: 9281af1b

Time (s): cpu = 00:02:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24248 ; free virtual = 28786
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:07 ; elapsed = 00:00:41 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24326 ; free virtual = 28880
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8829e178 ConstDB: 0 ShapeSum: a57cda3 RouteDB: 0
Post Restoration Checksum: NetGraph: 7d08e05b NumContArr: 2a74e43c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: a77dc497

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24113 ; free virtual = 28604

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a77dc497

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24090 ; free virtual = 28577

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a77dc497

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24089 ; free virtual = 28577
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bec963e6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24064 ; free virtual = 28547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.689 | TNS=0.000  | WHS=-0.319 | THS=-518.052|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00367454 %
  Global Horizontal Routing Utilization  = 0.00185271 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21855
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21855
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ae69f927

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24048 ; free virtual = 28531

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ae69f927

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24048 ; free virtual = 28531
Phase 3 Initial Routing | Checksum: 1168c86ba

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24065 ; free virtual = 28548

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1822
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.327  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fe3e267b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24079 ; free virtual = 28562
Phase 4 Rip-up And Reroute | Checksum: 1fe3e267b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24079 ; free virtual = 28562

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14d41691d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24080 ; free virtual = 28563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.345  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14d41691d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24080 ; free virtual = 28563

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14d41691d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24080 ; free virtual = 28563
Phase 5 Delay and Skew Optimization | Checksum: 14d41691d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24080 ; free virtual = 28563

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 177158fcd

Time (s): cpu = 00:01:16 ; elapsed = 00:00:34 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24085 ; free virtual = 28569
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.345  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2090e2cb4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:34 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24085 ; free virtual = 28569
Phase 6 Post Hold Fix | Checksum: 2090e2cb4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:34 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24087 ; free virtual = 28570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.07697 %
  Global Horizontal Routing Utilization  = 1.46575 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b3f4cc8f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24088 ; free virtual = 28572

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b3f4cc8f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3873.496 ; gain = 0.000 ; free physical = 24081 ; free virtual = 28564

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b2cf69c0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3881.141 ; gain = 7.645 ; free physical = 24081 ; free virtual = 28564

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.345  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b2cf69c0

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 3881.141 ; gain = 7.645 ; free physical = 24082 ; free virtual = 28565
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:21 ; elapsed = 00:00:37 . Memory (MB): peak = 3881.141 ; gain = 7.645 ; free physical = 24156 ; free virtual = 28640

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 3881.141 ; gain = 7.645 ; free physical = 24156 ; free virtual = 28640
## write_checkpoint -force ${IMP_RESULT_DIR}/route
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3913.156 ; gain = 32.016 ; free physical = 24110 ; free virtual = 28628
INFO: [Common 17-1381] The checkpoint '/home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/imp_result/route.dcp' has been generated.
## report_route_status -file ${IMP_RESULT_DIR}/route_status.rpt
## report_timing_summary -file ${IMP_RESULT_DIR}/route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
## report_timing -sort_by group -max_paths 100 -path_type summary -file ${IMP_RESULT_DIR}/route_timing_max.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
## report_clock_utilization -file ${IMP_RESULT_DIR}/clock_util.rpt
## report_utilization -file ${IMP_RESULT_DIR}/route_util.rpt
## report_utilization -hierarchical  -file ${IMP_RESULT_DIR}/route_util_hier.rpt
## report_power -file ${IMP_RESULT_DIR}/route_power.rpt
Command: report_power -file /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/imp_result/route_power.rpt
INFO: [Power 33-23] Power model is not available for i_STARTUPE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
## report_power -hier all -hierarchical_depth 10 -file ${IMP_RESULT_DIR}/route_power_hier.rpt
Command: report_power -hier all -hierarchical_depth 10 -file /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/imp_result/route_power_hier.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
## report_io -file ${IMP_RESULT_DIR}/route_io.rpt 
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3969.191 ; gain = 0.000 ; free physical = 23999 ; free virtual = 28492
## write_verilog -force ${IMP_RESULT_DIR}/${TOP_MODULE}.v
## write_bitstream -force ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.bit
Command: write_bitstream -force /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/imp_result/test_prj_mj2_fpga.genesys2.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0 output i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0 output i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[0] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[0]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[10] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[10]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[11] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[11]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[12] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[12]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[13] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[13]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[14] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[14]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[1] (net: i_platform/i_system_sram/generate_cell[0].i_cell/ADDRBWRADDR[0]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[3]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[2] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[2]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[3] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[3]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[4] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[4]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[5] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[5]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[6] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[6]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[7] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[7]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[8] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[8]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRARDADDR[9] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[9]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRBWRADDR[10] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[10]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRBWRADDR[11] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[11]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRBWRADDR[12] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[12]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRBWRADDR[13] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[13]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0 has an input control pin i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_0_reg_0/ADDRBWRADDR[14] (net: i_platform/i_system_sram/generate_cell[0].i_cell/Q[14]) which is driven by a register (i_platform/i_system_sram/i_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_port_14_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 28 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/imp_result/test_prj_mj2_fpga.genesys2.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 4297.992 ; gain = 328.801 ; free physical = 23992 ; free virtual = 28493
## if [string equal $IMP_MODE "debug"] {
## 	write_debug_probes -force ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.ltx
## }
## touch ${IMP_RESULT_DIR}/gen_bit
# close_project
INFO: [Common 17-206] Exiting Vivado at Mon Aug 11 15:17:18 2025...
