Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9f6c288a18ad40ad8ecc03ce102c026a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Host_Controller_phase2_tb_behav xil_defaultlib.I2C_Host_Controller_phase2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DelayLoop2024Fall
Compiling module xil_defaultlib.NegativeClockedOneShot
Compiling module xil_defaultlib.PositiveClockedOneShot
Compiling module xil_defaultlib.I2C_Host_Controller_phase2
Compiling module xil_defaultlib.I2C_Host_Controller_phase2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Host_Controller_phase2_tb_behav
