Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,3298
design__instance__area,25461.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,12
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,6
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00266093946993351
power__switching__total,0.0025681385304778814
power__leakage__total,2.999740544851193E-8
power__total,0.005229108035564423
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.49373895258670314
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.49373895258670314
timing__hold__ws__corner:nom_tt_025C_1v80,0.33647330318781676
timing__setup__ws__corner:nom_tt_025C_1v80,10.413445511751211
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.336473
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.724060
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,54
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,6
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9142508120448988
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.9142508120448988
timing__hold__ws__corner:nom_ss_100C_1v60,0.8854183192799449
timing__setup__ws__corner:nom_ss_100C_1v60,7.635293502452871
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.885418
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,7.635293
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,6
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3286735976411757
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.3286735976411757
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1103268063689944
timing__setup__ws__corner:nom_ff_n40C_1v95,10.867666185681031
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110327
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.308973
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,82
design__max_fanout_violation__count,6
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3232089409815415
clock__skew__worst_setup,-0.9187752485539622
timing__hold__ws,0.10769452301431333
timing__setup__ws,7.482567666152375
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107695
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.482568
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3298
design__instance__area__stdcell,25461.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.743298
design__instance__utilization__stdcell,0.743298
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,73274.9
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,82
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
route__net,2838
route__net__special,2
route__drc_errors__iter:1,3481
route__wirelength__iter:1,88584
route__drc_errors__iter:2,2118
route__wirelength__iter:2,87657
route__drc_errors__iter:3,2046
route__wirelength__iter:3,86976
route__drc_errors__iter:4,800
route__wirelength__iter:4,86729
route__drc_errors__iter:5,417
route__wirelength__iter:5,86687
route__drc_errors__iter:6,265
route__wirelength__iter:6,86639
route__drc_errors__iter:7,226
route__wirelength__iter:7,86646
route__drc_errors__iter:8,186
route__wirelength__iter:8,86617
route__drc_errors__iter:9,183
route__wirelength__iter:9,86617
route__drc_errors__iter:10,174
route__wirelength__iter:10,86657
route__drc_errors__iter:11,100
route__wirelength__iter:11,86662
route__drc_errors__iter:12,25
route__wirelength__iter:12,86678
route__drc_errors__iter:13,2
route__wirelength__iter:13,86672
route__drc_errors__iter:14,1
route__wirelength__iter:14,86667
route__drc_errors__iter:15,1
route__wirelength__iter:15,86667
route__drc_errors__iter:16,1
route__wirelength__iter:16,86667
route__drc_errors__iter:17,1
route__wirelength__iter:17,86667
route__drc_errors__iter:18,1
route__wirelength__iter:18,86667
route__drc_errors__iter:19,0
route__wirelength__iter:19,86668
route__drc_errors,0
route__wirelength,86668
route__vias,23214
route__vias__singlecut,23214
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,346.95
timing__unannotated_net__count__corner:nom_tt_025C_1v80,40
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,40
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,40
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,6
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.48799593525134727
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.48799593525134727
timing__hold__ws__corner:min_tt_025C_1v80,0.3314306700673539
timing__setup__ws__corner:min_tt_025C_1v80,10.509133416503843
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.331431
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,13.797585
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,40
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,41
design__max_fanout_violation__count__corner:min_ss_100C_1v60,6
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.9052716055235374
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.9052716055235374
timing__hold__ws__corner:min_ss_100C_1v60,0.874920050062178
timing__setup__ws__corner:min_ss_100C_1v60,7.758407469403085
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.874920
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,7.758408
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,40
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,6
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3232089409815415
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.3232089409815415
timing__hold__ws__corner:min_ff_n40C_1v95,0.10769452301431333
timing__setup__ws__corner:min_ff_n40C_1v95,10.924571778640619
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107695
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.347717
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,40
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,12
design__max_fanout_violation__count__corner:max_tt_025C_1v80,6
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.501673050634276
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.501673050634276
timing__hold__ws__corner:max_tt_025C_1v80,0.34123516089741107
timing__setup__ws__corner:max_tt_025C_1v80,10.32755421524494
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.341235
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,13.639035
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,40
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,82
design__max_fanout_violation__count__corner:max_ss_100C_1v60,6
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9187752485539622
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.9187752485539622
timing__hold__ws__corner:max_ss_100C_1v60,0.8973622099389611
timing__setup__ws__corner:max_ss_100C_1v60,7.482567666152375
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.897362
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.482568
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,40
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,6
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3350507188749799
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.3350507188749799
timing__hold__ws__corner:max_ff_n40C_1v95,0.11351603311973012
timing__setup__ws__corner:max_ff_n40C_1v95,10.818129809278112
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113516
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.271528
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,40
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,40
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79982
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000178575
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000144325
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000434457
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000144325
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000044100000000000001286644402131997821925324387848377227783203125
ir__drop__worst,0.00017899999999999998702947257012141335508204065263271331787109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
