#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1154e40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1154fd0 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1148be0 .functor NOT 1, L_0x1192210, C4<0>, C4<0>, C4<0>;
L_0x1191f20 .functor XOR 1, L_0x1191d50, L_0x1191e80, C4<0>, C4<0>;
L_0x1192100 .functor XOR 1, L_0x1191f20, L_0x1192030, C4<0>, C4<0>;
v0x1180280_0 .net *"_ivl_10", 0 0, L_0x1192030;  1 drivers
v0x1180380_0 .net *"_ivl_12", 0 0, L_0x1192100;  1 drivers
v0x1180460_0 .net *"_ivl_2", 0 0, L_0x1191cb0;  1 drivers
v0x1180520_0 .net *"_ivl_4", 0 0, L_0x1191d50;  1 drivers
v0x1180600_0 .net *"_ivl_6", 0 0, L_0x1191e80;  1 drivers
v0x1180730_0 .net *"_ivl_8", 0 0, L_0x1191f20;  1 drivers
v0x1180810_0 .var "clk", 0 0;
v0x11808b0_0 .net "reset", 0 0, v0x117f530_0;  1 drivers
v0x1180950_0 .net "shift_ena_dut", 0 0, v0x117fe10_0;  1 drivers
v0x11809f0_0 .net "shift_ena_ref", 0 0, L_0x1191b50;  1 drivers
v0x1180a90_0 .var/2u "stats1", 159 0;
v0x1180b30_0 .var/2u "strobe", 0 0;
v0x1180bf0_0 .net "tb_match", 0 0, L_0x1192210;  1 drivers
v0x1180cb0_0 .net "tb_mismatch", 0 0, L_0x1148be0;  1 drivers
E_0x11504f0/0 .event negedge, v0x117edd0_0;
E_0x11504f0/1 .event posedge, v0x117edd0_0;
E_0x11504f0 .event/or E_0x11504f0/0, E_0x11504f0/1;
L_0x1191cb0 .concat [ 1 0 0 0], L_0x1191b50;
L_0x1191d50 .concat [ 1 0 0 0], L_0x1191b50;
L_0x1191e80 .concat [ 1 0 0 0], v0x117fe10_0;
L_0x1192030 .concat [ 1 0 0 0], L_0x1191b50;
L_0x1192210 .cmp/eeq 1, L_0x1191cb0, L_0x1192100;
S_0x1155160 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1154fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1122a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1122a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1122ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1122b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1122b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x11913b0 .functor OR 1, L_0x1190f60, L_0x1191210, C4<0>, C4<0>;
L_0x1191780 .functor OR 1, L_0x11913b0, L_0x1191600, C4<0>, C4<0>;
L_0x1191b50 .functor OR 1, L_0x1191780, L_0x11919c0, C4<0>, C4<0>;
v0x1145050_0 .net *"_ivl_0", 31 0, L_0x1180df0;  1 drivers
L_0x7f919cb9b0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x117df50_0 .net *"_ivl_11", 28 0, L_0x7f919cb9b0a8;  1 drivers
L_0x7f919cb9b0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x117e030_0 .net/2u *"_ivl_12", 31 0, L_0x7f919cb9b0f0;  1 drivers
v0x117e120_0 .net *"_ivl_14", 0 0, L_0x1191210;  1 drivers
v0x117e1e0_0 .net *"_ivl_17", 0 0, L_0x11913b0;  1 drivers
v0x117e2f0_0 .net *"_ivl_18", 31 0, L_0x11914c0;  1 drivers
L_0x7f919cb9b138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x117e3d0_0 .net *"_ivl_21", 28 0, L_0x7f919cb9b138;  1 drivers
L_0x7f919cb9b180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x117e4b0_0 .net/2u *"_ivl_22", 31 0, L_0x7f919cb9b180;  1 drivers
v0x117e590_0 .net *"_ivl_24", 0 0, L_0x1191600;  1 drivers
v0x117e650_0 .net *"_ivl_27", 0 0, L_0x1191780;  1 drivers
v0x117e710_0 .net *"_ivl_28", 31 0, L_0x1191890;  1 drivers
L_0x7f919cb9b018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x117e7f0_0 .net *"_ivl_3", 28 0, L_0x7f919cb9b018;  1 drivers
L_0x7f919cb9b1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x117e8d0_0 .net *"_ivl_31", 28 0, L_0x7f919cb9b1c8;  1 drivers
L_0x7f919cb9b210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x117e9b0_0 .net/2u *"_ivl_32", 31 0, L_0x7f919cb9b210;  1 drivers
v0x117ea90_0 .net *"_ivl_34", 0 0, L_0x11919c0;  1 drivers
L_0x7f919cb9b060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x117eb50_0 .net/2u *"_ivl_4", 31 0, L_0x7f919cb9b060;  1 drivers
v0x117ec30_0 .net *"_ivl_6", 0 0, L_0x1190f60;  1 drivers
v0x117ecf0_0 .net *"_ivl_8", 31 0, L_0x11910d0;  1 drivers
v0x117edd0_0 .net "clk", 0 0, v0x1180810_0;  1 drivers
v0x117ee90_0 .var "next", 2 0;
v0x117ef70_0 .net "reset", 0 0, v0x117f530_0;  alias, 1 drivers
v0x117f030_0 .net "shift_ena", 0 0, L_0x1191b50;  alias, 1 drivers
v0x117f0f0_0 .var "state", 2 0;
E_0x1150720 .event posedge, v0x117edd0_0;
E_0x1151230 .event anyedge, v0x117f0f0_0;
L_0x1180df0 .concat [ 3 29 0 0], v0x117f0f0_0, L_0x7f919cb9b018;
L_0x1190f60 .cmp/eq 32, L_0x1180df0, L_0x7f919cb9b060;
L_0x11910d0 .concat [ 3 29 0 0], v0x117f0f0_0, L_0x7f919cb9b0a8;
L_0x1191210 .cmp/eq 32, L_0x11910d0, L_0x7f919cb9b0f0;
L_0x11914c0 .concat [ 3 29 0 0], v0x117f0f0_0, L_0x7f919cb9b138;
L_0x1191600 .cmp/eq 32, L_0x11914c0, L_0x7f919cb9b180;
L_0x1191890 .concat [ 3 29 0 0], v0x117f0f0_0, L_0x7f919cb9b1c8;
L_0x11919c0 .cmp/eq 32, L_0x1191890, L_0x7f919cb9b210;
S_0x117f250 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1154fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x117f470_0 .net "clk", 0 0, v0x1180810_0;  alias, 1 drivers
v0x117f530_0 .var "reset", 0 0;
E_0x11379f0 .event negedge, v0x117edd0_0;
S_0x117f620 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1154fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x117f830 .param/l "DONE" 1 4 7, C4<11>;
P_0x117f870 .param/l "IDLE" 1 4 7, C4<00>;
P_0x117f8b0 .param/l "SHIFT" 1 4 7, C4<01>;
v0x117fa70_0 .net "clk", 0 0, v0x1180810_0;  alias, 1 drivers
v0x117fb80_0 .var "count", 1 0;
v0x117fc60_0 .var "next_state", 1 0;
v0x117fd20_0 .net "reset", 0 0, v0x117f530_0;  alias, 1 drivers
v0x117fe10_0 .var "shift_ena", 0 0;
v0x117ff20_0 .var "state", 1 0;
E_0x115f470 .event anyedge, v0x117ff20_0, v0x117ef70_0, v0x117fb80_0;
S_0x1180080 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1154fd0;
 .timescale -12 -12;
E_0x115f790 .event anyedge, v0x1180b30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1180b30_0;
    %nor/r;
    %assign/vec4 v0x1180b30_0, 0;
    %wait E_0x115f790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x117f250;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11379f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x117f530_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1155160;
T_2 ;
Ewait_0 .event/or E_0x1151230, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x117f0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x117ee90_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x117ee90_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x117ee90_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x117ee90_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x117ee90_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1155160;
T_3 ;
    %wait E_0x1150720;
    %load/vec4 v0x117ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x117f0f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x117ee90_0;
    %assign/vec4 v0x117f0f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x117f620;
T_4 ;
    %wait E_0x1150720;
    %load/vec4 v0x117fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x117ff20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x117fb80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x117fc60_0;
    %assign/vec4 v0x117ff20_0, 0;
    %load/vec4 v0x117ff20_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0x117fb80_0;
    %addi 1, 0, 2;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v0x117fb80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x117f620;
T_5 ;
    %wait E_0x115f470;
    %load/vec4 v0x117ff20_0;
    %store/vec4 v0x117fc60_0, 0, 2;
    %load/vec4 v0x117ff20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x117fe10_0, 0, 1;
    %load/vec4 v0x117fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x117fc60_0, 0, 2;
T_5.4 ;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x117fe10_0, 0, 1;
    %load/vec4 v0x117fb80_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x117fc60_0, 0, 2;
T_5.6 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x117fe10_0, 0, 1;
    %load/vec4 v0x117fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x117fc60_0, 0, 2;
T_5.8 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1154fd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1180810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1180b30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1154fd0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1180810_0;
    %inv;
    %store/vec4 v0x1180810_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1154fd0;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x117f470_0, v0x1180cb0_0, v0x1180810_0, v0x11808b0_0, v0x11809f0_0, v0x1180950_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1154fd0;
T_9 ;
    %load/vec4 v0x1180a90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1180a90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1180a90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1180a90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1180a90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1180a90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1180a90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1154fd0;
T_10 ;
    %wait E_0x11504f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1180a90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1180a90_0, 4, 32;
    %load/vec4 v0x1180bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1180a90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1180a90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1180a90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1180a90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x11809f0_0;
    %load/vec4 v0x11809f0_0;
    %load/vec4 v0x1180950_0;
    %xor;
    %load/vec4 v0x11809f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1180a90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1180a90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1180a90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1180a90_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/review2015_fsmshift/iter0/response36/top_module.sv";
