// Seed: 2217939422
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wor id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3
);
  id_5[1'b0] (
      -1'h0, {id_2{1}}, (-1)
  );
  wire id_6, id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  logic id_9;
  ;
  wire id_10;
endmodule
