{
  "module_name": "r8192E_phyreg.h",
  "hash_id": "d129f58e8edca02c5690f750a4014234701095b98e2b4b4ea01b1ea2157ad9e4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8192e/rtl8192e/r8192E_phyreg.h",
  "human_readable_source": " \n \n#ifndef _R819XU_PHYREG_H\n#define _R819XU_PHYREG_H\n\n#define RF_DATA\t\t\t0x1d4\n\n#define rPMAC_Reset\t\t0x100\n#define rPMAC_TxStart\t\t0x104\n#define rPMAC_TxLegacySIG\t0x108\n#define rPMAC_TxHTSIG1\t\t0x10c\n#define rPMAC_TxHTSIG2\t\t0x110\n#define rPMAC_PHYDebug\t\t0x114\n#define rPMAC_TxPacketNum\t0x118\n#define rPMAC_TxIdle\t\t0x11c\n#define rPMAC_TxMACHeader0\t0x120\n#define rPMAC_TxMACHeader1\t0x124\n#define rPMAC_TxMACHeader2\t0x128\n#define rPMAC_TxMACHeader3\t0x12c\n#define rPMAC_TxMACHeader4\t0x130\n#define rPMAC_TxMACHeader5\t0x134\n#define rPMAC_TxDataType\t0x138\n#define rPMAC_TxRandomSeed\t0x13c\n#define rPMAC_CCKPLCPPreamble\t0x140\n#define rPMAC_CCKPLCPHeader\t0x144\n#define rPMAC_CCKCRC16\t\t0x148\n#define rPMAC_OFDMRxCRC32OK\t0x170\n#define rPMAC_OFDMRxCRC32Er\t0x174\n#define rPMAC_OFDMRxParityEr\t0x178\n#define rPMAC_OFDMRxCRC8Er\t0x17c\n#define rPMAC_CCKCRxRC16Er\t0x180\n#define rPMAC_CCKCRxRC32Er\t0x184\n#define rPMAC_CCKCRxRC32OK\t0x188\n#define rPMAC_TxStatus\t\t0x18c\n\n#define MCS_TXAGC\t\t0x340\n#define CCK_TXAGC\t\t0x348\n\n \n#define rFPGA0_RFMOD\t\t\t0x800  \n#define rFPGA0_TxInfo\t\t\t0x804\n#define rFPGA0_PSDFunction\t\t0x808\n#define rFPGA0_TxGainStage\t\t0x80c\n#define rFPGA0_RFTiming1\t\t0x810\n#define rFPGA0_RFTiming2\t\t0x814\n#define rFPGA0_XA_HSSIParameter2\t0x824\n#define rFPGA0_XB_HSSIParameter2\t0x82c\n#define rFPGA0_XA_LSSIParameter\t\t0x840\n#define rFPGA0_XB_LSSIParameter\t\t0x844\n#define rFPGA0_RFWakeUpParameter\t0x850\n#define rFPGA0_RFSleepUpParameter\t0x854\n#define rFPGA0_XA_RFInterfaceOE\t\t0x860\n#define rFPGA0_XB_RFInterfaceOE\t\t0x864\n#define rFPGA0_XAB_RFInterfaceSW\t0x870\n#define rFPGA0_AnalogParameter1\t\t0x880\n#define rFPGA0_AnalogParameter2\t\t0x884\n#define rFPGA0_AnalogParameter3\t\t0x888\n#define rFPGA0_AnalogParameter4\t\t0x88c\n#define rFPGA0_XA_LSSIReadBack\t\t0x8a0\n#define rFPGA0_XB_LSSIReadBack\t\t0x8a4\n#define rFPGA0_PSDReport\t\t0x8b4\n\n \n#define rFPGA1_RFMOD\t\t\t0x900\n#define rFPGA1_TxBlock\t\t\t0x904\n#define rFPGA1_DebugSelect\t\t0x908\n#define rFPGA1_TxInfo\t\t\t0x90c\n\n#define rCCK0_System\t\t\t0xa00\n#define rCCK0_AFESetting\t\t0xa04\n#define rCCK0_CCA\t\t\t0xa08\n \n#define rCCK0_RxAGC1\t\t\t0xa0c\n#define rCCK0_RxAGC2\t\t\t0xa10  \n#define rCCK0_RxHP\t\t\t0xa14\n \n#define rCCK0_DSPParameter1\t\t0xa18\n#define rCCK0_DSPParameter2\t\t0xa1c  \n#define rCCK0_TxFilter1\t\t\t0xa20\n#define rCCK0_TxFilter2\t\t\t0xa24\n#define rCCK0_DebugPort\t\t\t0xa28  \n#define rCCK0_FalseAlarmReport\t\t0xa2c\n#define rCCK0_TRSSIReport\t\t0xa50\n#define rCCK0_RxReport\t\t\t0xa54\n#define rCCK0_FACounterLower\t\t0xa5c\n#define rCCK0_FACounterUpper\t\t0xa58\n\n#define rOFDM0_LSTF\t\t\t0xc00\n#define rOFDM0_TRxPathEnable\t\t0xc04\n#define rOFDM0_TRMuxPar\t\t\t0xc08\n#define rOFDM0_TRSWIsolation\t\t0xc0c\n#define rOFDM0_RxDetector1\t\t0xc30  \n#define rOFDM0_RxDetector2\t\t0xc34  \n#define rOFDM0_RxDetector3\t\t0xc38  \n \n#define rOFDM0_RxDetector4\t\t0xc3c\n#define rOFDM0_RxDSP\t\t\t0xc40  \n#define rOFDM0_CFOandDAGC\t\t0xc44  \n#define rOFDM0_CCADropThreshold\t\t0xc48\n#define rOFDM0_ECCAThreshold\t\t0xc4c  \n#define rOFDM0_XAAGCCore1\t\t0xc50\n#define rOFDM0_XBAGCCore1\t\t0xc58\n#define rOFDM0_XCAGCCore1\t\t0xc60\n#define rOFDM0_XDAGCCore1\t\t0xc68\n#define rOFDM0_AGCParameter1\t\t0xc70\n#define rOFDM0_AGCParameter2\t\t0xc74\n#define rOFDM0_AGCRSSITable\t\t0xc78\n#define rOFDM0_HTSTFAGC\t\t\t0xc7c\n#define rOFDM0_XATxIQImbalance\t\t0xc80\n#define rOFDM0_XATxAFE\t\t\t0xc84\n#define rOFDM0_XCTxIQImbalance\t\t0xc90\n#define rOFDM0_RxHPParameter\t\t0xce0\n#define rOFDM0_TxPseudoNoiseWgt\t\t0xce4\n#define rOFDM0_FrameSync\t\t0xcf0\n#define rOFDM0_DFSReport\t\t0xcf4\n#define rOFDM0_TxCoeff1\t\t\t0xca4\n#define rOFDM0_TxCoeff2\t\t\t0xca8\n#define rOFDM0_TxCoeff3\t\t\t0xcac\n#define rOFDM0_TxCoeff4\t\t\t0xcb0\n#define rOFDM0_TxCoeff5\t\t\t0xcb4\n#define rOFDM0_TxCoeff6\t\t\t0xcb8\n\n#define rOFDM1_LSTF\t\t\t0xd00\n#define rOFDM1_TRxPathEnable\t\t0xd04\n#define rOFDM1_CFO\t\t\t0xd08\n#define rOFDM1_CSI1\t\t\t0xd10\n#define rOFDM1_SBD\t\t\t0xd14\n#define rOFDM1_CSI2\t\t\t0xd18\n#define rOFDM1_CFOTracking\t\t0xd2c\n#define rOFDM1_TRxMesaure1\t\t0xd34\n#define rOFDM1_IntfDet\t\t\t0xd3c\n#define rOFDM1_PseudoNoiseStateAB\t0xd50\n#define rOFDM1_PseudoNoiseStateCD\t0xd54\n#define rOFDM1_RxPseudoNoiseWgt\t\t0xd58\n#define rOFDM_PHYCounter1\t\t0xda0  \n#define rOFDM_PHYCounter2\t\t0xda4  \n#define rOFDM_PHYCounter3\t\t0xda8  \n#define rOFDM_ShortCFOAB\t\t0xdac\n#define rOFDM_ShortCFOCD\t\t0xdb0\n#define rOFDM_LongCFOAB\t\t\t0xdb4\n#define rOFDM_LongCFOCD\t\t\t0xdb8\n#define rOFDM_TailCFOAB\t\t\t0xdbc\n#define rOFDM_TailCFOCD\t\t\t0xdc0\n#define rOFDM_PWMeasure1\t\t0xdc4\n#define rOFDM_PWMeasure2\t\t0xdc8\n#define rOFDM_BWReport\t\t\t0xdcc\n#define rOFDM_AGCReport\t\t\t0xdd0\n#define rOFDM_RxSNR\t\t\t0xdd4\n#define rOFDM_RxEVMCSI\t\t\t0xdd8\n#define rOFDM_SIGReport\t\t\t0xddc\n\n#define rTxAGC_Rate18_06\t\t0xe00\n#define rTxAGC_Rate54_24\t\t0xe04\n#define rTxAGC_CCK_Mcs32\t\t0xe08\n#define rTxAGC_Mcs03_Mcs00\t\t0xe10\n#define rTxAGC_Mcs07_Mcs04\t\t0xe14\n#define rTxAGC_Mcs11_Mcs08\t\t0xe18\n#define rTxAGC_Mcs15_Mcs12\t\t0xe1c\n\n#define rZebra1_HSSIEnable\t\t0x0\n#define rZebra1_TRxEnable1\t\t0x1\n#define rZebra1_TRxEnable2\t\t0x2\n#define rZebra1_AGC\t\t\t0x4\n#define rZebra1_ChargePump\t\t0x5\n#define rZebra1_Channel\t\t\t0x7\n#define rZebra1_TxGain\t\t\t0x8\n#define rZebra1_TxLPF\t\t\t0x9\n#define rZebra1_RxLPF\t\t\t0xb\n#define rZebra1_RxHPFCorner\t\t0xc\n\n \n#define rGlobalCtrl\t\t\t0\n#define rRTL8256_TxLPF\t\t\t19\n#define rRTL8256_RxLPF\t\t\t11\n\n \n#define rRTL8258_TxLPF\t\t\t0x11\n#define rRTL8258_RxLPF\t\t\t0x13\n#define rRTL8258_RSSILPF\t\t0xa\n\n \n#define bBBResetB\t\t\t0x100\n#define bGlobalResetB\t\t\t0x200\n#define bOFDMTxStart\t\t\t0x4\n#define bCCKTxStart\t\t\t0x8\n#define bCRC32Debug\t\t\t0x100\n#define bPMACLoopback\t\t\t0x10\n#define bTxLSIG\t\t\t\t0xffffff\n#define bOFDMTxRate\t\t\t0xf\n#define bOFDMTxReserved\t\t\t0x10\n#define bOFDMTxLength\t\t\t0x1ffe0\n#define bOFDMTxParity\t\t\t0x20000\n#define bTxHTSIG1\t\t\t0xffffff\n#define bTxHTMCSRate\t\t\t0x7f\n#define bTxHTBW\t0x80\n#define bTxHTLength\t\t\t0xffff00\n#define bTxHTSIG2\t\t\t0xffffff\n#define bTxHTSmoothing\t\t\t0x1\n#define bTxHTSounding\t\t\t0x2\n#define bTxHTReserved\t\t\t0x4\n#define bTxHTAggreation\t\t\t0x8\n#define bTxHTSTBC\t\t\t0x30\n#define bTxHTAdvanceCoding\t\t0x40\n#define bTxHTShortGI\t\t\t0x80\n#define bTxHTNumberHT_LTF\t\t0x300\n#define bTxHTCRC8\t\t\t0x3fc00\n#define bCounterReset\t\t\t0x10000\n#define bNumOfOFDMTx\t\t\t0xffff\n#define bNumOfCCKTx\t\t\t0xffff0000\n#define bTxIdleInterval\t\t\t0xffff\n#define bOFDMService\t\t\t0xffff0000\n#define bTxMACHeader\t\t\t0xffffffff\n#define bTxDataInit\t\t\t0xff\n#define bTxHTMode\t\t\t0x100\n#define bTxDataType\t\t\t0x30000\n#define bTxRandomSeed\t\t\t0xffffffff\n#define bCCKTxPreamble\t\t\t0x1\n#define bCCKTxSFD\t\t\t0xffff0000\n#define bCCKTxSIG\t\t\t0xff\n#define bCCKTxService\t\t\t0xff00\n#define bCCKLengthExt\t\t\t0x8000\n#define bCCKTxLength\t\t\t0xffff0000\n#define bCCKTxCRC16\t\t\t0xffff\n#define bCCKTxStatus\t\t\t0x1\n#define bOFDMTxStatus\t\t\t0x2\n \n#define bRFMOD\t\t\t\t0x1\n#define bJapanMode\t\t\t0x2\n#define bCCKTxSC\t\t\t0x30\n#define bCCKEn\t\t\t\t0x1000000\n#define bOFDMEn\t\t\t\t0x2000000\n#define bOFDMRxADCPhase\t\t\t0x10000\n#define bOFDMTxDACPhase\t\t\t0x40000\n#define bXATxAGC\t\t\t0x3f\n#define bXBTxAGC\t\t\t0xf00\n#define bXCTxAGC\t\t\t0xf000\n#define bXDTxAGC\t\t\t0xf0000\n#define bPAStart\t\t\t0xf0000000\n#define bTRStart\t\t\t0x00f00000\n#define bRFStart\t\t\t0x0000f000\n#define bBBStart\t\t\t0x000000f0\n#define bBBCCKStart\t\t\t0x0000000f\n \n#define bPAEnd\t\t\t\t0xf\n#define bTREnd\t\t\t\t0x0f000000\n#define bRFEnd\t\t\t\t0x000f0000\n \n#define bCCAMask\t\t\t0x000000f0\n#define bR2RCCAMask\t\t\t0x00000f00\n#define bHSSI_R2TDelay\t\t\t0xf8000000\n#define bHSSI_T2RDelay\t\t\t0xf80000\n \n#define bContTxHSSI\t\t\t0x400\n#define bIGFromCCK\t\t\t0x200\n#define bAGCAddress\t\t\t0x3f\n#define bRxHPTx\t\t\t\t0x7000\n#define bRxHPT2R\t\t\t0x38000\n#define bRxHPCCKIni\t\t\t0xc0000\n#define bAGCTxCode\t\t\t0xc00000\n#define bAGCRxCode\t\t\t0x300000\n#define b3WireDataLength\t\t0x800\n#define b3WireAddressLength\t\t0x400\n#define b3WireRFPowerDown\t\t0x1\n \n#define b2GPAPEPolarity\t\t\t0x80000000\n#define bRFSW_TxDefaultAnt\t\t0x3\n#define bRFSW_TxOptionAnt\t\t0x30\n#define bRFSW_RxDefaultAnt\t\t0x300\n#define bRFSW_RxOptionAnt\t\t0x3000\n#define bRFSI_3WireData\t\t\t0x1\n#define bRFSI_3WireClock\t\t0x2\n#define bRFSI_3WireLoad\t\t\t0x4\n#define bRFSI_3WireRW\t\t\t0x8\n \n#define bRFSI_3Wire\t\t\t0xf\n#define bRFSI_RFENV\t\t\t0x10\n#define bRFSI_TRSW\t\t\t0x20\n#define bRFSI_TRSWB\t\t\t0x40\n#define bRFSI_ANTSW\t\t\t0x100\n#define bRFSI_ANTSWB\t\t\t0x200\n#define bRFSI_PAPE\t\t\t0x400\n#define bBandSelect\t\t\t0x1\n#define bHTSIG2_GI\t\t\t0x80\n#define bHTSIG2_Smoothing\t\t0x01\n#define bHTSIG2_Sounding\t\t0x02\n#define bHTSIG2_Aggreaton\t\t0x08\n#define bHTSIG2_STBC\t\t\t0x30\n#define bHTSIG2_AdvCoding\t\t0x40\n#define bHTSIG2_NumOfHTLTF\t\t0x300\n#define bHTSIG2_CRC8\t\t\t0x3fc\n#define bHTSIG1_MCS\t\t\t0x7f\n#define bHTSIG1_BandWidth\t\t0x80\n#define bHTSIG1_HTLength\t\t0xffff\n#define bLSIG_Rate\t\t\t0xf\n#define bLSIG_Reserved\t\t\t0x10\n#define bLSIG_Length\t\t\t0x1fffe\n#define bLSIG_Parity\t\t\t0x20\n#define bCCKRxPhase\t\t\t0x4\n#define bLSSIReadAddress\t\t0x3f000000  \n#define bLSSIReadEdge\t\t\t0x80000000  \n#define bLSSIReadBackData\t\t0xfff\n#define bLSSIReadOKFlag\t\t\t0x1000\n#define bCCKSampleRate\t\t\t0x8  \n\n#define bRegulator0Standby\t\t0x1\n#define bRegulatorPLLStandby\t\t0x2\n#define bRegulator1Standby\t\t0x4\n#define bPLLPowerUp\t\t\t0x8\n#define bDPLLPowerUp\t\t\t0x10\n#define bDA10PowerUp\t\t\t0x20\n#define bAD7PowerUp\t\t\t0x200\n#define bDA6PowerUp\t\t\t0x2000\n#define bXtalPowerUp\t\t\t0x4000\n#define b40MDClkPowerUP\t\t\t0x8000\n#define bDA6DebugMode\t\t\t0x20000\n#define bDA6Swing\t\t\t0x380000\n#define bADClkPhase\t\t\t0x4000000\n#define b80MClkDelay\t\t\t0x18000000\n#define bAFEWatchDogEnable\t\t0x20000000\n#define bXtalCap\t\t\t0x0f000000\n#define bXtalCap01\t\t\t0xc0000000\n#define bXtalCap23\t\t\t0x3\n#define bXtalCap92x\t\t\t0x0f000000\n#define bIntDifClkEnable\t\t0x400\n#define bExtSigClkEnable\t\t0x800\n#define bBandgapMbiasPowerUp\t\t0x10000\n#define bAD11SHGain\t\t\t0xc0000\n#define bAD11InputRange\t\t\t0x700000\n#define bAD11OPCurrent\t\t\t0x3800000\n#define bIPathLoopback\t\t\t0x4000000\n#define bQPathLoopback\t\t\t0x8000000\n#define bAFELoopback\t\t\t0x10000000\n#define bDA10Swing\t\t\t0x7e0\n#define bDA10Reverse\t\t\t0x800\n#define bDAClkSource\t\t\t0x1000\n#define bAD7InputRange\t\t\t0x6000\n#define bAD7Gain\t\t\t0x38000\n#define bAD7OutputCMMode\t\t0x40000\n#define bAD7InputCMMode\t\t\t0x380000\n#define bAD7Current\t\t\t0xc00000\n#define bRegulatorAdjust\t\t0x7000000\n#define bAD11PowerUpAtTx\t\t0x1\n#define bDA10PSAtTx\t\t\t0x10\n#define bAD11PowerUpAtRx\t\t0x100\n#define bDA10PSAtRx\t\t\t0x1000\n\n#define bCCKRxAGCFormat\t\t\t0x200\n\n#define bPSDFFTSamplepPoint\t\t0xc000\n#define bPSDAverageNum\t\t\t0x3000\n#define bIQPathControl\t\t\t0xc00\n#define bPSDFreq\t\t\t0x3ff\n#define bPSDAntennaPath\t\t\t0x30\n#define bPSDIQSwitch\t\t\t0x40\n#define bPSDRxTrigger\t\t\t0x400000\n#define bPSDTxTrigger\t\t\t0x80000000\n#define bPSDSineToneScale\t\t0x7f000000\n#define bPSDReport\t\t\t0xffff\n\n \n#define bOFDMTxSC\t\t\t0x30000000\n#define bCCKTxOn\t\t\t0x1\n#define bOFDMTxOn\t\t\t0x2\n \n#define bDebugPage\t\t\t0xfff\n \n#define bDebugItem\t\t\t0xff\n#define bAntL\t\t\t\t0x10\n#define bAntNonHT\t\t\t0x100\n#define bAntHT1\t\t\t\t0x1000\n#define bAntHT2\t\t\t\t0x10000\n#define bAntHT1S1\t\t\t0x100000\n#define bAntNonHTS1\t\t\t0x1000000\n\n \n#define bCCKBBMode\t\t\t0x3\n#define bCCKTxPowerSaving\t\t0x80\n#define bCCKRxPowerSaving\t\t0x40\n#define bCCKSideBand\t\t\t0x10\n#define bCCKScramble\t\t\t0x8\n#define bCCKAntDiversity\t\t0x8000\n#define bCCKCarrierRecovery\t\t0x4000\n#define bCCKTxRate\t\t\t0x3000\n#define bCCKDCCancel\t\t\t0x0800\n#define bCCKISICancel\t\t\t0x0400\n#define bCCKMatchFilter\t\t\t0x0200\n#define bCCKEqualizer\t\t\t0x0100\n#define bCCKPreambleDetect\t\t0x800000\n#define bCCKFastFalseCCA\t\t0x400000\n#define bCCKChEstStart\t\t\t0x300000\n#define bCCKCCACount\t\t\t0x080000\n#define bCCKcs_lim\t\t\t0x070000\n#define bCCKBistMode\t\t\t0x80000000\n#define bCCKCCAMask\t\t\t0x40000000\n#define bCCKTxDACPhase\t\t\t0x4\n#define bCCKRxADCPhase\t\t\t0x20000000  \n#define bCCKr_cp_mode0\t\t\t0x0100\n#define bCCKTxDCOffset\t\t\t0xf0\n#define bCCKRxDCOffset\t\t\t0xf\n#define bCCKCCAMode\t\t\t0xc000\n#define bCCKFalseCS_lim\t\t\t0x3f00\n#define bCCKCS_ratio\t\t\t0xc00000\n#define bCCKCorgBit_sel\t\t\t0x300000\n#define bCCKPD_lim\t\t\t0x0f0000\n#define bCCKNewCCA\t\t\t0x80000000\n#define bCCKRxHPofIG\t\t\t0x8000\n#define bCCKRxIG\t\t\t0x7f00\n#define bCCKLNAPolarity\t\t\t0x800000\n#define bCCKRx1stGain\t\t\t0x7f0000\n \n#define bCCKRFExtend\t\t\t0x20000000\n#define bCCKRxAGCSatLevel\t\t0x1f000000\n#define bCCKRxAGCSatCount\t\t0xe0\n \n#define bCCKRxRFSettle\t\t\t0x1f\n#define bCCKFixedRxAGC\t\t\t0x8000\n \n#define bCCKAntennaPolarity\t\t0x2000\n#define bCCKTxFilterType\t\t0x0c00\n#define bCCKRxAGCReportType\t\t0x0300\n#define bCCKRxDAGCEn\t\t\t0x80000000\n#define bCCKRxDAGCPeriod\t\t0x20000000\n#define bCCKRxDAGCSatLevel\t\t0x1f000000\n#define bCCKTimingRecovery\t\t0x800000\n#define bCCKTxC0\t\t\t0x3f0000\n#define bCCKTxC1\t\t\t0x3f000000\n#define bCCKTxC2\t\t\t0x3f\n#define bCCKTxC3\t\t\t0x3f00\n#define bCCKTxC4\t\t\t0x3f0000\n#define bCCKTxC5\t\t\t0x3f000000\n#define bCCKTxC6\t\t\t0x3f\n#define bCCKTxC7\t\t\t0x3f00\n#define bCCKDebugPort\t\t\t0xff0000\n#define bCCKDACDebug\t\t\t0x0f000000\n#define bCCKFalseAlarmEnable\t\t0x8000\n#define bCCKFalseAlarmRead\t\t0x4000\n#define bCCKTRSSI\t\t\t0x7f\n#define bCCKRxAGCReport\t\t\t0xfe\n#define bCCKRxReport_AntSel\t\t0x80000000\n#define bCCKRxReport_MFOff\t\t0x40000000\n#define bCCKRxRxReport_SQLoss\t\t0x20000000\n#define bCCKRxReport_Pktloss\t\t0x10000000\n#define bCCKRxReport_Lockedbit\t\t0x08000000\n#define bCCKRxReport_RateError\t\t0x04000000\n#define bCCKRxReport_RxRate\t\t0x03000000\n#define bCCKRxFACounterLower\t\t0xff\n#define bCCKRxFACounterUpper\t\t0xff000000\n#define bCCKRxHPAGCStart\t\t0xe000\n#define bCCKRxHPAGCFinal\t\t0x1c00\n\n#define bCCKRxFalseAlarmEnable\t\t0x8000\n#define bCCKFACounterFreeze\t\t0x4000\n\n#define bCCKTxPathSel\t\t\t0x10000000\n#define bCCKDefaultRxPath\t\t0xc000000\n#define bCCKOptionRxPath\t\t0x3000000\n\n \n#define bNumOfSTF\t\t\t0x3\n#define bShift_L\t\t\t0xc0\n#define bGI_TH\t\t\t\t0xc\n#define bRxPathA\t\t\t0x1\n#define bRxPathB\t\t\t0x2\n#define bRxPathC\t\t\t0x4\n#define bRxPathD\t\t\t0x8\n#define bTxPathA\t\t\t0x1\n#define bTxPathB\t\t\t0x2\n#define bTxPathC\t\t\t0x4\n#define bTxPathD\t\t\t0x8\n#define bTRSSIFreq\t\t\t0x200\n#define bADCBackoff\t\t\t0x3000\n#define bDFIRBackoff\t\t\t0xc000\n#define bTRSSILatchPhase\t\t0x10000\n#define bRxIDCOffset\t\t\t0xff\n#define bRxQDCOffset\t\t\t0xff00\n#define bRxDFIRMode\t\t\t0x1800000\n#define bRxDCNFType\t\t\t0xe000000\n#define bRXIQImb_A\t\t\t0x3ff\n#define bRXIQImb_B\t\t\t0xfc00\n#define bRXIQImb_C\t\t\t0x3f0000\n#define bRXIQImb_D\t\t\t0xffc00000\n#define bDC_dc_Notch\t\t\t0x60000\n#define bRxNBINotch\t\t\t0x1f000000\n#define bPD_TH\t\t\t\t0xf\n#define bPD_TH_Opt2\t\t\t0xc000\n#define bPWED_TH\t\t\t0x700\n#define bIfMF_Win_L\t\t\t0x800\n#define bPD_Option\t\t\t0x1000\n#define bMF_Win_L\t\t\t0xe000\n#define bBW_Search_L\t\t\t0x30000\n#define bwin_enh_L\t\t\t0xc0000\n#define bBW_TH\t\t\t\t0x700000\n#define bED_TH2\t\t\t\t0x3800000\n#define bBW_option\t\t\t0x4000000\n#define bRatio_TH\t\t\t0x18000000\n#define bWindow_L\t\t\t0xe0000000\n#define bSBD_Option\t\t\t0x1\n#define bFrame_TH\t\t\t0x1c\n#define bFS_Option\t\t\t0x60\n#define bDC_Slope_check\t\t\t0x80\n#define bFGuard_Counter_DC_L\t\t0xe00\n#define bFrame_Weight_Short\t\t0x7000\n#define bSub_Tune\t\t\t0xe00000\n#define bFrame_DC_Length\t\t0xe000000\n#define bSBD_start_offset\t\t0x30000000\n#define bFrame_TH_2\t\t\t0x7\n#define bFrame_GI2_TH\t\t\t0x38\n#define bGI2_Sync_en\t\t\t0x40\n#define bSarch_Short_Early\t\t0x300\n#define bSarch_Short_Late\t\t0xc00\n#define bSarch_GI2_Late\t\t\t0x70000\n#define bCFOAntSum\t\t\t0x1\n#define bCFOAcc\t\t\t\t0x2\n#define bCFOStartOffset\t\t\t0xc\n#define bCFOLookBack\t\t\t0x70\n#define bCFOSumWeight\t\t\t0x80\n#define bDAGCEnable\t\t\t0x10000\n#define bTXIQImb_A\t\t\t0x3ff\n#define bTXIQImb_B\t\t\t0xfc00\n#define bTXIQImb_C\t\t\t0x3f0000\n#define bTXIQImb_D\t\t\t0xffc00000\n#define bTxIDCOffset\t\t\t0xff\n#define bTxQDCOffset\t\t\t0xff00\n#define bTxDFIRMode\t\t\t0x10000\n#define bTxPesudoNoiseOn\t\t0x4000000\n#define bTxPesudoNoise_A\t\t0xff\n#define bTxPesudoNoise_B\t\t0xff00\n#define bTxPesudoNoise_C\t\t0xff0000\n#define bTxPesudoNoise_D\t\t0xff000000\n#define bCCADropOption\t\t\t0x20000\n#define bCCADropThres\t\t\t0xfff00000\n#define bEDCCA_H\t\t\t0xf\n#define bEDCCA_L\t\t\t0xf0\n#define bLambda_ED\t\t\t0x300\n#define bRxInitialGain\t\t\t0x7f\n#define bRxAntDivEn\t\t\t0x80\n#define bRxAGCAddressForLNA\t\t0x7f00\n#define bRxHighPowerFlow\t\t0x8000\n#define bRxAGCFreezeThres\t\t0xc0000\n#define bRxFreezeStep_AGC1\t\t0x300000\n#define bRxFreezeStep_AGC2\t\t0xc00000\n#define bRxFreezeStep_AGC3\t\t0x3000000\n#define bRxFreezeStep_AGC0\t\t0xc000000\n#define bRxRssi_Cmp_En\t\t\t0x10000000\n#define bRxQuickAGCEn\t\t\t0x20000000\n#define bRxAGCFreezeThresMode\t\t0x40000000\n#define bRxOverFlowCheckType\t\t0x80000000\n#define bRxAGCShift\t\t\t0x7f\n#define bTRSW_Tri_Only\t\t\t0x80\n#define bPowerThres\t\t\t0x300\n#define bRxAGCEn\t\t\t0x1\n#define bRxAGCTogetherEn\t\t0x2\n#define bRxAGCMin\t\t\t0x4\n#define bRxHP_Ini\t\t\t0x7\n#define bRxHP_TRLNA\t\t\t0x70\n#define bRxHP_RSSI\t\t\t0x700\n#define bRxHP_BBP1\t\t\t0x7000\n#define bRxHP_BBP2\t\t\t0x70000\n#define bRxHP_BBP3\t\t\t0x700000\n \n#define bRSSI_H\t\t\t\t0x7f0000\n \n#define bRSSI_Gen\t\t\t0x7f000000\n#define bRxSettle_TRSW\t\t\t0x7\n#define bRxSettle_LNA\t\t\t0x38\n#define bRxSettle_RSSI\t\t\t0x1c0\n#define bRxSettle_BBP\t\t\t0xe00\n#define bRxSettle_RxHP\t\t\t0x7000\n#define bRxSettle_AntSW_RSSI\t\t0x38000\n#define bRxSettle_AntSW\t\t\t0xc0000\n#define bRxProcessTime_DAGC\t\t0x300000\n#define bRxSettle_HSSI\t\t\t0x400000\n#define bRxProcessTime_BBPPW\t\t0x800000\n#define bRxAntennaPowerShift\t\t0x3000000\n#define bRSSITableSelect\t\t0xc000000\n#define bRxHP_Final\t\t\t0x7000000\n#define bRxHTSettle_BBP\t\t\t0x7\n#define bRxHTSettle_HSSI\t\t0x8\n#define bRxHTSettle_RxHP\t\t0x70\n#define bRxHTSettle_BBPPW\t\t0x80\n#define bRxHTSettle_Idle\t\t0x300\n#define bRxHTSettle_Reserved\t\t0x1c00\n#define bRxHTRxHPEn\t\t\t0x8000\n#define bRxHTAGCFreezeThres\t\t0x30000\n#define bRxHTAGCTogetherEn\t\t0x40000\n#define bRxHTAGCMin\t\t\t0x80000\n#define bRxHTAGCEn\t\t\t0x100000\n#define bRxHTDAGCEn\t\t\t0x200000\n#define bRxHTRxHP_BBP\t\t\t0x1c00000\n#define bRxHTRxHP_Final\t\t\t0xe0000000\n#define bRxPWRatioTH\t\t\t0x3\n#define bRxPWRatioEn\t\t\t0x4\n#define bRxMFHold\t\t\t0x3800\n#define bRxPD_Delay_TH1\t\t\t0x38\n#define bRxPD_Delay_TH2\t\t\t0x1c0\n#define bRxPD_DC_COUNT_MAX\t\t0x600\n \n#define bRxPD_Delay_TH\t\t\t0x8000\n#define bRxProcess_Delay\t\t0xf0000\n#define bRxSearchrange_GI2_Early\t0x700000\n#define bRxFrame_Guard_Counter_L\t0x3800000\n#define bRxSGI_Guard_L\t\t\t0xc000000\n#define bRxSGI_Search_L\t\t\t0x30000000\n#define bRxSGI_TH\t\t\t0xc0000000\n#define bDFSCnt0\t\t\t0xff\n#define bDFSCnt1\t\t\t0xff00\n#define bDFSFlag\t\t\t0xf0000\n\n#define bMFWeightSum\t\t0x300000\n#define bMinIdxTH\t\t0x7f000000\n\n#define bDAFormat\t\t0x40000\n\n#define bTxChEmuEnable\t\t0x01000000\n\n#define bTRSWIsolation_A\t0x7f\n#define bTRSWIsolation_B\t0x7f00\n#define bTRSWIsolation_C\t0x7f0000\n#define bTRSWIsolation_D\t0x7f000000\n\n#define bExtLNAGain\t\t0x7c00\n\n \n#define bSTBCEn\t\t\t0x4\n#define bAntennaMapping\t\t0x10\n#define bNss\t\t\t0x20\n#define bCFOAntSumD\t\t0x200\n#define bPHYCounterReset\t0x8000000\n#define bCFOReportGet\t\t0x4000000\n#define bOFDMContinueTx\t\t0x10000000\n#define bOFDMSingleCarrier\t0x20000000\n#define bOFDMSingleTone\t\t0x40000000\n \n#define bHTDetect\t\t0x100\n#define bCFOEn\t\t\t0x10000\n#define bCFOValue\t\t0xfff00000\n#define bSigTone_Re\t\t0x3f\n#define bSigTone_Im\t\t0x7f00\n#define bCounter_CCA\t\t0xffff\n#define bCounter_ParityFail\t0xffff0000\n#define bCounter_RateIllegal\t0xffff\n#define bCounter_CRC8Fail\t0xffff0000\n#define bCounter_MCSNoSupport\t0xffff\n#define bCounter_FastSync\t0xffff\n#define bShortCFO\t\t0xfff\n#define bShortCFOTLength\t12  \n#define bShortCFOFLength\t11  \n#define bLongCFO\t\t0x7ff\n#define bLongCFOTLength\t\t11\n#define bLongCFOFLength\t\t11\n#define bTailCFO\t\t0x1fff\n#define bTailCFOTLength\t\t13\n#define bTailCFOFLength\t\t12\n\n#define bmax_en_pwdB\t\t0xffff\n#define bCC_power_dB\t\t0xffff0000\n#define bnoise_pwdB\t\t0xffff\n#define bPowerMeasTLength\t10\n#define bPowerMeasFLength\t3\n#define bRx_HT_BW\t\t0x1\n#define bRxSC\t\t\t0x6\n#define bRx_HT\t\t\t0x8\n\n#define bNB_intf_det_on\t\t0x1\n#define bIntf_win_len_cfg\t0x30\n#define bNB_Intf_TH_cfg\t\t0x1c0\n\n#define bRFGain\t\t\t0x3f\n#define bTableSel\t\t0x40\n#define bTRSW\t\t\t0x80\n\n#define bRxSNR_A\t\t0xff\n#define bRxSNR_B\t\t0xff00\n#define bRxSNR_C\t\t0xff0000\n#define bRxSNR_D\t\t0xff000000\n#define bSNREVMTLength\t\t8\n#define bSNREVMFLength\t\t1\n\n#define bCSI1st\t\t\t0xff\n#define bCSI2nd\t\t\t0xff00\n#define bRxEVM1st\t\t0xff0000\n#define bRxEVM2nd\t\t0xff000000\n\n#define bSIGEVM\t\t\t0xff\n#define bPWDB\t\t\t0xff00\n#define bSGIEN\t\t\t0x10000\n\n#define bSFactorQAM1\t\t0xf\n#define bSFactorQAM2\t\t0xf0\n#define bSFactorQAM3\t\t0xf00\n#define bSFactorQAM4\t\t0xf000\n#define bSFactorQAM5\t\t0xf0000\n#define bSFactorQAM6\t\t0xf0000\n#define bSFactorQAM7\t\t0xf00000\n#define bSFactorQAM8\t\t0xf000000\n#define bSFactorQAM9\t\t0xf0000000\n#define bCSIScheme\t\t0x100000\n\n#define bNoiseLvlTopSet\t\t0x3\n#define bChSmooth\t\t0x4\n#define bChSmoothCfg1\t\t0x38\n#define bChSmoothCfg2\t\t0x1c0\n#define bChSmoothCfg3\t\t0xe00\n#define bChSmoothCfg4\t\t0x7000\n#define bMRCMode\t\t0x800000\n#define bTHEVMCfg\t\t0x7000000\n\n#define bLoopFitType\t\t0x1\n#define bUpdCFO\t\t\t0x40\n#define bUpdCFOOffData\t\t0x80\n#define bAdvUpdCFO\t\t0x100\n#define bAdvTimeCtrl\t\t0x800\n#define bUpdClko\t\t0x1000\n#define bFC\t\t\t0x6000\n#define bTrackingMode\t\t0x8000\n#define bPhCmpEnable\t\t0x10000\n#define bUpdClkoLTF\t\t0x20000\n#define bComChCFO\t\t0x40000\n#define bCSIEstiMode\t\t0x80000\n#define bAdvUpdEqz\t\t0x100000\n#define bUChCfg\t\t\t0x7000000\n#define bUpdEqz\t\t\t0x8000000\n\n \n#define bTxAGCRate18_06\t\t0x7f7f7f7f\n#define bTxAGCRate54_24\t\t0x7f7f7f7f\n#define bTxAGCRateMCS32\t\t0x7f\n#define bTxAGCRateCCK\t\t0x7f00\n#define bTxAGCRateMCS3_MCS0\t0x7f7f7f7f\n#define bTxAGCRateMCS7_MCS4\t0x7f7f7f7f\n#define bTxAGCRateMCS11_MCS8\t0x7f7f7f7f\n#define bTxAGCRateMCS15_MCS12\t0x7f7f7f7f\n\n#define bRxPesudoNoiseOn\t0x20000000  \n#define bRxPesudoNoise_A\t0xff\n#define bRxPesudoNoise_B\t0xff00\n#define bRxPesudoNoise_C\t0xff0000\n#define bRxPesudoNoise_D\t0xff000000\n#define bPesudoNoiseState_A\t0xffff\n#define bPesudoNoiseState_B\t0xffff0000\n#define bPesudoNoiseState_C\t0xffff\n#define bPesudoNoiseState_D\t0xffff0000\n\n \n#define bZebra1_HSSIEnable\t0x8\n#define bZebra1_TRxControl\t0xc00\n#define bZebra1_TRxGainSetting\t0x07f\n#define bZebra1_RxCorner\t0xc00\n#define bZebra1_TxChargePump\t0x38\n#define bZebra1_RxChargePump\t0x7\n#define bZebra1_ChannelNum\t0xf80\n#define bZebra1_TxLPFBW\t0x400\n#define bZebra1_RxLPFBW\t0x600\n\n \n#define bRTL8256RegModeCtrl1\t0x100\n#define bRTL8256RegModeCtrl0\t0x40\n#define bRTL8256_TxLPFBW\t0x18\n#define bRTL8256_RxLPFBW\t0x600\n\n \n#define bRTL8258_TxLPFBW\t0xc\n#define bRTL8258_RxLPFBW\t0xc00\n#define bRTL8258_RSSILPFBW\t0xc0\n\n \n#define bByte0\t0x1\n#define bByte1\t0x2\n#define bByte2\t0x4\n#define bByte3\t0x8\n#define bWord0\t0x3\n#define bWord1\t0xc\n#define bDWord\t0xf\n\n \n#define bMaskByte0\t0xff\n#define bMaskByte1\t0xff00\n#define bMaskByte2\t0xff0000\n#define bMaskByte3\t0xff000000\n#define bMaskHWord\t0xffff0000\n#define bMaskLWord\t0x0000ffff\n#define bMaskDWord\t0xffffffff\n\n \n#define bMask12Bits\t0xfff\n\n#define bEnable\t\t0x1\n#define bDisable\t0x0\n\n#define LeftAntenna\t0x0\n#define RightAntenna\t0x1\n\n#define tCheckTxStatus\t\t500  \n#define tUpdateRxCounter\t100  \n\n#define rateCCK\t\t0\n#define rateOFDM\t1\n#define rateHT\t\t2\n\n#define bPMAC_End\t0x1ff  \n#define bFPGAPHY0_End\t0x8ff\n#define bFPGAPHY1_End\t0x9ff\n#define bCCKPHY0_End\t0xaff\n#define bOFDMPHY0_End\t0xcff\n#define bOFDMPHY1_End\t0xdff\n\n#define bPMACControl\t0x0\n#define bWMACControl\t0x1\n#define bWNICControl\t0x2\n\n#define PathA\t0x0\n#define PathB\t0x1\n#define PathC\t0x2\n#define PathD\t0x3\n\n#define rRTL8256RxMixerPole\t0xb\n#define bZebraRxMixerPole\t0x6\n#define rRTL8256TxBBOPBias\t0x9\n#define bRTL8256TxBBOPBias\t0x400\n#define rRTL8256TxBBBW\t\t19\n#define bRTL8256TxBBBW\t\t0x18\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}