$date
	Fri May 06 03:32:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module segment7_tb $end
$scope module segment7_1 $end
$var wire 4 ! bcd [3:0] $end
$var reg 8 " seg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11000000 "
b0 !
$end
#10
b11111001 "
b1 !
#20
b10100100 "
b10 !
#30
b10110000 "
b11 !
#40
b10011001 "
b100 !
#50
b10010010 "
b101 !
#60
b10000010 "
b110 !
#70
b11111000 "
b111 !
#80
b10000000 "
b1000 !
#90
b10010000 "
b1001 !
#100
b10100000 "
b1010 !
#110
b10100111 "
b1011 !
#120
b11111111 "
b1100 !
#130
b10100001 "
b1101 !
#140
b10000100 "
b1110 !
#150
b11110001 "
b1111 !
#160
