

//QEMU sifive_u

#define SPI0_CTRL_ADDR 0x10040000UL
#define SPI0_CTRL_SIZE 0x1000UL
#define SPI0_MEM_ADDR 0x20000000UL
#define SPI0_MEM_SIZE 0x10000000UL
#define SPI1_CTRL_ADDR 0x10041000UL
#define SPI1_CTRL_SIZE 0x1000UL
#define SPI1_MEM_ADDR 0x30000000UL
#define SPI1_MEM_SIZE 0x10000000UL
#define SPI2_CTRL_ADDR 0x10050000UL
#define SPI2_CTRL_SIZE 0x1000UL
#ifndef SPI_CTRL_ADDR
  #define SPI_CTRL_ADDR SPI0_CTRL_ADDR
#endif
#ifndef SPI_CTRL_SIZE
  #define SPI_CTRL_SIZE SPI0_CTRL_SIZE
#endif
#ifndef SPI_MEM_ADDR
  #define SPI_MEM_ADDR SPI0_MEM_ADDR
#endif
#ifndef SPI_MEM_SIZE
  #define SPI_MEM_SIZE SPI0_MEM_SIZE
#endif