Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 26 04:01:41 2021
| Host         : DESKTOP-437TBDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mul_Matrix_timing_summary_routed.rpt -pb mul_Matrix_timing_summary_routed.pb -rpx mul_Matrix_timing_summary_routed.rpx -warn_on_violation
| Design       : mul_Matrix
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 75 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.040        0.000                      0                 1190        0.119        0.000                      0                 1190        4.500        0.000                       0                   571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.040        0.000                      0                 1190        0.119        0.000                      0                 1190        4.500        0.000                       0                   571  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 arrayA_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_95_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.580ns (26.927%)  route 1.574ns (73.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.973     0.973    ap_clk
    SLICE_X37Y62         FDRE                                         r  arrayA_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  arrayA_0_sel_rd_reg/Q
                         net (fo=9, routed)           0.877     2.306    arrayA_0_sel
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.124     2.430 r  sum_reg_95_reg_i_15/O
                         net (fo=1, routed)           0.697     3.127    grp_fu_169_p0[1]
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.924    10.924    ap_clk
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722     7.167    sum_reg_95_reg
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 arrayA_0_payload_A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_95_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.774ns (37.116%)  route 1.311ns (62.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.973     0.973    ap_clk
    SLICE_X36Y61         FDRE                                         r  arrayA_0_payload_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  arrayA_0_payload_A_reg[7]/Q
                         net (fo=1, routed)           0.692     2.143    arrayA_0_payload_A[7]
    SLICE_X36Y61         LUT3 (Prop_lut3_I1_O)        0.296     2.439 r  sum_reg_95_reg_i_9/O
                         net (fo=1, routed)           0.619     3.058    grp_fu_169_p0[7]
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.924    10.924    ap_clk
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.722     7.167    sum_reg_95_reg
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 arrayB_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_95_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.718ns (32.252%)  route 1.508ns (67.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.973     0.973    ap_clk
    SLICE_X37Y62         FDRE                                         r  arrayB_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  arrayB_0_sel_rd_reg/Q
                         net (fo=9, routed)           1.090     2.482    arrayB_0_sel
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.299     2.781 r  sum_reg_95_reg_i_4/O
                         net (fo=1, routed)           0.418     3.199    grp_fu_169_p1[4]
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.924    10.924    ap_clk
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536     7.353    sum_reg_95_reg
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 arrayB_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_95_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.718ns (32.442%)  route 1.495ns (67.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.973     0.973    ap_clk
    SLICE_X37Y62         FDRE                                         r  arrayB_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  arrayB_0_sel_rd_reg/Q
                         net (fo=9, routed)           0.938     2.330    arrayB_0_sel
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.299     2.629 r  sum_reg_95_reg_i_6/O
                         net (fo=1, routed)           0.557     3.186    grp_fu_169_p1[2]
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.924    10.924    ap_clk
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536     7.353    sum_reg_95_reg
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 arrayA_0_payload_A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_95_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.779ns (38.825%)  route 1.227ns (61.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.973     0.973    ap_clk
    SLICE_X36Y61         FDRE                                         r  arrayA_0_payload_A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  arrayA_0_payload_A_reg[6]/Q
                         net (fo=1, routed)           0.684     2.135    arrayA_0_payload_A[6]
    SLICE_X36Y61         LUT3 (Prop_lut3_I1_O)        0.301     2.436 r  sum_reg_95_reg_i_10/O
                         net (fo=1, routed)           0.544     2.979    grp_fu_169_p0[6]
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.924    10.924    ap_clk
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722     7.167    sum_reg_95_reg
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 arrayA_0_payload_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_95_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.580ns (29.160%)  route 1.409ns (70.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.973     0.973    ap_clk
    SLICE_X37Y61         FDRE                                         r  arrayA_0_payload_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  arrayA_0_payload_B_reg[3]/Q
                         net (fo=1, routed)           0.810     2.239    arrayA_0_payload_B[3]
    SLICE_X37Y61         LUT3 (Prop_lut3_I0_O)        0.124     2.363 r  sum_reg_95_reg_i_13/O
                         net (fo=1, routed)           0.599     2.962    grp_fu_169_p0[3]
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.924    10.924    ap_clk
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722     7.167    sum_reg_95_reg
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -2.962    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 arrayB_0_payload_B_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_95_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.776ns (36.088%)  route 1.374ns (63.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.973     0.973    ap_clk
    SLICE_X36Y60         FDRE                                         r  arrayB_0_payload_B_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  arrayB_0_payload_B_reg[7]/Q
                         net (fo=1, routed)           0.960     2.411    arrayB_0_payload_B[7]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.298     2.709 r  sum_reg_95_reg_i_1/O
                         net (fo=1, routed)           0.414     3.123    grp_fu_169_p1[7]
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.924    10.924    ap_clk
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536     7.353    sum_reg_95_reg
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                  4.230    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 arrayB_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_95_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.718ns (33.478%)  route 1.427ns (66.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.973     0.973    ap_clk
    SLICE_X37Y62         FDRE                                         r  arrayB_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  arrayB_0_sel_rd_reg/Q
                         net (fo=9, routed)           0.871     2.263    arrayB_0_sel
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.299     2.562 r  sum_reg_95_reg_i_5/O
                         net (fo=1, routed)           0.556     3.118    grp_fu_169_p1[3]
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.924    10.924    ap_clk
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536     7.353    sum_reg_95_reg
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 arrayB_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_95_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.718ns (33.629%)  route 1.417ns (66.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.973     0.973    ap_clk
    SLICE_X37Y62         FDRE                                         r  arrayB_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  arrayB_0_sel_rd_reg/Q
                         net (fo=9, routed)           0.874     2.266    arrayB_0_sel
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.299     2.565 r  sum_reg_95_reg_i_2/O
                         net (fo=1, routed)           0.543     3.108    grp_fu_169_p1[6]
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.924    10.924    ap_clk
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.536     7.353    sum_reg_95_reg
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 arrayA_0_payload_B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg_95_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.715ns (36.913%)  route 1.222ns (63.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.973     0.973    ap_clk
    SLICE_X37Y61         FDRE                                         r  arrayA_0_payload_B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  arrayA_0_payload_B_reg[5]/Q
                         net (fo=1, routed)           0.665     2.057    arrayA_0_payload_B[5]
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.296     2.353 r  sum_reg_95_reg_i_11/O
                         net (fo=1, routed)           0.557     2.910    grp_fu_169_p0[5]
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.924    10.924    ap_clk
    DSP48_X2Y24          DSP48E1                                      r  sum_reg_95_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722     7.167    sum_reg_95_reg
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  4.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mul_Matrix_AXILiteS_s_axi_U/int_useLM_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            useLM_0_data_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.155%)  route 0.075ns (34.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.410     0.410    mul_Matrix_AXILiteS_s_axi_U/ap_clk
    SLICE_X35Y68         FDRE                                         r  mul_Matrix_AXILiteS_s_axi_U/int_useLM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mul_Matrix_AXILiteS_s_axi_U/int_useLM_reg[19]/Q
                         net (fo=3, routed)           0.075     0.627    useLM[19]
    SLICE_X34Y68         FDRE                                         r  useLM_0_data_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.432     0.432    ap_clk
    SLICE_X34Y68         FDRE                                         r  useLM_0_data_reg_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.076     0.508    useLM_0_data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mul_Matrix_AXILiteS_s_axi_U/int_useLM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            useLM_0_data_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.559%)  route 0.077ns (35.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.410     0.410    mul_Matrix_AXILiteS_s_axi_U/ap_clk
    SLICE_X35Y69         FDRE                                         r  mul_Matrix_AXILiteS_s_axi_U/int_useLM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mul_Matrix_AXILiteS_s_axi_U/int_useLM_reg[25]/Q
                         net (fo=3, routed)           0.077     0.629    useLM[25]
    SLICE_X34Y69         FDRE                                         r  useLM_0_data_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.432     0.432    ap_clk
    SLICE_X34Y69         FDRE                                         r  useLM_0_data_reg_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.076     0.508    useLM_0_data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 arrayB_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arrayB_0_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.410     0.410    ap_clk
    SLICE_X37Y62         FDRE                                         r  arrayB_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  arrayB_0_state_reg[1]/Q
                         net (fo=5, routed)           0.100     0.651    arrayB_TREADY
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.696 r  arrayB_0_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.696    arrayB_0_state[0]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  arrayB_0_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.432     0.432    ap_clk
    SLICE_X36Y62         FDRE                                         r  arrayB_0_state_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.121     0.553    arrayB_0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mul_Matrix_AXILiteS_s_axi_U/int_useLP_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul_Matrix_AXILiteS_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.410     0.410    mul_Matrix_AXILiteS_s_axi_U/ap_clk
    SLICE_X35Y67         FDRE                                         r  mul_Matrix_AXILiteS_s_axi_U/int_useLP_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mul_Matrix_AXILiteS_s_axi_U/int_useLP_reg[14]/Q
                         net (fo=2, routed)           0.099     0.650    mul_Matrix_AXILiteS_s_axi_U/int_useLP_reg_n_0_[14]
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.695 r  mul_Matrix_AXILiteS_s_axi_U/rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.695    mul_Matrix_AXILiteS_s_axi_U/rdata[14]
    SLICE_X34Y67         FDRE                                         r  mul_Matrix_AXILiteS_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.432     0.432    mul_Matrix_AXILiteS_s_axi_U/ap_clk
    SLICE_X34Y67         FDRE                                         r  mul_Matrix_AXILiteS_s_axi_U/rdata_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.120     0.552    mul_Matrix_AXILiteS_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 useLN_0_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            useLN_read_reg_177_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.410     0.410    ap_clk
    SLICE_X38Y67         FDRE                                         r  useLN_0_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  useLN_0_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.049     0.623    useLN_0_data_reg[11]
    SLICE_X39Y67         FDRE                                         r  useLN_read_reg_177_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.432     0.432    ap_clk
    SLICE_X39Y67         FDRE                                         r  useLN_read_reg_177_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.047     0.479    useLN_read_reg_177_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mul_Matrix_AXILiteS_s_axi_U/int_useLP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul_Matrix_AXILiteS_s_axi_U/rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.410     0.410    mul_Matrix_AXILiteS_s_axi_U/ap_clk
    SLICE_X37Y66         FDRE                                         r  mul_Matrix_AXILiteS_s_axi_U/int_useLP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mul_Matrix_AXILiteS_s_axi_U/int_useLP_reg[6]/Q
                         net (fo=2, routed)           0.101     0.652    mul_Matrix_AXILiteS_s_axi_U/int_useLP_reg_n_0_[6]
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.697 r  mul_Matrix_AXILiteS_s_axi_U/rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.697    mul_Matrix_AXILiteS_s_axi_U/rdata[6]
    SLICE_X36Y66         FDRE                                         r  mul_Matrix_AXILiteS_s_axi_U/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.432     0.432    mul_Matrix_AXILiteS_s_axi_U/ap_clk
    SLICE_X36Y66         FDRE                                         r  mul_Matrix_AXILiteS_s_axi_U/rdata_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y66         FDRE (Hold_fdre_C_D)         0.121     0.553    mul_Matrix_AXILiteS_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 useLM_0_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            useLM_read_reg_183_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.410     0.410    ap_clk
    SLICE_X33Y66         FDRE                                         r  useLM_0_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  useLM_0_data_reg_reg[13]/Q
                         net (fo=1, routed)           0.112     0.664    useLM_0_data_reg[13]
    SLICE_X32Y66         FDRE                                         r  useLM_read_reg_183_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.432     0.432    ap_clk
    SLICE_X32Y66         FDRE                                         r  useLM_read_reg_183_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.076     0.508    useLM_read_reg_183_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 useLM_0_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            useLM_read_reg_183_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.410     0.410    ap_clk
    SLICE_X33Y67         FDRE                                         r  useLM_0_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  useLM_0_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.112     0.664    useLM_0_data_reg[1]
    SLICE_X32Y67         FDRE                                         r  useLM_read_reg_183_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.432     0.432    ap_clk
    SLICE_X32Y67         FDRE                                         r  useLM_read_reg_183_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y67         FDRE (Hold_fdre_C_D)         0.076     0.508    useLM_read_reg_183_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 k_reg_109_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_1_reg_207_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.410     0.410    ap_clk
    SLICE_X31Y65         FDRE                                         r  k_reg_109_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  k_reg_109_reg[0]/Q
                         net (fo=4, routed)           0.111     0.663    k_reg_109[0]
    SLICE_X30Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.708 r  k_1_reg_207[0]_i_1/O
                         net (fo=1, routed)           0.000     0.708    k_1_fu_155_p2[0]
    SLICE_X30Y65         FDRE                                         r  k_1_reg_207_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.432     0.432    ap_clk
    SLICE_X30Y65         FDRE                                         r  k_1_reg_207_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.120     0.552    k_1_reg_207_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 k_1_reg_207_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg_109_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.410     0.410    ap_clk
    SLICE_X29Y71         FDRE                                         r  k_1_reg_207_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k_1_reg_207_reg[30]/Q
                         net (fo=1, routed)           0.110     0.661    k_1_reg_207[30]
    SLICE_X28Y70         FDRE                                         r  k_reg_109_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=570, unset)          0.432     0.432    ap_clk
    SLICE_X28Y70         FDRE                                         r  k_reg_109_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.071     0.503    k_reg_109_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y24   sum_reg_95_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y67  r_reg_73_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y67  r_reg_73_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y68  r_reg_73_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y68  r_reg_73_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y68  r_reg_73_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y65  r_reg_73_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y68  r_reg_73_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y69  r_reg_73_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y69  r_reg_73_reg[22]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y67  r_reg_73_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y67  r_reg_73_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y68  r_reg_73_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y68  r_reg_73_reg[18]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y68  r_reg_73_reg[19]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y65  r_reg_73_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y68  r_reg_73_reg[20]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y69  r_reg_73_reg[21]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y69  r_reg_73_reg[22]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y69  r_reg_73_reg[23]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y67  r_reg_73_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y67  r_reg_73_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y67  r_reg_73_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y67  r_reg_73_reg[16]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y68  r_reg_73_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y68  r_reg_73_reg[17]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y68  r_reg_73_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y68  r_reg_73_reg[18]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y68  r_reg_73_reg[19]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y68  r_reg_73_reg[19]/C



