{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579479994027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579479994037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 19:26:33 2020 " "Processing started: Sun Jan 19 19:26:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579479994037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579479994037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vending -c vending " "Command: quartus_map --read_settings_files=on --write_settings_files=off vending -c vending" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579479994037 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1579479995218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trial_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trial_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vending-arch " "Found design unit 1: vending-arch" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008702 ""} { "Info" "ISGN_ENTITY_NAME" "1 vending " "Found entity 1: vending" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579480008702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_ss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_ss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexToSevenSegment-arch " "Found design unit 1: hexToSevenSegment-arch" {  } { { "HEX_to_SS.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/HEX_to_SS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008711 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexToSevenSegment " "Found entity 1: hexToSevenSegment" {  } { { "HEX_to_SS.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/HEX_to_SS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579480008711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clocktick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockTick-arch " "Found design unit 1: clockTick-arch" {  } { { "clockTick.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/clockTick.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008720 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockTick " "Found entity 1: clockTick" {  } { { "clockTick.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/clockTick.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579480008720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579480008720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending " "Elaborating entity \"vending\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579480008809 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(72) " "VHDL Process Statement warning at trial_2.vhd(72): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008812 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(86) " "VHDL Process Statement warning at trial_2.vhd(86): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008812 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(87) " "VHDL Process Statement warning at trial_2.vhd(87): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008812 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(87) " "VHDL Process Statement warning at trial_2.vhd(87): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(87) " "VHDL Process Statement warning at trial_2.vhd(87): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(88) " "VHDL Process Statement warning at trial_2.vhd(88): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(88) " "VHDL Process Statement warning at trial_2.vhd(88): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(88) " "VHDL Process Statement warning at trial_2.vhd(88): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(102) " "VHDL Process Statement warning at trial_2.vhd(102): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008813 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(121) " "VHDL Process Statement warning at trial_2.vhd(121): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(122) " "VHDL Process Statement warning at trial_2.vhd(122): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(122) " "VHDL Process Statement warning at trial_2.vhd(122): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(122) " "VHDL Process Statement warning at trial_2.vhd(122): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(123) " "VHDL Process Statement warning at trial_2.vhd(123): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(123) " "VHDL Process Statement warning at trial_2.vhd(123): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(123) " "VHDL Process Statement warning at trial_2.vhd(123): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(137) " "VHDL Process Statement warning at trial_2.vhd(137): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008814 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(161) " "VHDL Process Statement warning at trial_2.vhd(161): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(162) " "VHDL Process Statement warning at trial_2.vhd(162): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(162) " "VHDL Process Statement warning at trial_2.vhd(162): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(162) " "VHDL Process Statement warning at trial_2.vhd(162): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(163) " "VHDL Process Statement warning at trial_2.vhd(163): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(163) " "VHDL Process Statement warning at trial_2.vhd(163): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(163) " "VHDL Process Statement warning at trial_2.vhd(163): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008815 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(179) " "VHDL Process Statement warning at trial_2.vhd(179): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(209) " "VHDL Process Statement warning at trial_2.vhd(209): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(210) " "VHDL Process Statement warning at trial_2.vhd(210): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(210) " "VHDL Process Statement warning at trial_2.vhd(210): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(210) " "VHDL Process Statement warning at trial_2.vhd(210): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(211) " "VHDL Process Statement warning at trial_2.vhd(211): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(211) " "VHDL Process Statement warning at trial_2.vhd(211): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(211) " "VHDL Process Statement warning at trial_2.vhd(211): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008816 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(218) " "VHDL Process Statement warning at trial_2.vhd(218): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(248) " "VHDL Process Statement warning at trial_2.vhd(248): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(249) " "VHDL Process Statement warning at trial_2.vhd(249): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(249) " "VHDL Process Statement warning at trial_2.vhd(249): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(249) " "VHDL Process Statement warning at trial_2.vhd(249): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(250) " "VHDL Process Statement warning at trial_2.vhd(250): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(250) " "VHDL Process Statement warning at trial_2.vhd(250): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(250) " "VHDL Process Statement warning at trial_2.vhd(250): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008817 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(257) " "VHDL Process Statement warning at trial_2.vhd(257): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008818 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(286) " "VHDL Process Statement warning at trial_2.vhd(286): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008818 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(287) " "VHDL Process Statement warning at trial_2.vhd(287): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008818 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(287) " "VHDL Process Statement warning at trial_2.vhd(287): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008818 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(287) " "VHDL Process Statement warning at trial_2.vhd(287): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008818 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(288) " "VHDL Process Statement warning at trial_2.vhd(288): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008819 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(288) " "VHDL Process Statement warning at trial_2.vhd(288): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008819 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(288) " "VHDL Process Statement warning at trial_2.vhd(288): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008819 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(329) " "VHDL Process Statement warning at trial_2.vhd(329): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008819 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(330) " "VHDL Process Statement warning at trial_2.vhd(330): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(330) " "VHDL Process Statement warning at trial_2.vhd(330): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(330) " "VHDL Process Statement warning at trial_2.vhd(330): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(331) " "VHDL Process Statement warning at trial_2.vhd(331): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(331) " "VHDL Process Statement warning at trial_2.vhd(331): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(331) " "VHDL Process Statement warning at trial_2.vhd(331): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(332) " "VHDL Process Statement warning at trial_2.vhd(332): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008820 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(372) " "VHDL Process Statement warning at trial_2.vhd(372): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(373) " "VHDL Process Statement warning at trial_2.vhd(373): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(373) " "VHDL Process Statement warning at trial_2.vhd(373): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(373) " "VHDL Process Statement warning at trial_2.vhd(373): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(374) " "VHDL Process Statement warning at trial_2.vhd(374): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(374) " "VHDL Process Statement warning at trial_2.vhd(374): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(374) " "VHDL Process Statement warning at trial_2.vhd(374): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(375) " "VHDL Process Statement warning at trial_2.vhd(375): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008821 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(415) " "VHDL Process Statement warning at trial_2.vhd(415): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008822 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(416) " "VHDL Process Statement warning at trial_2.vhd(416): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008822 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(416) " "VHDL Process Statement warning at trial_2.vhd(416): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008822 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(416) " "VHDL Process Statement warning at trial_2.vhd(416): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008822 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(417) " "VHDL Process Statement warning at trial_2.vhd(417): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008822 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(417) " "VHDL Process Statement warning at trial_2.vhd(417): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008823 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(417) " "VHDL Process Statement warning at trial_2.vhd(417): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008823 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(418) " "VHDL Process Statement warning at trial_2.vhd(418): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008823 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(458) " "VHDL Process Statement warning at trial_2.vhd(458): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008823 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(459) " "VHDL Process Statement warning at trial_2.vhd(459): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(459) " "VHDL Process Statement warning at trial_2.vhd(459): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(459) " "VHDL Process Statement warning at trial_2.vhd(459): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(460) " "VHDL Process Statement warning at trial_2.vhd(460): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(460) " "VHDL Process Statement warning at trial_2.vhd(460): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(460) " "VHDL Process Statement warning at trial_2.vhd(460): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(461) " "VHDL Process Statement warning at trial_2.vhd(461): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008824 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal_reg trial_2.vhd(501) " "VHDL Process Statement warning at trial_2.vhd(501): signal \"decimal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5_r trial_2.vhd(502) " "VHDL Process Statement warning at trial_2.vhd(502): signal \"HEX5_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4_r trial_2.vhd(502) " "VHDL Process Statement warning at trial_2.vhd(502): signal \"HEX4_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3_r trial_2.vhd(502) " "VHDL Process Statement warning at trial_2.vhd(502): signal \"HEX3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2_r trial_2.vhd(503) " "VHDL Process Statement warning at trial_2.vhd(503): signal \"HEX2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1_r trial_2.vhd(503) " "VHDL Process Statement warning at trial_2.vhd(503): signal \"HEX1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0_r trial_2.vhd(503) " "VHDL Process Statement warning at trial_2.vhd(503): signal \"HEX0_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "too_much_r trial_2.vhd(504) " "VHDL Process Statement warning at trial_2.vhd(504): signal \"too_much_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579480008825 "|vending"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decimal_reg trial_2.vhd(63) " "VHDL Process Statement warning at trial_2.vhd(63): inferring latch(es) for signal or variable \"decimal_reg\", which holds its previous value in one or more paths through the process" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579480008827 "|vending"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg trial_2.vhd(63) " "Inferred latch for \"decimal_reg\" at trial_2.vhd(63)" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579480008839 "|vending"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockTick clockTick:clk_div " "Elaborating entity \"clockTick\" for hierarchy \"clockTick:clk_div\"" {  } { { "trial_2.vhd" "clk_div" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579480008872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexToSevenSegment hexToSevenSegment:SS5 " "Elaborating entity \"hexToSevenSegment\" for hierarchy \"hexToSevenSegment:SS5\"" {  } { { "trial_2.vhd" "SS5" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579480008877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimal_reg " "Latch decimal_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vend_state_reg.zeroD " "Ports D and ENA on the latch are fed by the same signal vend_state_reg.zeroD" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579480009620 ""}  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579480009620 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "trial_2.vhd" "" { Text "C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579480009769 "|vending|HEX5[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1579480009769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579480009862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579480010300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579480010300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579480010364 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579480010364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579480010364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579480010364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579480010385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 19:26:50 2020 " "Processing ended: Sun Jan 19 19:26:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579480010385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579480010385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579480010385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579480010385 ""}
