input in0, in1, in2, in3, in4;
output out;
wire n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41;
not (n7, in2);
not (n8, in3);
not (n9, in4);
not (n10, in0);
nor (n11, in1, n10);
nand (n12, n11, n9, n8, n7);
and (n13, in1, in0);
nand (n14, n13, n9, in3, n7);
nand (n15, n13, in4, in3, n7);
nand (n16, n8, n7, in1, in0);
nor (n17, n16, in4);
nand (n18, n13, in4, n8, n7);
nand (n19, n11, in4, n8, n7);
nand (n20, n13, in4, in3, in2);
nand (n21, n20, n19, n18, n15);
nor (n22, n21, n17);
not (n23, in1);
and (n24, n23, n10);
nand (n25, n24, n9, n8, in2);
nand (n26, n11, n9, n8, in2);
nand (n27, n13, n9, n8, in2);
nand (n28, n27, n26, n25, n22);
not (n29, n24);
nor (n30, n29, n9, in3, in2);
nor (n31, n30, n28);
nand (n32, n13, n9, in3, in2);
nand (n33, n32, n31, n18, n14);
nor (n34, n33, n17);
nand (n35, n34, n15, n14, n12);
nor (n36, in3, n7, n23, n10);
and (n37, n36, in4);
nor (n38, n37, n35);
and (n39, in1, n10);
nand (n40, n39, n9, n8, n7);
nand (n41, n24, n9, in3, n7);
nand (out, n41, n40, n38, n12);
