<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="utf-8">
<title>riscv_vmem_rv64</title></head>
<body>
<h1>riscv_vmem_rv64.sail (16/26) 62%</h1>
<code style="display: block">
/*&nbsp;RV64&nbsp;Supervisor-mode&nbsp;address&nbsp;translation&nbsp;and&nbsp;page-table&nbsp;walks.&nbsp;*/<br>
<br>
/*&nbsp;Define&nbsp;the&nbsp;architectural&nbsp;satp&nbsp;and&nbsp;its&nbsp;legalizer.&nbsp;*/<br>
<br>
register&nbsp;satp&nbsp;:&nbsp;xlenbits<br>
<br>
function&nbsp;legalize_satp(a&nbsp;:&nbsp;Architecture,&nbsp;o&nbsp;:&nbsp;xlenbits,&nbsp;v&nbsp;:&nbsp;xlenbits)&nbsp;-&gt;&nbsp;xlenbits&nbsp;=<br>
&nbsp;&nbsp;<span style="background-color: hsl(220, 85%, 80%)">legalize_satp64(a,&nbsp;o,&nbsp;v)</span><br>
<br>
/*&nbsp;Compute&nbsp;the&nbsp;address&nbsp;translation&nbsp;mode.&nbsp;*/<br>
<br>
val&nbsp;translationMode&nbsp;:&nbsp;(Privilege)&nbsp;-&gt;&nbsp;SATPMode&nbsp;effect&nbsp;{rreg,&nbsp;escape}<br>
function&nbsp;translationMode(priv)&nbsp;=&nbsp;<span style="background-color: hsl(220, 85%, 80%)">{<br>
&nbsp;&nbsp;if&nbsp;priv&nbsp;==&nbsp;Machine&nbsp;then&nbsp;<span style="background-color: hsl(220, 85%, 75%)">Sbare</span><br>
&nbsp;&nbsp;else&nbsp;<span style="background-color: hsl(220, 85%, 75%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;arch&nbsp;=&nbsp;architecture(get_mstatus_SXL(mstatus));<br>
&nbsp;&nbsp;&nbsp;&nbsp;match&nbsp;arch&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Some(RV64)&nbsp;=&gt;&nbsp;<span style="background-color: hsl(220, 85%, 70%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;mbits&nbsp;:&nbsp;satp_mode&nbsp;=&nbsp;Mk_Satp64(satp).Mode();<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;match&nbsp;satp64Mode_of_bits(RV64,&nbsp;mbits)&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Some(m)&nbsp;=&gt;&nbsp;m,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;None()&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(50, 85%, 80%)">internal_error(&quot;invalid&nbsp;RV64&nbsp;translation&nbsp;mode&nbsp;in&nbsp;satp&quot;)</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Some(RV32)&nbsp;=&gt;&nbsp;<span style="background-color: hsl(50, 85%, 80%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;let&nbsp;s&nbsp;=&nbsp;Mk_Satp32(satp[31..0]);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;s.Mode()&nbsp;==&nbsp;0b0&nbsp;then&nbsp;<span style="background-color: hsl(50, 85%, 75%)">Sbare</span>&nbsp;else&nbsp;<span style="background-color: hsl(50, 85%, 75%)">Sv32</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;_&nbsp;&nbsp;&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(50, 85%, 80%)">internal_error(&quot;unsupported&nbsp;address&nbsp;translation&nbsp;arch&quot;)</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}</span><br>
}</span><br>
<br>
/*&nbsp;Top-level&nbsp;address&nbsp;translation&nbsp;dispatcher&nbsp;*/<br>
<br>
val&nbsp;translateAddr&nbsp;:&nbsp;(xlenbits,&nbsp;AccessType(ext_access_type))&nbsp;-&gt;&nbsp;TR_Result(xlenbits,&nbsp;ExceptionType)&nbsp;effect&nbsp;{escape,&nbsp;rmem,&nbsp;rmemt,&nbsp;rreg,&nbsp;wmv,&nbsp;wmvt,&nbsp;wreg}<br>
function&nbsp;translateAddr(vAddr,&nbsp;ac)&nbsp;=&nbsp;<span style="background-color: hsl(220, 85%, 80%)">{<br>
&nbsp;&nbsp;let&nbsp;effPriv&nbsp;:&nbsp;Privilege&nbsp;=&nbsp;effectivePrivilege(ac,&nbsp;mstatus,&nbsp;cur_privilege);<br>
&nbsp;&nbsp;let&nbsp;mxr&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;bool&nbsp;&nbsp;&nbsp;=&nbsp;mstatus.MXR()&nbsp;==&nbsp;0b1;<br>
&nbsp;&nbsp;let&nbsp;do_sum&nbsp;:&nbsp;bool&nbsp;&nbsp;&nbsp;=&nbsp;mstatus.SUM()&nbsp;==&nbsp;0b1;<br>
&nbsp;&nbsp;let&nbsp;mode&nbsp;:&nbsp;SATPMode&nbsp;=&nbsp;translationMode(effPriv);<br>
<br>
&nbsp;&nbsp;let&nbsp;asid&nbsp;=&nbsp;curAsid64(satp);<br>
&nbsp;&nbsp;let&nbsp;ptb&nbsp;&nbsp;=&nbsp;curPTB64(satp);<br>
<br>
&nbsp;&nbsp;/*&nbsp;PTW&nbsp;extensions:&nbsp;initialize&nbsp;the&nbsp;PTW&nbsp;extension&nbsp;state.&nbsp;*/<br>
&nbsp;&nbsp;let&nbsp;ext_ptw&nbsp;:&nbsp;ext_ptw&nbsp;=&nbsp;init_ext_ptw;<br>
<br>
&nbsp;&nbsp;match&nbsp;mode&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;Sbare&nbsp;=&gt;&nbsp;<span style="background-color: hsl(220, 85%, 75%)">TR_Address(vAddr,&nbsp;ext_ptw)</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;Sv39&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(220, 85%, 75%)">match&nbsp;translate39(asid,&nbsp;ptb,&nbsp;vAddr[38&nbsp;..&nbsp;0],&nbsp;ac,&nbsp;effPriv,&nbsp;mxr,&nbsp;do_sum,&nbsp;SV39_LEVELS&nbsp;-&nbsp;1,&nbsp;ext_ptw)&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TR_Address(pa,&nbsp;ext_ptw)&nbsp;=&gt;&nbsp;<span style="background-color: hsl(220, 85%, 70%)">TR_Address(EXTZ(pa),&nbsp;ext_ptw)</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TR_Failure(f,&nbsp;ext_ptw)&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(220, 85%, 70%)">TR_Failure(translationException(ac,&nbsp;f),&nbsp;ext_ptw)</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;Sv48&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(50, 85%, 80%)">match&nbsp;translate48(asid,&nbsp;ptb,&nbsp;vAddr[47&nbsp;..&nbsp;0],&nbsp;ac,&nbsp;effPriv,&nbsp;mxr,&nbsp;do_sum,&nbsp;SV48_LEVELS&nbsp;-&nbsp;1,&nbsp;ext_ptw)&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TR_Address(pa,&nbsp;ext_ptw)&nbsp;=&gt;&nbsp;<span style="background-color: hsl(50, 85%, 75%)">TR_Address(EXTZ(pa),&nbsp;ext_ptw)</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TR_Failure(f,&nbsp;ext_ptw)&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(50, 85%, 75%)">TR_Failure(translationException(ac,&nbsp;f),&nbsp;ext_ptw)</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;_&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(50, 85%, 80%)">internal_error(&quot;unsupported&nbsp;address&nbsp;translation&nbsp;scheme&quot;)</span><br>
&nbsp;&nbsp;}<br>
}</span><br>
<br>
val&nbsp;flush_TLB&nbsp;:&nbsp;(option(xlenbits),&nbsp;option(xlenbits))&nbsp;-&gt;&nbsp;unit&nbsp;effect&nbsp;{rreg,&nbsp;wreg}<br>
function&nbsp;flush_TLB(asid_xlen,&nbsp;addr_xlen)&nbsp;-&gt;&nbsp;unit&nbsp;=&nbsp;<span style="background-color: hsl(220, 85%, 80%)">{<br>
&nbsp;&nbsp;/*&nbsp;Flush&nbsp;both&nbsp;Sv39&nbsp;and&nbsp;Sv48&nbsp;TLBs.&nbsp;*/<br>
&nbsp;&nbsp;let&nbsp;(addr39,&nbsp;addr48)&nbsp;:&nbsp;(option(vaddr39),&nbsp;option(vaddr48))&nbsp;=<br>
&nbsp;&nbsp;&nbsp;&nbsp;match&nbsp;addr_xlen&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;None()&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(220, 85%, 75%)">(None(),&nbsp;None())</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Some(a)&nbsp;=&gt;&nbsp;<span style="background-color: hsl(220, 85%, 75%)">(Some(a[38&nbsp;..&nbsp;0]),&nbsp;Some(a[47&nbsp;..&nbsp;0]))</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;let&nbsp;asid&nbsp;:&nbsp;option(asid64)&nbsp;=<br>
&nbsp;&nbsp;&nbsp;&nbsp;match&nbsp;asid_xlen&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;None()&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(220, 85%, 75%)">None()</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Some(a)&nbsp;=&gt;&nbsp;<span style="background-color: hsl(50, 85%, 80%)">Some(a[15&nbsp;..&nbsp;0])</span><br>
&nbsp;&nbsp;};<br>
&nbsp;&nbsp;flush_TLB39(asid,&nbsp;addr39);<br>
&nbsp;&nbsp;flush_TLB48(asid,&nbsp;addr48)<br>
}</span><br>
<br>
function&nbsp;init_vmem()&nbsp;-&gt;&nbsp;unit&nbsp;=&nbsp;<span style="background-color: hsl(220, 85%, 80%)">{<br>
&nbsp;&nbsp;init_vmem_sv39();<br>
&nbsp;&nbsp;init_vmem_sv48()<br>
}</span><br>
</code>
</body>
</html>