{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638392829525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638392829545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 13:07:09 2021 " "Processing started: Wed Dec 01 13:07:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638392829545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392829545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Homework4 -c Homework4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Homework4 -c Homework4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392829553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638392831507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638392831507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_aes_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_aes_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_aes_interface " "Found entity 1: avalon_aes_interface" {  } { { "avalon_aes_interface.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/avalon_aes_interface.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved/synthesis/unsaved.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B " "Found entity 1: unsaved_Nios2_B" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_irq_mapper " "Found entity 1: unsaved_Nios2_B_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_irq_mapper.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847048 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847079 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847086 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_006 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_006" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847086 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_004 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_004" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847086 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_003 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_003" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847102 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_002 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847102 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_001 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392847102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847102 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_timer_0 " "Found entity 1: unsaved_Nios2_A_timer_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_sysid_qsys_0 " "Found entity 1: unsaved_Nios2_B_sysid_qsys_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_sysid_qsys_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/ro16_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/ro16_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ro16_mm " "Found entity 1: ro16_mm" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/ro16.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/ro16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ro16 " "Found entity 1: ro16" {  } { { "unsaved/synthesis/submodules/ro16.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/rocell.v 4 4 " "Found 4 design units, including 4 entities, in source file unsaved/synthesis/submodules/rocell.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_cell " "Found entity 1: inv_cell" {  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847148 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_cell " "Found entity 2: nand_cell" {  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847148 ""} { "Info" "ISGN_ENTITY_NAME" "3 ro " "Found entity 3: ro" {  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847148 ""} { "Info" "ISGN_ENTITY_NAME" "4 rocell " "Found entity 4: rocell" {  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_onchip_memory2_0 " "Found entity 1: unsaved_Nios2_B_onchip_memory2_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0 " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392847148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392847148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module " "Found entity 3: unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "22 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "23 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "24 unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "25 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "26 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""} { "Info" "ISGN_ENTITY_NAME" "27 unsaved_Nios2_B_nios2_gen2_0_cpu " "Found entity 27: unsaved_Nios2_B_nios2_gen2_0_cpu" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_master_0 " "Found entity 1: unsaved_Nios2_B_master_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_master_0_p2b_adapter " "Found entity 1: unsaved_Nios2_B_master_0_p2b_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_p2b_adapter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_master_0_b2p_adapter " "Found entity 1: unsaved_Nios2_B_master_0_b2p_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848205 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848205 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848205 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848205 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848205 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848205 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_master_0_timing_adt " "Found entity 1: unsaved_Nios2_B_master_0_timing_adt" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_timing_adt.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848220 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848220 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "unsaved/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "unsaved/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_jtag_uart_0_sim_scfifo_w " "Found entity 1: unsaved_Nios2_A_jtag_uart_0_sim_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848236 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_jtag_uart_0_scfifo_w " "Found entity 2: unsaved_Nios2_A_jtag_uart_0_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848236 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_Nios2_A_jtag_uart_0_sim_scfifo_r " "Found entity 3: unsaved_Nios2_A_jtag_uart_0_sim_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848236 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_Nios2_A_jtag_uart_0_scfifo_r " "Found entity 4: unsaved_Nios2_A_jtag_uart_0_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848236 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_Nios2_A_jtag_uart_0 " "Found entity 5: unsaved_Nios2_A_jtag_uart_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A " "Found entity 1: unsaved_Nios2_A" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_irq_mapper " "Found entity 1: unsaved_Nios2_A_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_irq_mapper.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_demux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392848305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392848305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848305 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router_005 " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router_005" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392848305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392848305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848305 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router_002 " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392848305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392848305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848305 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router_001 " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392848321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638392848321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848321 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_sysid_qsys_0 " "Found entity 1: unsaved_Nios2_A_sysid_qsys_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sysid_qsys_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_switches " "Found entity 1: unsaved_Nios2_A_switches" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_switches.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_sdram_input_efifo_module " "Found entity 1: unsaved_Nios2_A_sdram_input_efifo_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848321 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_sdram " "Found entity 2: unsaved_Nios2_A_sdram" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0 " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392848321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392848321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module " "Found entity 3: unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "22 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "23 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "24 unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "25 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "26 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""} { "Info" "ISGN_ENTITY_NAME" "27 unsaved_Nios2_A_nios2_gen2_0_cpu " "Found entity 27: unsaved_Nios2_A_nios2_gen2_0_cpu" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_key.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_key " "Found entity 1: unsaved_Nios2_A_key" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_key.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_highres.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_highres.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_highres " "Found entity 1: unsaved_Nios2_A_highres" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/avalon_aes_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/avalon_aes_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_aes_interface " "Found entity 1: avalon_aes_interface" {  } { { "unsaved/synthesis/submodules/avalon_aes_interface.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/avalon_aes_interface.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/aes.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/aes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "unsaved/synthesis/submodules/AES.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/counters.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/counters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "unsaved/synthesis/submodules/counters.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/counters.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_41 " "Found entity 1: MUX_41" {  } { { "unsaved/synthesis/submodules/mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/mux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849286 ""} { "Info" "ISGN_ENTITY_NAME" "2 selector " "Found entity 2: selector" {  } { { "unsaved/synthesis/submodules/mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/addroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/addroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "unsaved/synthesis/submodules/AddRoundKey.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AddRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "unsaved/synthesis/submodules/control.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_LEDR " "Found entity 1: unsaved_Nios2_A_LEDR" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_LEDR.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_LEDR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_LEDG " "Found entity 1: unsaved_Nios2_A_LEDG" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_LEDG.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_LEDG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_HEX_0 " "Found entity 1: unsaved_Nios2_A_HEX_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_HEX_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_HEX_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework4.v 1 1 " "Found 1 design units, including 1 entities, in source file homework4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Homework4 " "Found entity 1: Homework4" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.v 1 1 " "Found 1 design units, including 1 entities, in source file aes.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes " "Found entity 1: aes" {  } { { "aes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/aes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849308 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rO.v " "Can't analyze file -- file rO.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638392849308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/AES.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.sv 1 1 " "Found 1 design units, including 1 entities, in source file counters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counters.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/counters.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_41 " "Found entity 1: MUX_41" {  } { { "mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/mux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849323 ""} { "Info" "ISGN_ENTITY_NAME" "2 selector " "Found entity 2: selector" {  } { { "mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "AddRoundKey.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/AddRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849323 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.v(25) " "Verilog HDL warning at hexdriver.v(25): extended using \"x\" or \"z\"" {  } { { "hexdriver.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/hexdriver.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638392849323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/hexdriver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invshiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file invshiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvShiftRows " "Found entity 1: InvShiftRows" {  } { { "InvShiftRows.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invmixcolumns.v 5 5 " "Found 5 design units, including 5 entities, in source file invmixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""} { "Info" "ISGN_ENTITY_NAME" "2 GF_Mul_9 " "Found entity 2: GF_Mul_9" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""} { "Info" "ISGN_ENTITY_NAME" "3 GF_Mul_b " "Found entity 3: GF_Mul_b" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""} { "Info" "ISGN_ENTITY_NAME" "4 GF_Mul_d " "Found entity 4: GF_Mul_d" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""} { "Info" "ISGN_ENTITY_NAME" "5 GF_Mul_e " "Found entity 5: GF_Mul_e" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 2 2 " "Found 2 design units, including 2 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "KeyExpansion.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/KeyExpansion.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""} { "Info" "ISGN_ENTITY_NAME" "2 KeyExpansionOne " "Found entity 2: KeyExpansionOne" {  } { { "KeyExpansion.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/KeyExpansion.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 3 3 " "Found 3 design units, including 3 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "SubBytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SubBytes.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvSubBytes " "Found entity 2: InvSubBytes" {  } { { "SubBytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SubBytes.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""} { "Info" "ISGN_ENTITY_NAME" "3 InvSub_16 " "Found entity 3: InvSub_16" {  } { { "SubBytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SubBytes.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_128.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_128 " "Found entity 1: reg_128" {  } { { "reg_128.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/reg_128.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/reg_32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmod_32.v 1 1 " "Found 1 design units, including 1 entities, in source file regmod_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 regmod_32 " "Found entity 1: regmod_32" {  } { { "regmod_32.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/regmod_32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_128b.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_128b.v" { { "Info" "ISGN_ENTITY_NAME" "1 SR_128b " "Found entity 1: SR_128b" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392849355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392849355 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(318) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(318): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638392849408 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(328) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(328): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638392849408 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(338) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(338): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638392849408 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(682) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(682): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638392849408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Homework4 " "Elaborating entity \"Homework4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638392849787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Homework4.v(133) " "Verilog HDL assignment warning at Homework4.v(133): truncated value with size 32 to match size of target (4)" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638392849793 "|Homework4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Homework4.v(46) " "Output port \"DRAM_CLK\" at Homework4.v(46) has no driver" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638392849793 "|Homework4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:NiosII " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:NiosII\"" {  } { { "Homework4.v" "NiosII" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392849809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A unsaved:NiosII\|unsaved_Nios2_A:nios2_a " "Elaborating entity \"unsaved_Nios2_A\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\"" {  } { { "unsaved/synthesis/unsaved.v" "nios2_a" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/unsaved.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392849840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_HEX_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_HEX_0:hex_0 " "Elaborating entity \"unsaved_Nios2_A_HEX_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_HEX_0:hex_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "hex_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392849909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_LEDG unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDG:ledg " "Elaborating entity \"unsaved_Nios2_A_LEDG\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDG:ledg\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "ledg" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392849987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_LEDR unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDR:ledr " "Elaborating entity \"unsaved_Nios2_A_LEDR\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDR:ledr\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "ledr" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392849994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_aes_interface unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0 " "Elaborating entity \"avalon_aes_interface\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "avalon_aes_interface_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0 " "Elaborating entity \"AES\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\"" {  } { { "unsaved/synthesis/submodules/avalon_aes_interface.sv" "aes_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/avalon_aes_interface.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR_128b unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR " "Elaborating entity \"SR_128b\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "key_SR" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|counter:k_counter " "Elaborating entity \"counter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|counter:k_counter\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "k_counter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansion unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV " "Elaborating entity \"KeyExpansion\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "key_exp_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 10 KeyExpansion.v(20) " "Verilog HDL assignment warning at KeyExpansion.v(20): truncated value with size 80 to match size of target (10)" {  } { { "KeyExpansion.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/KeyExpansion.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638392850273 "|Homework4|unsaved:NiosII|unsaved_Nios2_A:nios2_a|avalon_aes_interface:avalon_aes_interface_0|AES:aes_0|KeyExpansion:key_exp_INV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansionOne unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0 " "Elaborating entity \"KeyExpansionOne\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\"" {  } { { "KeyExpansion.v" "key_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/KeyExpansion.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0 " "Elaborating entity \"SubBytes\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0\"" {  } { { "KeyExpansion.v" "subbytes_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/KeyExpansion.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvShiftRows unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvShiftRows:shift_rows_INV " "Elaborating entity \"InvShiftRows\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvShiftRows:shift_rows_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "shift_rows_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSub_16 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV " "Elaborating entity \"InvSub_16\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "sub_16_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSubBytes unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0 " "Elaborating entity \"InvSubBytes\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\"" {  } { { "SubBytes.v" "isb0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SubBytes.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|addRoundKey:add_round_key_INV " "Elaborating entity \"addRoundKey\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|addRoundKey:add_round_key_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "add_round_key_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_41 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:word_selector " "Elaborating entity \"MUX_41\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:word_selector\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "word_selector" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV " "Elaborating entity \"InvMixColumns\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "mix_col_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_9 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_9:gfmul9_0 " "Elaborating entity \"GF_Mul_9\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_9:gfmul9_0\"" {  } { { "InvMixColumns.v" "gfmul9_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_b unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_b:gfmulb_0 " "Elaborating entity \"GF_Mul_b\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_b:gfmulb_0\"" {  } { { "InvMixColumns.v" "gfmulb_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_d unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_d:gfmuld_0 " "Elaborating entity \"GF_Mul_d\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_d:gfmuld_0\"" {  } { { "InvMixColumns.v" "gfmuld_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_e unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_e:gfmule_0 " "Elaborating entity \"GF_Mul_e\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_e:gfmule_0\"" {  } { { "InvMixColumns.v" "gfmule_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|selector:imc_sel " "Elaborating entity \"selector\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|selector:imc_sel\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "imc_sel" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_41 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:instr_selector " "Elaborating entity \"MUX_41\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:instr_selector\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "instr_selector" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|control_unit:state_machine " "Elaborating entity \"control_unit\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|control_unit:state_machine\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "state_machine" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_highres unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_highres:highres " "Elaborating entity \"unsaved_Nios2_A_highres\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_highres:highres\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "highres" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_jtag_uart_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"unsaved_Nios2_A_jtag_uart_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "jtag_uart_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_jtag_uart_0_scfifo_w unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w " "Elaborating entity \"unsaved_Nios2_A_jtag_uart_0_scfifo_w\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "the_unsaved_Nios2_A_jtag_uart_0_scfifo_w" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392850943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "wfifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392851490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392851506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392851506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392851506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392851506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392851506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392851506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392851506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392851506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392851506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392851506 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638392851506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392851575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392851575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392851575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392851606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392851606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392851622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392851644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392851644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392851660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392851744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392851744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392851744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392851822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392851822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392851829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392851907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392851907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392851907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_jtag_uart_0_scfifo_r unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_r:the_unsaved_Nios2_A_jtag_uart_0_scfifo_r " "Elaborating entity \"unsaved_Nios2_A_jtag_uart_0_scfifo_r\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_r:the_unsaved_Nios2_A_jtag_uart_0_scfifo_r\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "the_unsaved_Nios2_A_jtag_uart_0_scfifo_r" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392851929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392852277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392852308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392852308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392852308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392852308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392852308 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638392852308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392852894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392852894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392852932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392852963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_key unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_key:key " "Elaborating entity \"unsaved_Nios2_A_key\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_key:key\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "key" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392852979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "nios2_gen2_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392853010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" "cpu" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392853095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 5992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392853696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 6994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392853875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392854097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392854210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392854210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392854218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392854341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392854371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_dad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392854551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392854551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392854553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_bht" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392854715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392854745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392854937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392854937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392854937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392855207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392855207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 8224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 8809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392855552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392855552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392855968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392856006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392856021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392856053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392856222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392856291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392856307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392856338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392856369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392856407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392856438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 9231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392857759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392857789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_lic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392857970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392857970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392857970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 9297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392858130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392858172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392858374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392858374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392858374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 9409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392858617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392858647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392858808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392858808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392858808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 10240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392858991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392859173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392859244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392859334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392859517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392859616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392859709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392860001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392860186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392860291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392860471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392860582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392860675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392860784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392860877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392861069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392861312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392861555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392861606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392861797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392861797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392861818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392861939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392862010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392862272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392862452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392862474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392862746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392863049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_sdram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram " "Elaborating entity \"unsaved_Nios2_A_sdram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "sdram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392863171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_sdram_input_efifo_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|unsaved_Nios2_A_sdram_input_efifo_module:the_unsaved_Nios2_A_sdram_input_efifo_module " "Elaborating entity \"unsaved_Nios2_A_sdram_input_efifo_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|unsaved_Nios2_A_sdram_input_efifo_module:the_unsaved_Nios2_A_sdram_input_efifo_module\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "the_unsaved_Nios2_A_sdram_input_efifo_module" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392863483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_switches unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_switches:switches " "Elaborating entity \"unsaved_Nios2_A_switches\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_switches:switches\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "switches" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392863637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_sysid_qsys_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"unsaved_Nios2_A_sysid_qsys_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sysid_qsys_0:sysid_qsys_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "sysid_qsys_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392863684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_timer_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_timer_0:timer_0 " "Elaborating entity \"unsaved_Nios2_A_timer_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_timer_0:timer_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "timer_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392863715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "mm_interconnect_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392863769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392865009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392865060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_aes_interface_0_aes_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_aes_interface_0_aes_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_aes_interface_0_aes_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392865110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392865209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392865282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392865411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392865493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "ledr_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392865665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392865938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392865978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392866028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_aes_interface_0_aes_slave_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392866087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392866150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_aes_interface_0_aes_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_aes_interface_0_aes_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_aes_interface_0_aes_slave_agent_rsp_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392866210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392866853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router\|unsaved_Nios2_A_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router\|unsaved_Nios2_A_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_001 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_002 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_002\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router_002" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_005 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_005\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router_005" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005\|unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005\|unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_demux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_mux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392867840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_demux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_demux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392868025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392868056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_mux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392868373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392868811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392868833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392868880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392869065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392869165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392869218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_irq_mapper unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_Nios2_A_irq_mapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_irq_mapper:irq_mapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "irq_mapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392869620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "rst_controller" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392869635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392869666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392869682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "rst_controller_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392869720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B unsaved:NiosII\|unsaved_Nios2_B:nios2_b " "Elaborating entity \"unsaved_Nios2_B\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\"" {  } { { "unsaved/synthesis/unsaved.v" "nios2_b" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/unsaved.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392869767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_master_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0 " "Elaborating entity \"unsaved_Nios2_B_master_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "master_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392870893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392870935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392870959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392870975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392870982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392870982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392870982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392870982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392870982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392870982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392870982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392870982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392870982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392870982 ""}  } { { "unsaved/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638392870982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392870986 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "unsaved/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392870998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392871301 ""}  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638392871301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392871450 ""}  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638392871450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_master_0_timing_adt unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_timing_adt:timing_adt " "Elaborating entity \"unsaved_Nios2_B_master_0_timing_adt\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_timing_adt:timing_adt\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "timing_adt" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871722 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready unsaved_Nios2_B_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at unsaved_Nios2_B_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_timing_adt.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638392871722 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|unsaved_Nios2_B_master_0:master_0|unsaved_Nios2_B_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "b2p" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "p2b" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "transacto" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392871900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_master_0_b2p_adapter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"unsaved_Nios2_B_master_0_b2p_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_b2p_adapter:b2p_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "b2p_adapter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392872000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel unsaved_Nios2_B_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at unsaved_Nios2_B_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638392872000 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|unsaved_Nios2_B_master_0:master_0|unsaved_Nios2_B_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 unsaved_Nios2_B_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at unsaved_Nios2_B_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638392872000 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|unsaved_Nios2_B_master_0:master_0|unsaved_Nios2_B_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_master_0_p2b_adapter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"unsaved_Nios2_B_master_0_p2b_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_p2b_adapter:p2b_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "p2b_adapter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392872028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "rst_controller" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392872056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "nios2_gen2_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392872096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" "cpu" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392872172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 5978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392872972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 6980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392873182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392873326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392873362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ad1 " "Found entity 1: altsyncram_8ad1" {  } { { "db/altsyncram_8ad1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_8ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392873594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392873594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ad1 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ad1:auto_generated " "Elaborating entity \"altsyncram_8ad1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392873598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_B_nios2_gen2_0_cpu_bht " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_B_nios2_gen2_0_cpu_bht\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_bht" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392873786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 8192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392873962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 8210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392874106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 8795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392874158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 9217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392875603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392875628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gc1 " "Found entity 1: altsyncram_1gc1" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_1gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392875724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392875724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gc1 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated " "Elaborating entity \"altsyncram_1gc1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392875728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 9283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392875796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 9395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392875880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 10174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392875968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392876088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392876162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392876278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392876358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392876674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392876770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392876990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392877094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392877342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392877474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392877594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392877688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392877783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392877891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_onchip_memory2_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"unsaved_Nios2_B_onchip_memory2_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "onchip_memory2_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_Nios2_B_onchip_memory2_0.hex " "Parameter \"init_file\" = \"unsaved_Nios2_B_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5100 " "Parameter \"maximum_depth\" = \"5100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5100 " "Parameter \"numwords_a\" = \"5100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392878516 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638392878516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8th1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8th1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8th1 " "Found entity 1: altsyncram_8th1" {  } { { "db/altsyncram_8th1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_8th1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392878608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392878608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8th1 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8th1:auto_generated " "Elaborating entity \"altsyncram_8th1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8th1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ro16_mm unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0 " "Elaborating entity \"ro16_mm\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "ro16_mm_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ro16 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16 " "Elaborating entity \"ro16\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\"" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "myro16" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rocell unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\] " "Elaborating entity \"rocell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\"" {  } { { "unsaved/synthesis/submodules/ro16.v" "myro\[15\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392878998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ro unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro " "Elaborating entity \"ro\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "myro" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392879014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_cell unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|nand_cell:nc " "Elaborating entity \"nand_cell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|nand_cell:nc\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "nc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392879038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_cell unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|inv_cell:ic\[7\] " "Elaborating entity \"inv_cell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|inv_cell:ic\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "ic\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392879062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_sysid_qsys_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"unsaved_Nios2_B_sysid_qsys_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_sysid_qsys_0:sysid_qsys_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "sysid_qsys_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "mm_interconnect_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ro16_mm_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ro16_mm_0_avalon_slave_0_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "ro16_mm_0_avalon_slave_0_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392881994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392882358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router\|unsaved_Nios2_B_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router\|unsaved_Nios2_B_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392882434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392882542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392882674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_002 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_002\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_002" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392882742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392882834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_003 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_003\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_003:router_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_003" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392882890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_003:router_003\|unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_003:router_003\|unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392882954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_004 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_004\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_004:router_004\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_004" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_004:router_004\|unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_004:router_004\|unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_006 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_006\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_006:router_006\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_006" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_006:router_006\|unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_006:router_006\|unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_demux unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_mux unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_mux unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392883995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392884055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_irq_mapper unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_Nios2_B_irq_mapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_irq_mapper:irq_mapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "irq_mapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392884207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "rst_controller" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392884230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver hexdriver:hexdrv0 " "Elaborating entity \"hexdriver\" for hierarchy \"hexdriver:hexdrv0\"" {  } { { "Homework4.v" "hexdrv0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392884294 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638392889568 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638392890530 "|Homework4|unsaved:NiosII|unsaved_Nios2_A:nios2_a|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638392892675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.01.13:08:21 Progress: Loading sld71d7e6ce/alt_sld_fab_wrapper_hw.tcl " "2021.12.01.13:08:21 Progress: Loading sld71d7e6ce/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392901182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392906315 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392906780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392912835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392913023 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392913239 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392913487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392913495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392913499 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638392914254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld71d7e6ce/alt_sld_fab.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392914622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392914622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392914859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392914859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392914879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392914879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392914995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392914995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392915167 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392915167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392915167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392915311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392915311 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "57 " "Inferred 57 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb4\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb4\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb8\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb8\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb12\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb12\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb6\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb6\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb10\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb10\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb14\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb14\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb5\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb5\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb9\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb9\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb13\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb13\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb7\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb7\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb11\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb11\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb15\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb15\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638392938481 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638392938481 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392938501 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392938501 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392938501 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392938501 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392938501 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392938501 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638392938501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392938553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938553 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638392938553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392938617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392938617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392938661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938665 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638392938665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a71 " "Found entity 1: altsyncram_0a71" {  } { { "db/altsyncram_0a71.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_0a71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392938729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392938729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392938885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392938885 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638392938885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m71 " "Found entity 1: altsyncram_2m71" {  } { { "db/altsyncram_2m71.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_2m71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392938957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392938957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392939521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939521 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638392939521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392939589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392939589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392939629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638392939629 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638392939629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638392939697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392939697 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1638392942389 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1638392942389 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1638392942547 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1638392942547 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1638392942547 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1638392942547 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1638392942547 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1638392942547 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638392942711 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 442 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 356 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 352 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7655 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 4044 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 5916 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7664 -1 0 } } { "unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" 167 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" 167 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 5835 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7641 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 5902 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7650 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 4044 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 5821 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638392943510 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638392943510 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[0\] GND " "Pin \"AES_EXPORT_DATA\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[1\] GND " "Pin \"AES_EXPORT_DATA\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[2\] GND " "Pin \"AES_EXPORT_DATA\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[3\] GND " "Pin \"AES_EXPORT_DATA\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[4\] GND " "Pin \"AES_EXPORT_DATA\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[5\] GND " "Pin \"AES_EXPORT_DATA\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[6\] GND " "Pin \"AES_EXPORT_DATA\[6\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[7\] GND " "Pin \"AES_EXPORT_DATA\[7\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[8\] GND " "Pin \"AES_EXPORT_DATA\[8\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[9\] GND " "Pin \"AES_EXPORT_DATA\[9\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[10\] GND " "Pin \"AES_EXPORT_DATA\[10\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[11\] GND " "Pin \"AES_EXPORT_DATA\[11\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[12\] GND " "Pin \"AES_EXPORT_DATA\[12\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[13\] GND " "Pin \"AES_EXPORT_DATA\[13\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[14\] GND " "Pin \"AES_EXPORT_DATA\[14\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[15\] GND " "Pin \"AES_EXPORT_DATA\[15\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[16\] GND " "Pin \"AES_EXPORT_DATA\[16\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[17\] GND " "Pin \"AES_EXPORT_DATA\[17\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[18\] GND " "Pin \"AES_EXPORT_DATA\[18\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[19\] GND " "Pin \"AES_EXPORT_DATA\[19\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[20\] GND " "Pin \"AES_EXPORT_DATA\[20\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[21\] GND " "Pin \"AES_EXPORT_DATA\[21\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[22\] GND " "Pin \"AES_EXPORT_DATA\[22\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[23\] GND " "Pin \"AES_EXPORT_DATA\[23\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[24\] GND " "Pin \"AES_EXPORT_DATA\[24\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[25\] GND " "Pin \"AES_EXPORT_DATA\[25\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[26\] GND " "Pin \"AES_EXPORT_DATA\[26\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[27\] GND " "Pin \"AES_EXPORT_DATA\[27\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[28\] GND " "Pin \"AES_EXPORT_DATA\[28\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[29\] GND " "Pin \"AES_EXPORT_DATA\[29\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[30\] GND " "Pin \"AES_EXPORT_DATA\[30\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[31\] GND " "Pin \"AES_EXPORT_DATA\[31\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638392952510 "|Homework4|AES_EXPORT_DATA[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638392952510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392953728 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "259 " "259 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638392972400 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638392972569 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638392972569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392973333 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/output_files/Homework4.map.smsg " "Generated suppressed messages file C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/output_files/Homework4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392977457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638392984185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638392984185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15689 " "Implemented 15689 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638392986524 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638392986524 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638392986524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14503 " "Implemented 14503 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638392986524 ""} { "Info" "ICUT_CUT_TM_RAMS" "974 " "Implemented 974 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638392986524 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1638392986524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638392986524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5172 " "Peak virtual memory: 5172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638392986856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 13:09:46 2021 " "Processing ended: Wed Dec 01 13:09:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638392986856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:37 " "Elapsed time: 00:02:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638392986856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:10 " "Total CPU time (on all processors): 00:03:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638392986856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638392986856 ""}
