# FPGA-verilog-aes

AES  algorithm based on  FPGA connected with UART

1.add model for scb

2.add rtl partion


3.add tb


4.add testcase


