# Generic binary counter
An n-bit binary counter with asynchronous reset in SystemVerilog. 
For a live demonstration of this project on EDA Playground [click here](https://edaplayground.com/x/8Ch_).

# Generic gray counter
This is an **n-bit gray code counter** with asynchronous reset implemented in SystemVerilog. 
For a live demonstration of this project on EDA Playground [click here](https://edaplayground.com/x/rja).
