
BMS_Slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005354  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08005414  08005414  00006414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054c4  080054c4  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080054c4  080054c4  00007010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080054c4  080054c4  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054c4  080054c4  000064c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080054c8  080054c8  000064c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080054cc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a88  20000010  080054dc  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a98  080054dc  00007a98  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014a0b  00000000  00000000  00007038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030a6  00000000  00000000  0001ba43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  0001eaf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001005  00000000  00000000  0001ffd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000350d  00000000  00000000  00020fdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000164bd  00000000  00000000  000244ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6a77  00000000  00000000  0003a9a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010141e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bb8  00000000  00000000  00101464  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0010601c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080053fc 	.word	0x080053fc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080053fc 	.word	0x080053fc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fbfe 	bl	8000a24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f81e 	bl	8000268 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f956 	bl	80004dc <MX_GPIO_Init>
  MX_ADC1_Init();
 8000230:	f000 f862 	bl	80002f8 <MX_ADC1_Init>
  MX_FDCAN2_Init();
 8000234:	f000 f8ca 	bl	80003cc <MX_FDCAN2_Init>
  MX_I2C3_Init();
 8000238:	f000 f910 	bl	800045c <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800023c:	f002 fe3a 	bl	8002eb4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000240:	4a06      	ldr	r2, [pc, #24]	@ (800025c <main+0x3c>)
 8000242:	4b07      	ldr	r3, [pc, #28]	@ (8000260 <main+0x40>)
 8000244:	2100      	movs	r1, #0
 8000246:	0018      	movs	r0, r3
 8000248:	f002 fe7c 	bl	8002f44 <osThreadNew>
 800024c:	0002      	movs	r2, r0
 800024e:	4b05      	ldr	r3, [pc, #20]	@ (8000264 <main+0x44>)
 8000250:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000252:	f002 fe51 	bl	8002ef8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	e7fd      	b.n	8000256 <main+0x36>
 800025a:	46c0      	nop			@ (mov r8, r8)
 800025c:	08005438 	.word	0x08005438
 8000260:	08000739 	.word	0x08000739
 8000264:	20000148 	.word	0x20000148

08000268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000268:	b590      	push	{r4, r7, lr}
 800026a:	b095      	sub	sp, #84	@ 0x54
 800026c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026e:	2414      	movs	r4, #20
 8000270:	193b      	adds	r3, r7, r4
 8000272:	0018      	movs	r0, r3
 8000274:	233c      	movs	r3, #60	@ 0x3c
 8000276:	001a      	movs	r2, r3
 8000278:	2100      	movs	r1, #0
 800027a:	f005 f889 	bl	8005390 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800027e:	1d3b      	adds	r3, r7, #4
 8000280:	0018      	movs	r0, r3
 8000282:	2310      	movs	r3, #16
 8000284:	001a      	movs	r2, r3
 8000286:	2100      	movs	r1, #0
 8000288:	f005 f882 	bl	8005390 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800028c:	2380      	movs	r3, #128	@ 0x80
 800028e:	009b      	lsls	r3, r3, #2
 8000290:	0018      	movs	r0, r3
 8000292:	f001 fe2f 	bl	8001ef4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000296:	193b      	adds	r3, r7, r4
 8000298:	2202      	movs	r2, #2
 800029a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800029c:	193b      	adds	r3, r7, r4
 800029e:	2280      	movs	r2, #128	@ 0x80
 80002a0:	0052      	lsls	r2, r2, #1
 80002a2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002a4:	193b      	adds	r3, r7, r4
 80002a6:	2200      	movs	r2, #0
 80002a8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002aa:	193b      	adds	r3, r7, r4
 80002ac:	2240      	movs	r2, #64	@ 0x40
 80002ae:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002b0:	193b      	adds	r3, r7, r4
 80002b2:	2200      	movs	r2, #0
 80002b4:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b6:	193b      	adds	r3, r7, r4
 80002b8:	0018      	movs	r0, r3
 80002ba:	f001 fe5b 	bl	8001f74 <HAL_RCC_OscConfig>
 80002be:	1e03      	subs	r3, r0, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002c2:	f000 fa41 	bl	8000748 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c6:	1d3b      	adds	r3, r7, #4
 80002c8:	2207      	movs	r2, #7
 80002ca:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002cc:	1d3b      	adds	r3, r7, #4
 80002ce:	2200      	movs	r2, #0
 80002d0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	2200      	movs	r2, #0
 80002d6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d8:	1d3b      	adds	r3, r7, #4
 80002da:	2200      	movs	r2, #0
 80002dc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	2100      	movs	r1, #0
 80002e2:	0018      	movs	r0, r3
 80002e4:	f002 f9a6 	bl	8002634 <HAL_RCC_ClockConfig>
 80002e8:	1e03      	subs	r3, r0, #0
 80002ea:	d001      	beq.n	80002f0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80002ec:	f000 fa2c 	bl	8000748 <Error_Handler>
  }
}
 80002f0:	46c0      	nop			@ (mov r8, r8)
 80002f2:	46bd      	mov	sp, r7
 80002f4:	b015      	add	sp, #84	@ 0x54
 80002f6:	bd90      	pop	{r4, r7, pc}

080002f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b084      	sub	sp, #16
 80002fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002fe:	1d3b      	adds	r3, r7, #4
 8000300:	0018      	movs	r0, r3
 8000302:	230c      	movs	r3, #12
 8000304:	001a      	movs	r2, r3
 8000306:	2100      	movs	r1, #0
 8000308:	f005 f842 	bl	8005390 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800030c:	4b2d      	ldr	r3, [pc, #180]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 800030e:	4a2e      	ldr	r2, [pc, #184]	@ (80003c8 <MX_ADC1_Init+0xd0>)
 8000310:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000312:	4b2c      	ldr	r3, [pc, #176]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000314:	2280      	movs	r2, #128	@ 0x80
 8000316:	05d2      	lsls	r2, r2, #23
 8000318:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800031a:	4b2a      	ldr	r3, [pc, #168]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 800031c:	2200      	movs	r2, #0
 800031e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000320:	4b28      	ldr	r3, [pc, #160]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000322:	2200      	movs	r2, #0
 8000324:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000326:	4b27      	ldr	r3, [pc, #156]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000328:	2200      	movs	r2, #0
 800032a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800032c:	4b25      	ldr	r3, [pc, #148]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 800032e:	2204      	movs	r2, #4
 8000330:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000332:	4b24      	ldr	r3, [pc, #144]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000334:	2200      	movs	r2, #0
 8000336:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000338:	4b22      	ldr	r3, [pc, #136]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 800033a:	2200      	movs	r2, #0
 800033c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800033e:	4b21      	ldr	r3, [pc, #132]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000340:	2200      	movs	r2, #0
 8000342:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000344:	4b1f      	ldr	r3, [pc, #124]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000346:	2201      	movs	r2, #1
 8000348:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800034a:	4b1e      	ldr	r3, [pc, #120]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 800034c:	2220      	movs	r2, #32
 800034e:	2100      	movs	r1, #0
 8000350:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000352:	4b1c      	ldr	r3, [pc, #112]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000354:	2200      	movs	r2, #0
 8000356:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000358:	4b1a      	ldr	r3, [pc, #104]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 800035a:	2200      	movs	r2, #0
 800035c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800035e:	4b19      	ldr	r3, [pc, #100]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000360:	222c      	movs	r2, #44	@ 0x2c
 8000362:	2100      	movs	r1, #0
 8000364:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000366:	4b17      	ldr	r3, [pc, #92]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000368:	2200      	movs	r2, #0
 800036a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800036c:	4b15      	ldr	r3, [pc, #84]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 800036e:	2200      	movs	r2, #0
 8000370:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000372:	4b14      	ldr	r3, [pc, #80]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000374:	2200      	movs	r2, #0
 8000376:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000378:	4b12      	ldr	r3, [pc, #72]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 800037a:	223c      	movs	r2, #60	@ 0x3c
 800037c:	2100      	movs	r1, #0
 800037e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000380:	4b10      	ldr	r3, [pc, #64]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000382:	2200      	movs	r2, #0
 8000384:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000386:	4b0f      	ldr	r3, [pc, #60]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 8000388:	0018      	movs	r0, r3
 800038a:	f000 fce5 	bl	8000d58 <HAL_ADC_Init>
 800038e:	1e03      	subs	r3, r0, #0
 8000390:	d001      	beq.n	8000396 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000392:	f000 f9d9 	bl	8000748 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	2201      	movs	r2, #1
 800039a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800039c:	1d3b      	adds	r3, r7, #4
 800039e:	2200      	movs	r2, #0
 80003a0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80003a2:	1d3b      	adds	r3, r7, #4
 80003a4:	2200      	movs	r2, #0
 80003a6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003a8:	1d3a      	adds	r2, r7, #4
 80003aa:	4b06      	ldr	r3, [pc, #24]	@ (80003c4 <MX_ADC1_Init+0xcc>)
 80003ac:	0011      	movs	r1, r2
 80003ae:	0018      	movs	r0, r3
 80003b0:	f000 fe7a 	bl	80010a8 <HAL_ADC_ConfigChannel>
 80003b4:	1e03      	subs	r3, r0, #0
 80003b6:	d001      	beq.n	80003bc <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80003b8:	f000 f9c6 	bl	8000748 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003bc:	46c0      	nop			@ (mov r8, r8)
 80003be:	46bd      	mov	sp, r7
 80003c0:	b004      	add	sp, #16
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	2000002c 	.word	0x2000002c
 80003c8:	40012400 	.word	0x40012400

080003cc <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80003d0:	4b20      	ldr	r3, [pc, #128]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 80003d2:	4a21      	ldr	r2, [pc, #132]	@ (8000458 <MX_FDCAN2_Init+0x8c>)
 80003d4:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80003d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 80003d8:	2200      	movs	r2, #0
 80003da:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80003dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 80003de:	2200      	movs	r2, #0
 80003e0:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80003e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80003e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80003ee:	4b19      	ldr	r3, [pc, #100]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80003f4:	4b17      	ldr	r3, [pc, #92]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 80003fa:	4b16      	ldr	r3, [pc, #88]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 80003fc:	2210      	movs	r2, #16
 80003fe:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000400:	4b14      	ldr	r3, [pc, #80]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 8000402:	2201      	movs	r2, #1
 8000404:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 1;
 8000406:	4b13      	ldr	r3, [pc, #76]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 8000408:	2201      	movs	r2, #1
 800040a:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 800040c:	4b11      	ldr	r3, [pc, #68]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 800040e:	2201      	movs	r2, #1
 8000410:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000412:	4b10      	ldr	r3, [pc, #64]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 8000414:	2201      	movs	r2, #1
 8000416:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000418:	4b0e      	ldr	r3, [pc, #56]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 800041a:	2201      	movs	r2, #1
 800041c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 800041e:	4b0d      	ldr	r3, [pc, #52]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 8000420:	2201      	movs	r2, #1
 8000422:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8000424:	4b0b      	ldr	r3, [pc, #44]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 8000426:	2201      	movs	r2, #1
 8000428:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 800042a:	4b0a      	ldr	r3, [pc, #40]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 800042c:	2200      	movs	r2, #0
 800042e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000430:	4b08      	ldr	r3, [pc, #32]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 8000432:	2200      	movs	r2, #0
 8000434:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000436:	4b07      	ldr	r3, [pc, #28]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 8000438:	2200      	movs	r2, #0
 800043a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800043c:	4b05      	ldr	r3, [pc, #20]	@ (8000454 <MX_FDCAN2_Init+0x88>)
 800043e:	0018      	movs	r0, r3
 8000440:	f001 f8be 	bl	80015c0 <HAL_FDCAN_Init>
 8000444:	1e03      	subs	r3, r0, #0
 8000446:	d001      	beq.n	800044c <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 8000448:	f000 f97e 	bl	8000748 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800044c:	46c0      	nop			@ (mov r8, r8)
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}
 8000452:	46c0      	nop			@ (mov r8, r8)
 8000454:	20000090 	.word	0x20000090
 8000458:	40006800 	.word	0x40006800

0800045c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000460:	4b1b      	ldr	r3, [pc, #108]	@ (80004d0 <MX_I2C3_Init+0x74>)
 8000462:	4a1c      	ldr	r2, [pc, #112]	@ (80004d4 <MX_I2C3_Init+0x78>)
 8000464:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00503D58;
 8000466:	4b1a      	ldr	r3, [pc, #104]	@ (80004d0 <MX_I2C3_Init+0x74>)
 8000468:	4a1b      	ldr	r2, [pc, #108]	@ (80004d8 <MX_I2C3_Init+0x7c>)
 800046a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800046c:	4b18      	ldr	r3, [pc, #96]	@ (80004d0 <MX_I2C3_Init+0x74>)
 800046e:	2200      	movs	r2, #0
 8000470:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000472:	4b17      	ldr	r3, [pc, #92]	@ (80004d0 <MX_I2C3_Init+0x74>)
 8000474:	2201      	movs	r2, #1
 8000476:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000478:	4b15      	ldr	r3, [pc, #84]	@ (80004d0 <MX_I2C3_Init+0x74>)
 800047a:	2200      	movs	r2, #0
 800047c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800047e:	4b14      	ldr	r3, [pc, #80]	@ (80004d0 <MX_I2C3_Init+0x74>)
 8000480:	2200      	movs	r2, #0
 8000482:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000484:	4b12      	ldr	r3, [pc, #72]	@ (80004d0 <MX_I2C3_Init+0x74>)
 8000486:	2200      	movs	r2, #0
 8000488:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800048a:	4b11      	ldr	r3, [pc, #68]	@ (80004d0 <MX_I2C3_Init+0x74>)
 800048c:	2200      	movs	r2, #0
 800048e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000490:	4b0f      	ldr	r3, [pc, #60]	@ (80004d0 <MX_I2C3_Init+0x74>)
 8000492:	2200      	movs	r2, #0
 8000494:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000496:	4b0e      	ldr	r3, [pc, #56]	@ (80004d0 <MX_I2C3_Init+0x74>)
 8000498:	0018      	movs	r0, r3
 800049a:	f001 fbed 	bl	8001c78 <HAL_I2C_Init>
 800049e:	1e03      	subs	r3, r0, #0
 80004a0:	d001      	beq.n	80004a6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80004a2:	f000 f951 	bl	8000748 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004a6:	4b0a      	ldr	r3, [pc, #40]	@ (80004d0 <MX_I2C3_Init+0x74>)
 80004a8:	2100      	movs	r1, #0
 80004aa:	0018      	movs	r0, r3
 80004ac:	f001 fc8a 	bl	8001dc4 <HAL_I2CEx_ConfigAnalogFilter>
 80004b0:	1e03      	subs	r3, r0, #0
 80004b2:	d001      	beq.n	80004b8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80004b4:	f000 f948 	bl	8000748 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80004b8:	4b05      	ldr	r3, [pc, #20]	@ (80004d0 <MX_I2C3_Init+0x74>)
 80004ba:	2100      	movs	r1, #0
 80004bc:	0018      	movs	r0, r3
 80004be:	f001 fccd 	bl	8001e5c <HAL_I2CEx_ConfigDigitalFilter>
 80004c2:	1e03      	subs	r3, r0, #0
 80004c4:	d001      	beq.n	80004ca <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80004c6:	f000 f93f 	bl	8000748 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	200000f4 	.word	0x200000f4
 80004d4:	40008800 	.word	0x40008800
 80004d8:	00503d58 	.word	0x00503d58

080004dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004dc:	b590      	push	{r4, r7, lr}
 80004de:	b08b      	sub	sp, #44	@ 0x2c
 80004e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e2:	2414      	movs	r4, #20
 80004e4:	193b      	adds	r3, r7, r4
 80004e6:	0018      	movs	r0, r3
 80004e8:	2314      	movs	r3, #20
 80004ea:	001a      	movs	r2, r3
 80004ec:	2100      	movs	r1, #0
 80004ee:	f004 ff4f 	bl	8005390 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004f2:	4b8a      	ldr	r3, [pc, #552]	@ (800071c <MX_GPIO_Init+0x240>)
 80004f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80004f6:	4b89      	ldr	r3, [pc, #548]	@ (800071c <MX_GPIO_Init+0x240>)
 80004f8:	2104      	movs	r1, #4
 80004fa:	430a      	orrs	r2, r1
 80004fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80004fe:	4b87      	ldr	r3, [pc, #540]	@ (800071c <MX_GPIO_Init+0x240>)
 8000500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000502:	2204      	movs	r2, #4
 8000504:	4013      	ands	r3, r2
 8000506:	613b      	str	r3, [r7, #16]
 8000508:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800050a:	4b84      	ldr	r3, [pc, #528]	@ (800071c <MX_GPIO_Init+0x240>)
 800050c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800050e:	4b83      	ldr	r3, [pc, #524]	@ (800071c <MX_GPIO_Init+0x240>)
 8000510:	2120      	movs	r1, #32
 8000512:	430a      	orrs	r2, r1
 8000514:	635a      	str	r2, [r3, #52]	@ 0x34
 8000516:	4b81      	ldr	r3, [pc, #516]	@ (800071c <MX_GPIO_Init+0x240>)
 8000518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800051a:	2220      	movs	r2, #32
 800051c:	4013      	ands	r3, r2
 800051e:	60fb      	str	r3, [r7, #12]
 8000520:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000522:	4b7e      	ldr	r3, [pc, #504]	@ (800071c <MX_GPIO_Init+0x240>)
 8000524:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000526:	4b7d      	ldr	r3, [pc, #500]	@ (800071c <MX_GPIO_Init+0x240>)
 8000528:	2101      	movs	r1, #1
 800052a:	430a      	orrs	r2, r1
 800052c:	635a      	str	r2, [r3, #52]	@ 0x34
 800052e:	4b7b      	ldr	r3, [pc, #492]	@ (800071c <MX_GPIO_Init+0x240>)
 8000530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000532:	2201      	movs	r2, #1
 8000534:	4013      	ands	r3, r2
 8000536:	60bb      	str	r3, [r7, #8]
 8000538:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800053a:	4b78      	ldr	r3, [pc, #480]	@ (800071c <MX_GPIO_Init+0x240>)
 800053c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800053e:	4b77      	ldr	r3, [pc, #476]	@ (800071c <MX_GPIO_Init+0x240>)
 8000540:	2102      	movs	r1, #2
 8000542:	430a      	orrs	r2, r1
 8000544:	635a      	str	r2, [r3, #52]	@ 0x34
 8000546:	4b75      	ldr	r3, [pc, #468]	@ (800071c <MX_GPIO_Init+0x240>)
 8000548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800054a:	2202      	movs	r2, #2
 800054c:	4013      	ands	r3, r2
 800054e:	607b      	str	r3, [r7, #4]
 8000550:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BalanceEnableCell0_Pin|BalanceEnableCell1_Pin, GPIO_PIN_RESET);
 8000552:	23c0      	movs	r3, #192	@ 0xc0
 8000554:	021b      	lsls	r3, r3, #8
 8000556:	4872      	ldr	r0, [pc, #456]	@ (8000720 <MX_GPIO_Init+0x244>)
 8000558:	2200      	movs	r2, #0
 800055a:	0019      	movs	r1, r3
 800055c:	f001 fb6e 	bl	8001c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BalanceEnableCell2_Pin|BalanceEnableCell3_Pin|BalanceEnableCell4_Pin|BalanceEnableCell5_Pin
 8000560:	4970      	ldr	r1, [pc, #448]	@ (8000724 <MX_GPIO_Init+0x248>)
 8000562:	23a0      	movs	r3, #160	@ 0xa0
 8000564:	05db      	lsls	r3, r3, #23
 8000566:	2200      	movs	r2, #0
 8000568:	0018      	movs	r0, r3
 800056a:	f001 fb67 	bl	8001c3c <HAL_GPIO_WritePin>
                          |BalanceEnableCell6_Pin|BalanceEnableCell7_Pin|BalanceEnableCell10_Pin|BalanceEnableCell11_Pin
                          |BalanceEnableCell12_Pin|BalanceEnableCell13_Pin|BalanceEnableCell14_Pin|YELLOW_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BalanceEnableCell8_Pin|BalanceEnableCell9_Pin|RED_LED_Pin, GPIO_PIN_RESET);
 800056e:	496e      	ldr	r1, [pc, #440]	@ (8000728 <MX_GPIO_Init+0x24c>)
 8000570:	4b6e      	ldr	r3, [pc, #440]	@ (800072c <MX_GPIO_Init+0x250>)
 8000572:	2200      	movs	r2, #0
 8000574:	0018      	movs	r0, r3
 8000576:	f001 fb61 	bl	8001c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BMS_BOOT_Pin */
  GPIO_InitStruct.Pin = BMS_BOOT_Pin;
 800057a:	193b      	adds	r3, r7, r4
 800057c:	2280      	movs	r2, #128	@ 0x80
 800057e:	0192      	lsls	r2, r2, #6
 8000580:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000582:	193b      	adds	r3, r7, r4
 8000584:	2200      	movs	r2, #0
 8000586:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000588:	193b      	adds	r3, r7, r4
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BMS_BOOT_GPIO_Port, &GPIO_InitStruct);
 800058e:	193b      	adds	r3, r7, r4
 8000590:	4a63      	ldr	r2, [pc, #396]	@ (8000720 <MX_GPIO_Init+0x244>)
 8000592:	0019      	movs	r1, r3
 8000594:	0010      	movs	r0, r2
 8000596:	f001 f9e5 	bl	8001964 <HAL_GPIO_Init>

  /*Configure GPIO pins : BalanceEnableCell0_Pin BalanceEnableCell1_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell0_Pin|BalanceEnableCell1_Pin;
 800059a:	0021      	movs	r1, r4
 800059c:	187b      	adds	r3, r7, r1
 800059e:	22c0      	movs	r2, #192	@ 0xc0
 80005a0:	0212      	lsls	r2, r2, #8
 80005a2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a4:	000c      	movs	r4, r1
 80005a6:	193b      	adds	r3, r7, r4
 80005a8:	2201      	movs	r2, #1
 80005aa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005ac:	193b      	adds	r3, r7, r4
 80005ae:	2201      	movs	r2, #1
 80005b0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005b2:	193b      	adds	r3, r7, r4
 80005b4:	2200      	movs	r2, #0
 80005b6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005b8:	193b      	adds	r3, r7, r4
 80005ba:	4a59      	ldr	r2, [pc, #356]	@ (8000720 <MX_GPIO_Init+0x244>)
 80005bc:	0019      	movs	r1, r3
 80005be:	0010      	movs	r0, r2
 80005c0:	f001 f9d0 	bl	8001964 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80005c4:	193b      	adds	r3, r7, r4
 80005c6:	2202      	movs	r2, #2
 80005c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ca:	193b      	adds	r3, r7, r4
 80005cc:	2202      	movs	r2, #2
 80005ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d0:	193b      	adds	r3, r7, r4
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005d6:	193b      	adds	r3, r7, r4
 80005d8:	2200      	movs	r2, #0
 80005da:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_OSC;
 80005dc:	193b      	adds	r3, r7, r4
 80005de:	2200      	movs	r2, #0
 80005e0:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80005e2:	193b      	adds	r3, r7, r4
 80005e4:	4a52      	ldr	r2, [pc, #328]	@ (8000730 <MX_GPIO_Init+0x254>)
 80005e6:	0019      	movs	r1, r3
 80005e8:	0010      	movs	r0, r2
 80005ea:	f001 f9bb 	bl	8001964 <HAL_GPIO_Init>

  /*Configure GPIO pins : BalanceEnableCell2_Pin BalanceEnableCell3_Pin BalanceEnableCell4_Pin BalanceEnableCell5_Pin
                           BalanceEnableCell6_Pin BalanceEnableCell7_Pin BalanceEnableCell10_Pin BalanceEnableCell11_Pin
                           BalanceEnableCell13_Pin YELLOW_LED_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell2_Pin|BalanceEnableCell3_Pin|BalanceEnableCell4_Pin|BalanceEnableCell5_Pin
 80005ee:	193b      	adds	r3, r7, r4
 80005f0:	4a50      	ldr	r2, [pc, #320]	@ (8000734 <MX_GPIO_Init+0x258>)
 80005f2:	601a      	str	r2, [r3, #0]
                          |BalanceEnableCell6_Pin|BalanceEnableCell7_Pin|BalanceEnableCell10_Pin|BalanceEnableCell11_Pin
                          |BalanceEnableCell13_Pin|YELLOW_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f4:	193b      	adds	r3, r7, r4
 80005f6:	2201      	movs	r2, #1
 80005f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005fa:	193b      	adds	r3, r7, r4
 80005fc:	2201      	movs	r2, #1
 80005fe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000600:	193b      	adds	r3, r7, r4
 8000602:	2200      	movs	r2, #0
 8000604:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000606:	193a      	adds	r2, r7, r4
 8000608:	23a0      	movs	r3, #160	@ 0xa0
 800060a:	05db      	lsls	r3, r3, #23
 800060c:	0011      	movs	r1, r2
 800060e:	0018      	movs	r0, r3
 8000610:	f001 f9a8 	bl	8001964 <HAL_GPIO_Init>

  /*Configure GPIO pins : BalanceEnableCell8_Pin RED_LED_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell8_Pin|RED_LED_Pin;
 8000614:	193b      	adds	r3, r7, r4
 8000616:	2224      	movs	r2, #36	@ 0x24
 8000618:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800061a:	193b      	adds	r3, r7, r4
 800061c:	2201      	movs	r2, #1
 800061e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000620:	193b      	adds	r3, r7, r4
 8000622:	2201      	movs	r2, #1
 8000624:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000626:	193b      	adds	r3, r7, r4
 8000628:	2200      	movs	r2, #0
 800062a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800062c:	193b      	adds	r3, r7, r4
 800062e:	4a3f      	ldr	r2, [pc, #252]	@ (800072c <MX_GPIO_Init+0x250>)
 8000630:	0019      	movs	r1, r3
 8000632:	0010      	movs	r0, r2
 8000634:	f001 f996 	bl	8001964 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000638:	0021      	movs	r1, r4
 800063a:	187b      	adds	r3, r7, r1
 800063c:	22c0      	movs	r2, #192	@ 0xc0
 800063e:	0112      	lsls	r2, r2, #4
 8000640:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000642:	000c      	movs	r4, r1
 8000644:	193b      	adds	r3, r7, r4
 8000646:	2202      	movs	r2, #2
 8000648:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	193b      	adds	r3, r7, r4
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000650:	193b      	adds	r3, r7, r4
 8000652:	2200      	movs	r2, #0
 8000654:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8000656:	193b      	adds	r3, r7, r4
 8000658:	2204      	movs	r2, #4
 800065a:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800065c:	193b      	adds	r3, r7, r4
 800065e:	4a33      	ldr	r2, [pc, #204]	@ (800072c <MX_GPIO_Init+0x250>)
 8000660:	0019      	movs	r1, r3
 8000662:	0010      	movs	r0, r2
 8000664:	f001 f97e 	bl	8001964 <HAL_GPIO_Init>

  /*Configure GPIO pin : BalanceEnableCell9_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell9_Pin;
 8000668:	0021      	movs	r1, r4
 800066a:	187b      	adds	r3, r7, r1
 800066c:	2280      	movs	r2, #128	@ 0x80
 800066e:	0152      	lsls	r2, r2, #5
 8000670:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000672:	000c      	movs	r4, r1
 8000674:	193b      	adds	r3, r7, r4
 8000676:	2201      	movs	r2, #1
 8000678:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067a:	193b      	adds	r3, r7, r4
 800067c:	2200      	movs	r2, #0
 800067e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000680:	193b      	adds	r3, r7, r4
 8000682:	2200      	movs	r2, #0
 8000684:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BalanceEnableCell9_GPIO_Port, &GPIO_InitStruct);
 8000686:	193b      	adds	r3, r7, r4
 8000688:	4a28      	ldr	r2, [pc, #160]	@ (800072c <MX_GPIO_Init+0x250>)
 800068a:	0019      	movs	r1, r3
 800068c:	0010      	movs	r0, r2
 800068e:	f001 f969 	bl	8001964 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000692:	0021      	movs	r1, r4
 8000694:	187b      	adds	r3, r7, r1
 8000696:	22c0      	movs	r2, #192	@ 0xc0
 8000698:	01d2      	lsls	r2, r2, #7
 800069a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800069c:	000c      	movs	r4, r1
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	2212      	movs	r2, #18
 80006a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	193b      	adds	r3, r7, r4
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006aa:	193b      	adds	r3, r7, r4
 80006ac:	2200      	movs	r2, #0
 80006ae:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	2206      	movs	r2, #6
 80006b4:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b6:	193b      	adds	r3, r7, r4
 80006b8:	4a1c      	ldr	r2, [pc, #112]	@ (800072c <MX_GPIO_Init+0x250>)
 80006ba:	0019      	movs	r1, r3
 80006bc:	0010      	movs	r0, r2
 80006be:	f001 f951 	bl	8001964 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMS_Alert_Pin */
  GPIO_InitStruct.Pin = BMS_Alert_Pin;
 80006c2:	0021      	movs	r1, r4
 80006c4:	187b      	adds	r3, r7, r1
 80006c6:	2280      	movs	r2, #128	@ 0x80
 80006c8:	0212      	lsls	r2, r2, #8
 80006ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2288      	movs	r2, #136	@ 0x88
 80006d0:	0352      	lsls	r2, r2, #13
 80006d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BMS_Alert_GPIO_Port, &GPIO_InitStruct);
 80006da:	000c      	movs	r4, r1
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	4a13      	ldr	r2, [pc, #76]	@ (800072c <MX_GPIO_Init+0x250>)
 80006e0:	0019      	movs	r1, r3
 80006e2:	0010      	movs	r0, r2
 80006e4:	f001 f93e 	bl	8001964 <HAL_GPIO_Init>

  /*Configure GPIO pins : BalanceEnableCell12_Pin BalanceEnableCell14_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell12_Pin|BalanceEnableCell14_Pin;
 80006e8:	0021      	movs	r1, r4
 80006ea:	187b      	adds	r3, r7, r1
 80006ec:	22a0      	movs	r2, #160	@ 0xa0
 80006ee:	0152      	lsls	r2, r2, #5
 80006f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f2:	187b      	adds	r3, r7, r1
 80006f4:	2201      	movs	r2, #1
 80006f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f8:	187b      	adds	r3, r7, r1
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	2200      	movs	r2, #0
 8000702:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000704:	187a      	adds	r2, r7, r1
 8000706:	23a0      	movs	r3, #160	@ 0xa0
 8000708:	05db      	lsls	r3, r3, #23
 800070a:	0011      	movs	r1, r2
 800070c:	0018      	movs	r0, r3
 800070e:	f001 f929 	bl	8001964 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	b00b      	add	sp, #44	@ 0x2c
 8000718:	bd90      	pop	{r4, r7, pc}
 800071a:	46c0      	nop			@ (mov r8, r8)
 800071c:	40021000 	.word	0x40021000
 8000720:	50000800 	.word	0x50000800
 8000724:	00009ffc 	.word	0x00009ffc
 8000728:	00001024 	.word	0x00001024
 800072c:	50000400 	.word	0x50000400
 8000730:	50001400 	.word	0x50001400
 8000734:	00008bfc 	.word	0x00008bfc

08000738 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000740:	2001      	movs	r0, #1
 8000742:	f002 fc95 	bl	8003070 <osDelay>
 8000746:	e7fb      	b.n	8000740 <StartDefaultTask+0x8>

08000748 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800074c:	b672      	cpsid	i
}
 800074e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000750:	46c0      	nop			@ (mov r8, r8)
 8000752:	e7fd      	b.n	8000750 <Error_Handler+0x8>

08000754 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800075a:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <HAL_MspInit+0x5c>)
 800075c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800075e:	4b14      	ldr	r3, [pc, #80]	@ (80007b0 <HAL_MspInit+0x5c>)
 8000760:	2101      	movs	r1, #1
 8000762:	430a      	orrs	r2, r1
 8000764:	641a      	str	r2, [r3, #64]	@ 0x40
 8000766:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <HAL_MspInit+0x5c>)
 8000768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800076a:	2201      	movs	r2, #1
 800076c:	4013      	ands	r3, r2
 800076e:	607b      	str	r3, [r7, #4]
 8000770:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000772:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <HAL_MspInit+0x5c>)
 8000774:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <HAL_MspInit+0x5c>)
 8000778:	2180      	movs	r1, #128	@ 0x80
 800077a:	0549      	lsls	r1, r1, #21
 800077c:	430a      	orrs	r2, r1
 800077e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000780:	4b0b      	ldr	r3, [pc, #44]	@ (80007b0 <HAL_MspInit+0x5c>)
 8000782:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000784:	2380      	movs	r3, #128	@ 0x80
 8000786:	055b      	lsls	r3, r3, #21
 8000788:	4013      	ands	r3, r2
 800078a:	603b      	str	r3, [r7, #0]
 800078c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800078e:	2302      	movs	r3, #2
 8000790:	425b      	negs	r3, r3
 8000792:	2200      	movs	r2, #0
 8000794:	2103      	movs	r1, #3
 8000796:	0018      	movs	r0, r3
 8000798:	f000 fef0 	bl	800157c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800079c:	23c0      	movs	r3, #192	@ 0xc0
 800079e:	00db      	lsls	r3, r3, #3
 80007a0:	0018      	movs	r0, r3
 80007a2:	f000 f9c5 	bl	8000b30 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007a6:	46c0      	nop			@ (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	b002      	add	sp, #8
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			@ (mov r8, r8)
 80007b0:	40021000 	.word	0x40021000

080007b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007b4:	b590      	push	{r4, r7, lr}
 80007b6:	b08b      	sub	sp, #44	@ 0x2c
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007bc:	2414      	movs	r4, #20
 80007be:	193b      	adds	r3, r7, r4
 80007c0:	0018      	movs	r0, r3
 80007c2:	2314      	movs	r3, #20
 80007c4:	001a      	movs	r2, r3
 80007c6:	2100      	movs	r1, #0
 80007c8:	f004 fde2 	bl	8005390 <memset>
  if(hadc->Instance==ADC1)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a18      	ldr	r2, [pc, #96]	@ (8000834 <HAL_ADC_MspInit+0x80>)
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d129      	bne.n	800082a <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80007d6:	4b18      	ldr	r3, [pc, #96]	@ (8000838 <HAL_ADC_MspInit+0x84>)
 80007d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007da:	4b17      	ldr	r3, [pc, #92]	@ (8000838 <HAL_ADC_MspInit+0x84>)
 80007dc:	2180      	movs	r1, #128	@ 0x80
 80007de:	0349      	lsls	r1, r1, #13
 80007e0:	430a      	orrs	r2, r1
 80007e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80007e4:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <HAL_ADC_MspInit+0x84>)
 80007e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007e8:	2380      	movs	r3, #128	@ 0x80
 80007ea:	035b      	lsls	r3, r3, #13
 80007ec:	4013      	ands	r3, r2
 80007ee:	613b      	str	r3, [r7, #16]
 80007f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f2:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <HAL_ADC_MspInit+0x84>)
 80007f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007f6:	4b10      	ldr	r3, [pc, #64]	@ (8000838 <HAL_ADC_MspInit+0x84>)
 80007f8:	2101      	movs	r1, #1
 80007fa:	430a      	orrs	r2, r1
 80007fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80007fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <HAL_ADC_MspInit+0x84>)
 8000800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000802:	2201      	movs	r2, #1
 8000804:	4013      	ands	r3, r2
 8000806:	60fb      	str	r3, [r7, #12]
 8000808:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = BalanceThermistor1_Pin|BalanceThermistor2_Pin;
 800080a:	193b      	adds	r3, r7, r4
 800080c:	2203      	movs	r2, #3
 800080e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000810:	193b      	adds	r3, r7, r4
 8000812:	2203      	movs	r2, #3
 8000814:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	193b      	adds	r3, r7, r4
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081c:	193a      	adds	r2, r7, r4
 800081e:	23a0      	movs	r3, #160	@ 0xa0
 8000820:	05db      	lsls	r3, r3, #23
 8000822:	0011      	movs	r1, r2
 8000824:	0018      	movs	r0, r3
 8000826:	f001 f89d 	bl	8001964 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800082a:	46c0      	nop			@ (mov r8, r8)
 800082c:	46bd      	mov	sp, r7
 800082e:	b00b      	add	sp, #44	@ 0x2c
 8000830:	bd90      	pop	{r4, r7, pc}
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	40012400 	.word	0x40012400
 8000838:	40021000 	.word	0x40021000

0800083c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800083c:	b590      	push	{r4, r7, lr}
 800083e:	b09d      	sub	sp, #116	@ 0x74
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000844:	235c      	movs	r3, #92	@ 0x5c
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	0018      	movs	r0, r3
 800084a:	2314      	movs	r3, #20
 800084c:	001a      	movs	r2, r3
 800084e:	2100      	movs	r1, #0
 8000850:	f004 fd9e 	bl	8005390 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000854:	2410      	movs	r4, #16
 8000856:	193b      	adds	r3, r7, r4
 8000858:	0018      	movs	r0, r3
 800085a:	234c      	movs	r3, #76	@ 0x4c
 800085c:	001a      	movs	r2, r3
 800085e:	2100      	movs	r1, #0
 8000860:	f004 fd96 	bl	8005390 <memset>
  if(hfdcan->Instance==FDCAN2)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a22      	ldr	r2, [pc, #136]	@ (80008f4 <HAL_FDCAN_MspInit+0xb8>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d13e      	bne.n	80008ec <HAL_FDCAN_MspInit+0xb0>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800086e:	193b      	adds	r3, r7, r4
 8000870:	2280      	movs	r2, #128	@ 0x80
 8000872:	0492      	lsls	r2, r2, #18
 8000874:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000876:	193b      	adds	r3, r7, r4
 8000878:	2200      	movs	r2, #0
 800087a:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800087c:	193b      	adds	r3, r7, r4
 800087e:	0018      	movs	r0, r3
 8000880:	f002 f862 	bl	8002948 <HAL_RCCEx_PeriphCLKConfig>
 8000884:	1e03      	subs	r3, r0, #0
 8000886:	d001      	beq.n	800088c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000888:	f7ff ff5e 	bl	8000748 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800088c:	4b1a      	ldr	r3, [pc, #104]	@ (80008f8 <HAL_FDCAN_MspInit+0xbc>)
 800088e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000890:	4b19      	ldr	r3, [pc, #100]	@ (80008f8 <HAL_FDCAN_MspInit+0xbc>)
 8000892:	2180      	movs	r1, #128	@ 0x80
 8000894:	0149      	lsls	r1, r1, #5
 8000896:	430a      	orrs	r2, r1
 8000898:	63da      	str	r2, [r3, #60]	@ 0x3c
 800089a:	4b17      	ldr	r3, [pc, #92]	@ (80008f8 <HAL_FDCAN_MspInit+0xbc>)
 800089c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800089e:	2380      	movs	r3, #128	@ 0x80
 80008a0:	015b      	lsls	r3, r3, #5
 80008a2:	4013      	ands	r3, r2
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a8:	4b13      	ldr	r3, [pc, #76]	@ (80008f8 <HAL_FDCAN_MspInit+0xbc>)
 80008aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008ac:	4b12      	ldr	r3, [pc, #72]	@ (80008f8 <HAL_FDCAN_MspInit+0xbc>)
 80008ae:	2102      	movs	r1, #2
 80008b0:	430a      	orrs	r2, r1
 80008b2:	635a      	str	r2, [r3, #52]	@ 0x34
 80008b4:	4b10      	ldr	r3, [pc, #64]	@ (80008f8 <HAL_FDCAN_MspInit+0xbc>)
 80008b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008b8:	2202      	movs	r2, #2
 80008ba:	4013      	ands	r3, r2
 80008bc:	60bb      	str	r3, [r7, #8]
 80008be:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB0     ------> FDCAN2_RX
    PB1     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008c0:	215c      	movs	r1, #92	@ 0x5c
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2203      	movs	r2, #3
 80008c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2202      	movs	r2, #2
 80008cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	187b      	adds	r3, r7, r1
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	2200      	movs	r2, #0
 80008d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN2;
 80008da:	187b      	adds	r3, r7, r1
 80008dc:	2203      	movs	r2, #3
 80008de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	4a06      	ldr	r2, [pc, #24]	@ (80008fc <HAL_FDCAN_MspInit+0xc0>)
 80008e4:	0019      	movs	r1, r3
 80008e6:	0010      	movs	r0, r2
 80008e8:	f001 f83c 	bl	8001964 <HAL_GPIO_Init>

  /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 80008ec:	46c0      	nop			@ (mov r8, r8)
 80008ee:	46bd      	mov	sp, r7
 80008f0:	b01d      	add	sp, #116	@ 0x74
 80008f2:	bd90      	pop	{r4, r7, pc}
 80008f4:	40006800 	.word	0x40006800
 80008f8:	40021000 	.word	0x40021000
 80008fc:	50000400 	.word	0x50000400

08000900 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b08b      	sub	sp, #44	@ 0x2c
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000908:	2414      	movs	r4, #20
 800090a:	193b      	adds	r3, r7, r4
 800090c:	0018      	movs	r0, r3
 800090e:	2314      	movs	r3, #20
 8000910:	001a      	movs	r2, r3
 8000912:	2100      	movs	r1, #0
 8000914:	f004 fd3c 	bl	8005390 <memset>
  if(hi2c->Instance==I2C3)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a1b      	ldr	r2, [pc, #108]	@ (800098c <HAL_I2C_MspInit+0x8c>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d12f      	bne.n	8000982 <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000922:	4b1b      	ldr	r3, [pc, #108]	@ (8000990 <HAL_I2C_MspInit+0x90>)
 8000924:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000926:	4b1a      	ldr	r3, [pc, #104]	@ (8000990 <HAL_I2C_MspInit+0x90>)
 8000928:	2102      	movs	r1, #2
 800092a:	430a      	orrs	r2, r1
 800092c:	635a      	str	r2, [r3, #52]	@ 0x34
 800092e:	4b18      	ldr	r3, [pc, #96]	@ (8000990 <HAL_I2C_MspInit+0x90>)
 8000930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000932:	2202      	movs	r2, #2
 8000934:	4013      	ands	r3, r2
 8000936:	613b      	str	r3, [r7, #16]
 8000938:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PB3     ------> I2C3_SCL
    PB4     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800093a:	0021      	movs	r1, r4
 800093c:	187b      	adds	r3, r7, r1
 800093e:	2218      	movs	r2, #24
 8000940:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000942:	187b      	adds	r3, r7, r1
 8000944:	2212      	movs	r2, #18
 8000946:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	187b      	adds	r3, r7, r1
 800094a:	2200      	movs	r2, #0
 800094c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094e:	187b      	adds	r3, r7, r1
 8000950:	2200      	movs	r2, #0
 8000952:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C3;
 8000954:	187b      	adds	r3, r7, r1
 8000956:	2206      	movs	r2, #6
 8000958:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800095a:	187b      	adds	r3, r7, r1
 800095c:	4a0d      	ldr	r2, [pc, #52]	@ (8000994 <HAL_I2C_MspInit+0x94>)
 800095e:	0019      	movs	r1, r3
 8000960:	0010      	movs	r0, r2
 8000962:	f000 ffff 	bl	8001964 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000966:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <HAL_I2C_MspInit+0x90>)
 8000968:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800096a:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <HAL_I2C_MspInit+0x90>)
 800096c:	2180      	movs	r1, #128	@ 0x80
 800096e:	0409      	lsls	r1, r1, #16
 8000970:	430a      	orrs	r2, r1
 8000972:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000974:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <HAL_I2C_MspInit+0x90>)
 8000976:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000978:	2380      	movs	r3, #128	@ 0x80
 800097a:	041b      	lsls	r3, r3, #16
 800097c:	4013      	ands	r3, r2
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8000982:	46c0      	nop			@ (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	b00b      	add	sp, #44	@ 0x2c
 8000988:	bd90      	pop	{r4, r7, pc}
 800098a:	46c0      	nop			@ (mov r8, r8)
 800098c:	40008800 	.word	0x40008800
 8000990:	40021000 	.word	0x40021000
 8000994:	50000400 	.word	0x50000400

08000998 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800099c:	46c0      	nop			@ (mov r8, r8)
 800099e:	e7fd      	b.n	800099c <NMI_Handler+0x4>

080009a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009a4:	46c0      	nop			@ (mov r8, r8)
 80009a6:	e7fd      	b.n	80009a4 <HardFault_Handler+0x4>

080009a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ac:	f000 f8a4 	bl	8000af8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80009b0:	f003 fe18 	bl	80045e4 <xTaskGetSchedulerState>
 80009b4:	0003      	movs	r3, r0
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d001      	beq.n	80009be <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80009ba:	f004 faf5 	bl	8004fa8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009be:	46c0      	nop			@ (mov r8, r8)
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009c8:	46c0      	nop			@ (mov r8, r8)
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
	...

080009d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009d0:	480d      	ldr	r0, [pc, #52]	@ (8000a08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009d2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80009d4:	f7ff fff6 	bl	80009c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009d8:	480c      	ldr	r0, [pc, #48]	@ (8000a0c <LoopForever+0x6>)
  ldr r1, =_edata
 80009da:	490d      	ldr	r1, [pc, #52]	@ (8000a10 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000a14 <LoopForever+0xe>)
  movs r3, #0
 80009de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009e0:	e002      	b.n	80009e8 <LoopCopyDataInit>

080009e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009e6:	3304      	adds	r3, #4

080009e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009ec:	d3f9      	bcc.n	80009e2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000a18 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009f0:	4c0a      	ldr	r4, [pc, #40]	@ (8000a1c <LoopForever+0x16>)
  movs r3, #0
 80009f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009f4:	e001      	b.n	80009fa <LoopFillZerobss>

080009f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f8:	3204      	adds	r2, #4

080009fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009fc:	d3fb      	bcc.n	80009f6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009fe:	f004 fccf 	bl	80053a0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000a02:	f7ff fc0d 	bl	8000220 <main>

08000a06 <LoopForever>:

LoopForever:
  b LoopForever
 8000a06:	e7fe      	b.n	8000a06 <LoopForever>
  ldr   r0, =_estack
 8000a08:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000a0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a10:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000a14:	080054cc 	.word	0x080054cc
  ldr r2, =_sbss
 8000a18:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000a1c:	20001a98 	.word	0x20001a98

08000a20 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a20:	e7fe      	b.n	8000a20 <ADC1_COMP_IRQHandler>
	...

08000a24 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a2a:	1dfb      	adds	r3, r7, #7
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a30:	4b0b      	ldr	r3, [pc, #44]	@ (8000a60 <HAL_Init+0x3c>)
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	4b0a      	ldr	r3, [pc, #40]	@ (8000a60 <HAL_Init+0x3c>)
 8000a36:	2180      	movs	r1, #128	@ 0x80
 8000a38:	0049      	lsls	r1, r1, #1
 8000a3a:	430a      	orrs	r2, r1
 8000a3c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a3e:	2003      	movs	r0, #3
 8000a40:	f000 f810 	bl	8000a64 <HAL_InitTick>
 8000a44:	1e03      	subs	r3, r0, #0
 8000a46:	d003      	beq.n	8000a50 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000a48:	1dfb      	adds	r3, r7, #7
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	701a      	strb	r2, [r3, #0]
 8000a4e:	e001      	b.n	8000a54 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000a50:	f7ff fe80 	bl	8000754 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a54:	1dfb      	adds	r3, r7, #7
 8000a56:	781b      	ldrb	r3, [r3, #0]
}
 8000a58:	0018      	movs	r0, r3
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	b002      	add	sp, #8
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	40022000 	.word	0x40022000

08000a64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a64:	b590      	push	{r4, r7, lr}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a6c:	230f      	movs	r3, #15
 8000a6e:	18fb      	adds	r3, r7, r3
 8000a70:	2200      	movs	r2, #0
 8000a72:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000a74:	4b1d      	ldr	r3, [pc, #116]	@ (8000aec <HAL_InitTick+0x88>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d02b      	beq.n	8000ad4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000af0 <HAL_InitTick+0x8c>)
 8000a7e:	681c      	ldr	r4, [r3, #0]
 8000a80:	4b1a      	ldr	r3, [pc, #104]	@ (8000aec <HAL_InitTick+0x88>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	0019      	movs	r1, r3
 8000a86:	23fa      	movs	r3, #250	@ 0xfa
 8000a88:	0098      	lsls	r0, r3, #2
 8000a8a:	f7ff fb3d 	bl	8000108 <__udivsi3>
 8000a8e:	0003      	movs	r3, r0
 8000a90:	0019      	movs	r1, r3
 8000a92:	0020      	movs	r0, r4
 8000a94:	f7ff fb38 	bl	8000108 <__udivsi3>
 8000a98:	0003      	movs	r3, r0
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f000 fd83 	bl	80015a6 <HAL_SYSTICK_Config>
 8000aa0:	1e03      	subs	r3, r0, #0
 8000aa2:	d112      	bne.n	8000aca <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	2b03      	cmp	r3, #3
 8000aa8:	d80a      	bhi.n	8000ac0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aaa:	6879      	ldr	r1, [r7, #4]
 8000aac:	2301      	movs	r3, #1
 8000aae:	425b      	negs	r3, r3
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f000 fd62 	bl	800157c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8000af4 <HAL_InitTick+0x90>)
 8000aba:	687a      	ldr	r2, [r7, #4]
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	e00d      	b.n	8000adc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000ac0:	230f      	movs	r3, #15
 8000ac2:	18fb      	adds	r3, r7, r3
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	701a      	strb	r2, [r3, #0]
 8000ac8:	e008      	b.n	8000adc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000aca:	230f      	movs	r3, #15
 8000acc:	18fb      	adds	r3, r7, r3
 8000ace:	2201      	movs	r2, #1
 8000ad0:	701a      	strb	r2, [r3, #0]
 8000ad2:	e003      	b.n	8000adc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ad4:	230f      	movs	r3, #15
 8000ad6:	18fb      	adds	r3, r7, r3
 8000ad8:	2201      	movs	r2, #1
 8000ada:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000adc:	230f      	movs	r3, #15
 8000ade:	18fb      	adds	r3, r7, r3
 8000ae0:	781b      	ldrb	r3, [r3, #0]
}
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	b005      	add	sp, #20
 8000ae8:	bd90      	pop	{r4, r7, pc}
 8000aea:	46c0      	nop			@ (mov r8, r8)
 8000aec:	20000008 	.word	0x20000008
 8000af0:	20000000 	.word	0x20000000
 8000af4:	20000004 	.word	0x20000004

08000af8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000afc:	4b05      	ldr	r3, [pc, #20]	@ (8000b14 <HAL_IncTick+0x1c>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	001a      	movs	r2, r3
 8000b02:	4b05      	ldr	r3, [pc, #20]	@ (8000b18 <HAL_IncTick+0x20>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	18d2      	adds	r2, r2, r3
 8000b08:	4b03      	ldr	r3, [pc, #12]	@ (8000b18 <HAL_IncTick+0x20>)
 8000b0a:	601a      	str	r2, [r3, #0]
}
 8000b0c:	46c0      	nop			@ (mov r8, r8)
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	46c0      	nop			@ (mov r8, r8)
 8000b14:	20000008 	.word	0x20000008
 8000b18:	2000014c 	.word	0x2000014c

08000b1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b20:	4b02      	ldr	r3, [pc, #8]	@ (8000b2c <HAL_GetTick+0x10>)
 8000b22:	681b      	ldr	r3, [r3, #0]
}
 8000b24:	0018      	movs	r0, r3
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	46c0      	nop			@ (mov r8, r8)
 8000b2c:	2000014c 	.word	0x2000014c

08000b30 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000b38:	4b06      	ldr	r3, [pc, #24]	@ (8000b54 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a06      	ldr	r2, [pc, #24]	@ (8000b58 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000b3e:	4013      	ands	r3, r2
 8000b40:	0019      	movs	r1, r3
 8000b42:	4b04      	ldr	r3, [pc, #16]	@ (8000b54 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000b44:	687a      	ldr	r2, [r7, #4]
 8000b46:	430a      	orrs	r2, r1
 8000b48:	601a      	str	r2, [r3, #0]
}
 8000b4a:	46c0      	nop			@ (mov r8, r8)
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	b002      	add	sp, #8
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	46c0      	nop			@ (mov r8, r8)
 8000b54:	40010000 	.word	0x40010000
 8000b58:	fffff9ff 	.word	0xfffff9ff

08000b5c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a05      	ldr	r2, [pc, #20]	@ (8000b80 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000b6c:	401a      	ands	r2, r3
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	431a      	orrs	r2, r3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	601a      	str	r2, [r3, #0]
}
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	b002      	add	sp, #8
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	46c0      	nop			@ (mov r8, r8)
 8000b80:	fe3fffff 	.word	0xfe3fffff

08000b84 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	23e0      	movs	r3, #224	@ 0xe0
 8000b92:	045b      	lsls	r3, r3, #17
 8000b94:	4013      	ands	r3, r2
}
 8000b96:	0018      	movs	r0, r3
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	b002      	add	sp, #8
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	b084      	sub	sp, #16
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	60f8      	str	r0, [r7, #12]
 8000ba6:	60b9      	str	r1, [r7, #8]
 8000ba8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	695b      	ldr	r3, [r3, #20]
 8000bae:	68ba      	ldr	r2, [r7, #8]
 8000bb0:	2104      	movs	r1, #4
 8000bb2:	400a      	ands	r2, r1
 8000bb4:	2107      	movs	r1, #7
 8000bb6:	4091      	lsls	r1, r2
 8000bb8:	000a      	movs	r2, r1
 8000bba:	43d2      	mvns	r2, r2
 8000bbc:	401a      	ands	r2, r3
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	2104      	movs	r1, #4
 8000bc2:	400b      	ands	r3, r1
 8000bc4:	6879      	ldr	r1, [r7, #4]
 8000bc6:	4099      	lsls	r1, r3
 8000bc8:	000b      	movs	r3, r1
 8000bca:	431a      	orrs	r2, r3
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000bd0:	46c0      	nop			@ (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	b004      	add	sp, #16
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	695b      	ldr	r3, [r3, #20]
 8000be6:	683a      	ldr	r2, [r7, #0]
 8000be8:	2104      	movs	r1, #4
 8000bea:	400a      	ands	r2, r1
 8000bec:	2107      	movs	r1, #7
 8000bee:	4091      	lsls	r1, r2
 8000bf0:	000a      	movs	r2, r1
 8000bf2:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	2104      	movs	r1, #4
 8000bf8:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000bfa:	40da      	lsrs	r2, r3
 8000bfc:	0013      	movs	r3, r2
}
 8000bfe:	0018      	movs	r0, r3
 8000c00:	46bd      	mov	sp, r7
 8000c02:	b002      	add	sp, #8
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b084      	sub	sp, #16
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	60f8      	str	r0, [r7, #12]
 8000c0e:	60b9      	str	r1, [r7, #8]
 8000c10:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c16:	68ba      	ldr	r2, [r7, #8]
 8000c18:	211f      	movs	r1, #31
 8000c1a:	400a      	ands	r2, r1
 8000c1c:	210f      	movs	r1, #15
 8000c1e:	4091      	lsls	r1, r2
 8000c20:	000a      	movs	r2, r1
 8000c22:	43d2      	mvns	r2, r2
 8000c24:	401a      	ands	r2, r3
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	0e9b      	lsrs	r3, r3, #26
 8000c2a:	210f      	movs	r1, #15
 8000c2c:	4019      	ands	r1, r3
 8000c2e:	68bb      	ldr	r3, [r7, #8]
 8000c30:	201f      	movs	r0, #31
 8000c32:	4003      	ands	r3, r0
 8000c34:	4099      	lsls	r1, r3
 8000c36:	000b      	movs	r3, r1
 8000c38:	431a      	orrs	r2, r3
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000c3e:	46c0      	nop			@ (mov r8, r8)
 8000c40:	46bd      	mov	sp, r7
 8000c42:	b004      	add	sp, #16
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b082      	sub	sp, #8
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
 8000c4e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	035b      	lsls	r3, r3, #13
 8000c58:	0b5b      	lsrs	r3, r3, #13
 8000c5a:	431a      	orrs	r2, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c60:	46c0      	nop			@ (mov r8, r8)
 8000c62:	46bd      	mov	sp, r7
 8000c64:	b002      	add	sp, #8
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c76:	683a      	ldr	r2, [r7, #0]
 8000c78:	0352      	lsls	r2, r2, #13
 8000c7a:	0b52      	lsrs	r2, r2, #13
 8000c7c:	43d2      	mvns	r2, r2
 8000c7e:	401a      	ands	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c84:	46c0      	nop			@ (mov r8, r8)
 8000c86:	46bd      	mov	sp, r7
 8000c88:	b002      	add	sp, #8
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	695b      	ldr	r3, [r3, #20]
 8000c9c:	68ba      	ldr	r2, [r7, #8]
 8000c9e:	0212      	lsls	r2, r2, #8
 8000ca0:	43d2      	mvns	r2, r2
 8000ca2:	401a      	ands	r2, r3
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	021b      	lsls	r3, r3, #8
 8000ca8:	6879      	ldr	r1, [r7, #4]
 8000caa:	400b      	ands	r3, r1
 8000cac:	4904      	ldr	r1, [pc, #16]	@ (8000cc0 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000cae:	400b      	ands	r3, r1
 8000cb0:	431a      	orrs	r2, r3
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000cb6:	46c0      	nop			@ (mov r8, r8)
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	b004      	add	sp, #16
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	46c0      	nop			@ (mov r8, r8)
 8000cc0:	07ffff00 	.word	0x07ffff00

08000cc4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	689b      	ldr	r3, [r3, #8]
 8000cd0:	4a05      	ldr	r2, [pc, #20]	@ (8000ce8 <LL_ADC_EnableInternalRegulator+0x24>)
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	2280      	movs	r2, #128	@ 0x80
 8000cd6:	0552      	lsls	r2, r2, #21
 8000cd8:	431a      	orrs	r2, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000cde:	46c0      	nop			@ (mov r8, r8)
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	b002      	add	sp, #8
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	46c0      	nop			@ (mov r8, r8)
 8000ce8:	6fffffe8 	.word	0x6fffffe8

08000cec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	689a      	ldr	r2, [r3, #8]
 8000cf8:	2380      	movs	r3, #128	@ 0x80
 8000cfa:	055b      	lsls	r3, r3, #21
 8000cfc:	401a      	ands	r2, r3
 8000cfe:	2380      	movs	r3, #128	@ 0x80
 8000d00:	055b      	lsls	r3, r3, #21
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d101      	bne.n	8000d0a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000d06:	2301      	movs	r3, #1
 8000d08:	e000      	b.n	8000d0c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000d0a:	2300      	movs	r3, #0
}
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b002      	add	sp, #8
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	689b      	ldr	r3, [r3, #8]
 8000d20:	2201      	movs	r2, #1
 8000d22:	4013      	ands	r3, r2
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d101      	bne.n	8000d2c <LL_ADC_IsEnabled+0x18>
 8000d28:	2301      	movs	r3, #1
 8000d2a:	e000      	b.n	8000d2e <LL_ADC_IsEnabled+0x1a>
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	0018      	movs	r0, r3
 8000d30:	46bd      	mov	sp, r7
 8000d32:	b002      	add	sp, #8
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b082      	sub	sp, #8
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	689b      	ldr	r3, [r3, #8]
 8000d42:	2204      	movs	r2, #4
 8000d44:	4013      	ands	r3, r2
 8000d46:	2b04      	cmp	r3, #4
 8000d48:	d101      	bne.n	8000d4e <LL_ADC_REG_IsConversionOngoing+0x18>
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e000      	b.n	8000d50 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	0018      	movs	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b002      	add	sp, #8
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b088      	sub	sp, #32
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d60:	231f      	movs	r3, #31
 8000d62:	18fb      	adds	r3, r7, r3
 8000d64:	2200      	movs	r2, #0
 8000d66:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d101      	bne.n	8000d7e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	e17f      	b.n	800107e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d10a      	bne.n	8000d9c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	0018      	movs	r0, r3
 8000d8a:	f7ff fd13 	bl	80007b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2200      	movs	r2, #0
 8000d92:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2254      	movs	r2, #84	@ 0x54
 8000d98:	2100      	movs	r1, #0
 8000d9a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	0018      	movs	r0, r3
 8000da2:	f7ff ffa3 	bl	8000cec <LL_ADC_IsInternalRegulatorEnabled>
 8000da6:	1e03      	subs	r3, r0, #0
 8000da8:	d115      	bne.n	8000dd6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	0018      	movs	r0, r3
 8000db0:	f7ff ff88 	bl	8000cc4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000db4:	4bb4      	ldr	r3, [pc, #720]	@ (8001088 <HAL_ADC_Init+0x330>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	49b4      	ldr	r1, [pc, #720]	@ (800108c <HAL_ADC_Init+0x334>)
 8000dba:	0018      	movs	r0, r3
 8000dbc:	f7ff f9a4 	bl	8000108 <__udivsi3>
 8000dc0:	0003      	movs	r3, r0
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000dc8:	e002      	b.n	8000dd0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	3b01      	subs	r3, #1
 8000dce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d1f9      	bne.n	8000dca <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	0018      	movs	r0, r3
 8000ddc:	f7ff ff86 	bl	8000cec <LL_ADC_IsInternalRegulatorEnabled>
 8000de0:	1e03      	subs	r3, r0, #0
 8000de2:	d10f      	bne.n	8000e04 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000de8:	2210      	movs	r2, #16
 8000dea:	431a      	orrs	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000df4:	2201      	movs	r2, #1
 8000df6:	431a      	orrs	r2, r3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000dfc:	231f      	movs	r3, #31
 8000dfe:	18fb      	adds	r3, r7, r3
 8000e00:	2201      	movs	r2, #1
 8000e02:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f7ff ff94 	bl	8000d36 <LL_ADC_REG_IsConversionOngoing>
 8000e0e:	0003      	movs	r3, r0
 8000e10:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e16:	2210      	movs	r2, #16
 8000e18:	4013      	ands	r3, r2
 8000e1a:	d000      	beq.n	8000e1e <HAL_ADC_Init+0xc6>
 8000e1c:	e122      	b.n	8001064 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d000      	beq.n	8000e26 <HAL_ADC_Init+0xce>
 8000e24:	e11e      	b.n	8001064 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e2a:	4a99      	ldr	r2, [pc, #612]	@ (8001090 <HAL_ADC_Init+0x338>)
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	2202      	movs	r2, #2
 8000e30:	431a      	orrs	r2, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	f7ff ff6a 	bl	8000d14 <LL_ADC_IsEnabled>
 8000e40:	1e03      	subs	r3, r0, #0
 8000e42:	d000      	beq.n	8000e46 <HAL_ADC_Init+0xee>
 8000e44:	e0ad      	b.n	8000fa2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	7e1b      	ldrb	r3, [r3, #24]
 8000e4e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000e50:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	7e5b      	ldrb	r3, [r3, #25]
 8000e56:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000e58:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	7e9b      	ldrb	r3, [r3, #26]
 8000e5e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000e60:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d002      	beq.n	8000e70 <HAL_ADC_Init+0x118>
 8000e6a:	2380      	movs	r3, #128	@ 0x80
 8000e6c:	015b      	lsls	r3, r3, #5
 8000e6e:	e000      	b.n	8000e72 <HAL_ADC_Init+0x11a>
 8000e70:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000e72:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000e78:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	691b      	ldr	r3, [r3, #16]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	da04      	bge.n	8000e8c <HAL_ADC_Init+0x134>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	691b      	ldr	r3, [r3, #16]
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	085b      	lsrs	r3, r3, #1
 8000e8a:	e001      	b.n	8000e90 <HAL_ADC_Init+0x138>
 8000e8c:	2380      	movs	r3, #128	@ 0x80
 8000e8e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8000e90:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	212c      	movs	r1, #44	@ 0x2c
 8000e96:	5c5b      	ldrb	r3, [r3, r1]
 8000e98:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000e9a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2220      	movs	r2, #32
 8000ea6:	5c9b      	ldrb	r3, [r3, r2]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d115      	bne.n	8000ed8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	7e9b      	ldrb	r3, [r3, #26]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d105      	bne.n	8000ec0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8000eb4:	69bb      	ldr	r3, [r7, #24]
 8000eb6:	2280      	movs	r2, #128	@ 0x80
 8000eb8:	0252      	lsls	r2, r2, #9
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	61bb      	str	r3, [r7, #24]
 8000ebe:	e00b      	b.n	8000ed8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ec4:	2220      	movs	r2, #32
 8000ec6:	431a      	orrs	r2, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	431a      	orrs	r2, r3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d00a      	beq.n	8000ef6 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ee4:	23e0      	movs	r3, #224	@ 0xe0
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	4a65      	ldr	r2, [pc, #404]	@ (8001094 <HAL_ADC_Init+0x33c>)
 8000efe:	4013      	ands	r3, r2
 8000f00:	0019      	movs	r1, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	69ba      	ldr	r2, [r7, #24]
 8000f08:	430a      	orrs	r2, r1
 8000f0a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	0f9b      	lsrs	r3, r3, #30
 8000f12:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	697a      	ldr	r2, [r7, #20]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	223c      	movs	r2, #60	@ 0x3c
 8000f24:	5c9b      	ldrb	r3, [r3, r2]
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d111      	bne.n	8000f4e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	0f9b      	lsrs	r3, r3, #30
 8000f30:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000f36:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8000f3c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8000f42:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	2201      	movs	r2, #1
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	691b      	ldr	r3, [r3, #16]
 8000f54:	4a50      	ldr	r2, [pc, #320]	@ (8001098 <HAL_ADC_Init+0x340>)
 8000f56:	4013      	ands	r3, r2
 8000f58:	0019      	movs	r1, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	697a      	ldr	r2, [r7, #20]
 8000f60:	430a      	orrs	r2, r1
 8000f62:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	685a      	ldr	r2, [r3, #4]
 8000f68:	23c0      	movs	r3, #192	@ 0xc0
 8000f6a:	061b      	lsls	r3, r3, #24
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d018      	beq.n	8000fa2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000f74:	2380      	movs	r3, #128	@ 0x80
 8000f76:	05db      	lsls	r3, r3, #23
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d012      	beq.n	8000fa2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000f80:	2380      	movs	r3, #128	@ 0x80
 8000f82:	061b      	lsls	r3, r3, #24
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d00c      	beq.n	8000fa2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000f88:	4b44      	ldr	r3, [pc, #272]	@ (800109c <HAL_ADC_Init+0x344>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a44      	ldr	r2, [pc, #272]	@ (80010a0 <HAL_ADC_Init+0x348>)
 8000f8e:	4013      	ands	r3, r2
 8000f90:	0019      	movs	r1, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	685a      	ldr	r2, [r3, #4]
 8000f96:	23f0      	movs	r3, #240	@ 0xf0
 8000f98:	039b      	lsls	r3, r3, #14
 8000f9a:	401a      	ands	r2, r3
 8000f9c:	4b3f      	ldr	r3, [pc, #252]	@ (800109c <HAL_ADC_Init+0x344>)
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6818      	ldr	r0, [r3, #0]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000faa:	001a      	movs	r2, r3
 8000fac:	2100      	movs	r1, #0
 8000fae:	f7ff fdf6 	bl	8000b9e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6818      	ldr	r0, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000fba:	493a      	ldr	r1, [pc, #232]	@ (80010a4 <HAL_ADC_Init+0x34c>)
 8000fbc:	001a      	movs	r2, r3
 8000fbe:	f7ff fdee 	bl	8000b9e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	691b      	ldr	r3, [r3, #16]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d109      	bne.n	8000fde <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2110      	movs	r1, #16
 8000fd6:	4249      	negs	r1, r1
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	629a      	str	r2, [r3, #40]	@ 0x28
 8000fdc:	e018      	b.n	8001010 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	691a      	ldr	r2, [r3, #16]
 8000fe2:	2380      	movs	r3, #128	@ 0x80
 8000fe4:	039b      	lsls	r3, r3, #14
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d112      	bne.n	8001010 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	69db      	ldr	r3, [r3, #28]
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	009b      	lsls	r3, r3, #2
 8000ff8:	221c      	movs	r2, #28
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	2210      	movs	r2, #16
 8000ffe:	4252      	negs	r2, r2
 8001000:	409a      	lsls	r2, r3
 8001002:	0011      	movs	r1, r2
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	430a      	orrs	r2, r1
 800100e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2100      	movs	r1, #0
 8001016:	0018      	movs	r0, r3
 8001018:	f7ff fdde 	bl	8000bd8 <LL_ADC_GetSamplingTimeCommonChannels>
 800101c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001022:	429a      	cmp	r2, r3
 8001024:	d10b      	bne.n	800103e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2200      	movs	r2, #0
 800102a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001030:	2203      	movs	r2, #3
 8001032:	4393      	bics	r3, r2
 8001034:	2201      	movs	r2, #1
 8001036:	431a      	orrs	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800103c:	e01c      	b.n	8001078 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001042:	2212      	movs	r2, #18
 8001044:	4393      	bics	r3, r2
 8001046:	2210      	movs	r2, #16
 8001048:	431a      	orrs	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001052:	2201      	movs	r2, #1
 8001054:	431a      	orrs	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800105a:	231f      	movs	r3, #31
 800105c:	18fb      	adds	r3, r7, r3
 800105e:	2201      	movs	r2, #1
 8001060:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001062:	e009      	b.n	8001078 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001068:	2210      	movs	r2, #16
 800106a:	431a      	orrs	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001070:	231f      	movs	r3, #31
 8001072:	18fb      	adds	r3, r7, r3
 8001074:	2201      	movs	r2, #1
 8001076:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001078:	231f      	movs	r3, #31
 800107a:	18fb      	adds	r3, r7, r3
 800107c:	781b      	ldrb	r3, [r3, #0]
}
 800107e:	0018      	movs	r0, r3
 8001080:	46bd      	mov	sp, r7
 8001082:	b008      	add	sp, #32
 8001084:	bd80      	pop	{r7, pc}
 8001086:	46c0      	nop			@ (mov r8, r8)
 8001088:	20000000 	.word	0x20000000
 800108c:	00030d40 	.word	0x00030d40
 8001090:	fffffefd 	.word	0xfffffefd
 8001094:	ffde0201 	.word	0xffde0201
 8001098:	1ffffc02 	.word	0x1ffffc02
 800109c:	40012708 	.word	0x40012708
 80010a0:	ffc3ffff 	.word	0xffc3ffff
 80010a4:	07ffff04 	.word	0x07ffff04

080010a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010b2:	2317      	movs	r3, #23
 80010b4:	18fb      	adds	r3, r7, r3
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2254      	movs	r2, #84	@ 0x54
 80010c2:	5c9b      	ldrb	r3, [r3, r2]
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d101      	bne.n	80010cc <HAL_ADC_ConfigChannel+0x24>
 80010c8:	2302      	movs	r3, #2
 80010ca:	e1c0      	b.n	800144e <HAL_ADC_ConfigChannel+0x3a6>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2254      	movs	r2, #84	@ 0x54
 80010d0:	2101      	movs	r1, #1
 80010d2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	0018      	movs	r0, r3
 80010da:	f7ff fe2c 	bl	8000d36 <LL_ADC_REG_IsConversionOngoing>
 80010de:	1e03      	subs	r3, r0, #0
 80010e0:	d000      	beq.n	80010e4 <HAL_ADC_ConfigChannel+0x3c>
 80010e2:	e1a3      	b.n	800142c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d100      	bne.n	80010ee <HAL_ADC_ConfigChannel+0x46>
 80010ec:	e143      	b.n	8001376 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	691a      	ldr	r2, [r3, #16]
 80010f2:	2380      	movs	r3, #128	@ 0x80
 80010f4:	061b      	lsls	r3, r3, #24
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d004      	beq.n	8001104 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80010fe:	4ac1      	ldr	r2, [pc, #772]	@ (8001404 <HAL_ADC_ConfigChannel+0x35c>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d108      	bne.n	8001116 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	0019      	movs	r1, r3
 800110e:	0010      	movs	r0, r2
 8001110:	f7ff fd99 	bl	8000c46 <LL_ADC_REG_SetSequencerChAdd>
 8001114:	e0c9      	b.n	80012aa <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	211f      	movs	r1, #31
 8001120:	400b      	ands	r3, r1
 8001122:	210f      	movs	r1, #15
 8001124:	4099      	lsls	r1, r3
 8001126:	000b      	movs	r3, r1
 8001128:	43db      	mvns	r3, r3
 800112a:	4013      	ands	r3, r2
 800112c:	0019      	movs	r1, r3
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	035b      	lsls	r3, r3, #13
 8001134:	0b5b      	lsrs	r3, r3, #13
 8001136:	d105      	bne.n	8001144 <HAL_ADC_ConfigChannel+0x9c>
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	0e9b      	lsrs	r3, r3, #26
 800113e:	221f      	movs	r2, #31
 8001140:	4013      	ands	r3, r2
 8001142:	e098      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2201      	movs	r2, #1
 800114a:	4013      	ands	r3, r2
 800114c:	d000      	beq.n	8001150 <HAL_ADC_ConfigChannel+0xa8>
 800114e:	e091      	b.n	8001274 <HAL_ADC_ConfigChannel+0x1cc>
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2202      	movs	r2, #2
 8001156:	4013      	ands	r3, r2
 8001158:	d000      	beq.n	800115c <HAL_ADC_ConfigChannel+0xb4>
 800115a:	e089      	b.n	8001270 <HAL_ADC_ConfigChannel+0x1c8>
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2204      	movs	r2, #4
 8001162:	4013      	ands	r3, r2
 8001164:	d000      	beq.n	8001168 <HAL_ADC_ConfigChannel+0xc0>
 8001166:	e081      	b.n	800126c <HAL_ADC_ConfigChannel+0x1c4>
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2208      	movs	r2, #8
 800116e:	4013      	ands	r3, r2
 8001170:	d000      	beq.n	8001174 <HAL_ADC_ConfigChannel+0xcc>
 8001172:	e079      	b.n	8001268 <HAL_ADC_ConfigChannel+0x1c0>
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2210      	movs	r2, #16
 800117a:	4013      	ands	r3, r2
 800117c:	d000      	beq.n	8001180 <HAL_ADC_ConfigChannel+0xd8>
 800117e:	e071      	b.n	8001264 <HAL_ADC_ConfigChannel+0x1bc>
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2220      	movs	r2, #32
 8001186:	4013      	ands	r3, r2
 8001188:	d000      	beq.n	800118c <HAL_ADC_ConfigChannel+0xe4>
 800118a:	e069      	b.n	8001260 <HAL_ADC_ConfigChannel+0x1b8>
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2240      	movs	r2, #64	@ 0x40
 8001192:	4013      	ands	r3, r2
 8001194:	d000      	beq.n	8001198 <HAL_ADC_ConfigChannel+0xf0>
 8001196:	e061      	b.n	800125c <HAL_ADC_ConfigChannel+0x1b4>
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2280      	movs	r2, #128	@ 0x80
 800119e:	4013      	ands	r3, r2
 80011a0:	d000      	beq.n	80011a4 <HAL_ADC_ConfigChannel+0xfc>
 80011a2:	e059      	b.n	8001258 <HAL_ADC_ConfigChannel+0x1b0>
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	2380      	movs	r3, #128	@ 0x80
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	4013      	ands	r3, r2
 80011ae:	d151      	bne.n	8001254 <HAL_ADC_ConfigChannel+0x1ac>
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	2380      	movs	r3, #128	@ 0x80
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4013      	ands	r3, r2
 80011ba:	d149      	bne.n	8001250 <HAL_ADC_ConfigChannel+0x1a8>
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	2380      	movs	r3, #128	@ 0x80
 80011c2:	00db      	lsls	r3, r3, #3
 80011c4:	4013      	ands	r3, r2
 80011c6:	d141      	bne.n	800124c <HAL_ADC_ConfigChannel+0x1a4>
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	2380      	movs	r3, #128	@ 0x80
 80011ce:	011b      	lsls	r3, r3, #4
 80011d0:	4013      	ands	r3, r2
 80011d2:	d139      	bne.n	8001248 <HAL_ADC_ConfigChannel+0x1a0>
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	2380      	movs	r3, #128	@ 0x80
 80011da:	015b      	lsls	r3, r3, #5
 80011dc:	4013      	ands	r3, r2
 80011de:	d131      	bne.n	8001244 <HAL_ADC_ConfigChannel+0x19c>
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	2380      	movs	r3, #128	@ 0x80
 80011e6:	019b      	lsls	r3, r3, #6
 80011e8:	4013      	ands	r3, r2
 80011ea:	d129      	bne.n	8001240 <HAL_ADC_ConfigChannel+0x198>
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	2380      	movs	r3, #128	@ 0x80
 80011f2:	01db      	lsls	r3, r3, #7
 80011f4:	4013      	ands	r3, r2
 80011f6:	d121      	bne.n	800123c <HAL_ADC_ConfigChannel+0x194>
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	2380      	movs	r3, #128	@ 0x80
 80011fe:	021b      	lsls	r3, r3, #8
 8001200:	4013      	ands	r3, r2
 8001202:	d119      	bne.n	8001238 <HAL_ADC_ConfigChannel+0x190>
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	2380      	movs	r3, #128	@ 0x80
 800120a:	025b      	lsls	r3, r3, #9
 800120c:	4013      	ands	r3, r2
 800120e:	d111      	bne.n	8001234 <HAL_ADC_ConfigChannel+0x18c>
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	2380      	movs	r3, #128	@ 0x80
 8001216:	029b      	lsls	r3, r3, #10
 8001218:	4013      	ands	r3, r2
 800121a:	d109      	bne.n	8001230 <HAL_ADC_ConfigChannel+0x188>
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	2380      	movs	r3, #128	@ 0x80
 8001222:	02db      	lsls	r3, r3, #11
 8001224:	4013      	ands	r3, r2
 8001226:	d001      	beq.n	800122c <HAL_ADC_ConfigChannel+0x184>
 8001228:	2312      	movs	r3, #18
 800122a:	e024      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 800122c:	2300      	movs	r3, #0
 800122e:	e022      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001230:	2311      	movs	r3, #17
 8001232:	e020      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001234:	2310      	movs	r3, #16
 8001236:	e01e      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001238:	230f      	movs	r3, #15
 800123a:	e01c      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 800123c:	230e      	movs	r3, #14
 800123e:	e01a      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001240:	230d      	movs	r3, #13
 8001242:	e018      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001244:	230c      	movs	r3, #12
 8001246:	e016      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001248:	230b      	movs	r3, #11
 800124a:	e014      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 800124c:	230a      	movs	r3, #10
 800124e:	e012      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001250:	2309      	movs	r3, #9
 8001252:	e010      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001254:	2308      	movs	r3, #8
 8001256:	e00e      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001258:	2307      	movs	r3, #7
 800125a:	e00c      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 800125c:	2306      	movs	r3, #6
 800125e:	e00a      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001260:	2305      	movs	r3, #5
 8001262:	e008      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001264:	2304      	movs	r3, #4
 8001266:	e006      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001268:	2303      	movs	r3, #3
 800126a:	e004      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 800126c:	2302      	movs	r3, #2
 800126e:	e002      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <HAL_ADC_ConfigChannel+0x1ce>
 8001274:	2300      	movs	r3, #0
 8001276:	683a      	ldr	r2, [r7, #0]
 8001278:	6852      	ldr	r2, [r2, #4]
 800127a:	201f      	movs	r0, #31
 800127c:	4002      	ands	r2, r0
 800127e:	4093      	lsls	r3, r2
 8001280:	000a      	movs	r2, r1
 8001282:	431a      	orrs	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	089b      	lsrs	r3, r3, #2
 800128e:	1c5a      	adds	r2, r3, #1
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	69db      	ldr	r3, [r3, #28]
 8001294:	429a      	cmp	r2, r3
 8001296:	d808      	bhi.n	80012aa <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6818      	ldr	r0, [r3, #0]
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	6859      	ldr	r1, [r3, #4]
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	001a      	movs	r2, r3
 80012a6:	f7ff fcae 	bl	8000c06 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6818      	ldr	r0, [r3, #0]
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	6819      	ldr	r1, [r3, #0]
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	001a      	movs	r2, r3
 80012b8:	f7ff fce8 	bl	8000c8c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	db00      	blt.n	80012c6 <HAL_ADC_ConfigChannel+0x21e>
 80012c4:	e0bc      	b.n	8001440 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80012c6:	4b50      	ldr	r3, [pc, #320]	@ (8001408 <HAL_ADC_ConfigChannel+0x360>)
 80012c8:	0018      	movs	r0, r3
 80012ca:	f7ff fc5b 	bl	8000b84 <LL_ADC_GetCommonPathInternalCh>
 80012ce:	0003      	movs	r3, r0
 80012d0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a4d      	ldr	r2, [pc, #308]	@ (800140c <HAL_ADC_ConfigChannel+0x364>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d122      	bne.n	8001322 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	2380      	movs	r3, #128	@ 0x80
 80012e0:	041b      	lsls	r3, r3, #16
 80012e2:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80012e4:	d11d      	bne.n	8001322 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	2280      	movs	r2, #128	@ 0x80
 80012ea:	0412      	lsls	r2, r2, #16
 80012ec:	4313      	orrs	r3, r2
 80012ee:	4a46      	ldr	r2, [pc, #280]	@ (8001408 <HAL_ADC_ConfigChannel+0x360>)
 80012f0:	0019      	movs	r1, r3
 80012f2:	0010      	movs	r0, r2
 80012f4:	f7ff fc32 	bl	8000b5c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80012f8:	4b45      	ldr	r3, [pc, #276]	@ (8001410 <HAL_ADC_ConfigChannel+0x368>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4945      	ldr	r1, [pc, #276]	@ (8001414 <HAL_ADC_ConfigChannel+0x36c>)
 80012fe:	0018      	movs	r0, r3
 8001300:	f7fe ff02 	bl	8000108 <__udivsi3>
 8001304:	0003      	movs	r3, r0
 8001306:	1c5a      	adds	r2, r3, #1
 8001308:	0013      	movs	r3, r2
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	189b      	adds	r3, r3, r2
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001312:	e002      	b.n	800131a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	3b01      	subs	r3, #1
 8001318:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d1f9      	bne.n	8001314 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001320:	e08e      	b.n	8001440 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a3c      	ldr	r2, [pc, #240]	@ (8001418 <HAL_ADC_ConfigChannel+0x370>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d10e      	bne.n	800134a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	2380      	movs	r3, #128	@ 0x80
 8001330:	045b      	lsls	r3, r3, #17
 8001332:	4013      	ands	r3, r2
 8001334:	d109      	bne.n	800134a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	2280      	movs	r2, #128	@ 0x80
 800133a:	0452      	lsls	r2, r2, #17
 800133c:	4313      	orrs	r3, r2
 800133e:	4a32      	ldr	r2, [pc, #200]	@ (8001408 <HAL_ADC_ConfigChannel+0x360>)
 8001340:	0019      	movs	r1, r3
 8001342:	0010      	movs	r0, r2
 8001344:	f7ff fc0a 	bl	8000b5c <LL_ADC_SetCommonPathInternalCh>
 8001348:	e07a      	b.n	8001440 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a33      	ldr	r2, [pc, #204]	@ (800141c <HAL_ADC_ConfigChannel+0x374>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d000      	beq.n	8001356 <HAL_ADC_ConfigChannel+0x2ae>
 8001354:	e074      	b.n	8001440 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	2380      	movs	r3, #128	@ 0x80
 800135a:	03db      	lsls	r3, r3, #15
 800135c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800135e:	d000      	beq.n	8001362 <HAL_ADC_ConfigChannel+0x2ba>
 8001360:	e06e      	b.n	8001440 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	2280      	movs	r2, #128	@ 0x80
 8001366:	03d2      	lsls	r2, r2, #15
 8001368:	4313      	orrs	r3, r2
 800136a:	4a27      	ldr	r2, [pc, #156]	@ (8001408 <HAL_ADC_ConfigChannel+0x360>)
 800136c:	0019      	movs	r1, r3
 800136e:	0010      	movs	r0, r2
 8001370:	f7ff fbf4 	bl	8000b5c <LL_ADC_SetCommonPathInternalCh>
 8001374:	e064      	b.n	8001440 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	691a      	ldr	r2, [r3, #16]
 800137a:	2380      	movs	r3, #128	@ 0x80
 800137c:	061b      	lsls	r3, r3, #24
 800137e:	429a      	cmp	r2, r3
 8001380:	d004      	beq.n	800138c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001386:	4a1f      	ldr	r2, [pc, #124]	@ (8001404 <HAL_ADC_ConfigChannel+0x35c>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d107      	bne.n	800139c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	0019      	movs	r1, r3
 8001396:	0010      	movs	r0, r2
 8001398:	f7ff fc66 	bl	8000c68 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	da4d      	bge.n	8001440 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80013a4:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <HAL_ADC_ConfigChannel+0x360>)
 80013a6:	0018      	movs	r0, r3
 80013a8:	f7ff fbec 	bl	8000b84 <LL_ADC_GetCommonPathInternalCh>
 80013ac:	0003      	movs	r3, r0
 80013ae:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a15      	ldr	r2, [pc, #84]	@ (800140c <HAL_ADC_ConfigChannel+0x364>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d108      	bne.n	80013cc <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	4a18      	ldr	r2, [pc, #96]	@ (8001420 <HAL_ADC_ConfigChannel+0x378>)
 80013be:	4013      	ands	r3, r2
 80013c0:	4a11      	ldr	r2, [pc, #68]	@ (8001408 <HAL_ADC_ConfigChannel+0x360>)
 80013c2:	0019      	movs	r1, r3
 80013c4:	0010      	movs	r0, r2
 80013c6:	f7ff fbc9 	bl	8000b5c <LL_ADC_SetCommonPathInternalCh>
 80013ca:	e039      	b.n	8001440 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a11      	ldr	r2, [pc, #68]	@ (8001418 <HAL_ADC_ConfigChannel+0x370>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d108      	bne.n	80013e8 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	4a12      	ldr	r2, [pc, #72]	@ (8001424 <HAL_ADC_ConfigChannel+0x37c>)
 80013da:	4013      	ands	r3, r2
 80013dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001408 <HAL_ADC_ConfigChannel+0x360>)
 80013de:	0019      	movs	r1, r3
 80013e0:	0010      	movs	r0, r2
 80013e2:	f7ff fbbb 	bl	8000b5c <LL_ADC_SetCommonPathInternalCh>
 80013e6:	e02b      	b.n	8001440 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a0b      	ldr	r2, [pc, #44]	@ (800141c <HAL_ADC_ConfigChannel+0x374>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d126      	bne.n	8001440 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001428 <HAL_ADC_ConfigChannel+0x380>)
 80013f6:	4013      	ands	r3, r2
 80013f8:	4a03      	ldr	r2, [pc, #12]	@ (8001408 <HAL_ADC_ConfigChannel+0x360>)
 80013fa:	0019      	movs	r1, r3
 80013fc:	0010      	movs	r0, r2
 80013fe:	f7ff fbad 	bl	8000b5c <LL_ADC_SetCommonPathInternalCh>
 8001402:	e01d      	b.n	8001440 <HAL_ADC_ConfigChannel+0x398>
 8001404:	80000004 	.word	0x80000004
 8001408:	40012708 	.word	0x40012708
 800140c:	b0001000 	.word	0xb0001000
 8001410:	20000000 	.word	0x20000000
 8001414:	00030d40 	.word	0x00030d40
 8001418:	b8004000 	.word	0xb8004000
 800141c:	b4002000 	.word	0xb4002000
 8001420:	ff7fffff 	.word	0xff7fffff
 8001424:	feffffff 	.word	0xfeffffff
 8001428:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001430:	2220      	movs	r2, #32
 8001432:	431a      	orrs	r2, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001438:	2317      	movs	r3, #23
 800143a:	18fb      	adds	r3, r7, r3
 800143c:	2201      	movs	r2, #1
 800143e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2254      	movs	r2, #84	@ 0x54
 8001444:	2100      	movs	r1, #0
 8001446:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001448:	2317      	movs	r3, #23
 800144a:	18fb      	adds	r3, r7, r3
 800144c:	781b      	ldrb	r3, [r3, #0]
}
 800144e:	0018      	movs	r0, r3
 8001450:	46bd      	mov	sp, r7
 8001452:	b006      	add	sp, #24
 8001454:	bd80      	pop	{r7, pc}
 8001456:	46c0      	nop			@ (mov r8, r8)

08001458 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001458:	b590      	push	{r4, r7, lr}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	0002      	movs	r2, r0
 8001460:	6039      	str	r1, [r7, #0]
 8001462:	1dfb      	adds	r3, r7, #7
 8001464:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001466:	1dfb      	adds	r3, r7, #7
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b7f      	cmp	r3, #127	@ 0x7f
 800146c:	d828      	bhi.n	80014c0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800146e:	4a2f      	ldr	r2, [pc, #188]	@ (800152c <__NVIC_SetPriority+0xd4>)
 8001470:	1dfb      	adds	r3, r7, #7
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	b25b      	sxtb	r3, r3
 8001476:	089b      	lsrs	r3, r3, #2
 8001478:	33c0      	adds	r3, #192	@ 0xc0
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	589b      	ldr	r3, [r3, r2]
 800147e:	1dfa      	adds	r2, r7, #7
 8001480:	7812      	ldrb	r2, [r2, #0]
 8001482:	0011      	movs	r1, r2
 8001484:	2203      	movs	r2, #3
 8001486:	400a      	ands	r2, r1
 8001488:	00d2      	lsls	r2, r2, #3
 800148a:	21ff      	movs	r1, #255	@ 0xff
 800148c:	4091      	lsls	r1, r2
 800148e:	000a      	movs	r2, r1
 8001490:	43d2      	mvns	r2, r2
 8001492:	401a      	ands	r2, r3
 8001494:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	019b      	lsls	r3, r3, #6
 800149a:	22ff      	movs	r2, #255	@ 0xff
 800149c:	401a      	ands	r2, r3
 800149e:	1dfb      	adds	r3, r7, #7
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	0018      	movs	r0, r3
 80014a4:	2303      	movs	r3, #3
 80014a6:	4003      	ands	r3, r0
 80014a8:	00db      	lsls	r3, r3, #3
 80014aa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014ac:	481f      	ldr	r0, [pc, #124]	@ (800152c <__NVIC_SetPriority+0xd4>)
 80014ae:	1dfb      	adds	r3, r7, #7
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	b25b      	sxtb	r3, r3
 80014b4:	089b      	lsrs	r3, r3, #2
 80014b6:	430a      	orrs	r2, r1
 80014b8:	33c0      	adds	r3, #192	@ 0xc0
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80014be:	e031      	b.n	8001524 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001530 <__NVIC_SetPriority+0xd8>)
 80014c2:	1dfb      	adds	r3, r7, #7
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	0019      	movs	r1, r3
 80014c8:	230f      	movs	r3, #15
 80014ca:	400b      	ands	r3, r1
 80014cc:	3b08      	subs	r3, #8
 80014ce:	089b      	lsrs	r3, r3, #2
 80014d0:	3306      	adds	r3, #6
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	18d3      	adds	r3, r2, r3
 80014d6:	3304      	adds	r3, #4
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	1dfa      	adds	r2, r7, #7
 80014dc:	7812      	ldrb	r2, [r2, #0]
 80014de:	0011      	movs	r1, r2
 80014e0:	2203      	movs	r2, #3
 80014e2:	400a      	ands	r2, r1
 80014e4:	00d2      	lsls	r2, r2, #3
 80014e6:	21ff      	movs	r1, #255	@ 0xff
 80014e8:	4091      	lsls	r1, r2
 80014ea:	000a      	movs	r2, r1
 80014ec:	43d2      	mvns	r2, r2
 80014ee:	401a      	ands	r2, r3
 80014f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	019b      	lsls	r3, r3, #6
 80014f6:	22ff      	movs	r2, #255	@ 0xff
 80014f8:	401a      	ands	r2, r3
 80014fa:	1dfb      	adds	r3, r7, #7
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	0018      	movs	r0, r3
 8001500:	2303      	movs	r3, #3
 8001502:	4003      	ands	r3, r0
 8001504:	00db      	lsls	r3, r3, #3
 8001506:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001508:	4809      	ldr	r0, [pc, #36]	@ (8001530 <__NVIC_SetPriority+0xd8>)
 800150a:	1dfb      	adds	r3, r7, #7
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	001c      	movs	r4, r3
 8001510:	230f      	movs	r3, #15
 8001512:	4023      	ands	r3, r4
 8001514:	3b08      	subs	r3, #8
 8001516:	089b      	lsrs	r3, r3, #2
 8001518:	430a      	orrs	r2, r1
 800151a:	3306      	adds	r3, #6
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	18c3      	adds	r3, r0, r3
 8001520:	3304      	adds	r3, #4
 8001522:	601a      	str	r2, [r3, #0]
}
 8001524:	46c0      	nop			@ (mov r8, r8)
 8001526:	46bd      	mov	sp, r7
 8001528:	b003      	add	sp, #12
 800152a:	bd90      	pop	{r4, r7, pc}
 800152c:	e000e100 	.word	0xe000e100
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	1e5a      	subs	r2, r3, #1
 8001540:	2380      	movs	r3, #128	@ 0x80
 8001542:	045b      	lsls	r3, r3, #17
 8001544:	429a      	cmp	r2, r3
 8001546:	d301      	bcc.n	800154c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001548:	2301      	movs	r3, #1
 800154a:	e010      	b.n	800156e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800154c:	4b0a      	ldr	r3, [pc, #40]	@ (8001578 <SysTick_Config+0x44>)
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	3a01      	subs	r2, #1
 8001552:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001554:	2301      	movs	r3, #1
 8001556:	425b      	negs	r3, r3
 8001558:	2103      	movs	r1, #3
 800155a:	0018      	movs	r0, r3
 800155c:	f7ff ff7c 	bl	8001458 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001560:	4b05      	ldr	r3, [pc, #20]	@ (8001578 <SysTick_Config+0x44>)
 8001562:	2200      	movs	r2, #0
 8001564:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001566:	4b04      	ldr	r3, [pc, #16]	@ (8001578 <SysTick_Config+0x44>)
 8001568:	2207      	movs	r2, #7
 800156a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800156c:	2300      	movs	r3, #0
}
 800156e:	0018      	movs	r0, r3
 8001570:	46bd      	mov	sp, r7
 8001572:	b002      	add	sp, #8
 8001574:	bd80      	pop	{r7, pc}
 8001576:	46c0      	nop			@ (mov r8, r8)
 8001578:	e000e010 	.word	0xe000e010

0800157c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	60b9      	str	r1, [r7, #8]
 8001584:	607a      	str	r2, [r7, #4]
 8001586:	210f      	movs	r1, #15
 8001588:	187b      	adds	r3, r7, r1
 800158a:	1c02      	adds	r2, r0, #0
 800158c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800158e:	68ba      	ldr	r2, [r7, #8]
 8001590:	187b      	adds	r3, r7, r1
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	b25b      	sxtb	r3, r3
 8001596:	0011      	movs	r1, r2
 8001598:	0018      	movs	r0, r3
 800159a:	f7ff ff5d 	bl	8001458 <__NVIC_SetPriority>
}
 800159e:	46c0      	nop			@ (mov r8, r8)
 80015a0:	46bd      	mov	sp, r7
 80015a2:	b004      	add	sp, #16
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	0018      	movs	r0, r3
 80015b2:	f7ff ffbf 	bl	8001534 <SysTick_Config>
 80015b6:	0003      	movs	r3, r0
}
 80015b8:	0018      	movs	r0, r3
 80015ba:	46bd      	mov	sp, r7
 80015bc:	b002      	add	sp, #8
 80015be:	bd80      	pop	{r7, pc}

080015c0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d101      	bne.n	80015d2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e14e      	b.n	8001870 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	225c      	movs	r2, #92	@ 0x5c
 80015d6:	5c9b      	ldrb	r3, [r3, r2]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d107      	bne.n	80015ee <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	225d      	movs	r2, #93	@ 0x5d
 80015e2:	2100      	movs	r1, #0
 80015e4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	0018      	movs	r0, r3
 80015ea:	f7ff f927 	bl	800083c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	699a      	ldr	r2, [r3, #24]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2110      	movs	r1, #16
 80015fa:	438a      	bics	r2, r1
 80015fc:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015fe:	f7ff fa8d 	bl	8000b1c <HAL_GetTick>
 8001602:	0003      	movs	r3, r0
 8001604:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001606:	e012      	b.n	800162e <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001608:	f7ff fa88 	bl	8000b1c <HAL_GetTick>
 800160c:	0002      	movs	r2, r0
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	2b0a      	cmp	r3, #10
 8001614:	d90b      	bls.n	800162e <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800161a:	2201      	movs	r2, #1
 800161c:	431a      	orrs	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	225c      	movs	r2, #92	@ 0x5c
 8001626:	2103      	movs	r1, #3
 8001628:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e120      	b.n	8001870 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	2208      	movs	r2, #8
 8001636:	4013      	ands	r3, r2
 8001638:	2b08      	cmp	r3, #8
 800163a:	d0e5      	beq.n	8001608 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	699a      	ldr	r2, [r3, #24]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2101      	movs	r1, #1
 8001648:	430a      	orrs	r2, r1
 800164a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800164c:	f7ff fa66 	bl	8000b1c <HAL_GetTick>
 8001650:	0003      	movs	r3, r0
 8001652:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001654:	e012      	b.n	800167c <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001656:	f7ff fa61 	bl	8000b1c <HAL_GetTick>
 800165a:	0002      	movs	r2, r0
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b0a      	cmp	r3, #10
 8001662:	d90b      	bls.n	800167c <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001668:	2201      	movs	r2, #1
 800166a:	431a      	orrs	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	225c      	movs	r2, #92	@ 0x5c
 8001674:	2103      	movs	r1, #3
 8001676:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e0f9      	b.n	8001870 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	2201      	movs	r2, #1
 8001684:	4013      	ands	r3, r2
 8001686:	d0e6      	beq.n	8001656 <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	699a      	ldr	r2, [r3, #24]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2102      	movs	r1, #2
 8001694:	430a      	orrs	r2, r1
 8001696:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a76      	ldr	r2, [pc, #472]	@ (8001878 <HAL_FDCAN_Init+0x2b8>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d103      	bne.n	80016aa <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80016a2:	4a76      	ldr	r2, [pc, #472]	@ (800187c <HAL_FDCAN_Init+0x2bc>)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	7c1b      	ldrb	r3, [r3, #16]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d108      	bne.n	80016c4 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	699a      	ldr	r2, [r3, #24]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2140      	movs	r1, #64	@ 0x40
 80016be:	438a      	bics	r2, r1
 80016c0:	619a      	str	r2, [r3, #24]
 80016c2:	e007      	b.n	80016d4 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	699a      	ldr	r2, [r3, #24]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	2140      	movs	r1, #64	@ 0x40
 80016d0:	430a      	orrs	r2, r1
 80016d2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	7c5b      	ldrb	r3, [r3, #17]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d109      	bne.n	80016f0 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	699a      	ldr	r2, [r3, #24]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2180      	movs	r1, #128	@ 0x80
 80016e8:	01c9      	lsls	r1, r1, #7
 80016ea:	430a      	orrs	r2, r1
 80016ec:	619a      	str	r2, [r3, #24]
 80016ee:	e007      	b.n	8001700 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	699a      	ldr	r2, [r3, #24]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4961      	ldr	r1, [pc, #388]	@ (8001880 <HAL_FDCAN_Init+0x2c0>)
 80016fc:	400a      	ands	r2, r1
 80016fe:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	7c9b      	ldrb	r3, [r3, #18]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d108      	bne.n	800171a <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	699a      	ldr	r2, [r3, #24]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	495c      	ldr	r1, [pc, #368]	@ (8001884 <HAL_FDCAN_Init+0x2c4>)
 8001714:	400a      	ands	r2, r1
 8001716:	619a      	str	r2, [r3, #24]
 8001718:	e008      	b.n	800172c <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	699a      	ldr	r2, [r3, #24]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2180      	movs	r1, #128	@ 0x80
 8001726:	0149      	lsls	r1, r1, #5
 8001728:	430a      	orrs	r2, r1
 800172a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	4a55      	ldr	r2, [pc, #340]	@ (8001888 <HAL_FDCAN_Init+0x2c8>)
 8001734:	4013      	ands	r3, r2
 8001736:	0019      	movs	r1, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	689a      	ldr	r2, [r3, #8]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	430a      	orrs	r2, r1
 8001742:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	699a      	ldr	r2, [r3, #24]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	21a4      	movs	r1, #164	@ 0xa4
 8001750:	438a      	bics	r2, r1
 8001752:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	691a      	ldr	r2, [r3, #16]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2110      	movs	r1, #16
 8001760:	438a      	bics	r2, r1
 8001762:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d108      	bne.n	800177e <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	699a      	ldr	r2, [r3, #24]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	2104      	movs	r1, #4
 8001778:	430a      	orrs	r2, r1
 800177a:	619a      	str	r2, [r3, #24]
 800177c:	e02c      	b.n	80017d8 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d028      	beq.n	80017d8 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	2b02      	cmp	r3, #2
 800178c:	d01c      	beq.n	80017c8 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	699a      	ldr	r2, [r3, #24]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2180      	movs	r1, #128	@ 0x80
 800179a:	430a      	orrs	r2, r1
 800179c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	691a      	ldr	r2, [r3, #16]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2110      	movs	r1, #16
 80017aa:	430a      	orrs	r2, r1
 80017ac:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	68db      	ldr	r3, [r3, #12]
 80017b2:	2b03      	cmp	r3, #3
 80017b4:	d110      	bne.n	80017d8 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	699a      	ldr	r2, [r3, #24]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2120      	movs	r1, #32
 80017c2:	430a      	orrs	r2, r1
 80017c4:	619a      	str	r2, [r3, #24]
 80017c6:	e007      	b.n	80017d8 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	699a      	ldr	r2, [r3, #24]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2120      	movs	r1, #32
 80017d4:	430a      	orrs	r2, r1
 80017d6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	3b01      	subs	r3, #1
 80017de:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	69db      	ldr	r3, [r3, #28]
 80017e4:	3b01      	subs	r3, #1
 80017e6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80017e8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a1b      	ldr	r3, [r3, #32]
 80017ee:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80017f0:	431a      	orrs	r2, r3
 80017f2:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	695b      	ldr	r3, [r3, #20]
 80017f8:	3b01      	subs	r3, #1
 80017fa:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001800:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001802:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689a      	ldr	r2, [r3, #8]
 8001808:	23c0      	movs	r3, #192	@ 0xc0
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	429a      	cmp	r2, r3
 800180e:	d115      	bne.n	800183c <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001814:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800181a:	3b01      	subs	r3, #1
 800181c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800181e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001824:	3b01      	subs	r3, #1
 8001826:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001828:	431a      	orrs	r2, r3
 800182a:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001830:	3b01      	subs	r3, #1
 8001832:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001838:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800183a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	22c0      	movs	r2, #192	@ 0xc0
 8001842:	5899      	ldr	r1, [r3, r2]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	430a      	orrs	r2, r1
 800184e:	21c0      	movs	r1, #192	@ 0xc0
 8001850:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	0018      	movs	r0, r3
 8001856:	f000 f819 	bl	800188c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2200      	movs	r2, #0
 800185e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2200      	movs	r2, #0
 8001864:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	225c      	movs	r2, #92	@ 0x5c
 800186a:	2101      	movs	r1, #1
 800186c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	0018      	movs	r0, r3
 8001872:	46bd      	mov	sp, r7
 8001874:	b004      	add	sp, #16
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40006400 	.word	0x40006400
 800187c:	40006500 	.word	0x40006500
 8001880:	ffffbfff 	.word	0xffffbfff
 8001884:	ffffefff 	.word	0xffffefff
 8001888:	fffffcff 	.word	0xfffffcff

0800188c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001894:	4b2f      	ldr	r3, [pc, #188]	@ (8001954 <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 8001896:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a2e      	ldr	r2, [pc, #184]	@ (8001958 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d105      	bne.n	80018ae <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	22d4      	movs	r2, #212	@ 0xd4
 80018a6:	0092      	lsls	r2, r2, #2
 80018a8:	4694      	mov	ip, r2
 80018aa:	4463      	add	r3, ip
 80018ac:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2280      	movs	r2, #128	@ 0x80
 80018ba:	589b      	ldr	r3, [r3, r2]
 80018bc:	4a27      	ldr	r2, [pc, #156]	@ (800195c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80018be:	4013      	ands	r3, r2
 80018c0:	0019      	movs	r1, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018c6:	041a      	lsls	r2, r3, #16
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	430a      	orrs	r2, r1
 80018ce:	2180      	movs	r1, #128	@ 0x80
 80018d0:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	3370      	adds	r3, #112	@ 0x70
 80018d6:	001a      	movs	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2280      	movs	r2, #128	@ 0x80
 80018e2:	589b      	ldr	r3, [r3, r2]
 80018e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001960 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80018e6:	4013      	ands	r3, r2
 80018e8:	0019      	movs	r1, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018ee:	061a      	lsls	r2, r3, #24
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	430a      	orrs	r2, r1
 80018f6:	2180      	movs	r1, #128	@ 0x80
 80018f8:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	33b0      	adds	r3, #176	@ 0xb0
 80018fe:	001a      	movs	r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	3389      	adds	r3, #137	@ 0x89
 8001908:	33ff      	adds	r3, #255	@ 0xff
 800190a:	001a      	movs	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	2298      	movs	r2, #152	@ 0x98
 8001914:	0092      	lsls	r2, r2, #2
 8001916:	189a      	adds	r2, r3, r2
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	229e      	movs	r2, #158	@ 0x9e
 8001920:	0092      	lsls	r2, r2, #2
 8001922:	189a      	adds	r2, r3, r2
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	e005      	b.n	800193a <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	3304      	adds	r3, #4
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	22d4      	movs	r2, #212	@ 0xd4
 800193e:	0092      	lsls	r2, r2, #2
 8001940:	4694      	mov	ip, r2
 8001942:	4463      	add	r3, ip
 8001944:	68fa      	ldr	r2, [r7, #12]
 8001946:	429a      	cmp	r2, r3
 8001948:	d3f1      	bcc.n	800192e <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 800194a:	46c0      	nop			@ (mov r8, r8)
 800194c:	46c0      	nop			@ (mov r8, r8)
 800194e:	46bd      	mov	sp, r7
 8001950:	b004      	add	sp, #16
 8001952:	bd80      	pop	{r7, pc}
 8001954:	4000b400 	.word	0x4000b400
 8001958:	40006800 	.word	0x40006800
 800195c:	ffe0ffff 	.word	0xffe0ffff
 8001960:	f0ffffff 	.word	0xf0ffffff

08001964 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800196e:	2300      	movs	r3, #0
 8001970:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001972:	e14d      	b.n	8001c10 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2101      	movs	r1, #1
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	4091      	lsls	r1, r2
 800197e:	000a      	movs	r2, r1
 8001980:	4013      	ands	r3, r2
 8001982:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d100      	bne.n	800198c <HAL_GPIO_Init+0x28>
 800198a:	e13e      	b.n	8001c0a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2203      	movs	r2, #3
 8001992:	4013      	ands	r3, r2
 8001994:	2b01      	cmp	r3, #1
 8001996:	d005      	beq.n	80019a4 <HAL_GPIO_Init+0x40>
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2203      	movs	r2, #3
 800199e:	4013      	ands	r3, r2
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d130      	bne.n	8001a06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	2203      	movs	r2, #3
 80019b0:	409a      	lsls	r2, r3
 80019b2:	0013      	movs	r3, r2
 80019b4:	43da      	mvns	r2, r3
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	4013      	ands	r3, r2
 80019ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	68da      	ldr	r2, [r3, #12]
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	409a      	lsls	r2, r3
 80019c6:	0013      	movs	r3, r2
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	693a      	ldr	r2, [r7, #16]
 80019d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019da:	2201      	movs	r2, #1
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	409a      	lsls	r2, r3
 80019e0:	0013      	movs	r3, r2
 80019e2:	43da      	mvns	r2, r3
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	4013      	ands	r3, r2
 80019e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	091b      	lsrs	r3, r3, #4
 80019f0:	2201      	movs	r2, #1
 80019f2:	401a      	ands	r2, r3
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	409a      	lsls	r2, r3
 80019f8:	0013      	movs	r3, r2
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	2203      	movs	r2, #3
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	2b03      	cmp	r3, #3
 8001a10:	d017      	beq.n	8001a42 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	2203      	movs	r2, #3
 8001a1e:	409a      	lsls	r2, r3
 8001a20:	0013      	movs	r3, r2
 8001a22:	43da      	mvns	r2, r3
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	4013      	ands	r3, r2
 8001a28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	689a      	ldr	r2, [r3, #8]
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	409a      	lsls	r2, r3
 8001a34:	0013      	movs	r3, r2
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2203      	movs	r2, #3
 8001a48:	4013      	ands	r3, r2
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d123      	bne.n	8001a96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	08da      	lsrs	r2, r3, #3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	3208      	adds	r2, #8
 8001a56:	0092      	lsls	r2, r2, #2
 8001a58:	58d3      	ldr	r3, [r2, r3]
 8001a5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	2207      	movs	r2, #7
 8001a60:	4013      	ands	r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	220f      	movs	r2, #15
 8001a66:	409a      	lsls	r2, r3
 8001a68:	0013      	movs	r3, r2
 8001a6a:	43da      	mvns	r2, r3
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	691a      	ldr	r2, [r3, #16]
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	2107      	movs	r1, #7
 8001a7a:	400b      	ands	r3, r1
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	409a      	lsls	r2, r3
 8001a80:	0013      	movs	r3, r2
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	08da      	lsrs	r2, r3, #3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3208      	adds	r2, #8
 8001a90:	0092      	lsls	r2, r2, #2
 8001a92:	6939      	ldr	r1, [r7, #16]
 8001a94:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	2203      	movs	r2, #3
 8001aa2:	409a      	lsls	r2, r3
 8001aa4:	0013      	movs	r3, r2
 8001aa6:	43da      	mvns	r2, r3
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	2203      	movs	r2, #3
 8001ab4:	401a      	ands	r2, r3
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	409a      	lsls	r2, r3
 8001abc:	0013      	movs	r3, r2
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685a      	ldr	r2, [r3, #4]
 8001ace:	23c0      	movs	r3, #192	@ 0xc0
 8001ad0:	029b      	lsls	r3, r3, #10
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	d100      	bne.n	8001ad8 <HAL_GPIO_Init+0x174>
 8001ad6:	e098      	b.n	8001c0a <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001ad8:	4a53      	ldr	r2, [pc, #332]	@ (8001c28 <HAL_GPIO_Init+0x2c4>)
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	089b      	lsrs	r3, r3, #2
 8001ade:	3318      	adds	r3, #24
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	589b      	ldr	r3, [r3, r2]
 8001ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	2203      	movs	r2, #3
 8001aea:	4013      	ands	r3, r2
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	220f      	movs	r2, #15
 8001af0:	409a      	lsls	r2, r3
 8001af2:	0013      	movs	r3, r2
 8001af4:	43da      	mvns	r2, r3
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	4013      	ands	r3, r2
 8001afa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	23a0      	movs	r3, #160	@ 0xa0
 8001b00:	05db      	lsls	r3, r3, #23
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d019      	beq.n	8001b3a <HAL_GPIO_Init+0x1d6>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a48      	ldr	r2, [pc, #288]	@ (8001c2c <HAL_GPIO_Init+0x2c8>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d013      	beq.n	8001b36 <HAL_GPIO_Init+0x1d2>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4a47      	ldr	r2, [pc, #284]	@ (8001c30 <HAL_GPIO_Init+0x2cc>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d00d      	beq.n	8001b32 <HAL_GPIO_Init+0x1ce>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a46      	ldr	r2, [pc, #280]	@ (8001c34 <HAL_GPIO_Init+0x2d0>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d007      	beq.n	8001b2e <HAL_GPIO_Init+0x1ca>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a45      	ldr	r2, [pc, #276]	@ (8001c38 <HAL_GPIO_Init+0x2d4>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d101      	bne.n	8001b2a <HAL_GPIO_Init+0x1c6>
 8001b26:	2304      	movs	r3, #4
 8001b28:	e008      	b.n	8001b3c <HAL_GPIO_Init+0x1d8>
 8001b2a:	2305      	movs	r3, #5
 8001b2c:	e006      	b.n	8001b3c <HAL_GPIO_Init+0x1d8>
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e004      	b.n	8001b3c <HAL_GPIO_Init+0x1d8>
 8001b32:	2302      	movs	r3, #2
 8001b34:	e002      	b.n	8001b3c <HAL_GPIO_Init+0x1d8>
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <HAL_GPIO_Init+0x1d8>
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	697a      	ldr	r2, [r7, #20]
 8001b3e:	2103      	movs	r1, #3
 8001b40:	400a      	ands	r2, r1
 8001b42:	00d2      	lsls	r2, r2, #3
 8001b44:	4093      	lsls	r3, r2
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001b4c:	4936      	ldr	r1, [pc, #216]	@ (8001c28 <HAL_GPIO_Init+0x2c4>)
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	089b      	lsrs	r3, r3, #2
 8001b52:	3318      	adds	r3, #24
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b5a:	4b33      	ldr	r3, [pc, #204]	@ (8001c28 <HAL_GPIO_Init+0x2c4>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	43da      	mvns	r2, r3
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	4013      	ands	r3, r2
 8001b68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685a      	ldr	r2, [r3, #4]
 8001b6e:	2380      	movs	r3, #128	@ 0x80
 8001b70:	035b      	lsls	r3, r3, #13
 8001b72:	4013      	ands	r3, r2
 8001b74:	d003      	beq.n	8001b7e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001c28 <HAL_GPIO_Init+0x2c4>)
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001b84:	4b28      	ldr	r3, [pc, #160]	@ (8001c28 <HAL_GPIO_Init+0x2c4>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	43da      	mvns	r2, r3
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	4013      	ands	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	2380      	movs	r3, #128	@ 0x80
 8001b9a:	039b      	lsls	r3, r3, #14
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	d003      	beq.n	8001ba8 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ba8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c28 <HAL_GPIO_Init+0x2c4>)
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001bae:	4a1e      	ldr	r2, [pc, #120]	@ (8001c28 <HAL_GPIO_Init+0x2c4>)
 8001bb0:	2384      	movs	r3, #132	@ 0x84
 8001bb2:	58d3      	ldr	r3, [r2, r3]
 8001bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	43da      	mvns	r2, r3
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685a      	ldr	r2, [r3, #4]
 8001bc4:	2380      	movs	r3, #128	@ 0x80
 8001bc6:	029b      	lsls	r3, r3, #10
 8001bc8:	4013      	ands	r3, r2
 8001bca:	d003      	beq.n	8001bd4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bd4:	4914      	ldr	r1, [pc, #80]	@ (8001c28 <HAL_GPIO_Init+0x2c4>)
 8001bd6:	2284      	movs	r2, #132	@ 0x84
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001bdc:	4a12      	ldr	r2, [pc, #72]	@ (8001c28 <HAL_GPIO_Init+0x2c4>)
 8001bde:	2380      	movs	r3, #128	@ 0x80
 8001be0:	58d3      	ldr	r3, [r2, r3]
 8001be2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	43da      	mvns	r2, r3
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	4013      	ands	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	2380      	movs	r3, #128	@ 0x80
 8001bf4:	025b      	lsls	r3, r3, #9
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	d003      	beq.n	8001c02 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c02:	4909      	ldr	r1, [pc, #36]	@ (8001c28 <HAL_GPIO_Init+0x2c4>)
 8001c04:	2280      	movs	r2, #128	@ 0x80
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	40da      	lsrs	r2, r3
 8001c18:	1e13      	subs	r3, r2, #0
 8001c1a:	d000      	beq.n	8001c1e <HAL_GPIO_Init+0x2ba>
 8001c1c:	e6aa      	b.n	8001974 <HAL_GPIO_Init+0x10>
  }
}
 8001c1e:	46c0      	nop			@ (mov r8, r8)
 8001c20:	46c0      	nop			@ (mov r8, r8)
 8001c22:	46bd      	mov	sp, r7
 8001c24:	b006      	add	sp, #24
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40021800 	.word	0x40021800
 8001c2c:	50000400 	.word	0x50000400
 8001c30:	50000800 	.word	0x50000800
 8001c34:	50000c00 	.word	0x50000c00
 8001c38:	50001000 	.word	0x50001000

08001c3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	0008      	movs	r0, r1
 8001c46:	0011      	movs	r1, r2
 8001c48:	1cbb      	adds	r3, r7, #2
 8001c4a:	1c02      	adds	r2, r0, #0
 8001c4c:	801a      	strh	r2, [r3, #0]
 8001c4e:	1c7b      	adds	r3, r7, #1
 8001c50:	1c0a      	adds	r2, r1, #0
 8001c52:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c54:	1c7b      	adds	r3, r7, #1
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d004      	beq.n	8001c66 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c5c:	1cbb      	adds	r3, r7, #2
 8001c5e:	881a      	ldrh	r2, [r3, #0]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c64:	e003      	b.n	8001c6e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c66:	1cbb      	adds	r3, r7, #2
 8001c68:	881a      	ldrh	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c6e:	46c0      	nop			@ (mov r8, r8)
 8001c70:	46bd      	mov	sp, r7
 8001c72:	b002      	add	sp, #8
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d101      	bne.n	8001c8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e08f      	b.n	8001daa <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2241      	movs	r2, #65	@ 0x41
 8001c8e:	5c9b      	ldrb	r3, [r3, r2]
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d107      	bne.n	8001ca6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2240      	movs	r2, #64	@ 0x40
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	f7fe fe2d 	bl	8000900 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2241      	movs	r2, #65	@ 0x41
 8001caa:	2124      	movs	r1, #36	@ 0x24
 8001cac:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2101      	movs	r1, #1
 8001cba:	438a      	bics	r2, r1
 8001cbc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	493b      	ldr	r1, [pc, #236]	@ (8001db4 <HAL_I2C_Init+0x13c>)
 8001cc8:	400a      	ands	r2, r1
 8001cca:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	689a      	ldr	r2, [r3, #8]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4938      	ldr	r1, [pc, #224]	@ (8001db8 <HAL_I2C_Init+0x140>)
 8001cd8:	400a      	ands	r2, r1
 8001cda:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d108      	bne.n	8001cf6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2180      	movs	r1, #128	@ 0x80
 8001cee:	0209      	lsls	r1, r1, #8
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	e007      	b.n	8001d06 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	689a      	ldr	r2, [r3, #8]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2184      	movs	r1, #132	@ 0x84
 8001d00:	0209      	lsls	r1, r1, #8
 8001d02:	430a      	orrs	r2, r1
 8001d04:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d109      	bne.n	8001d22 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	685a      	ldr	r2, [r3, #4]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2180      	movs	r1, #128	@ 0x80
 8001d1a:	0109      	lsls	r1, r1, #4
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	605a      	str	r2, [r3, #4]
 8001d20:	e007      	b.n	8001d32 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	685a      	ldr	r2, [r3, #4]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4923      	ldr	r1, [pc, #140]	@ (8001dbc <HAL_I2C_Init+0x144>)
 8001d2e:	400a      	ands	r2, r1
 8001d30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	685a      	ldr	r2, [r3, #4]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4920      	ldr	r1, [pc, #128]	@ (8001dc0 <HAL_I2C_Init+0x148>)
 8001d3e:	430a      	orrs	r2, r1
 8001d40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68da      	ldr	r2, [r3, #12]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	491a      	ldr	r1, [pc, #104]	@ (8001db8 <HAL_I2C_Init+0x140>)
 8001d4e:	400a      	ands	r2, r1
 8001d50:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	691a      	ldr	r2, [r3, #16]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	695b      	ldr	r3, [r3, #20]
 8001d5a:	431a      	orrs	r2, r3
 8001d5c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	699b      	ldr	r3, [r3, #24]
 8001d62:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69d9      	ldr	r1, [r3, #28]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a1a      	ldr	r2, [r3, #32]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2101      	movs	r1, #1
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2241      	movs	r2, #65	@ 0x41
 8001d96:	2120      	movs	r1, #32
 8001d98:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2242      	movs	r2, #66	@ 0x42
 8001da4:	2100      	movs	r1, #0
 8001da6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	0018      	movs	r0, r3
 8001dac:	46bd      	mov	sp, r7
 8001dae:	b002      	add	sp, #8
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	46c0      	nop			@ (mov r8, r8)
 8001db4:	f0ffffff 	.word	0xf0ffffff
 8001db8:	ffff7fff 	.word	0xffff7fff
 8001dbc:	fffff7ff 	.word	0xfffff7ff
 8001dc0:	02008000 	.word	0x02008000

08001dc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2241      	movs	r2, #65	@ 0x41
 8001dd2:	5c9b      	ldrb	r3, [r3, r2]
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	2b20      	cmp	r3, #32
 8001dd8:	d138      	bne.n	8001e4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2240      	movs	r2, #64	@ 0x40
 8001dde:	5c9b      	ldrb	r3, [r3, r2]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d101      	bne.n	8001de8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001de4:	2302      	movs	r3, #2
 8001de6:	e032      	b.n	8001e4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2240      	movs	r2, #64	@ 0x40
 8001dec:	2101      	movs	r1, #1
 8001dee:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2241      	movs	r2, #65	@ 0x41
 8001df4:	2124      	movs	r1, #36	@ 0x24
 8001df6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2101      	movs	r1, #1
 8001e04:	438a      	bics	r2, r1
 8001e06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4911      	ldr	r1, [pc, #68]	@ (8001e58 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001e14:	400a      	ands	r2, r1
 8001e16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	6819      	ldr	r1, [r3, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2101      	movs	r1, #1
 8001e34:	430a      	orrs	r2, r1
 8001e36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2241      	movs	r2, #65	@ 0x41
 8001e3c:	2120      	movs	r1, #32
 8001e3e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2240      	movs	r2, #64	@ 0x40
 8001e44:	2100      	movs	r1, #0
 8001e46:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	e000      	b.n	8001e4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e4c:	2302      	movs	r3, #2
  }
}
 8001e4e:	0018      	movs	r0, r3
 8001e50:	46bd      	mov	sp, r7
 8001e52:	b002      	add	sp, #8
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	46c0      	nop			@ (mov r8, r8)
 8001e58:	ffffefff 	.word	0xffffefff

08001e5c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2241      	movs	r2, #65	@ 0x41
 8001e6a:	5c9b      	ldrb	r3, [r3, r2]
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b20      	cmp	r3, #32
 8001e70:	d139      	bne.n	8001ee6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2240      	movs	r2, #64	@ 0x40
 8001e76:	5c9b      	ldrb	r3, [r3, r2]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d101      	bne.n	8001e80 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	e033      	b.n	8001ee8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2240      	movs	r2, #64	@ 0x40
 8001e84:	2101      	movs	r1, #1
 8001e86:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2241      	movs	r2, #65	@ 0x41
 8001e8c:	2124      	movs	r1, #36	@ 0x24
 8001e8e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	438a      	bics	r2, r1
 8001e9e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4a11      	ldr	r2, [pc, #68]	@ (8001ef0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001eac:	4013      	ands	r3, r2
 8001eae:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	021b      	lsls	r3, r3, #8
 8001eb4:	68fa      	ldr	r2, [r7, #12]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2101      	movs	r1, #1
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2241      	movs	r2, #65	@ 0x41
 8001ed6:	2120      	movs	r1, #32
 8001ed8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2240      	movs	r2, #64	@ 0x40
 8001ede:	2100      	movs	r1, #0
 8001ee0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	e000      	b.n	8001ee8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001ee6:	2302      	movs	r3, #2
  }
}
 8001ee8:	0018      	movs	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	b004      	add	sp, #16
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	fffff0ff 	.word	0xfffff0ff

08001ef4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001efc:	4b19      	ldr	r3, [pc, #100]	@ (8001f64 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a19      	ldr	r2, [pc, #100]	@ (8001f68 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001f02:	4013      	ands	r3, r2
 8001f04:	0019      	movs	r1, r3
 8001f06:	4b17      	ldr	r3, [pc, #92]	@ (8001f64 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	2380      	movs	r3, #128	@ 0x80
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d11f      	bne.n	8001f58 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001f18:	4b14      	ldr	r3, [pc, #80]	@ (8001f6c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	0013      	movs	r3, r2
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	189b      	adds	r3, r3, r2
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	4912      	ldr	r1, [pc, #72]	@ (8001f70 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001f26:	0018      	movs	r0, r3
 8001f28:	f7fe f8ee 	bl	8000108 <__udivsi3>
 8001f2c:	0003      	movs	r3, r0
 8001f2e:	3301      	adds	r3, #1
 8001f30:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f32:	e008      	b.n	8001f46 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	3b01      	subs	r3, #1
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	e001      	b.n	8001f46 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e009      	b.n	8001f5a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f46:	4b07      	ldr	r3, [pc, #28]	@ (8001f64 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001f48:	695a      	ldr	r2, [r3, #20]
 8001f4a:	2380      	movs	r3, #128	@ 0x80
 8001f4c:	00db      	lsls	r3, r3, #3
 8001f4e:	401a      	ands	r2, r3
 8001f50:	2380      	movs	r3, #128	@ 0x80
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d0ed      	beq.n	8001f34 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	b004      	add	sp, #16
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	46c0      	nop			@ (mov r8, r8)
 8001f64:	40007000 	.word	0x40007000
 8001f68:	fffff9ff 	.word	0xfffff9ff
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	000f4240 	.word	0x000f4240

08001f74 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b088      	sub	sp, #32
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d102      	bne.n	8001f88 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	f000 fb50 	bl	8002628 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d100      	bne.n	8001f94 <HAL_RCC_OscConfig+0x20>
 8001f92:	e07c      	b.n	800208e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f94:	4bc3      	ldr	r3, [pc, #780]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	2238      	movs	r2, #56	@ 0x38
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f9e:	4bc1      	ldr	r3, [pc, #772]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	2203      	movs	r2, #3
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	2b10      	cmp	r3, #16
 8001fac:	d102      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x40>
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	2b03      	cmp	r3, #3
 8001fb2:	d002      	beq.n	8001fba <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	2b08      	cmp	r3, #8
 8001fb8:	d10b      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fba:	4bba      	ldr	r3, [pc, #744]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	2380      	movs	r3, #128	@ 0x80
 8001fc0:	029b      	lsls	r3, r3, #10
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	d062      	beq.n	800208c <HAL_RCC_OscConfig+0x118>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d15e      	bne.n	800208c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e32a      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	2380      	movs	r3, #128	@ 0x80
 8001fd8:	025b      	lsls	r3, r3, #9
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d107      	bne.n	8001fee <HAL_RCC_OscConfig+0x7a>
 8001fde:	4bb1      	ldr	r3, [pc, #708]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	4bb0      	ldr	r3, [pc, #704]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8001fe4:	2180      	movs	r1, #128	@ 0x80
 8001fe6:	0249      	lsls	r1, r1, #9
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	e020      	b.n	8002030 <HAL_RCC_OscConfig+0xbc>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	23a0      	movs	r3, #160	@ 0xa0
 8001ff4:	02db      	lsls	r3, r3, #11
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d10e      	bne.n	8002018 <HAL_RCC_OscConfig+0xa4>
 8001ffa:	4baa      	ldr	r3, [pc, #680]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	4ba9      	ldr	r3, [pc, #676]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002000:	2180      	movs	r1, #128	@ 0x80
 8002002:	02c9      	lsls	r1, r1, #11
 8002004:	430a      	orrs	r2, r1
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	4ba6      	ldr	r3, [pc, #664]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4ba5      	ldr	r3, [pc, #660]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800200e:	2180      	movs	r1, #128	@ 0x80
 8002010:	0249      	lsls	r1, r1, #9
 8002012:	430a      	orrs	r2, r1
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	e00b      	b.n	8002030 <HAL_RCC_OscConfig+0xbc>
 8002018:	4ba2      	ldr	r3, [pc, #648]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4ba1      	ldr	r3, [pc, #644]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800201e:	49a2      	ldr	r1, [pc, #648]	@ (80022a8 <HAL_RCC_OscConfig+0x334>)
 8002020:	400a      	ands	r2, r1
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	4b9f      	ldr	r3, [pc, #636]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	4b9e      	ldr	r3, [pc, #632]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800202a:	49a0      	ldr	r1, [pc, #640]	@ (80022ac <HAL_RCC_OscConfig+0x338>)
 800202c:	400a      	ands	r2, r1
 800202e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d014      	beq.n	8002062 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002038:	f7fe fd70 	bl	8000b1c <HAL_GetTick>
 800203c:	0003      	movs	r3, r0
 800203e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002040:	e008      	b.n	8002054 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002042:	f7fe fd6b 	bl	8000b1c <HAL_GetTick>
 8002046:	0002      	movs	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b64      	cmp	r3, #100	@ 0x64
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e2e9      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002054:	4b93      	ldr	r3, [pc, #588]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	2380      	movs	r3, #128	@ 0x80
 800205a:	029b      	lsls	r3, r3, #10
 800205c:	4013      	ands	r3, r2
 800205e:	d0f0      	beq.n	8002042 <HAL_RCC_OscConfig+0xce>
 8002060:	e015      	b.n	800208e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002062:	f7fe fd5b 	bl	8000b1c <HAL_GetTick>
 8002066:	0003      	movs	r3, r0
 8002068:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800206c:	f7fe fd56 	bl	8000b1c <HAL_GetTick>
 8002070:	0002      	movs	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b64      	cmp	r3, #100	@ 0x64
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e2d4      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800207e:	4b89      	ldr	r3, [pc, #548]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	2380      	movs	r3, #128	@ 0x80
 8002084:	029b      	lsls	r3, r3, #10
 8002086:	4013      	ands	r3, r2
 8002088:	d1f0      	bne.n	800206c <HAL_RCC_OscConfig+0xf8>
 800208a:	e000      	b.n	800208e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800208c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2202      	movs	r2, #2
 8002094:	4013      	ands	r3, r2
 8002096:	d100      	bne.n	800209a <HAL_RCC_OscConfig+0x126>
 8002098:	e099      	b.n	80021ce <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800209a:	4b82      	ldr	r3, [pc, #520]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	2238      	movs	r2, #56	@ 0x38
 80020a0:	4013      	ands	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020a4:	4b7f      	ldr	r3, [pc, #508]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	2203      	movs	r2, #3
 80020aa:	4013      	ands	r3, r2
 80020ac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	2b10      	cmp	r3, #16
 80020b2:	d102      	bne.n	80020ba <HAL_RCC_OscConfig+0x146>
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d002      	beq.n	80020c0 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d135      	bne.n	800212c <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020c0:	4b78      	ldr	r3, [pc, #480]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	2380      	movs	r3, #128	@ 0x80
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	4013      	ands	r3, r2
 80020ca:	d005      	beq.n	80020d8 <HAL_RCC_OscConfig+0x164>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e2a7      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020d8:	4b72      	ldr	r3, [pc, #456]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	4a74      	ldr	r2, [pc, #464]	@ (80022b0 <HAL_RCC_OscConfig+0x33c>)
 80020de:	4013      	ands	r3, r2
 80020e0:	0019      	movs	r1, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	695b      	ldr	r3, [r3, #20]
 80020e6:	021a      	lsls	r2, r3, #8
 80020e8:	4b6e      	ldr	r3, [pc, #440]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 80020ea:	430a      	orrs	r2, r1
 80020ec:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d112      	bne.n	800211a <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80020f4:	4b6b      	ldr	r3, [pc, #428]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a6e      	ldr	r2, [pc, #440]	@ (80022b4 <HAL_RCC_OscConfig+0x340>)
 80020fa:	4013      	ands	r3, r2
 80020fc:	0019      	movs	r1, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	691a      	ldr	r2, [r3, #16]
 8002102:	4b68      	ldr	r3, [pc, #416]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002104:	430a      	orrs	r2, r1
 8002106:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002108:	4b66      	ldr	r3, [pc, #408]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	0adb      	lsrs	r3, r3, #11
 800210e:	2207      	movs	r2, #7
 8002110:	4013      	ands	r3, r2
 8002112:	4a69      	ldr	r2, [pc, #420]	@ (80022b8 <HAL_RCC_OscConfig+0x344>)
 8002114:	40da      	lsrs	r2, r3
 8002116:	4b69      	ldr	r3, [pc, #420]	@ (80022bc <HAL_RCC_OscConfig+0x348>)
 8002118:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800211a:	4b69      	ldr	r3, [pc, #420]	@ (80022c0 <HAL_RCC_OscConfig+0x34c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	0018      	movs	r0, r3
 8002120:	f7fe fca0 	bl	8000a64 <HAL_InitTick>
 8002124:	1e03      	subs	r3, r0, #0
 8002126:	d051      	beq.n	80021cc <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e27d      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d030      	beq.n	8002196 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002134:	4b5b      	ldr	r3, [pc, #364]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a5e      	ldr	r2, [pc, #376]	@ (80022b4 <HAL_RCC_OscConfig+0x340>)
 800213a:	4013      	ands	r3, r2
 800213c:	0019      	movs	r1, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691a      	ldr	r2, [r3, #16]
 8002142:	4b58      	ldr	r3, [pc, #352]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002144:	430a      	orrs	r2, r1
 8002146:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002148:	4b56      	ldr	r3, [pc, #344]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b55      	ldr	r3, [pc, #340]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800214e:	2180      	movs	r1, #128	@ 0x80
 8002150:	0049      	lsls	r1, r1, #1
 8002152:	430a      	orrs	r2, r1
 8002154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002156:	f7fe fce1 	bl	8000b1c <HAL_GetTick>
 800215a:	0003      	movs	r3, r0
 800215c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800215e:	e008      	b.n	8002172 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002160:	f7fe fcdc 	bl	8000b1c <HAL_GetTick>
 8002164:	0002      	movs	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b02      	cmp	r3, #2
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e25a      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002172:	4b4c      	ldr	r3, [pc, #304]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	2380      	movs	r3, #128	@ 0x80
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	4013      	ands	r3, r2
 800217c:	d0f0      	beq.n	8002160 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800217e:	4b49      	ldr	r3, [pc, #292]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	4a4b      	ldr	r2, [pc, #300]	@ (80022b0 <HAL_RCC_OscConfig+0x33c>)
 8002184:	4013      	ands	r3, r2
 8002186:	0019      	movs	r1, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	021a      	lsls	r2, r3, #8
 800218e:	4b45      	ldr	r3, [pc, #276]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002190:	430a      	orrs	r2, r1
 8002192:	605a      	str	r2, [r3, #4]
 8002194:	e01b      	b.n	80021ce <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002196:	4b43      	ldr	r3, [pc, #268]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	4b42      	ldr	r3, [pc, #264]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800219c:	4949      	ldr	r1, [pc, #292]	@ (80022c4 <HAL_RCC_OscConfig+0x350>)
 800219e:	400a      	ands	r2, r1
 80021a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a2:	f7fe fcbb 	bl	8000b1c <HAL_GetTick>
 80021a6:	0003      	movs	r3, r0
 80021a8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021ac:	f7fe fcb6 	bl	8000b1c <HAL_GetTick>
 80021b0:	0002      	movs	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e234      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021be:	4b39      	ldr	r3, [pc, #228]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	2380      	movs	r3, #128	@ 0x80
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	4013      	ands	r3, r2
 80021c8:	d1f0      	bne.n	80021ac <HAL_RCC_OscConfig+0x238>
 80021ca:	e000      	b.n	80021ce <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021cc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2208      	movs	r2, #8
 80021d4:	4013      	ands	r3, r2
 80021d6:	d047      	beq.n	8002268 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80021d8:	4b32      	ldr	r3, [pc, #200]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	2238      	movs	r2, #56	@ 0x38
 80021de:	4013      	ands	r3, r2
 80021e0:	2b18      	cmp	r3, #24
 80021e2:	d10a      	bne.n	80021fa <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80021e4:	4b2f      	ldr	r3, [pc, #188]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 80021e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021e8:	2202      	movs	r2, #2
 80021ea:	4013      	ands	r3, r2
 80021ec:	d03c      	beq.n	8002268 <HAL_RCC_OscConfig+0x2f4>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	699b      	ldr	r3, [r3, #24]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d138      	bne.n	8002268 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e216      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d019      	beq.n	8002236 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002202:	4b28      	ldr	r3, [pc, #160]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002204:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002206:	4b27      	ldr	r3, [pc, #156]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002208:	2101      	movs	r1, #1
 800220a:	430a      	orrs	r2, r1
 800220c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220e:	f7fe fc85 	bl	8000b1c <HAL_GetTick>
 8002212:	0003      	movs	r3, r0
 8002214:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002216:	e008      	b.n	800222a <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002218:	f7fe fc80 	bl	8000b1c <HAL_GetTick>
 800221c:	0002      	movs	r2, r0
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b02      	cmp	r3, #2
 8002224:	d901      	bls.n	800222a <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e1fe      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800222a:	4b1e      	ldr	r3, [pc, #120]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800222c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800222e:	2202      	movs	r2, #2
 8002230:	4013      	ands	r3, r2
 8002232:	d0f1      	beq.n	8002218 <HAL_RCC_OscConfig+0x2a4>
 8002234:	e018      	b.n	8002268 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002236:	4b1b      	ldr	r3, [pc, #108]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002238:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800223a:	4b1a      	ldr	r3, [pc, #104]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800223c:	2101      	movs	r1, #1
 800223e:	438a      	bics	r2, r1
 8002240:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002242:	f7fe fc6b 	bl	8000b1c <HAL_GetTick>
 8002246:	0003      	movs	r3, r0
 8002248:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800224c:	f7fe fc66 	bl	8000b1c <HAL_GetTick>
 8002250:	0002      	movs	r2, r0
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b02      	cmp	r3, #2
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e1e4      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800225e:	4b11      	ldr	r3, [pc, #68]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 8002260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002262:	2202      	movs	r2, #2
 8002264:	4013      	ands	r3, r2
 8002266:	d1f1      	bne.n	800224c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2204      	movs	r2, #4
 800226e:	4013      	ands	r3, r2
 8002270:	d100      	bne.n	8002274 <HAL_RCC_OscConfig+0x300>
 8002272:	e0c7      	b.n	8002404 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002274:	231f      	movs	r3, #31
 8002276:	18fb      	adds	r3, r7, r3
 8002278:	2200      	movs	r2, #0
 800227a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800227c:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	2238      	movs	r2, #56	@ 0x38
 8002282:	4013      	ands	r3, r2
 8002284:	2b20      	cmp	r3, #32
 8002286:	d11f      	bne.n	80022c8 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002288:	4b06      	ldr	r3, [pc, #24]	@ (80022a4 <HAL_RCC_OscConfig+0x330>)
 800228a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800228c:	2202      	movs	r2, #2
 800228e:	4013      	ands	r3, r2
 8002290:	d100      	bne.n	8002294 <HAL_RCC_OscConfig+0x320>
 8002292:	e0b7      	b.n	8002404 <HAL_RCC_OscConfig+0x490>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d000      	beq.n	800229e <HAL_RCC_OscConfig+0x32a>
 800229c:	e0b2      	b.n	8002404 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e1c2      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
 80022a2:	46c0      	nop			@ (mov r8, r8)
 80022a4:	40021000 	.word	0x40021000
 80022a8:	fffeffff 	.word	0xfffeffff
 80022ac:	fffbffff 	.word	0xfffbffff
 80022b0:	ffff80ff 	.word	0xffff80ff
 80022b4:	ffffc7ff 	.word	0xffffc7ff
 80022b8:	00f42400 	.word	0x00f42400
 80022bc:	20000000 	.word	0x20000000
 80022c0:	20000004 	.word	0x20000004
 80022c4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80022c8:	4bb5      	ldr	r3, [pc, #724]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80022ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80022cc:	2380      	movs	r3, #128	@ 0x80
 80022ce:	055b      	lsls	r3, r3, #21
 80022d0:	4013      	ands	r3, r2
 80022d2:	d101      	bne.n	80022d8 <HAL_RCC_OscConfig+0x364>
 80022d4:	2301      	movs	r3, #1
 80022d6:	e000      	b.n	80022da <HAL_RCC_OscConfig+0x366>
 80022d8:	2300      	movs	r3, #0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d011      	beq.n	8002302 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80022de:	4bb0      	ldr	r3, [pc, #704]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80022e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80022e2:	4baf      	ldr	r3, [pc, #700]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80022e4:	2180      	movs	r1, #128	@ 0x80
 80022e6:	0549      	lsls	r1, r1, #21
 80022e8:	430a      	orrs	r2, r1
 80022ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80022ec:	4bac      	ldr	r3, [pc, #688]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80022ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80022f0:	2380      	movs	r3, #128	@ 0x80
 80022f2:	055b      	lsls	r3, r3, #21
 80022f4:	4013      	ands	r3, r2
 80022f6:	60fb      	str	r3, [r7, #12]
 80022f8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80022fa:	231f      	movs	r3, #31
 80022fc:	18fb      	adds	r3, r7, r3
 80022fe:	2201      	movs	r2, #1
 8002300:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002302:	4ba8      	ldr	r3, [pc, #672]	@ (80025a4 <HAL_RCC_OscConfig+0x630>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	2380      	movs	r3, #128	@ 0x80
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	4013      	ands	r3, r2
 800230c:	d11a      	bne.n	8002344 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800230e:	4ba5      	ldr	r3, [pc, #660]	@ (80025a4 <HAL_RCC_OscConfig+0x630>)
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	4ba4      	ldr	r3, [pc, #656]	@ (80025a4 <HAL_RCC_OscConfig+0x630>)
 8002314:	2180      	movs	r1, #128	@ 0x80
 8002316:	0049      	lsls	r1, r1, #1
 8002318:	430a      	orrs	r2, r1
 800231a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800231c:	f7fe fbfe 	bl	8000b1c <HAL_GetTick>
 8002320:	0003      	movs	r3, r0
 8002322:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002324:	e008      	b.n	8002338 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002326:	f7fe fbf9 	bl	8000b1c <HAL_GetTick>
 800232a:	0002      	movs	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e177      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002338:	4b9a      	ldr	r3, [pc, #616]	@ (80025a4 <HAL_RCC_OscConfig+0x630>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	2380      	movs	r3, #128	@ 0x80
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	4013      	ands	r3, r2
 8002342:	d0f0      	beq.n	8002326 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d106      	bne.n	800235a <HAL_RCC_OscConfig+0x3e6>
 800234c:	4b94      	ldr	r3, [pc, #592]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 800234e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002350:	4b93      	ldr	r3, [pc, #588]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002352:	2101      	movs	r1, #1
 8002354:	430a      	orrs	r2, r1
 8002356:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002358:	e01c      	b.n	8002394 <HAL_RCC_OscConfig+0x420>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	2b05      	cmp	r3, #5
 8002360:	d10c      	bne.n	800237c <HAL_RCC_OscConfig+0x408>
 8002362:	4b8f      	ldr	r3, [pc, #572]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002364:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002366:	4b8e      	ldr	r3, [pc, #568]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002368:	2104      	movs	r1, #4
 800236a:	430a      	orrs	r2, r1
 800236c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800236e:	4b8c      	ldr	r3, [pc, #560]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002370:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002372:	4b8b      	ldr	r3, [pc, #556]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002374:	2101      	movs	r1, #1
 8002376:	430a      	orrs	r2, r1
 8002378:	65da      	str	r2, [r3, #92]	@ 0x5c
 800237a:	e00b      	b.n	8002394 <HAL_RCC_OscConfig+0x420>
 800237c:	4b88      	ldr	r3, [pc, #544]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 800237e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002380:	4b87      	ldr	r3, [pc, #540]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002382:	2101      	movs	r1, #1
 8002384:	438a      	bics	r2, r1
 8002386:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002388:	4b85      	ldr	r3, [pc, #532]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 800238a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800238c:	4b84      	ldr	r3, [pc, #528]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 800238e:	2104      	movs	r1, #4
 8002390:	438a      	bics	r2, r1
 8002392:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d014      	beq.n	80023c6 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239c:	f7fe fbbe 	bl	8000b1c <HAL_GetTick>
 80023a0:	0003      	movs	r3, r0
 80023a2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023a4:	e009      	b.n	80023ba <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023a6:	f7fe fbb9 	bl	8000b1c <HAL_GetTick>
 80023aa:	0002      	movs	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	4a7d      	ldr	r2, [pc, #500]	@ (80025a8 <HAL_RCC_OscConfig+0x634>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e136      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023ba:	4b79      	ldr	r3, [pc, #484]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80023bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023be:	2202      	movs	r2, #2
 80023c0:	4013      	ands	r3, r2
 80023c2:	d0f0      	beq.n	80023a6 <HAL_RCC_OscConfig+0x432>
 80023c4:	e013      	b.n	80023ee <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c6:	f7fe fba9 	bl	8000b1c <HAL_GetTick>
 80023ca:	0003      	movs	r3, r0
 80023cc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023ce:	e009      	b.n	80023e4 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d0:	f7fe fba4 	bl	8000b1c <HAL_GetTick>
 80023d4:	0002      	movs	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	4a73      	ldr	r2, [pc, #460]	@ (80025a8 <HAL_RCC_OscConfig+0x634>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e121      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023e4:	4b6e      	ldr	r3, [pc, #440]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80023e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e8:	2202      	movs	r2, #2
 80023ea:	4013      	ands	r3, r2
 80023ec:	d1f0      	bne.n	80023d0 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80023ee:	231f      	movs	r3, #31
 80023f0:	18fb      	adds	r3, r7, r3
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d105      	bne.n	8002404 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80023f8:	4b69      	ldr	r3, [pc, #420]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80023fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023fc:	4b68      	ldr	r3, [pc, #416]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80023fe:	496b      	ldr	r1, [pc, #428]	@ (80025ac <HAL_RCC_OscConfig+0x638>)
 8002400:	400a      	ands	r2, r1
 8002402:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2220      	movs	r2, #32
 800240a:	4013      	ands	r3, r2
 800240c:	d039      	beq.n	8002482 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d01b      	beq.n	800244e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002416:	4b62      	ldr	r3, [pc, #392]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	4b61      	ldr	r3, [pc, #388]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 800241c:	2180      	movs	r1, #128	@ 0x80
 800241e:	03c9      	lsls	r1, r1, #15
 8002420:	430a      	orrs	r2, r1
 8002422:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002424:	f7fe fb7a 	bl	8000b1c <HAL_GetTick>
 8002428:	0003      	movs	r3, r0
 800242a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800242e:	f7fe fb75 	bl	8000b1c <HAL_GetTick>
 8002432:	0002      	movs	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e0f3      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002440:	4b57      	ldr	r3, [pc, #348]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	2380      	movs	r3, #128	@ 0x80
 8002446:	041b      	lsls	r3, r3, #16
 8002448:	4013      	ands	r3, r2
 800244a:	d0f0      	beq.n	800242e <HAL_RCC_OscConfig+0x4ba>
 800244c:	e019      	b.n	8002482 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800244e:	4b54      	ldr	r3, [pc, #336]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	4b53      	ldr	r3, [pc, #332]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002454:	4956      	ldr	r1, [pc, #344]	@ (80025b0 <HAL_RCC_OscConfig+0x63c>)
 8002456:	400a      	ands	r2, r1
 8002458:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800245a:	f7fe fb5f 	bl	8000b1c <HAL_GetTick>
 800245e:	0003      	movs	r3, r0
 8002460:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002464:	f7fe fb5a 	bl	8000b1c <HAL_GetTick>
 8002468:	0002      	movs	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e0d8      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002476:	4b4a      	ldr	r3, [pc, #296]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	2380      	movs	r3, #128	@ 0x80
 800247c:	041b      	lsls	r3, r3, #16
 800247e:	4013      	ands	r3, r2
 8002480:	d1f0      	bne.n	8002464 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d100      	bne.n	800248c <HAL_RCC_OscConfig+0x518>
 800248a:	e0cc      	b.n	8002626 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800248c:	4b44      	ldr	r3, [pc, #272]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	2238      	movs	r2, #56	@ 0x38
 8002492:	4013      	ands	r3, r2
 8002494:	2b10      	cmp	r3, #16
 8002496:	d100      	bne.n	800249a <HAL_RCC_OscConfig+0x526>
 8002498:	e07b      	b.n	8002592 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a1b      	ldr	r3, [r3, #32]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d156      	bne.n	8002550 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024a2:	4b3f      	ldr	r3, [pc, #252]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	4b3e      	ldr	r3, [pc, #248]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80024a8:	4942      	ldr	r1, [pc, #264]	@ (80025b4 <HAL_RCC_OscConfig+0x640>)
 80024aa:	400a      	ands	r2, r1
 80024ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ae:	f7fe fb35 	bl	8000b1c <HAL_GetTick>
 80024b2:	0003      	movs	r3, r0
 80024b4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024b6:	e008      	b.n	80024ca <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024b8:	f7fe fb30 	bl	8000b1c <HAL_GetTick>
 80024bc:	0002      	movs	r2, r0
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e0ae      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024ca:	4b35      	ldr	r3, [pc, #212]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	2380      	movs	r3, #128	@ 0x80
 80024d0:	049b      	lsls	r3, r3, #18
 80024d2:	4013      	ands	r3, r2
 80024d4:	d1f0      	bne.n	80024b8 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024d6:	4b32      	ldr	r3, [pc, #200]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	4a37      	ldr	r2, [pc, #220]	@ (80025b8 <HAL_RCC_OscConfig+0x644>)
 80024dc:	4013      	ands	r3, r2
 80024de:	0019      	movs	r1, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e8:	431a      	orrs	r2, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ee:	021b      	lsls	r3, r3, #8
 80024f0:	431a      	orrs	r2, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	431a      	orrs	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024fc:	431a      	orrs	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002502:	431a      	orrs	r2, r3
 8002504:	4b26      	ldr	r3, [pc, #152]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002506:	430a      	orrs	r2, r1
 8002508:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800250a:	4b25      	ldr	r3, [pc, #148]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	4b24      	ldr	r3, [pc, #144]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002510:	2180      	movs	r1, #128	@ 0x80
 8002512:	0449      	lsls	r1, r1, #17
 8002514:	430a      	orrs	r2, r1
 8002516:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002518:	4b21      	ldr	r3, [pc, #132]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	4b20      	ldr	r3, [pc, #128]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 800251e:	2180      	movs	r1, #128	@ 0x80
 8002520:	0549      	lsls	r1, r1, #21
 8002522:	430a      	orrs	r2, r1
 8002524:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002526:	f7fe faf9 	bl	8000b1c <HAL_GetTick>
 800252a:	0003      	movs	r3, r0
 800252c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002530:	f7fe faf4 	bl	8000b1c <HAL_GetTick>
 8002534:	0002      	movs	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e072      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002542:	4b17      	ldr	r3, [pc, #92]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	2380      	movs	r3, #128	@ 0x80
 8002548:	049b      	lsls	r3, r3, #18
 800254a:	4013      	ands	r3, r2
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0x5bc>
 800254e:	e06a      	b.n	8002626 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002550:	4b13      	ldr	r3, [pc, #76]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4b12      	ldr	r3, [pc, #72]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002556:	4917      	ldr	r1, [pc, #92]	@ (80025b4 <HAL_RCC_OscConfig+0x640>)
 8002558:	400a      	ands	r2, r1
 800255a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800255c:	f7fe fade 	bl	8000b1c <HAL_GetTick>
 8002560:	0003      	movs	r3, r0
 8002562:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002564:	e008      	b.n	8002578 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002566:	f7fe fad9 	bl	8000b1c <HAL_GetTick>
 800256a:	0002      	movs	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e057      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002578:	4b09      	ldr	r3, [pc, #36]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	2380      	movs	r3, #128	@ 0x80
 800257e:	049b      	lsls	r3, r3, #18
 8002580:	4013      	ands	r3, r2
 8002582:	d1f0      	bne.n	8002566 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002584:	4b06      	ldr	r3, [pc, #24]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 8002586:	68da      	ldr	r2, [r3, #12]
 8002588:	4b05      	ldr	r3, [pc, #20]	@ (80025a0 <HAL_RCC_OscConfig+0x62c>)
 800258a:	490c      	ldr	r1, [pc, #48]	@ (80025bc <HAL_RCC_OscConfig+0x648>)
 800258c:	400a      	ands	r2, r1
 800258e:	60da      	str	r2, [r3, #12]
 8002590:	e049      	b.n	8002626 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a1b      	ldr	r3, [r3, #32]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d112      	bne.n	80025c0 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e044      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
 800259e:	46c0      	nop			@ (mov r8, r8)
 80025a0:	40021000 	.word	0x40021000
 80025a4:	40007000 	.word	0x40007000
 80025a8:	00001388 	.word	0x00001388
 80025ac:	efffffff 	.word	0xefffffff
 80025b0:	ffbfffff 	.word	0xffbfffff
 80025b4:	feffffff 	.word	0xfeffffff
 80025b8:	11c1808c 	.word	0x11c1808c
 80025bc:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80025c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002630 <HAL_RCC_OscConfig+0x6bc>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	2203      	movs	r2, #3
 80025ca:	401a      	ands	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d126      	bne.n	8002622 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	2270      	movs	r2, #112	@ 0x70
 80025d8:	401a      	ands	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025de:	429a      	cmp	r2, r3
 80025e0:	d11f      	bne.n	8002622 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	23fe      	movs	r3, #254	@ 0xfe
 80025e6:	01db      	lsls	r3, r3, #7
 80025e8:	401a      	ands	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ee:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d116      	bne.n	8002622 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	23f8      	movs	r3, #248	@ 0xf8
 80025f8:	039b      	lsls	r3, r3, #14
 80025fa:	401a      	ands	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002600:	429a      	cmp	r2, r3
 8002602:	d10e      	bne.n	8002622 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	23e0      	movs	r3, #224	@ 0xe0
 8002608:	051b      	lsls	r3, r3, #20
 800260a:	401a      	ands	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002610:	429a      	cmp	r2, r3
 8002612:	d106      	bne.n	8002622 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	0f5b      	lsrs	r3, r3, #29
 8002618:	075a      	lsls	r2, r3, #29
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800261e:	429a      	cmp	r2, r3
 8002620:	d001      	beq.n	8002626 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e000      	b.n	8002628 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	0018      	movs	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	b008      	add	sp, #32
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40021000 	.word	0x40021000

08002634 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d101      	bne.n	8002648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e0e9      	b.n	800281c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002648:	4b76      	ldr	r3, [pc, #472]	@ (8002824 <HAL_RCC_ClockConfig+0x1f0>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2207      	movs	r2, #7
 800264e:	4013      	ands	r3, r2
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	429a      	cmp	r2, r3
 8002654:	d91e      	bls.n	8002694 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002656:	4b73      	ldr	r3, [pc, #460]	@ (8002824 <HAL_RCC_ClockConfig+0x1f0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2207      	movs	r2, #7
 800265c:	4393      	bics	r3, r2
 800265e:	0019      	movs	r1, r3
 8002660:	4b70      	ldr	r3, [pc, #448]	@ (8002824 <HAL_RCC_ClockConfig+0x1f0>)
 8002662:	683a      	ldr	r2, [r7, #0]
 8002664:	430a      	orrs	r2, r1
 8002666:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002668:	f7fe fa58 	bl	8000b1c <HAL_GetTick>
 800266c:	0003      	movs	r3, r0
 800266e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002670:	e009      	b.n	8002686 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002672:	f7fe fa53 	bl	8000b1c <HAL_GetTick>
 8002676:	0002      	movs	r2, r0
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	4a6a      	ldr	r2, [pc, #424]	@ (8002828 <HAL_RCC_ClockConfig+0x1f4>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e0ca      	b.n	800281c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002686:	4b67      	ldr	r3, [pc, #412]	@ (8002824 <HAL_RCC_ClockConfig+0x1f0>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2207      	movs	r2, #7
 800268c:	4013      	ands	r3, r2
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	429a      	cmp	r2, r3
 8002692:	d1ee      	bne.n	8002672 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2202      	movs	r2, #2
 800269a:	4013      	ands	r3, r2
 800269c:	d015      	beq.n	80026ca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2204      	movs	r2, #4
 80026a4:	4013      	ands	r3, r2
 80026a6:	d006      	beq.n	80026b6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80026a8:	4b60      	ldr	r3, [pc, #384]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 80026aa:	689a      	ldr	r2, [r3, #8]
 80026ac:	4b5f      	ldr	r3, [pc, #380]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 80026ae:	21e0      	movs	r1, #224	@ 0xe0
 80026b0:	01c9      	lsls	r1, r1, #7
 80026b2:	430a      	orrs	r2, r1
 80026b4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026b6:	4b5d      	ldr	r3, [pc, #372]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	4a5d      	ldr	r2, [pc, #372]	@ (8002830 <HAL_RCC_ClockConfig+0x1fc>)
 80026bc:	4013      	ands	r3, r2
 80026be:	0019      	movs	r1, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689a      	ldr	r2, [r3, #8]
 80026c4:	4b59      	ldr	r3, [pc, #356]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 80026c6:	430a      	orrs	r2, r1
 80026c8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2201      	movs	r2, #1
 80026d0:	4013      	ands	r3, r2
 80026d2:	d057      	beq.n	8002784 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d107      	bne.n	80026ec <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026dc:	4b53      	ldr	r3, [pc, #332]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	2380      	movs	r3, #128	@ 0x80
 80026e2:	029b      	lsls	r3, r3, #10
 80026e4:	4013      	ands	r3, r2
 80026e6:	d12b      	bne.n	8002740 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e097      	b.n	800281c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d107      	bne.n	8002704 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026f4:	4b4d      	ldr	r3, [pc, #308]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	2380      	movs	r3, #128	@ 0x80
 80026fa:	049b      	lsls	r3, r3, #18
 80026fc:	4013      	ands	r3, r2
 80026fe:	d11f      	bne.n	8002740 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e08b      	b.n	800281c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d107      	bne.n	800271c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800270c:	4b47      	ldr	r3, [pc, #284]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	2380      	movs	r3, #128	@ 0x80
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	4013      	ands	r3, r2
 8002716:	d113      	bne.n	8002740 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e07f      	b.n	800281c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	2b03      	cmp	r3, #3
 8002722:	d106      	bne.n	8002732 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002724:	4b41      	ldr	r3, [pc, #260]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 8002726:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002728:	2202      	movs	r2, #2
 800272a:	4013      	ands	r3, r2
 800272c:	d108      	bne.n	8002740 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e074      	b.n	800281c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002732:	4b3e      	ldr	r3, [pc, #248]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 8002734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002736:	2202      	movs	r2, #2
 8002738:	4013      	ands	r3, r2
 800273a:	d101      	bne.n	8002740 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e06d      	b.n	800281c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002740:	4b3a      	ldr	r3, [pc, #232]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	2207      	movs	r2, #7
 8002746:	4393      	bics	r3, r2
 8002748:	0019      	movs	r1, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685a      	ldr	r2, [r3, #4]
 800274e:	4b37      	ldr	r3, [pc, #220]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 8002750:	430a      	orrs	r2, r1
 8002752:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002754:	f7fe f9e2 	bl	8000b1c <HAL_GetTick>
 8002758:	0003      	movs	r3, r0
 800275a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800275c:	e009      	b.n	8002772 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800275e:	f7fe f9dd 	bl	8000b1c <HAL_GetTick>
 8002762:	0002      	movs	r2, r0
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	4a2f      	ldr	r2, [pc, #188]	@ (8002828 <HAL_RCC_ClockConfig+0x1f4>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d901      	bls.n	8002772 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e054      	b.n	800281c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002772:	4b2e      	ldr	r3, [pc, #184]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	2238      	movs	r2, #56	@ 0x38
 8002778:	401a      	ands	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	429a      	cmp	r2, r3
 8002782:	d1ec      	bne.n	800275e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002784:	4b27      	ldr	r3, [pc, #156]	@ (8002824 <HAL_RCC_ClockConfig+0x1f0>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2207      	movs	r2, #7
 800278a:	4013      	ands	r3, r2
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d21e      	bcs.n	80027d0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002792:	4b24      	ldr	r3, [pc, #144]	@ (8002824 <HAL_RCC_ClockConfig+0x1f0>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2207      	movs	r2, #7
 8002798:	4393      	bics	r3, r2
 800279a:	0019      	movs	r1, r3
 800279c:	4b21      	ldr	r3, [pc, #132]	@ (8002824 <HAL_RCC_ClockConfig+0x1f0>)
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	430a      	orrs	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80027a4:	f7fe f9ba 	bl	8000b1c <HAL_GetTick>
 80027a8:	0003      	movs	r3, r0
 80027aa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027ac:	e009      	b.n	80027c2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ae:	f7fe f9b5 	bl	8000b1c <HAL_GetTick>
 80027b2:	0002      	movs	r2, r0
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002828 <HAL_RCC_ClockConfig+0x1f4>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e02c      	b.n	800281c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027c2:	4b18      	ldr	r3, [pc, #96]	@ (8002824 <HAL_RCC_ClockConfig+0x1f0>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2207      	movs	r2, #7
 80027c8:	4013      	ands	r3, r2
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d1ee      	bne.n	80027ae <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2204      	movs	r2, #4
 80027d6:	4013      	ands	r3, r2
 80027d8:	d009      	beq.n	80027ee <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80027da:	4b14      	ldr	r3, [pc, #80]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	4a15      	ldr	r2, [pc, #84]	@ (8002834 <HAL_RCC_ClockConfig+0x200>)
 80027e0:	4013      	ands	r3, r2
 80027e2:	0019      	movs	r1, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	68da      	ldr	r2, [r3, #12]
 80027e8:	4b10      	ldr	r3, [pc, #64]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 80027ea:	430a      	orrs	r2, r1
 80027ec:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80027ee:	f000 f829 	bl	8002844 <HAL_RCC_GetSysClockFreq>
 80027f2:	0001      	movs	r1, r0
 80027f4:	4b0d      	ldr	r3, [pc, #52]	@ (800282c <HAL_RCC_ClockConfig+0x1f8>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	0a1b      	lsrs	r3, r3, #8
 80027fa:	220f      	movs	r2, #15
 80027fc:	401a      	ands	r2, r3
 80027fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002838 <HAL_RCC_ClockConfig+0x204>)
 8002800:	0092      	lsls	r2, r2, #2
 8002802:	58d3      	ldr	r3, [r2, r3]
 8002804:	221f      	movs	r2, #31
 8002806:	4013      	ands	r3, r2
 8002808:	000a      	movs	r2, r1
 800280a:	40da      	lsrs	r2, r3
 800280c:	4b0b      	ldr	r3, [pc, #44]	@ (800283c <HAL_RCC_ClockConfig+0x208>)
 800280e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002810:	4b0b      	ldr	r3, [pc, #44]	@ (8002840 <HAL_RCC_ClockConfig+0x20c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	0018      	movs	r0, r3
 8002816:	f7fe f925 	bl	8000a64 <HAL_InitTick>
 800281a:	0003      	movs	r3, r0
}
 800281c:	0018      	movs	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	b004      	add	sp, #16
 8002822:	bd80      	pop	{r7, pc}
 8002824:	40022000 	.word	0x40022000
 8002828:	00001388 	.word	0x00001388
 800282c:	40021000 	.word	0x40021000
 8002830:	fffff0ff 	.word	0xfffff0ff
 8002834:	ffff8fff 	.word	0xffff8fff
 8002838:	0800545c 	.word	0x0800545c
 800283c:	20000000 	.word	0x20000000
 8002840:	20000004 	.word	0x20000004

08002844 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800284a:	4b3c      	ldr	r3, [pc, #240]	@ (800293c <HAL_RCC_GetSysClockFreq+0xf8>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	2238      	movs	r2, #56	@ 0x38
 8002850:	4013      	ands	r3, r2
 8002852:	d10f      	bne.n	8002874 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002854:	4b39      	ldr	r3, [pc, #228]	@ (800293c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	0adb      	lsrs	r3, r3, #11
 800285a:	2207      	movs	r2, #7
 800285c:	4013      	ands	r3, r2
 800285e:	2201      	movs	r2, #1
 8002860:	409a      	lsls	r2, r3
 8002862:	0013      	movs	r3, r2
 8002864:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002866:	6839      	ldr	r1, [r7, #0]
 8002868:	4835      	ldr	r0, [pc, #212]	@ (8002940 <HAL_RCC_GetSysClockFreq+0xfc>)
 800286a:	f7fd fc4d 	bl	8000108 <__udivsi3>
 800286e:	0003      	movs	r3, r0
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	e05d      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002874:	4b31      	ldr	r3, [pc, #196]	@ (800293c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	2238      	movs	r2, #56	@ 0x38
 800287a:	4013      	ands	r3, r2
 800287c:	2b08      	cmp	r3, #8
 800287e:	d102      	bne.n	8002886 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002880:	4b30      	ldr	r3, [pc, #192]	@ (8002944 <HAL_RCC_GetSysClockFreq+0x100>)
 8002882:	613b      	str	r3, [r7, #16]
 8002884:	e054      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002886:	4b2d      	ldr	r3, [pc, #180]	@ (800293c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	2238      	movs	r2, #56	@ 0x38
 800288c:	4013      	ands	r3, r2
 800288e:	2b10      	cmp	r3, #16
 8002890:	d138      	bne.n	8002904 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002892:	4b2a      	ldr	r3, [pc, #168]	@ (800293c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	2203      	movs	r2, #3
 8002898:	4013      	ands	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800289c:	4b27      	ldr	r3, [pc, #156]	@ (800293c <HAL_RCC_GetSysClockFreq+0xf8>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	091b      	lsrs	r3, r3, #4
 80028a2:	2207      	movs	r2, #7
 80028a4:	4013      	ands	r3, r2
 80028a6:	3301      	adds	r3, #1
 80028a8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2b03      	cmp	r3, #3
 80028ae:	d10d      	bne.n	80028cc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028b0:	68b9      	ldr	r1, [r7, #8]
 80028b2:	4824      	ldr	r0, [pc, #144]	@ (8002944 <HAL_RCC_GetSysClockFreq+0x100>)
 80028b4:	f7fd fc28 	bl	8000108 <__udivsi3>
 80028b8:	0003      	movs	r3, r0
 80028ba:	0019      	movs	r1, r3
 80028bc:	4b1f      	ldr	r3, [pc, #124]	@ (800293c <HAL_RCC_GetSysClockFreq+0xf8>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	0a1b      	lsrs	r3, r3, #8
 80028c2:	227f      	movs	r2, #127	@ 0x7f
 80028c4:	4013      	ands	r3, r2
 80028c6:	434b      	muls	r3, r1
 80028c8:	617b      	str	r3, [r7, #20]
        break;
 80028ca:	e00d      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80028cc:	68b9      	ldr	r1, [r7, #8]
 80028ce:	481c      	ldr	r0, [pc, #112]	@ (8002940 <HAL_RCC_GetSysClockFreq+0xfc>)
 80028d0:	f7fd fc1a 	bl	8000108 <__udivsi3>
 80028d4:	0003      	movs	r3, r0
 80028d6:	0019      	movs	r1, r3
 80028d8:	4b18      	ldr	r3, [pc, #96]	@ (800293c <HAL_RCC_GetSysClockFreq+0xf8>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	0a1b      	lsrs	r3, r3, #8
 80028de:	227f      	movs	r2, #127	@ 0x7f
 80028e0:	4013      	ands	r3, r2
 80028e2:	434b      	muls	r3, r1
 80028e4:	617b      	str	r3, [r7, #20]
        break;
 80028e6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80028e8:	4b14      	ldr	r3, [pc, #80]	@ (800293c <HAL_RCC_GetSysClockFreq+0xf8>)
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	0f5b      	lsrs	r3, r3, #29
 80028ee:	2207      	movs	r2, #7
 80028f0:	4013      	ands	r3, r2
 80028f2:	3301      	adds	r3, #1
 80028f4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80028f6:	6879      	ldr	r1, [r7, #4]
 80028f8:	6978      	ldr	r0, [r7, #20]
 80028fa:	f7fd fc05 	bl	8000108 <__udivsi3>
 80028fe:	0003      	movs	r3, r0
 8002900:	613b      	str	r3, [r7, #16]
 8002902:	e015      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002904:	4b0d      	ldr	r3, [pc, #52]	@ (800293c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	2238      	movs	r2, #56	@ 0x38
 800290a:	4013      	ands	r3, r2
 800290c:	2b20      	cmp	r3, #32
 800290e:	d103      	bne.n	8002918 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002910:	2380      	movs	r3, #128	@ 0x80
 8002912:	021b      	lsls	r3, r3, #8
 8002914:	613b      	str	r3, [r7, #16]
 8002916:	e00b      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002918:	4b08      	ldr	r3, [pc, #32]	@ (800293c <HAL_RCC_GetSysClockFreq+0xf8>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	2238      	movs	r2, #56	@ 0x38
 800291e:	4013      	ands	r3, r2
 8002920:	2b18      	cmp	r3, #24
 8002922:	d103      	bne.n	800292c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002924:	23fa      	movs	r3, #250	@ 0xfa
 8002926:	01db      	lsls	r3, r3, #7
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	e001      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800292c:	2300      	movs	r3, #0
 800292e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002930:	693b      	ldr	r3, [r7, #16]
}
 8002932:	0018      	movs	r0, r3
 8002934:	46bd      	mov	sp, r7
 8002936:	b006      	add	sp, #24
 8002938:	bd80      	pop	{r7, pc}
 800293a:	46c0      	nop			@ (mov r8, r8)
 800293c:	40021000 	.word	0x40021000
 8002940:	00f42400 	.word	0x00f42400
 8002944:	007a1200 	.word	0x007a1200

08002948 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b086      	sub	sp, #24
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002950:	2313      	movs	r3, #19
 8002952:	18fb      	adds	r3, r7, r3
 8002954:	2200      	movs	r2, #0
 8002956:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002958:	2312      	movs	r3, #18
 800295a:	18fb      	adds	r3, r7, r3
 800295c:	2200      	movs	r2, #0
 800295e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	2380      	movs	r3, #128	@ 0x80
 8002966:	029b      	lsls	r3, r3, #10
 8002968:	4013      	ands	r3, r2
 800296a:	d100      	bne.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800296c:	e0ad      	b.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800296e:	2011      	movs	r0, #17
 8002970:	183b      	adds	r3, r7, r0
 8002972:	2200      	movs	r2, #0
 8002974:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002976:	4b47      	ldr	r3, [pc, #284]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002978:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800297a:	2380      	movs	r3, #128	@ 0x80
 800297c:	055b      	lsls	r3, r3, #21
 800297e:	4013      	ands	r3, r2
 8002980:	d110      	bne.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002982:	4b44      	ldr	r3, [pc, #272]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002984:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002986:	4b43      	ldr	r3, [pc, #268]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002988:	2180      	movs	r1, #128	@ 0x80
 800298a:	0549      	lsls	r1, r1, #21
 800298c:	430a      	orrs	r2, r1
 800298e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002990:	4b40      	ldr	r3, [pc, #256]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002992:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002994:	2380      	movs	r3, #128	@ 0x80
 8002996:	055b      	lsls	r3, r3, #21
 8002998:	4013      	ands	r3, r2
 800299a:	60bb      	str	r3, [r7, #8]
 800299c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800299e:	183b      	adds	r3, r7, r0
 80029a0:	2201      	movs	r2, #1
 80029a2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029a4:	4b3c      	ldr	r3, [pc, #240]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	4b3b      	ldr	r3, [pc, #236]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80029aa:	2180      	movs	r1, #128	@ 0x80
 80029ac:	0049      	lsls	r1, r1, #1
 80029ae:	430a      	orrs	r2, r1
 80029b0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029b2:	f7fe f8b3 	bl	8000b1c <HAL_GetTick>
 80029b6:	0003      	movs	r3, r0
 80029b8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029ba:	e00b      	b.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029bc:	f7fe f8ae 	bl	8000b1c <HAL_GetTick>
 80029c0:	0002      	movs	r2, r0
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d904      	bls.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80029ca:	2313      	movs	r3, #19
 80029cc:	18fb      	adds	r3, r7, r3
 80029ce:	2203      	movs	r2, #3
 80029d0:	701a      	strb	r2, [r3, #0]
        break;
 80029d2:	e005      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029d4:	4b30      	ldr	r3, [pc, #192]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	2380      	movs	r3, #128	@ 0x80
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	4013      	ands	r3, r2
 80029de:	d0ed      	beq.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80029e0:	2313      	movs	r3, #19
 80029e2:	18fb      	adds	r3, r7, r3
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d15e      	bne.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80029ea:	4b2a      	ldr	r3, [pc, #168]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029ee:	23c0      	movs	r3, #192	@ 0xc0
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4013      	ands	r3, r2
 80029f4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d019      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a00:	697a      	ldr	r2, [r7, #20]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d014      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a06:	4b23      	ldr	r3, [pc, #140]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a0a:	4a24      	ldr	r2, [pc, #144]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a10:	4b20      	ldr	r3, [pc, #128]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a14:	4b1f      	ldr	r3, [pc, #124]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a16:	2180      	movs	r1, #128	@ 0x80
 8002a18:	0249      	lsls	r1, r1, #9
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a20:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a22:	4b1c      	ldr	r3, [pc, #112]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a24:	491e      	ldr	r1, [pc, #120]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8002a26:	400a      	ands	r2, r1
 8002a28:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a2c:	697a      	ldr	r2, [r7, #20]
 8002a2e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	2201      	movs	r2, #1
 8002a34:	4013      	ands	r3, r2
 8002a36:	d016      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a38:	f7fe f870 	bl	8000b1c <HAL_GetTick>
 8002a3c:	0003      	movs	r3, r0
 8002a3e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a40:	e00c      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a42:	f7fe f86b 	bl	8000b1c <HAL_GetTick>
 8002a46:	0002      	movs	r2, r0
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	4a15      	ldr	r2, [pc, #84]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d904      	bls.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002a52:	2313      	movs	r3, #19
 8002a54:	18fb      	adds	r3, r7, r3
 8002a56:	2203      	movs	r2, #3
 8002a58:	701a      	strb	r2, [r3, #0]
            break;
 8002a5a:	e004      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a60:	2202      	movs	r2, #2
 8002a62:	4013      	ands	r3, r2
 8002a64:	d0ed      	beq.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002a66:	2313      	movs	r3, #19
 8002a68:	18fb      	adds	r3, r7, r3
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10a      	bne.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a70:	4b08      	ldr	r3, [pc, #32]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a74:	4a09      	ldr	r2, [pc, #36]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002a76:	4013      	ands	r3, r2
 8002a78:	0019      	movs	r1, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a7e:	4b05      	ldr	r3, [pc, #20]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a80:	430a      	orrs	r2, r1
 8002a82:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a84:	e016      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002a86:	2312      	movs	r3, #18
 8002a88:	18fb      	adds	r3, r7, r3
 8002a8a:	2213      	movs	r2, #19
 8002a8c:	18ba      	adds	r2, r7, r2
 8002a8e:	7812      	ldrb	r2, [r2, #0]
 8002a90:	701a      	strb	r2, [r3, #0]
 8002a92:	e00f      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002a94:	40021000 	.word	0x40021000
 8002a98:	40007000 	.word	0x40007000
 8002a9c:	fffffcff 	.word	0xfffffcff
 8002aa0:	fffeffff 	.word	0xfffeffff
 8002aa4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002aa8:	2312      	movs	r3, #18
 8002aaa:	18fb      	adds	r3, r7, r3
 8002aac:	2213      	movs	r2, #19
 8002aae:	18ba      	adds	r2, r7, r2
 8002ab0:	7812      	ldrb	r2, [r2, #0]
 8002ab2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ab4:	2311      	movs	r3, #17
 8002ab6:	18fb      	adds	r3, r7, r3
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d105      	bne.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002abe:	4bb6      	ldr	r3, [pc, #728]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ac0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ac2:	4bb5      	ldr	r3, [pc, #724]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ac4:	49b5      	ldr	r1, [pc, #724]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8002ac6:	400a      	ands	r2, r1
 8002ac8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d009      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ad4:	4bb0      	ldr	r3, [pc, #704]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ad8:	2203      	movs	r2, #3
 8002ada:	4393      	bics	r3, r2
 8002adc:	0019      	movs	r1, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685a      	ldr	r2, [r3, #4]
 8002ae2:	4bad      	ldr	r3, [pc, #692]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2202      	movs	r2, #2
 8002aee:	4013      	ands	r3, r2
 8002af0:	d009      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002af2:	4ba9      	ldr	r3, [pc, #676]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002af6:	220c      	movs	r2, #12
 8002af8:	4393      	bics	r3, r2
 8002afa:	0019      	movs	r1, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	4ba5      	ldr	r3, [pc, #660]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b02:	430a      	orrs	r2, r1
 8002b04:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2204      	movs	r2, #4
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	d009      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b10:	4ba1      	ldr	r3, [pc, #644]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b14:	2230      	movs	r2, #48	@ 0x30
 8002b16:	4393      	bics	r3, r2
 8002b18:	0019      	movs	r1, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	68da      	ldr	r2, [r3, #12]
 8002b1e:	4b9e      	ldr	r3, [pc, #632]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b20:	430a      	orrs	r2, r1
 8002b22:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2210      	movs	r2, #16
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	d009      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b2e:	4b9a      	ldr	r3, [pc, #616]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b32:	4a9b      	ldr	r2, [pc, #620]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	0019      	movs	r1, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	691a      	ldr	r2, [r3, #16]
 8002b3c:	4b96      	ldr	r3, [pc, #600]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	2380      	movs	r3, #128	@ 0x80
 8002b48:	015b      	lsls	r3, r3, #5
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	d009      	beq.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8002b4e:	4b92      	ldr	r3, [pc, #584]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b52:	4a94      	ldr	r2, [pc, #592]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002b54:	4013      	ands	r3, r2
 8002b56:	0019      	movs	r1, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	695a      	ldr	r2, [r3, #20]
 8002b5c:	4b8e      	ldr	r3, [pc, #568]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	2380      	movs	r3, #128	@ 0x80
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	d009      	beq.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b6e:	4b8a      	ldr	r3, [pc, #552]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b72:	4a8d      	ldr	r2, [pc, #564]	@ (8002da8 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8002b74:	4013      	ands	r3, r2
 8002b76:	0019      	movs	r1, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b7c:	4b86      	ldr	r3, [pc, #536]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	2380      	movs	r3, #128	@ 0x80
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	d009      	beq.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002b8e:	4b82      	ldr	r3, [pc, #520]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b92:	4a86      	ldr	r2, [pc, #536]	@ (8002dac <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	0019      	movs	r1, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b9c:	4b7e      	ldr	r3, [pc, #504]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	4013      	ands	r3, r2
 8002baa:	d009      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bac:	4b7a      	ldr	r3, [pc, #488]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb0:	4a7f      	ldr	r2, [pc, #508]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	0019      	movs	r1, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	699a      	ldr	r2, [r3, #24]
 8002bba:	4b77      	ldr	r3, [pc, #476]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2240      	movs	r2, #64	@ 0x40
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	d009      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002bca:	4b73      	ldr	r3, [pc, #460]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bce:	4a79      	ldr	r2, [pc, #484]	@ (8002db4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	0019      	movs	r1, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69da      	ldr	r2, [r3, #28]
 8002bd8:	4b6f      	ldr	r3, [pc, #444]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	2380      	movs	r3, #128	@ 0x80
 8002be4:	01db      	lsls	r3, r3, #7
 8002be6:	4013      	ands	r3, r2
 8002be8:	d015      	beq.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bea:	4b6b      	ldr	r3, [pc, #428]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	0899      	lsrs	r1, r3, #2
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bf6:	4b68      	ldr	r3, [pc, #416]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c00:	2380      	movs	r3, #128	@ 0x80
 8002c02:	05db      	lsls	r3, r3, #23
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d106      	bne.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002c08:	4b63      	ldr	r3, [pc, #396]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	4b62      	ldr	r3, [pc, #392]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c0e:	2180      	movs	r1, #128	@ 0x80
 8002c10:	0249      	lsls	r1, r1, #9
 8002c12:	430a      	orrs	r2, r1
 8002c14:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	2380      	movs	r3, #128	@ 0x80
 8002c1c:	031b      	lsls	r3, r3, #12
 8002c1e:	4013      	ands	r3, r2
 8002c20:	d009      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002c22:	4b5d      	ldr	r3, [pc, #372]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c26:	2240      	movs	r2, #64	@ 0x40
 8002c28:	4393      	bics	r3, r2
 8002c2a:	0019      	movs	r1, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c30:	4b59      	ldr	r3, [pc, #356]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c32:	430a      	orrs	r2, r1
 8002c34:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	2380      	movs	r3, #128	@ 0x80
 8002c3c:	039b      	lsls	r3, r3, #14
 8002c3e:	4013      	ands	r3, r2
 8002c40:	d016      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002c42:	4b55      	ldr	r3, [pc, #340]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c46:	4a5c      	ldr	r2, [pc, #368]	@ (8002db8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002c48:	4013      	ands	r3, r2
 8002c4a:	0019      	movs	r1, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c50:	4b51      	ldr	r3, [pc, #324]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c52:	430a      	orrs	r2, r1
 8002c54:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c5a:	2380      	movs	r3, #128	@ 0x80
 8002c5c:	03db      	lsls	r3, r3, #15
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d106      	bne.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002c62:	4b4d      	ldr	r3, [pc, #308]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	4b4c      	ldr	r3, [pc, #304]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c68:	2180      	movs	r1, #128	@ 0x80
 8002c6a:	0449      	lsls	r1, r1, #17
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	2380      	movs	r3, #128	@ 0x80
 8002c76:	03db      	lsls	r3, r3, #15
 8002c78:	4013      	ands	r3, r2
 8002c7a:	d016      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002c7c:	4b46      	ldr	r3, [pc, #280]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c80:	4a4e      	ldr	r2, [pc, #312]	@ (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8002c82:	4013      	ands	r3, r2
 8002c84:	0019      	movs	r1, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c8a:	4b43      	ldr	r3, [pc, #268]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c94:	2380      	movs	r3, #128	@ 0x80
 8002c96:	045b      	lsls	r3, r3, #17
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d106      	bne.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002c9c:	4b3e      	ldr	r3, [pc, #248]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c9e:	68da      	ldr	r2, [r3, #12]
 8002ca0:	4b3d      	ldr	r3, [pc, #244]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ca2:	2180      	movs	r1, #128	@ 0x80
 8002ca4:	0449      	lsls	r1, r1, #17
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	2380      	movs	r3, #128	@ 0x80
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	d014      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002cb6:	4b38      	ldr	r3, [pc, #224]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cba:	2203      	movs	r2, #3
 8002cbc:	4393      	bics	r3, r2
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a1a      	ldr	r2, [r3, #32]
 8002cc4:	4b34      	ldr	r3, [pc, #208]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d106      	bne.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002cd2:	4b31      	ldr	r3, [pc, #196]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cd4:	68da      	ldr	r2, [r3, #12]
 8002cd6:	4b30      	ldr	r3, [pc, #192]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cd8:	2180      	movs	r1, #128	@ 0x80
 8002cda:	0249      	lsls	r1, r1, #9
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	2380      	movs	r3, #128	@ 0x80
 8002ce6:	019b      	lsls	r3, r3, #6
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d014      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8002cec:	4b2a      	ldr	r3, [pc, #168]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf0:	220c      	movs	r2, #12
 8002cf2:	4393      	bics	r3, r2
 8002cf4:	0019      	movs	r1, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cfa:	4b27      	ldr	r3, [pc, #156]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d04:	2b04      	cmp	r3, #4
 8002d06:	d106      	bne.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002d08:	4b23      	ldr	r3, [pc, #140]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d0a:	68da      	ldr	r2, [r3, #12]
 8002d0c:	4b22      	ldr	r3, [pc, #136]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d0e:	2180      	movs	r1, #128	@ 0x80
 8002d10:	0249      	lsls	r1, r1, #9
 8002d12:	430a      	orrs	r2, r1
 8002d14:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	2380      	movs	r3, #128	@ 0x80
 8002d1c:	045b      	lsls	r3, r3, #17
 8002d1e:	4013      	ands	r3, r2
 8002d20:	d016      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d22:	4b1d      	ldr	r3, [pc, #116]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d26:	4a22      	ldr	r2, [pc, #136]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8002d28:	4013      	ands	r3, r2
 8002d2a:	0019      	movs	r1, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d30:	4b19      	ldr	r3, [pc, #100]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d32:	430a      	orrs	r2, r1
 8002d34:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d3a:	2380      	movs	r3, #128	@ 0x80
 8002d3c:	019b      	lsls	r3, r3, #6
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d106      	bne.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002d42:	4b15      	ldr	r3, [pc, #84]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d44:	68da      	ldr	r2, [r3, #12]
 8002d46:	4b14      	ldr	r3, [pc, #80]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d48:	2180      	movs	r1, #128	@ 0x80
 8002d4a:	0449      	lsls	r1, r1, #17
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	2380      	movs	r3, #128	@ 0x80
 8002d56:	049b      	lsls	r3, r3, #18
 8002d58:	4013      	ands	r3, r2
 8002d5a:	d016      	beq.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d60:	4a10      	ldr	r2, [pc, #64]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002d62:	4013      	ands	r3, r2
 8002d64:	0019      	movs	r1, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002d74:	2380      	movs	r3, #128	@ 0x80
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d106      	bne.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002d7c:	4b06      	ldr	r3, [pc, #24]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d7e:	68da      	ldr	r2, [r3, #12]
 8002d80:	4b05      	ldr	r3, [pc, #20]	@ (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d82:	2180      	movs	r1, #128	@ 0x80
 8002d84:	0449      	lsls	r1, r1, #17
 8002d86:	430a      	orrs	r2, r1
 8002d88:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002d8a:	2312      	movs	r3, #18
 8002d8c:	18fb      	adds	r3, r7, r3
 8002d8e:	781b      	ldrb	r3, [r3, #0]
}
 8002d90:	0018      	movs	r0, r3
 8002d92:	46bd      	mov	sp, r7
 8002d94:	b006      	add	sp, #24
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	efffffff 	.word	0xefffffff
 8002da0:	fffff3ff 	.word	0xfffff3ff
 8002da4:	fffffcff 	.word	0xfffffcff
 8002da8:	fff3ffff 	.word	0xfff3ffff
 8002dac:	ffcfffff 	.word	0xffcfffff
 8002db0:	ffffcfff 	.word	0xffffcfff
 8002db4:	ffff3fff 	.word	0xffff3fff
 8002db8:	ffbfffff 	.word	0xffbfffff
 8002dbc:	feffffff 	.word	0xfeffffff

08002dc0 <__NVIC_SetPriority>:
{
 8002dc0:	b590      	push	{r4, r7, lr}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	0002      	movs	r2, r0
 8002dc8:	6039      	str	r1, [r7, #0]
 8002dca:	1dfb      	adds	r3, r7, #7
 8002dcc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002dce:	1dfb      	adds	r3, r7, #7
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	2b7f      	cmp	r3, #127	@ 0x7f
 8002dd4:	d828      	bhi.n	8002e28 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002dd6:	4a2f      	ldr	r2, [pc, #188]	@ (8002e94 <__NVIC_SetPriority+0xd4>)
 8002dd8:	1dfb      	adds	r3, r7, #7
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	b25b      	sxtb	r3, r3
 8002dde:	089b      	lsrs	r3, r3, #2
 8002de0:	33c0      	adds	r3, #192	@ 0xc0
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	589b      	ldr	r3, [r3, r2]
 8002de6:	1dfa      	adds	r2, r7, #7
 8002de8:	7812      	ldrb	r2, [r2, #0]
 8002dea:	0011      	movs	r1, r2
 8002dec:	2203      	movs	r2, #3
 8002dee:	400a      	ands	r2, r1
 8002df0:	00d2      	lsls	r2, r2, #3
 8002df2:	21ff      	movs	r1, #255	@ 0xff
 8002df4:	4091      	lsls	r1, r2
 8002df6:	000a      	movs	r2, r1
 8002df8:	43d2      	mvns	r2, r2
 8002dfa:	401a      	ands	r2, r3
 8002dfc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	019b      	lsls	r3, r3, #6
 8002e02:	22ff      	movs	r2, #255	@ 0xff
 8002e04:	401a      	ands	r2, r3
 8002e06:	1dfb      	adds	r3, r7, #7
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	4003      	ands	r3, r0
 8002e10:	00db      	lsls	r3, r3, #3
 8002e12:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e14:	481f      	ldr	r0, [pc, #124]	@ (8002e94 <__NVIC_SetPriority+0xd4>)
 8002e16:	1dfb      	adds	r3, r7, #7
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	b25b      	sxtb	r3, r3
 8002e1c:	089b      	lsrs	r3, r3, #2
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	33c0      	adds	r3, #192	@ 0xc0
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	501a      	str	r2, [r3, r0]
}
 8002e26:	e031      	b.n	8002e8c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e28:	4a1b      	ldr	r2, [pc, #108]	@ (8002e98 <__NVIC_SetPriority+0xd8>)
 8002e2a:	1dfb      	adds	r3, r7, #7
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	0019      	movs	r1, r3
 8002e30:	230f      	movs	r3, #15
 8002e32:	400b      	ands	r3, r1
 8002e34:	3b08      	subs	r3, #8
 8002e36:	089b      	lsrs	r3, r3, #2
 8002e38:	3306      	adds	r3, #6
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	18d3      	adds	r3, r2, r3
 8002e3e:	3304      	adds	r3, #4
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	1dfa      	adds	r2, r7, #7
 8002e44:	7812      	ldrb	r2, [r2, #0]
 8002e46:	0011      	movs	r1, r2
 8002e48:	2203      	movs	r2, #3
 8002e4a:	400a      	ands	r2, r1
 8002e4c:	00d2      	lsls	r2, r2, #3
 8002e4e:	21ff      	movs	r1, #255	@ 0xff
 8002e50:	4091      	lsls	r1, r2
 8002e52:	000a      	movs	r2, r1
 8002e54:	43d2      	mvns	r2, r2
 8002e56:	401a      	ands	r2, r3
 8002e58:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	019b      	lsls	r3, r3, #6
 8002e5e:	22ff      	movs	r2, #255	@ 0xff
 8002e60:	401a      	ands	r2, r3
 8002e62:	1dfb      	adds	r3, r7, #7
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	0018      	movs	r0, r3
 8002e68:	2303      	movs	r3, #3
 8002e6a:	4003      	ands	r3, r0
 8002e6c:	00db      	lsls	r3, r3, #3
 8002e6e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e70:	4809      	ldr	r0, [pc, #36]	@ (8002e98 <__NVIC_SetPriority+0xd8>)
 8002e72:	1dfb      	adds	r3, r7, #7
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	001c      	movs	r4, r3
 8002e78:	230f      	movs	r3, #15
 8002e7a:	4023      	ands	r3, r4
 8002e7c:	3b08      	subs	r3, #8
 8002e7e:	089b      	lsrs	r3, r3, #2
 8002e80:	430a      	orrs	r2, r1
 8002e82:	3306      	adds	r3, #6
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	18c3      	adds	r3, r0, r3
 8002e88:	3304      	adds	r3, #4
 8002e8a:	601a      	str	r2, [r3, #0]
}
 8002e8c:	46c0      	nop			@ (mov r8, r8)
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	b003      	add	sp, #12
 8002e92:	bd90      	pop	{r4, r7, pc}
 8002e94:	e000e100 	.word	0xe000e100
 8002e98:	e000ed00 	.word	0xe000ed00

08002e9c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002ea0:	2305      	movs	r3, #5
 8002ea2:	425b      	negs	r3, r3
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f7ff ff8a 	bl	8002dc0 <__NVIC_SetPriority>
#endif
}
 8002eac:	46c0      	nop			@ (mov r8, r8)
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
	...

08002eb4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002eba:	f3ef 8305 	mrs	r3, IPSR
 8002ebe:	603b      	str	r3, [r7, #0]
  return(result);
 8002ec0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d003      	beq.n	8002ece <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002ec6:	2306      	movs	r3, #6
 8002ec8:	425b      	negs	r3, r3
 8002eca:	607b      	str	r3, [r7, #4]
 8002ecc:	e00c      	b.n	8002ee8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002ece:	4b09      	ldr	r3, [pc, #36]	@ (8002ef4 <osKernelInitialize+0x40>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d105      	bne.n	8002ee2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002ed6:	4b07      	ldr	r3, [pc, #28]	@ (8002ef4 <osKernelInitialize+0x40>)
 8002ed8:	2201      	movs	r2, #1
 8002eda:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002edc:	2300      	movs	r3, #0
 8002ede:	607b      	str	r3, [r7, #4]
 8002ee0:	e002      	b.n	8002ee8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	425b      	negs	r3, r3
 8002ee6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002ee8:	687b      	ldr	r3, [r7, #4]
}
 8002eea:	0018      	movs	r0, r3
 8002eec:	46bd      	mov	sp, r7
 8002eee:	b002      	add	sp, #8
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	46c0      	nop			@ (mov r8, r8)
 8002ef4:	20000150 	.word	0x20000150

08002ef8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002efe:	f3ef 8305 	mrs	r3, IPSR
 8002f02:	603b      	str	r3, [r7, #0]
  return(result);
 8002f04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d003      	beq.n	8002f12 <osKernelStart+0x1a>
    stat = osErrorISR;
 8002f0a:	2306      	movs	r3, #6
 8002f0c:	425b      	negs	r3, r3
 8002f0e:	607b      	str	r3, [r7, #4]
 8002f10:	e010      	b.n	8002f34 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002f12:	4b0b      	ldr	r3, [pc, #44]	@ (8002f40 <osKernelStart+0x48>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d109      	bne.n	8002f2e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002f1a:	f7ff ffbf 	bl	8002e9c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002f1e:	4b08      	ldr	r3, [pc, #32]	@ (8002f40 <osKernelStart+0x48>)
 8002f20:	2202      	movs	r2, #2
 8002f22:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002f24:	f000 ff80 	bl	8003e28 <vTaskStartScheduler>
      stat = osOK;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	607b      	str	r3, [r7, #4]
 8002f2c:	e002      	b.n	8002f34 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	425b      	negs	r3, r3
 8002f32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002f34:	687b      	ldr	r3, [r7, #4]
}
 8002f36:	0018      	movs	r0, r3
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	b002      	add	sp, #8
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	46c0      	nop			@ (mov r8, r8)
 8002f40:	20000150 	.word	0x20000150

08002f44 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002f44:	b5b0      	push	{r4, r5, r7, lr}
 8002f46:	b08e      	sub	sp, #56	@ 0x38
 8002f48:	af04      	add	r7, sp, #16
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002f50:	2300      	movs	r3, #0
 8002f52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002f54:	f3ef 8305 	mrs	r3, IPSR
 8002f58:	617b      	str	r3, [r7, #20]
  return(result);
 8002f5a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d000      	beq.n	8002f62 <osThreadNew+0x1e>
 8002f60:	e081      	b.n	8003066 <osThreadNew+0x122>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d100      	bne.n	8002f6a <osThreadNew+0x26>
 8002f68:	e07d      	b.n	8003066 <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 8002f6a:	2380      	movs	r3, #128	@ 0x80
 8002f6c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002f6e:	2318      	movs	r3, #24
 8002f70:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002f72:	2300      	movs	r3, #0
 8002f74:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002f76:	2301      	movs	r3, #1
 8002f78:	425b      	negs	r3, r3
 8002f7a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d044      	beq.n	800300c <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d002      	beq.n	8002f90 <osThreadNew+0x4c>
        name = attr->name;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d002      	beq.n	8002f9e <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d007      	beq.n	8002fb4 <osThreadNew+0x70>
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	2b38      	cmp	r3, #56	@ 0x38
 8002fa8:	d804      	bhi.n	8002fb4 <osThreadNew+0x70>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	d001      	beq.n	8002fb8 <osThreadNew+0x74>
        return (NULL);
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	e057      	b.n	8003068 <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d003      	beq.n	8002fc8 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	695b      	ldr	r3, [r3, #20]
 8002fc4:	089b      	lsrs	r3, r3, #2
 8002fc6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d00e      	beq.n	8002fee <osThreadNew+0xaa>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	2b5b      	cmp	r3, #91	@ 0x5b
 8002fd6:	d90a      	bls.n	8002fee <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d006      	beq.n	8002fee <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <osThreadNew+0xaa>
        mem = 1;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	61bb      	str	r3, [r7, #24]
 8002fec:	e010      	b.n	8003010 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d10c      	bne.n	8003010 <osThreadNew+0xcc>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d108      	bne.n	8003010 <osThreadNew+0xcc>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d104      	bne.n	8003010 <osThreadNew+0xcc>
          mem = 0;
 8003006:	2300      	movs	r3, #0
 8003008:	61bb      	str	r3, [r7, #24]
 800300a:	e001      	b.n	8003010 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800300c:	2300      	movs	r3, #0
 800300e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d112      	bne.n	800303c <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800301e:	68bd      	ldr	r5, [r7, #8]
 8003020:	6a3c      	ldr	r4, [r7, #32]
 8003022:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003024:	68f8      	ldr	r0, [r7, #12]
 8003026:	9302      	str	r3, [sp, #8]
 8003028:	9201      	str	r2, [sp, #4]
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	002b      	movs	r3, r5
 8003030:	0022      	movs	r2, r4
 8003032:	f000 fd4e 	bl	8003ad2 <xTaskCreateStatic>
 8003036:	0003      	movs	r3, r0
 8003038:	613b      	str	r3, [r7, #16]
 800303a:	e014      	b.n	8003066 <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d111      	bne.n	8003066 <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003042:	6a3b      	ldr	r3, [r7, #32]
 8003044:	b29a      	uxth	r2, r3
 8003046:	68bc      	ldr	r4, [r7, #8]
 8003048:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800304a:	68f8      	ldr	r0, [r7, #12]
 800304c:	2310      	movs	r3, #16
 800304e:	18fb      	adds	r3, r7, r3
 8003050:	9301      	str	r3, [sp, #4]
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	0023      	movs	r3, r4
 8003058:	f000 fd82 	bl	8003b60 <xTaskCreate>
 800305c:	0003      	movs	r3, r0
 800305e:	2b01      	cmp	r3, #1
 8003060:	d001      	beq.n	8003066 <osThreadNew+0x122>
            hTask = NULL;
 8003062:	2300      	movs	r3, #0
 8003064:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003066:	693b      	ldr	r3, [r7, #16]
}
 8003068:	0018      	movs	r0, r3
 800306a:	46bd      	mov	sp, r7
 800306c:	b00a      	add	sp, #40	@ 0x28
 800306e:	bdb0      	pop	{r4, r5, r7, pc}

08003070 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003078:	f3ef 8305 	mrs	r3, IPSR
 800307c:	60bb      	str	r3, [r7, #8]
  return(result);
 800307e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003080:	2b00      	cmp	r3, #0
 8003082:	d003      	beq.n	800308c <osDelay+0x1c>
    stat = osErrorISR;
 8003084:	2306      	movs	r3, #6
 8003086:	425b      	negs	r3, r3
 8003088:	60fb      	str	r3, [r7, #12]
 800308a:	e008      	b.n	800309e <osDelay+0x2e>
  }
  else {
    stat = osOK;
 800308c:	2300      	movs	r3, #0
 800308e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <osDelay+0x2e>
      vTaskDelay(ticks);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	0018      	movs	r0, r3
 800309a:	f000 fe9f 	bl	8003ddc <vTaskDelay>
    }
  }

  return (stat);
 800309e:	68fb      	ldr	r3, [r7, #12]
}
 80030a0:	0018      	movs	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	b004      	add	sp, #16
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	4a06      	ldr	r2, [pc, #24]	@ (80030d0 <vApplicationGetIdleTaskMemory+0x28>)
 80030b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	4a05      	ldr	r2, [pc, #20]	@ (80030d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80030be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2280      	movs	r2, #128	@ 0x80
 80030c4:	601a      	str	r2, [r3, #0]
}
 80030c6:	46c0      	nop			@ (mov r8, r8)
 80030c8:	46bd      	mov	sp, r7
 80030ca:	b004      	add	sp, #16
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	46c0      	nop			@ (mov r8, r8)
 80030d0:	20000154 	.word	0x20000154
 80030d4:	200001b0 	.word	0x200001b0

080030d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4a06      	ldr	r2, [pc, #24]	@ (8003100 <vApplicationGetTimerTaskMemory+0x28>)
 80030e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	4a05      	ldr	r2, [pc, #20]	@ (8003104 <vApplicationGetTimerTaskMemory+0x2c>)
 80030ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2280      	movs	r2, #128	@ 0x80
 80030f4:	0052      	lsls	r2, r2, #1
 80030f6:	601a      	str	r2, [r3, #0]
}
 80030f8:	46c0      	nop			@ (mov r8, r8)
 80030fa:	46bd      	mov	sp, r7
 80030fc:	b004      	add	sp, #16
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	200003b0 	.word	0x200003b0
 8003104:	2000040c 	.word	0x2000040c

08003108 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	3308      	adds	r3, #8
 8003114:	001a      	movs	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	4252      	negs	r2, r2
 8003120:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	3308      	adds	r3, #8
 8003126:	001a      	movs	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	3308      	adds	r3, #8
 8003130:	001a      	movs	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800313c:	46c0      	nop			@ (mov r8, r8)
 800313e:	46bd      	mov	sp, r7
 8003140:	b002      	add	sp, #8
 8003142:	bd80      	pop	{r7, pc}

08003144 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003152:	46c0      	nop			@ (mov r8, r8)
 8003154:	46bd      	mov	sp, r7
 8003156:	b002      	add	sp, #8
 8003158:	bd80      	pop	{r7, pc}

0800315a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b084      	sub	sp, #16
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
 8003162:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	683a      	ldr	r2, [r7, #0]
 800317e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	683a      	ldr	r2, [r7, #0]
 8003184:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	1c5a      	adds	r2, r3, #1
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	601a      	str	r2, [r3, #0]
}
 8003196:	46c0      	nop			@ (mov r8, r8)
 8003198:	46bd      	mov	sp, r7
 800319a:	b004      	add	sp, #16
 800319c:	bd80      	pop	{r7, pc}

0800319e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b084      	sub	sp, #16
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
 80031a6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	3301      	adds	r3, #1
 80031b2:	d103      	bne.n	80031bc <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	60fb      	str	r3, [r7, #12]
 80031ba:	e00c      	b.n	80031d6 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3308      	adds	r3, #8
 80031c0:	60fb      	str	r3, [r7, #12]
 80031c2:	e002      	b.n	80031ca <vListInsert+0x2c>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	68ba      	ldr	r2, [r7, #8]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d2f6      	bcs.n	80031c4 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	685a      	ldr	r2, [r3, #4]
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	683a      	ldr	r2, [r7, #0]
 80031e4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	1c5a      	adds	r2, r3, #1
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	601a      	str	r2, [r3, #0]
}
 8003202:	46c0      	nop			@ (mov r8, r8)
 8003204:	46bd      	mov	sp, r7
 8003206:	b004      	add	sp, #16
 8003208:	bd80      	pop	{r7, pc}

0800320a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800320a:	b580      	push	{r7, lr}
 800320c:	b084      	sub	sp, #16
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	6892      	ldr	r2, [r2, #8]
 8003220:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6852      	ldr	r2, [r2, #4]
 800322a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	429a      	cmp	r2, r3
 8003234:	d103      	bne.n	800323e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	689a      	ldr	r2, [r3, #8]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	1e5a      	subs	r2, r3, #1
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
}
 8003252:	0018      	movs	r0, r3
 8003254:	46bd      	mov	sp, r7
 8003256:	b004      	add	sp, #16
 8003258:	bd80      	pop	{r7, pc}

0800325a <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b084      	sub	sp, #16
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
 8003262:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d102      	bne.n	8003274 <xQueueGenericReset+0x1a>
 800326e:	b672      	cpsid	i
 8003270:	46c0      	nop			@ (mov r8, r8)
 8003272:	e7fd      	b.n	8003270 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8003274:	f001 fe3c 	bl	8004ef0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003284:	434b      	muls	r3, r1
 8003286:	18d2      	adds	r2, r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a2:	1e59      	subs	r1, r3, #1
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a8:	434b      	muls	r3, r1
 80032aa:	18d2      	adds	r2, r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2244      	movs	r2, #68	@ 0x44
 80032b4:	21ff      	movs	r1, #255	@ 0xff
 80032b6:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2245      	movs	r2, #69	@ 0x45
 80032bc:	21ff      	movs	r1, #255	@ 0xff
 80032be:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10d      	bne.n	80032e2 <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d013      	beq.n	80032f6 <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	3310      	adds	r3, #16
 80032d2:	0018      	movs	r0, r3
 80032d4:	f000 ffee 	bl	80042b4 <xTaskRemoveFromEventList>
 80032d8:	1e03      	subs	r3, r0, #0
 80032da:	d00c      	beq.n	80032f6 <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80032dc:	f001 fdf8 	bl	8004ed0 <vPortYield>
 80032e0:	e009      	b.n	80032f6 <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	3310      	adds	r3, #16
 80032e6:	0018      	movs	r0, r3
 80032e8:	f7ff ff0e 	bl	8003108 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	3324      	adds	r3, #36	@ 0x24
 80032f0:	0018      	movs	r0, r3
 80032f2:	f7ff ff09 	bl	8003108 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80032f6:	f001 fe0d 	bl	8004f14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80032fa:	2301      	movs	r3, #1
}
 80032fc:	0018      	movs	r0, r3
 80032fe:	46bd      	mov	sp, r7
 8003300:	b004      	add	sp, #16
 8003302:	bd80      	pop	{r7, pc}

08003304 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003304:	b590      	push	{r4, r7, lr}
 8003306:	b089      	sub	sp, #36	@ 0x24
 8003308:	af02      	add	r7, sp, #8
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
 8003310:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d102      	bne.n	800331e <xQueueGenericCreateStatic+0x1a>
 8003318:	b672      	cpsid	i
 800331a:	46c0      	nop			@ (mov r8, r8)
 800331c:	e7fd      	b.n	800331a <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d102      	bne.n	800332a <xQueueGenericCreateStatic+0x26>
 8003324:	b672      	cpsid	i
 8003326:	46c0      	nop			@ (mov r8, r8)
 8003328:	e7fd      	b.n	8003326 <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d002      	beq.n	8003336 <xQueueGenericCreateStatic+0x32>
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <xQueueGenericCreateStatic+0x36>
 8003336:	2301      	movs	r3, #1
 8003338:	e000      	b.n	800333c <xQueueGenericCreateStatic+0x38>
 800333a:	2300      	movs	r3, #0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d102      	bne.n	8003346 <xQueueGenericCreateStatic+0x42>
 8003340:	b672      	cpsid	i
 8003342:	46c0      	nop			@ (mov r8, r8)
 8003344:	e7fd      	b.n	8003342 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d102      	bne.n	8003352 <xQueueGenericCreateStatic+0x4e>
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <xQueueGenericCreateStatic+0x52>
 8003352:	2301      	movs	r3, #1
 8003354:	e000      	b.n	8003358 <xQueueGenericCreateStatic+0x54>
 8003356:	2300      	movs	r3, #0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d102      	bne.n	8003362 <xQueueGenericCreateStatic+0x5e>
 800335c:	b672      	cpsid	i
 800335e:	46c0      	nop			@ (mov r8, r8)
 8003360:	e7fd      	b.n	800335e <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003362:	2350      	movs	r3, #80	@ 0x50
 8003364:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	2b50      	cmp	r3, #80	@ 0x50
 800336a:	d002      	beq.n	8003372 <xQueueGenericCreateStatic+0x6e>
 800336c:	b672      	cpsid	i
 800336e:	46c0      	nop			@ (mov r8, r8)
 8003370:	e7fd      	b.n	800336e <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003372:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00e      	beq.n	800339c <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	2246      	movs	r2, #70	@ 0x46
 8003382:	2101      	movs	r1, #1
 8003384:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003386:	2328      	movs	r3, #40	@ 0x28
 8003388:	18fb      	adds	r3, r7, r3
 800338a:	781c      	ldrb	r4, [r3, #0]
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	68b9      	ldr	r1, [r7, #8]
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	0023      	movs	r3, r4
 8003398:	f000 f805 	bl	80033a6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800339c:	697b      	ldr	r3, [r7, #20]
	}
 800339e:	0018      	movs	r0, r3
 80033a0:	46bd      	mov	sp, r7
 80033a2:	b007      	add	sp, #28
 80033a4:	bd90      	pop	{r4, r7, pc}

080033a6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b084      	sub	sp, #16
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	60b9      	str	r1, [r7, #8]
 80033b0:	607a      	str	r2, [r7, #4]
 80033b2:	001a      	movs	r2, r3
 80033b4:	1cfb      	adds	r3, r7, #3
 80033b6:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d103      	bne.n	80033c6 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	69ba      	ldr	r2, [r7, #24]
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	e002      	b.n	80033cc <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	2101      	movs	r1, #1
 80033dc:	0018      	movs	r0, r3
 80033de:	f7ff ff3c 	bl	800325a <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	1cfa      	adds	r2, r7, #3
 80033e6:	214c      	movs	r1, #76	@ 0x4c
 80033e8:	7812      	ldrb	r2, [r2, #0]
 80033ea:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80033ec:	46c0      	nop			@ (mov r8, r8)
 80033ee:	46bd      	mov	sp, r7
 80033f0:	b004      	add	sp, #16
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b08a      	sub	sp, #40	@ 0x28
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
 8003400:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003402:	2300      	movs	r3, #0
 8003404:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d102      	bne.n	8003416 <xQueueGenericSend+0x22>
 8003410:	b672      	cpsid	i
 8003412:	46c0      	nop			@ (mov r8, r8)
 8003414:	e7fd      	b.n	8003412 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d103      	bne.n	8003424 <xQueueGenericSend+0x30>
 800341c:	6a3b      	ldr	r3, [r7, #32]
 800341e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <xQueueGenericSend+0x34>
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <xQueueGenericSend+0x36>
 8003428:	2300      	movs	r3, #0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d102      	bne.n	8003434 <xQueueGenericSend+0x40>
 800342e:	b672      	cpsid	i
 8003430:	46c0      	nop			@ (mov r8, r8)
 8003432:	e7fd      	b.n	8003430 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	2b02      	cmp	r3, #2
 8003438:	d103      	bne.n	8003442 <xQueueGenericSend+0x4e>
 800343a:	6a3b      	ldr	r3, [r7, #32]
 800343c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800343e:	2b01      	cmp	r3, #1
 8003440:	d101      	bne.n	8003446 <xQueueGenericSend+0x52>
 8003442:	2301      	movs	r3, #1
 8003444:	e000      	b.n	8003448 <xQueueGenericSend+0x54>
 8003446:	2300      	movs	r3, #0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d102      	bne.n	8003452 <xQueueGenericSend+0x5e>
 800344c:	b672      	cpsid	i
 800344e:	46c0      	nop			@ (mov r8, r8)
 8003450:	e7fd      	b.n	800344e <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003452:	f001 f8c7 	bl	80045e4 <xTaskGetSchedulerState>
 8003456:	1e03      	subs	r3, r0, #0
 8003458:	d102      	bne.n	8003460 <xQueueGenericSend+0x6c>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d101      	bne.n	8003464 <xQueueGenericSend+0x70>
 8003460:	2301      	movs	r3, #1
 8003462:	e000      	b.n	8003466 <xQueueGenericSend+0x72>
 8003464:	2300      	movs	r3, #0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d102      	bne.n	8003470 <xQueueGenericSend+0x7c>
 800346a:	b672      	cpsid	i
 800346c:	46c0      	nop			@ (mov r8, r8)
 800346e:	e7fd      	b.n	800346c <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003470:	f001 fd3e 	bl	8004ef0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003474:	6a3b      	ldr	r3, [r7, #32]
 8003476:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003478:	6a3b      	ldr	r3, [r7, #32]
 800347a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800347c:	429a      	cmp	r2, r3
 800347e:	d302      	bcc.n	8003486 <xQueueGenericSend+0x92>
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	2b02      	cmp	r3, #2
 8003484:	d11e      	bne.n	80034c4 <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003486:	683a      	ldr	r2, [r7, #0]
 8003488:	68b9      	ldr	r1, [r7, #8]
 800348a:	6a3b      	ldr	r3, [r7, #32]
 800348c:	0018      	movs	r0, r3
 800348e:	f000 f9a8 	bl	80037e2 <prvCopyDataToQueue>
 8003492:	0003      	movs	r3, r0
 8003494:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003496:	6a3b      	ldr	r3, [r7, #32]
 8003498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349a:	2b00      	cmp	r3, #0
 800349c:	d009      	beq.n	80034b2 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800349e:	6a3b      	ldr	r3, [r7, #32]
 80034a0:	3324      	adds	r3, #36	@ 0x24
 80034a2:	0018      	movs	r0, r3
 80034a4:	f000 ff06 	bl	80042b4 <xTaskRemoveFromEventList>
 80034a8:	1e03      	subs	r3, r0, #0
 80034aa:	d007      	beq.n	80034bc <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80034ac:	f001 fd10 	bl	8004ed0 <vPortYield>
 80034b0:	e004      	b.n	80034bc <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80034b8:	f001 fd0a 	bl	8004ed0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80034bc:	f001 fd2a 	bl	8004f14 <vPortExitCritical>
				return pdPASS;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e05b      	b.n	800357c <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d103      	bne.n	80034d2 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80034ca:	f001 fd23 	bl	8004f14 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80034ce:	2300      	movs	r3, #0
 80034d0:	e054      	b.n	800357c <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 80034d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d106      	bne.n	80034e6 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80034d8:	2314      	movs	r3, #20
 80034da:	18fb      	adds	r3, r7, r3
 80034dc:	0018      	movs	r0, r3
 80034de:	f000 ff47 	bl	8004370 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80034e2:	2301      	movs	r3, #1
 80034e4:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80034e6:	f001 fd15 	bl	8004f14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80034ea:	f000 fcf3 	bl	8003ed4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80034ee:	f001 fcff 	bl	8004ef0 <vPortEnterCritical>
 80034f2:	6a3b      	ldr	r3, [r7, #32]
 80034f4:	2244      	movs	r2, #68	@ 0x44
 80034f6:	5c9b      	ldrb	r3, [r3, r2]
 80034f8:	b25b      	sxtb	r3, r3
 80034fa:	3301      	adds	r3, #1
 80034fc:	d103      	bne.n	8003506 <xQueueGenericSend+0x112>
 80034fe:	6a3b      	ldr	r3, [r7, #32]
 8003500:	2244      	movs	r2, #68	@ 0x44
 8003502:	2100      	movs	r1, #0
 8003504:	5499      	strb	r1, [r3, r2]
 8003506:	6a3b      	ldr	r3, [r7, #32]
 8003508:	2245      	movs	r2, #69	@ 0x45
 800350a:	5c9b      	ldrb	r3, [r3, r2]
 800350c:	b25b      	sxtb	r3, r3
 800350e:	3301      	adds	r3, #1
 8003510:	d103      	bne.n	800351a <xQueueGenericSend+0x126>
 8003512:	6a3b      	ldr	r3, [r7, #32]
 8003514:	2245      	movs	r2, #69	@ 0x45
 8003516:	2100      	movs	r1, #0
 8003518:	5499      	strb	r1, [r3, r2]
 800351a:	f001 fcfb 	bl	8004f14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800351e:	1d3a      	adds	r2, r7, #4
 8003520:	2314      	movs	r3, #20
 8003522:	18fb      	adds	r3, r7, r3
 8003524:	0011      	movs	r1, r2
 8003526:	0018      	movs	r0, r3
 8003528:	f000 ff36 	bl	8004398 <xTaskCheckForTimeOut>
 800352c:	1e03      	subs	r3, r0, #0
 800352e:	d11e      	bne.n	800356e <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003530:	6a3b      	ldr	r3, [r7, #32]
 8003532:	0018      	movs	r0, r3
 8003534:	f000 fa5a 	bl	80039ec <prvIsQueueFull>
 8003538:	1e03      	subs	r3, r0, #0
 800353a:	d011      	beq.n	8003560 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800353c:	6a3b      	ldr	r3, [r7, #32]
 800353e:	3310      	adds	r3, #16
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	0011      	movs	r1, r2
 8003544:	0018      	movs	r0, r3
 8003546:	f000 fe6d 	bl	8004224 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800354a:	6a3b      	ldr	r3, [r7, #32]
 800354c:	0018      	movs	r0, r3
 800354e:	f000 f9d9 	bl	8003904 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003552:	f000 fccb 	bl	8003eec <xTaskResumeAll>
 8003556:	1e03      	subs	r3, r0, #0
 8003558:	d18a      	bne.n	8003470 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 800355a:	f001 fcb9 	bl	8004ed0 <vPortYield>
 800355e:	e787      	b.n	8003470 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003560:	6a3b      	ldr	r3, [r7, #32]
 8003562:	0018      	movs	r0, r3
 8003564:	f000 f9ce 	bl	8003904 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003568:	f000 fcc0 	bl	8003eec <xTaskResumeAll>
 800356c:	e780      	b.n	8003470 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800356e:	6a3b      	ldr	r3, [r7, #32]
 8003570:	0018      	movs	r0, r3
 8003572:	f000 f9c7 	bl	8003904 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003576:	f000 fcb9 	bl	8003eec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800357a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800357c:	0018      	movs	r0, r3
 800357e:	46bd      	mov	sp, r7
 8003580:	b00a      	add	sp, #40	@ 0x28
 8003582:	bd80      	pop	{r7, pc}

08003584 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003584:	b590      	push	{r4, r7, lr}
 8003586:	b08b      	sub	sp, #44	@ 0x2c
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
 8003590:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8003596:	6a3b      	ldr	r3, [r7, #32]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d102      	bne.n	80035a2 <xQueueGenericSendFromISR+0x1e>
 800359c:	b672      	cpsid	i
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	e7fd      	b.n	800359e <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d103      	bne.n	80035b0 <xQueueGenericSendFromISR+0x2c>
 80035a8:	6a3b      	ldr	r3, [r7, #32]
 80035aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d101      	bne.n	80035b4 <xQueueGenericSendFromISR+0x30>
 80035b0:	2301      	movs	r3, #1
 80035b2:	e000      	b.n	80035b6 <xQueueGenericSendFromISR+0x32>
 80035b4:	2300      	movs	r3, #0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d102      	bne.n	80035c0 <xQueueGenericSendFromISR+0x3c>
 80035ba:	b672      	cpsid	i
 80035bc:	46c0      	nop			@ (mov r8, r8)
 80035be:	e7fd      	b.n	80035bc <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d103      	bne.n	80035ce <xQueueGenericSendFromISR+0x4a>
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d101      	bne.n	80035d2 <xQueueGenericSendFromISR+0x4e>
 80035ce:	2301      	movs	r3, #1
 80035d0:	e000      	b.n	80035d4 <xQueueGenericSendFromISR+0x50>
 80035d2:	2300      	movs	r3, #0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d102      	bne.n	80035de <xQueueGenericSendFromISR+0x5a>
 80035d8:	b672      	cpsid	i
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	e7fd      	b.n	80035da <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80035de:	f001 fcb1 	bl	8004f44 <ulSetInterruptMaskFromISR>
 80035e2:	0003      	movs	r3, r0
 80035e4:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80035e6:	6a3b      	ldr	r3, [r7, #32]
 80035e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035ea:	6a3b      	ldr	r3, [r7, #32]
 80035ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d302      	bcc.n	80035f8 <xQueueGenericSendFromISR+0x74>
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d131      	bne.n	800365c <xQueueGenericSendFromISR+0xd8>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80035f8:	241b      	movs	r4, #27
 80035fa:	193b      	adds	r3, r7, r4
 80035fc:	6a3a      	ldr	r2, [r7, #32]
 80035fe:	2145      	movs	r1, #69	@ 0x45
 8003600:	5c52      	ldrb	r2, [r2, r1]
 8003602:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003604:	6a3b      	ldr	r3, [r7, #32]
 8003606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003608:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800360a:	683a      	ldr	r2, [r7, #0]
 800360c:	68b9      	ldr	r1, [r7, #8]
 800360e:	6a3b      	ldr	r3, [r7, #32]
 8003610:	0018      	movs	r0, r3
 8003612:	f000 f8e6 	bl	80037e2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003616:	193b      	adds	r3, r7, r4
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	b25b      	sxtb	r3, r3
 800361c:	3301      	adds	r3, #1
 800361e:	d111      	bne.n	8003644 <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003620:	6a3b      	ldr	r3, [r7, #32]
 8003622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003624:	2b00      	cmp	r3, #0
 8003626:	d016      	beq.n	8003656 <xQueueGenericSendFromISR+0xd2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003628:	6a3b      	ldr	r3, [r7, #32]
 800362a:	3324      	adds	r3, #36	@ 0x24
 800362c:	0018      	movs	r0, r3
 800362e:	f000 fe41 	bl	80042b4 <xTaskRemoveFromEventList>
 8003632:	1e03      	subs	r3, r0, #0
 8003634:	d00f      	beq.n	8003656 <xQueueGenericSendFromISR+0xd2>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00c      	beq.n	8003656 <xQueueGenericSendFromISR+0xd2>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	601a      	str	r2, [r3, #0]
 8003642:	e008      	b.n	8003656 <xQueueGenericSendFromISR+0xd2>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003644:	231b      	movs	r3, #27
 8003646:	18fb      	adds	r3, r7, r3
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	3301      	adds	r3, #1
 800364c:	b2db      	uxtb	r3, r3
 800364e:	b259      	sxtb	r1, r3
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	2245      	movs	r2, #69	@ 0x45
 8003654:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8003656:	2301      	movs	r3, #1
 8003658:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 800365a:	e001      	b.n	8003660 <xQueueGenericSendFromISR+0xdc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800365c:	2300      	movs	r3, #0
 800365e:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	0018      	movs	r0, r3
 8003664:	f001 fc74 	bl	8004f50 <vClearInterruptMaskFromISR>

	return xReturn;
 8003668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800366a:	0018      	movs	r0, r3
 800366c:	46bd      	mov	sp, r7
 800366e:	b00b      	add	sp, #44	@ 0x2c
 8003670:	bd90      	pop	{r4, r7, pc}

08003672 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b08a      	sub	sp, #40	@ 0x28
 8003676:	af00      	add	r7, sp, #0
 8003678:	60f8      	str	r0, [r7, #12]
 800367a:	60b9      	str	r1, [r7, #8]
 800367c:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800367e:	2300      	movs	r3, #0
 8003680:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003686:	6a3b      	ldr	r3, [r7, #32]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d102      	bne.n	8003692 <xQueueReceive+0x20>
 800368c:	b672      	cpsid	i
 800368e:	46c0      	nop			@ (mov r8, r8)
 8003690:	e7fd      	b.n	800368e <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d103      	bne.n	80036a0 <xQueueReceive+0x2e>
 8003698:	6a3b      	ldr	r3, [r7, #32]
 800369a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369c:	2b00      	cmp	r3, #0
 800369e:	d101      	bne.n	80036a4 <xQueueReceive+0x32>
 80036a0:	2301      	movs	r3, #1
 80036a2:	e000      	b.n	80036a6 <xQueueReceive+0x34>
 80036a4:	2300      	movs	r3, #0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d102      	bne.n	80036b0 <xQueueReceive+0x3e>
 80036aa:	b672      	cpsid	i
 80036ac:	46c0      	nop			@ (mov r8, r8)
 80036ae:	e7fd      	b.n	80036ac <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80036b0:	f000 ff98 	bl	80045e4 <xTaskGetSchedulerState>
 80036b4:	1e03      	subs	r3, r0, #0
 80036b6:	d102      	bne.n	80036be <xQueueReceive+0x4c>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <xQueueReceive+0x50>
 80036be:	2301      	movs	r3, #1
 80036c0:	e000      	b.n	80036c4 <xQueueReceive+0x52>
 80036c2:	2300      	movs	r3, #0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d102      	bne.n	80036ce <xQueueReceive+0x5c>
 80036c8:	b672      	cpsid	i
 80036ca:	46c0      	nop			@ (mov r8, r8)
 80036cc:	e7fd      	b.n	80036ca <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80036ce:	f001 fc0f 	bl	8004ef0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80036d2:	6a3b      	ldr	r3, [r7, #32]
 80036d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d6:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d01a      	beq.n	8003714 <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80036de:	68ba      	ldr	r2, [r7, #8]
 80036e0:	6a3b      	ldr	r3, [r7, #32]
 80036e2:	0011      	movs	r1, r2
 80036e4:	0018      	movs	r0, r3
 80036e6:	f000 f8e7 	bl	80038b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	1e5a      	subs	r2, r3, #1
 80036ee:	6a3b      	ldr	r3, [r7, #32]
 80036f0:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036f2:	6a3b      	ldr	r3, [r7, #32]
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d008      	beq.n	800370c <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036fa:	6a3b      	ldr	r3, [r7, #32]
 80036fc:	3310      	adds	r3, #16
 80036fe:	0018      	movs	r0, r3
 8003700:	f000 fdd8 	bl	80042b4 <xTaskRemoveFromEventList>
 8003704:	1e03      	subs	r3, r0, #0
 8003706:	d001      	beq.n	800370c <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003708:	f001 fbe2 	bl	8004ed0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800370c:	f001 fc02 	bl	8004f14 <vPortExitCritical>
				return pdPASS;
 8003710:	2301      	movs	r3, #1
 8003712:	e062      	b.n	80037da <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d103      	bne.n	8003722 <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800371a:	f001 fbfb 	bl	8004f14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800371e:	2300      	movs	r3, #0
 8003720:	e05b      	b.n	80037da <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003724:	2b00      	cmp	r3, #0
 8003726:	d106      	bne.n	8003736 <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003728:	2314      	movs	r3, #20
 800372a:	18fb      	adds	r3, r7, r3
 800372c:	0018      	movs	r0, r3
 800372e:	f000 fe1f 	bl	8004370 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003732:	2301      	movs	r3, #1
 8003734:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003736:	f001 fbed 	bl	8004f14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800373a:	f000 fbcb 	bl	8003ed4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800373e:	f001 fbd7 	bl	8004ef0 <vPortEnterCritical>
 8003742:	6a3b      	ldr	r3, [r7, #32]
 8003744:	2244      	movs	r2, #68	@ 0x44
 8003746:	5c9b      	ldrb	r3, [r3, r2]
 8003748:	b25b      	sxtb	r3, r3
 800374a:	3301      	adds	r3, #1
 800374c:	d103      	bne.n	8003756 <xQueueReceive+0xe4>
 800374e:	6a3b      	ldr	r3, [r7, #32]
 8003750:	2244      	movs	r2, #68	@ 0x44
 8003752:	2100      	movs	r1, #0
 8003754:	5499      	strb	r1, [r3, r2]
 8003756:	6a3b      	ldr	r3, [r7, #32]
 8003758:	2245      	movs	r2, #69	@ 0x45
 800375a:	5c9b      	ldrb	r3, [r3, r2]
 800375c:	b25b      	sxtb	r3, r3
 800375e:	3301      	adds	r3, #1
 8003760:	d103      	bne.n	800376a <xQueueReceive+0xf8>
 8003762:	6a3b      	ldr	r3, [r7, #32]
 8003764:	2245      	movs	r2, #69	@ 0x45
 8003766:	2100      	movs	r1, #0
 8003768:	5499      	strb	r1, [r3, r2]
 800376a:	f001 fbd3 	bl	8004f14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800376e:	1d3a      	adds	r2, r7, #4
 8003770:	2314      	movs	r3, #20
 8003772:	18fb      	adds	r3, r7, r3
 8003774:	0011      	movs	r1, r2
 8003776:	0018      	movs	r0, r3
 8003778:	f000 fe0e 	bl	8004398 <xTaskCheckForTimeOut>
 800377c:	1e03      	subs	r3, r0, #0
 800377e:	d11e      	bne.n	80037be <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003780:	6a3b      	ldr	r3, [r7, #32]
 8003782:	0018      	movs	r0, r3
 8003784:	f000 f91c 	bl	80039c0 <prvIsQueueEmpty>
 8003788:	1e03      	subs	r3, r0, #0
 800378a:	d011      	beq.n	80037b0 <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800378c:	6a3b      	ldr	r3, [r7, #32]
 800378e:	3324      	adds	r3, #36	@ 0x24
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	0011      	movs	r1, r2
 8003794:	0018      	movs	r0, r3
 8003796:	f000 fd45 	bl	8004224 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800379a:	6a3b      	ldr	r3, [r7, #32]
 800379c:	0018      	movs	r0, r3
 800379e:	f000 f8b1 	bl	8003904 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80037a2:	f000 fba3 	bl	8003eec <xTaskResumeAll>
 80037a6:	1e03      	subs	r3, r0, #0
 80037a8:	d191      	bne.n	80036ce <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 80037aa:	f001 fb91 	bl	8004ed0 <vPortYield>
 80037ae:	e78e      	b.n	80036ce <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80037b0:	6a3b      	ldr	r3, [r7, #32]
 80037b2:	0018      	movs	r0, r3
 80037b4:	f000 f8a6 	bl	8003904 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80037b8:	f000 fb98 	bl	8003eec <xTaskResumeAll>
 80037bc:	e787      	b.n	80036ce <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80037be:	6a3b      	ldr	r3, [r7, #32]
 80037c0:	0018      	movs	r0, r3
 80037c2:	f000 f89f 	bl	8003904 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80037c6:	f000 fb91 	bl	8003eec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80037ca:	6a3b      	ldr	r3, [r7, #32]
 80037cc:	0018      	movs	r0, r3
 80037ce:	f000 f8f7 	bl	80039c0 <prvIsQueueEmpty>
 80037d2:	1e03      	subs	r3, r0, #0
 80037d4:	d100      	bne.n	80037d8 <xQueueReceive+0x166>
 80037d6:	e77a      	b.n	80036ce <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80037d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80037da:	0018      	movs	r0, r3
 80037dc:	46bd      	mov	sp, r7
 80037de:	b00a      	add	sp, #40	@ 0x28
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b086      	sub	sp, #24
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	60f8      	str	r0, [r7, #12]
 80037ea:	60b9      	str	r1, [r7, #8]
 80037ec:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80037ee:	2300      	movs	r3, #0
 80037f0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d10e      	bne.n	800381e <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d14e      	bne.n	80038a6 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	0018      	movs	r0, r3
 800380e:	f000 ff05 	bl	800461c <xTaskPriorityDisinherit>
 8003812:	0003      	movs	r3, r0
 8003814:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	609a      	str	r2, [r3, #8]
 800381c:	e043      	b.n	80038a6 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d119      	bne.n	8003858 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6858      	ldr	r0, [r3, #4]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	0019      	movs	r1, r3
 8003830:	f001 fdda 	bl	80053e8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383c:	18d2      	adds	r2, r2, r3
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	685a      	ldr	r2, [r3, #4]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	429a      	cmp	r2, r3
 800384c:	d32b      	bcc.n	80038a6 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	605a      	str	r2, [r3, #4]
 8003856:	e026      	b.n	80038a6 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	68d8      	ldr	r0, [r3, #12]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	0019      	movs	r1, r3
 8003864:	f001 fdc0 	bl	80053e8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	68da      	ldr	r2, [r3, #12]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003870:	425b      	negs	r3, r3
 8003872:	18d2      	adds	r2, r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	68da      	ldr	r2, [r3, #12]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	429a      	cmp	r2, r3
 8003882:	d207      	bcs.n	8003894 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	689a      	ldr	r2, [r3, #8]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800388c:	425b      	negs	r3, r3
 800388e:	18d2      	adds	r2, r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d105      	bne.n	80038a6 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d002      	beq.n	80038a6 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	3b01      	subs	r3, #1
 80038a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1c5a      	adds	r2, r3, #1
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80038ae:	697b      	ldr	r3, [r7, #20]
}
 80038b0:	0018      	movs	r0, r3
 80038b2:	46bd      	mov	sp, r7
 80038b4:	b006      	add	sp, #24
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d018      	beq.n	80038fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	68da      	ldr	r2, [r3, #12]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d2:	18d2      	adds	r2, r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	68da      	ldr	r2, [r3, #12]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d303      	bcc.n	80038ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	68d9      	ldr	r1, [r3, #12]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	0018      	movs	r0, r3
 80038f8:	f001 fd76 	bl	80053e8 <memcpy>
	}
}
 80038fc:	46c0      	nop			@ (mov r8, r8)
 80038fe:	46bd      	mov	sp, r7
 8003900:	b002      	add	sp, #8
 8003902:	bd80      	pop	{r7, pc}

08003904 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800390c:	f001 faf0 	bl	8004ef0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003910:	230f      	movs	r3, #15
 8003912:	18fb      	adds	r3, r7, r3
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	2145      	movs	r1, #69	@ 0x45
 8003918:	5c52      	ldrb	r2, [r2, r1]
 800391a:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800391c:	e013      	b.n	8003946 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003922:	2b00      	cmp	r3, #0
 8003924:	d016      	beq.n	8003954 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	3324      	adds	r3, #36	@ 0x24
 800392a:	0018      	movs	r0, r3
 800392c:	f000 fcc2 	bl	80042b4 <xTaskRemoveFromEventList>
 8003930:	1e03      	subs	r3, r0, #0
 8003932:	d001      	beq.n	8003938 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003934:	f000 fd82 	bl	800443c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003938:	210f      	movs	r1, #15
 800393a:	187b      	adds	r3, r7, r1
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	3b01      	subs	r3, #1
 8003940:	b2da      	uxtb	r2, r3
 8003942:	187b      	adds	r3, r7, r1
 8003944:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003946:	230f      	movs	r3, #15
 8003948:	18fb      	adds	r3, r7, r3
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	b25b      	sxtb	r3, r3
 800394e:	2b00      	cmp	r3, #0
 8003950:	dce5      	bgt.n	800391e <prvUnlockQueue+0x1a>
 8003952:	e000      	b.n	8003956 <prvUnlockQueue+0x52>
					break;
 8003954:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2245      	movs	r2, #69	@ 0x45
 800395a:	21ff      	movs	r1, #255	@ 0xff
 800395c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800395e:	f001 fad9 	bl	8004f14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003962:	f001 fac5 	bl	8004ef0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003966:	230e      	movs	r3, #14
 8003968:	18fb      	adds	r3, r7, r3
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	2144      	movs	r1, #68	@ 0x44
 800396e:	5c52      	ldrb	r2, [r2, r1]
 8003970:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003972:	e013      	b.n	800399c <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d016      	beq.n	80039aa <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	3310      	adds	r3, #16
 8003980:	0018      	movs	r0, r3
 8003982:	f000 fc97 	bl	80042b4 <xTaskRemoveFromEventList>
 8003986:	1e03      	subs	r3, r0, #0
 8003988:	d001      	beq.n	800398e <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800398a:	f000 fd57 	bl	800443c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800398e:	210e      	movs	r1, #14
 8003990:	187b      	adds	r3, r7, r1
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	3b01      	subs	r3, #1
 8003996:	b2da      	uxtb	r2, r3
 8003998:	187b      	adds	r3, r7, r1
 800399a:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800399c:	230e      	movs	r3, #14
 800399e:	18fb      	adds	r3, r7, r3
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	b25b      	sxtb	r3, r3
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	dce5      	bgt.n	8003974 <prvUnlockQueue+0x70>
 80039a8:	e000      	b.n	80039ac <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 80039aa:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2244      	movs	r2, #68	@ 0x44
 80039b0:	21ff      	movs	r1, #255	@ 0xff
 80039b2:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80039b4:	f001 faae 	bl	8004f14 <vPortExitCritical>
}
 80039b8:	46c0      	nop			@ (mov r8, r8)
 80039ba:	46bd      	mov	sp, r7
 80039bc:	b004      	add	sp, #16
 80039be:	bd80      	pop	{r7, pc}

080039c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80039c8:	f001 fa92 	bl	8004ef0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d102      	bne.n	80039da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80039d4:	2301      	movs	r3, #1
 80039d6:	60fb      	str	r3, [r7, #12]
 80039d8:	e001      	b.n	80039de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80039da:	2300      	movs	r3, #0
 80039dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039de:	f001 fa99 	bl	8004f14 <vPortExitCritical>

	return xReturn;
 80039e2:	68fb      	ldr	r3, [r7, #12]
}
 80039e4:	0018      	movs	r0, r3
 80039e6:	46bd      	mov	sp, r7
 80039e8:	b004      	add	sp, #16
 80039ea:	bd80      	pop	{r7, pc}

080039ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80039f4:	f001 fa7c 	bl	8004ef0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d102      	bne.n	8003a0a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003a04:	2301      	movs	r3, #1
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	e001      	b.n	8003a0e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003a0e:	f001 fa81 	bl	8004f14 <vPortExitCritical>

	return xReturn;
 8003a12:	68fb      	ldr	r3, [r7, #12]
}
 8003a14:	0018      	movs	r0, r3
 8003a16:	46bd      	mov	sp, r7
 8003a18:	b004      	add	sp, #16
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a26:	2300      	movs	r3, #0
 8003a28:	60fb      	str	r3, [r7, #12]
 8003a2a:	e015      	b.n	8003a58 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8003a68 <vQueueAddToRegistry+0x4c>)
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	00d2      	lsls	r2, r2, #3
 8003a32:	58d3      	ldr	r3, [r2, r3]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10c      	bne.n	8003a52 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003a38:	4b0b      	ldr	r3, [pc, #44]	@ (8003a68 <vQueueAddToRegistry+0x4c>)
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	00d2      	lsls	r2, r2, #3
 8003a3e:	6839      	ldr	r1, [r7, #0]
 8003a40:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003a42:	4a09      	ldr	r2, [pc, #36]	@ (8003a68 <vQueueAddToRegistry+0x4c>)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	18d3      	adds	r3, r2, r3
 8003a4a:	3304      	adds	r3, #4
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003a50:	e006      	b.n	8003a60 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	3301      	adds	r3, #1
 8003a56:	60fb      	str	r3, [r7, #12]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2b07      	cmp	r3, #7
 8003a5c:	d9e6      	bls.n	8003a2c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003a5e:	46c0      	nop			@ (mov r8, r8)
 8003a60:	46c0      	nop			@ (mov r8, r8)
 8003a62:	46bd      	mov	sp, r7
 8003a64:	b004      	add	sp, #16
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	2000080c 	.word	0x2000080c

08003a6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003a7c:	f001 fa38 	bl	8004ef0 <vPortEnterCritical>
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	2244      	movs	r2, #68	@ 0x44
 8003a84:	5c9b      	ldrb	r3, [r3, r2]
 8003a86:	b25b      	sxtb	r3, r3
 8003a88:	3301      	adds	r3, #1
 8003a8a:	d103      	bne.n	8003a94 <vQueueWaitForMessageRestricted+0x28>
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	2244      	movs	r2, #68	@ 0x44
 8003a90:	2100      	movs	r1, #0
 8003a92:	5499      	strb	r1, [r3, r2]
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	2245      	movs	r2, #69	@ 0x45
 8003a98:	5c9b      	ldrb	r3, [r3, r2]
 8003a9a:	b25b      	sxtb	r3, r3
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	d103      	bne.n	8003aa8 <vQueueWaitForMessageRestricted+0x3c>
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	2245      	movs	r2, #69	@ 0x45
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	5499      	strb	r1, [r3, r2]
 8003aa8:	f001 fa34 	bl	8004f14 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d106      	bne.n	8003ac2 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	3324      	adds	r3, #36	@ 0x24
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	68b9      	ldr	r1, [r7, #8]
 8003abc:	0018      	movs	r0, r3
 8003abe:	f000 fbd1 	bl	8004264 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f7ff ff1d 	bl	8003904 <prvUnlockQueue>
	}
 8003aca:	46c0      	nop			@ (mov r8, r8)
 8003acc:	46bd      	mov	sp, r7
 8003ace:	b006      	add	sp, #24
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003ad2:	b590      	push	{r4, r7, lr}
 8003ad4:	b08d      	sub	sp, #52	@ 0x34
 8003ad6:	af04      	add	r7, sp, #16
 8003ad8:	60f8      	str	r0, [r7, #12]
 8003ada:	60b9      	str	r1, [r7, #8]
 8003adc:	607a      	str	r2, [r7, #4]
 8003ade:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003ae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d102      	bne.n	8003aec <xTaskCreateStatic+0x1a>
 8003ae6:	b672      	cpsid	i
 8003ae8:	46c0      	nop			@ (mov r8, r8)
 8003aea:	e7fd      	b.n	8003ae8 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8003aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d102      	bne.n	8003af8 <xTaskCreateStatic+0x26>
 8003af2:	b672      	cpsid	i
 8003af4:	46c0      	nop			@ (mov r8, r8)
 8003af6:	e7fd      	b.n	8003af4 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003af8:	235c      	movs	r3, #92	@ 0x5c
 8003afa:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	2b5c      	cmp	r3, #92	@ 0x5c
 8003b00:	d002      	beq.n	8003b08 <xTaskCreateStatic+0x36>
 8003b02:	b672      	cpsid	i
 8003b04:	46c0      	nop			@ (mov r8, r8)
 8003b06:	e7fd      	b.n	8003b04 <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003b08:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d020      	beq.n	8003b52 <xTaskCreateStatic+0x80>
 8003b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d01d      	beq.n	8003b52 <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b18:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b1e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	2259      	movs	r2, #89	@ 0x59
 8003b24:	2102      	movs	r1, #2
 8003b26:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003b28:	683c      	ldr	r4, [r7, #0]
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	68b9      	ldr	r1, [r7, #8]
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	2300      	movs	r3, #0
 8003b32:	9303      	str	r3, [sp, #12]
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	9302      	str	r3, [sp, #8]
 8003b38:	2318      	movs	r3, #24
 8003b3a:	18fb      	adds	r3, r7, r3
 8003b3c:	9301      	str	r3, [sp, #4]
 8003b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	0023      	movs	r3, r4
 8003b44:	f000 f858 	bl	8003bf8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	f000 f8de 	bl	8003d0c <prvAddNewTaskToReadyList>
 8003b50:	e001      	b.n	8003b56 <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 8003b52:	2300      	movs	r3, #0
 8003b54:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003b56:	69bb      	ldr	r3, [r7, #24]
	}
 8003b58:	0018      	movs	r0, r3
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	b009      	add	sp, #36	@ 0x24
 8003b5e:	bd90      	pop	{r4, r7, pc}

08003b60 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003b60:	b590      	push	{r4, r7, lr}
 8003b62:	b08d      	sub	sp, #52	@ 0x34
 8003b64:	af04      	add	r7, sp, #16
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	603b      	str	r3, [r7, #0]
 8003b6c:	1dbb      	adds	r3, r7, #6
 8003b6e:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003b70:	1dbb      	adds	r3, r7, #6
 8003b72:	881b      	ldrh	r3, [r3, #0]
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	0018      	movs	r0, r3
 8003b78:	f001 fa52 	bl	8005020 <pvPortMalloc>
 8003b7c:	0003      	movs	r3, r0
 8003b7e:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d010      	beq.n	8003ba8 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003b86:	205c      	movs	r0, #92	@ 0x5c
 8003b88:	f001 fa4a 	bl	8005020 <pvPortMalloc>
 8003b8c:	0003      	movs	r3, r0
 8003b8e:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b9c:	e006      	b.n	8003bac <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	f001 faed 	bl	8005180 <vPortFree>
 8003ba6:	e001      	b.n	8003bac <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d01a      	beq.n	8003be8 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	2259      	movs	r2, #89	@ 0x59
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003bba:	1dbb      	adds	r3, r7, #6
 8003bbc:	881a      	ldrh	r2, [r3, #0]
 8003bbe:	683c      	ldr	r4, [r7, #0]
 8003bc0:	68b9      	ldr	r1, [r7, #8]
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	9303      	str	r3, [sp, #12]
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	9302      	str	r3, [sp, #8]
 8003bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bce:	9301      	str	r3, [sp, #4]
 8003bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	0023      	movs	r3, r4
 8003bd6:	f000 f80f 	bl	8003bf8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	0018      	movs	r0, r3
 8003bde:	f000 f895 	bl	8003d0c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003be2:	2301      	movs	r3, #1
 8003be4:	61bb      	str	r3, [r7, #24]
 8003be6:	e002      	b.n	8003bee <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003be8:	2301      	movs	r3, #1
 8003bea:	425b      	negs	r3, r3
 8003bec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003bee:	69bb      	ldr	r3, [r7, #24]
	}
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	b009      	add	sp, #36	@ 0x24
 8003bf6:	bd90      	pop	{r4, r7, pc}

08003bf8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b086      	sub	sp, #24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
 8003c04:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c08:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	001a      	movs	r2, r3
 8003c10:	21a5      	movs	r1, #165	@ 0xa5
 8003c12:	f001 fbbd 	bl	8005390 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	493a      	ldr	r1, [pc, #232]	@ (8003d08 <prvInitialiseNewTask+0x110>)
 8003c1e:	468c      	mov	ip, r1
 8003c20:	4463      	add	r3, ip
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	18d3      	adds	r3, r2, r3
 8003c26:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	2207      	movs	r2, #7
 8003c2c:	4393      	bics	r3, r2
 8003c2e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	2207      	movs	r2, #7
 8003c34:	4013      	ands	r3, r2
 8003c36:	d002      	beq.n	8003c3e <prvInitialiseNewTask+0x46>
 8003c38:	b672      	cpsid	i
 8003c3a:	46c0      	nop			@ (mov r8, r8)
 8003c3c:	e7fd      	b.n	8003c3a <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d020      	beq.n	8003c86 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c44:	2300      	movs	r3, #0
 8003c46:	617b      	str	r3, [r7, #20]
 8003c48:	e013      	b.n	8003c72 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	18d3      	adds	r3, r2, r3
 8003c50:	7818      	ldrb	r0, [r3, #0]
 8003c52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c54:	2134      	movs	r1, #52	@ 0x34
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	18d3      	adds	r3, r2, r3
 8003c5a:	185b      	adds	r3, r3, r1
 8003c5c:	1c02      	adds	r2, r0, #0
 8003c5e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	18d3      	adds	r3, r2, r3
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d006      	beq.n	8003c7a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	617b      	str	r3, [r7, #20]
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	2b0f      	cmp	r3, #15
 8003c76:	d9e8      	bls.n	8003c4a <prvInitialiseNewTask+0x52>
 8003c78:	e000      	b.n	8003c7c <prvInitialiseNewTask+0x84>
			{
				break;
 8003c7a:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c7e:	2243      	movs	r2, #67	@ 0x43
 8003c80:	2100      	movs	r1, #0
 8003c82:	5499      	strb	r1, [r3, r2]
 8003c84:	e003      	b.n	8003c8e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c88:	2234      	movs	r2, #52	@ 0x34
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c8e:	6a3b      	ldr	r3, [r7, #32]
 8003c90:	2b37      	cmp	r3, #55	@ 0x37
 8003c92:	d901      	bls.n	8003c98 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c94:	2337      	movs	r3, #55	@ 0x37
 8003c96:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c9a:	6a3a      	ldr	r2, [r7, #32]
 8003c9c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ca0:	6a3a      	ldr	r2, [r7, #32]
 8003ca2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cac:	3304      	adds	r3, #4
 8003cae:	0018      	movs	r0, r3
 8003cb0:	f7ff fa48 	bl	8003144 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cb6:	3318      	adds	r3, #24
 8003cb8:	0018      	movs	r0, r3
 8003cba:	f7ff fa43 	bl	8003144 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cc2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cc4:	6a3b      	ldr	r3, [r7, #32]
 8003cc6:	2238      	movs	r2, #56	@ 0x38
 8003cc8:	1ad2      	subs	r2, r2, r3
 8003cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ccc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cd0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cd2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cdc:	2258      	movs	r2, #88	@ 0x58
 8003cde:	2100      	movs	r1, #0
 8003ce0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	68f9      	ldr	r1, [r7, #12]
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	0018      	movs	r0, r3
 8003cea:	f001 f867 	bl	8004dbc <pxPortInitialiseStack>
 8003cee:	0002      	movs	r2, r0
 8003cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cf2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d002      	beq.n	8003d00 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cfe:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d00:	46c0      	nop			@ (mov r8, r8)
 8003d02:	46bd      	mov	sp, r7
 8003d04:	b006      	add	sp, #24
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	3fffffff 	.word	0x3fffffff

08003d0c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003d14:	f001 f8ec 	bl	8004ef0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003d18:	4b2a      	ldr	r3, [pc, #168]	@ (8003dc4 <prvAddNewTaskToReadyList+0xb8>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	1c5a      	adds	r2, r3, #1
 8003d1e:	4b29      	ldr	r3, [pc, #164]	@ (8003dc4 <prvAddNewTaskToReadyList+0xb8>)
 8003d20:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8003d22:	4b29      	ldr	r3, [pc, #164]	@ (8003dc8 <prvAddNewTaskToReadyList+0xbc>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d109      	bne.n	8003d3e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003d2a:	4b27      	ldr	r3, [pc, #156]	@ (8003dc8 <prvAddNewTaskToReadyList+0xbc>)
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003d30:	4b24      	ldr	r3, [pc, #144]	@ (8003dc4 <prvAddNewTaskToReadyList+0xb8>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d110      	bne.n	8003d5a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003d38:	f000 fb9a 	bl	8004470 <prvInitialiseTaskLists>
 8003d3c:	e00d      	b.n	8003d5a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003d3e:	4b23      	ldr	r3, [pc, #140]	@ (8003dcc <prvAddNewTaskToReadyList+0xc0>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d109      	bne.n	8003d5a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d46:	4b20      	ldr	r3, [pc, #128]	@ (8003dc8 <prvAddNewTaskToReadyList+0xbc>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d802      	bhi.n	8003d5a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d54:	4b1c      	ldr	r3, [pc, #112]	@ (8003dc8 <prvAddNewTaskToReadyList+0xbc>)
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d5a:	4b1d      	ldr	r3, [pc, #116]	@ (8003dd0 <prvAddNewTaskToReadyList+0xc4>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	1c5a      	adds	r2, r3, #1
 8003d60:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd0 <prvAddNewTaskToReadyList+0xc4>)
 8003d62:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003d64:	4b1a      	ldr	r3, [pc, #104]	@ (8003dd0 <prvAddNewTaskToReadyList+0xc4>)
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d70:	4b18      	ldr	r3, [pc, #96]	@ (8003dd4 <prvAddNewTaskToReadyList+0xc8>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d903      	bls.n	8003d80 <prvAddNewTaskToReadyList+0x74>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d7c:	4b15      	ldr	r3, [pc, #84]	@ (8003dd4 <prvAddNewTaskToReadyList+0xc8>)
 8003d7e:	601a      	str	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d84:	0013      	movs	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	189b      	adds	r3, r3, r2
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	4a12      	ldr	r2, [pc, #72]	@ (8003dd8 <prvAddNewTaskToReadyList+0xcc>)
 8003d8e:	189a      	adds	r2, r3, r2
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	3304      	adds	r3, #4
 8003d94:	0019      	movs	r1, r3
 8003d96:	0010      	movs	r0, r2
 8003d98:	f7ff f9df 	bl	800315a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d9c:	f001 f8ba 	bl	8004f14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003da0:	4b0a      	ldr	r3, [pc, #40]	@ (8003dcc <prvAddNewTaskToReadyList+0xc0>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d008      	beq.n	8003dba <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003da8:	4b07      	ldr	r3, [pc, #28]	@ (8003dc8 <prvAddNewTaskToReadyList+0xbc>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d201      	bcs.n	8003dba <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003db6:	f001 f88b 	bl	8004ed0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003dba:	46c0      	nop			@ (mov r8, r8)
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	b002      	add	sp, #8
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	46c0      	nop			@ (mov r8, r8)
 8003dc4:	20000d20 	.word	0x20000d20
 8003dc8:	2000084c 	.word	0x2000084c
 8003dcc:	20000d2c 	.word	0x20000d2c
 8003dd0:	20000d3c 	.word	0x20000d3c
 8003dd4:	20000d28 	.word	0x20000d28
 8003dd8:	20000850 	.word	0x20000850

08003ddc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003de4:	2300      	movs	r3, #0
 8003de6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d011      	beq.n	8003e12 <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003dee:	4b0d      	ldr	r3, [pc, #52]	@ (8003e24 <vTaskDelay+0x48>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d002      	beq.n	8003dfc <vTaskDelay+0x20>
 8003df6:	b672      	cpsid	i
 8003df8:	46c0      	nop			@ (mov r8, r8)
 8003dfa:	e7fd      	b.n	8003df8 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8003dfc:	f000 f86a 	bl	8003ed4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2100      	movs	r1, #0
 8003e04:	0018      	movs	r0, r3
 8003e06:	f000 fc67 	bl	80046d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003e0a:	f000 f86f 	bl	8003eec <xTaskResumeAll>
 8003e0e:	0003      	movs	r3, r0
 8003e10:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d101      	bne.n	8003e1c <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8003e18:	f001 f85a 	bl	8004ed0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e1c:	46c0      	nop			@ (mov r8, r8)
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	b004      	add	sp, #16
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	20000d48 	.word	0x20000d48

08003e28 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e28:	b590      	push	{r4, r7, lr}
 8003e2a:	b089      	sub	sp, #36	@ 0x24
 8003e2c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e32:	2300      	movs	r3, #0
 8003e34:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e36:	003a      	movs	r2, r7
 8003e38:	1d39      	adds	r1, r7, #4
 8003e3a:	2308      	movs	r3, #8
 8003e3c:	18fb      	adds	r3, r7, r3
 8003e3e:	0018      	movs	r0, r3
 8003e40:	f7ff f932 	bl	80030a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003e44:	683c      	ldr	r4, [r7, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68ba      	ldr	r2, [r7, #8]
 8003e4a:	491c      	ldr	r1, [pc, #112]	@ (8003ebc <vTaskStartScheduler+0x94>)
 8003e4c:	481c      	ldr	r0, [pc, #112]	@ (8003ec0 <vTaskStartScheduler+0x98>)
 8003e4e:	9202      	str	r2, [sp, #8]
 8003e50:	9301      	str	r3, [sp, #4]
 8003e52:	2300      	movs	r3, #0
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	2300      	movs	r3, #0
 8003e58:	0022      	movs	r2, r4
 8003e5a:	f7ff fe3a 	bl	8003ad2 <xTaskCreateStatic>
 8003e5e:	0002      	movs	r2, r0
 8003e60:	4b18      	ldr	r3, [pc, #96]	@ (8003ec4 <vTaskStartScheduler+0x9c>)
 8003e62:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003e64:	4b17      	ldr	r3, [pc, #92]	@ (8003ec4 <vTaskStartScheduler+0x9c>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d002      	beq.n	8003e72 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	60fb      	str	r3, [r7, #12]
 8003e70:	e001      	b.n	8003e76 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003e72:	2300      	movs	r3, #0
 8003e74:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d103      	bne.n	8003e84 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8003e7c:	f000 fc80 	bl	8004780 <xTimerCreateTimerTask>
 8003e80:	0003      	movs	r3, r0
 8003e82:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d10d      	bne.n	8003ea6 <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8003e8a:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8003ec8 <vTaskStartScheduler+0xa0>)
 8003e8e:	2201      	movs	r2, #1
 8003e90:	4252      	negs	r2, r2
 8003e92:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003e94:	4b0d      	ldr	r3, [pc, #52]	@ (8003ecc <vTaskStartScheduler+0xa4>)
 8003e96:	2201      	movs	r2, #1
 8003e98:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ed0 <vTaskStartScheduler+0xa8>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ea0:	f000 fff2 	bl	8004e88 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003ea4:	e005      	b.n	8003eb2 <vTaskStartScheduler+0x8a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	d102      	bne.n	8003eb2 <vTaskStartScheduler+0x8a>
 8003eac:	b672      	cpsid	i
 8003eae:	46c0      	nop			@ (mov r8, r8)
 8003eb0:	e7fd      	b.n	8003eae <vTaskStartScheduler+0x86>
}
 8003eb2:	46c0      	nop			@ (mov r8, r8)
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	b005      	add	sp, #20
 8003eb8:	bd90      	pop	{r4, r7, pc}
 8003eba:	46c0      	nop			@ (mov r8, r8)
 8003ebc:	08005420 	.word	0x08005420
 8003ec0:	08004451 	.word	0x08004451
 8003ec4:	20000d44 	.word	0x20000d44
 8003ec8:	20000d40 	.word	0x20000d40
 8003ecc:	20000d2c 	.word	0x20000d2c
 8003ed0:	20000d24 	.word	0x20000d24

08003ed4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003ed8:	4b03      	ldr	r3, [pc, #12]	@ (8003ee8 <vTaskSuspendAll+0x14>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	1c5a      	adds	r2, r3, #1
 8003ede:	4b02      	ldr	r3, [pc, #8]	@ (8003ee8 <vTaskSuspendAll+0x14>)
 8003ee0:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003ee2:	46c0      	nop			@ (mov r8, r8)
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	20000d48 	.word	0x20000d48

08003eec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003efa:	4b3a      	ldr	r3, [pc, #232]	@ (8003fe4 <xTaskResumeAll+0xf8>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d102      	bne.n	8003f08 <xTaskResumeAll+0x1c>
 8003f02:	b672      	cpsid	i
 8003f04:	46c0      	nop			@ (mov r8, r8)
 8003f06:	e7fd      	b.n	8003f04 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f08:	f000 fff2 	bl	8004ef0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f0c:	4b35      	ldr	r3, [pc, #212]	@ (8003fe4 <xTaskResumeAll+0xf8>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	1e5a      	subs	r2, r3, #1
 8003f12:	4b34      	ldr	r3, [pc, #208]	@ (8003fe4 <xTaskResumeAll+0xf8>)
 8003f14:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f16:	4b33      	ldr	r3, [pc, #204]	@ (8003fe4 <xTaskResumeAll+0xf8>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d15b      	bne.n	8003fd6 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f1e:	4b32      	ldr	r3, [pc, #200]	@ (8003fe8 <xTaskResumeAll+0xfc>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d057      	beq.n	8003fd6 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f26:	e02f      	b.n	8003f88 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f28:	4b30      	ldr	r3, [pc, #192]	@ (8003fec <xTaskResumeAll+0x100>)
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	3318      	adds	r3, #24
 8003f34:	0018      	movs	r0, r3
 8003f36:	f7ff f968 	bl	800320a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	0018      	movs	r0, r3
 8003f40:	f7ff f963 	bl	800320a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f48:	4b29      	ldr	r3, [pc, #164]	@ (8003ff0 <xTaskResumeAll+0x104>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d903      	bls.n	8003f58 <xTaskResumeAll+0x6c>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f54:	4b26      	ldr	r3, [pc, #152]	@ (8003ff0 <xTaskResumeAll+0x104>)
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f5c:	0013      	movs	r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	189b      	adds	r3, r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	4a23      	ldr	r2, [pc, #140]	@ (8003ff4 <xTaskResumeAll+0x108>)
 8003f66:	189a      	adds	r2, r3, r2
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	3304      	adds	r3, #4
 8003f6c:	0019      	movs	r1, r3
 8003f6e:	0010      	movs	r0, r2
 8003f70:	f7ff f8f3 	bl	800315a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f78:	4b1f      	ldr	r3, [pc, #124]	@ (8003ff8 <xTaskResumeAll+0x10c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d302      	bcc.n	8003f88 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8003f82:	4b1e      	ldr	r3, [pc, #120]	@ (8003ffc <xTaskResumeAll+0x110>)
 8003f84:	2201      	movs	r2, #1
 8003f86:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f88:	4b18      	ldr	r3, [pc, #96]	@ (8003fec <xTaskResumeAll+0x100>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1cb      	bne.n	8003f28 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003f96:	f000 fb07 	bl	80045a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003f9a:	4b19      	ldr	r3, [pc, #100]	@ (8004000 <xTaskResumeAll+0x114>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00f      	beq.n	8003fc6 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003fa6:	f000 f83b 	bl	8004020 <xTaskIncrementTick>
 8003faa:	1e03      	subs	r3, r0, #0
 8003fac:	d002      	beq.n	8003fb4 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8003fae:	4b13      	ldr	r3, [pc, #76]	@ (8003ffc <xTaskResumeAll+0x110>)
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1f2      	bne.n	8003fa6 <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 8003fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8004000 <xTaskResumeAll+0x114>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8003ffc <xTaskResumeAll+0x110>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d003      	beq.n	8003fd6 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003fd2:	f000 ff7d 	bl	8004ed0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003fd6:	f000 ff9d 	bl	8004f14 <vPortExitCritical>

	return xAlreadyYielded;
 8003fda:	68bb      	ldr	r3, [r7, #8]
}
 8003fdc:	0018      	movs	r0, r3
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	b004      	add	sp, #16
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	20000d48 	.word	0x20000d48
 8003fe8:	20000d20 	.word	0x20000d20
 8003fec:	20000ce0 	.word	0x20000ce0
 8003ff0:	20000d28 	.word	0x20000d28
 8003ff4:	20000850 	.word	0x20000850
 8003ff8:	2000084c 	.word	0x2000084c
 8003ffc:	20000d34 	.word	0x20000d34
 8004000:	20000d30 	.word	0x20000d30

08004004 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800400a:	4b04      	ldr	r3, [pc, #16]	@ (800401c <xTaskGetTickCount+0x18>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004010:	687b      	ldr	r3, [r7, #4]
}
 8004012:	0018      	movs	r0, r3
 8004014:	46bd      	mov	sp, r7
 8004016:	b002      	add	sp, #8
 8004018:	bd80      	pop	{r7, pc}
 800401a:	46c0      	nop			@ (mov r8, r8)
 800401c:	20000d24 	.word	0x20000d24

08004020 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004026:	2300      	movs	r3, #0
 8004028:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800402a:	4b4a      	ldr	r3, [pc, #296]	@ (8004154 <xTaskIncrementTick+0x134>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d000      	beq.n	8004034 <xTaskIncrementTick+0x14>
 8004032:	e085      	b.n	8004140 <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004034:	4b48      	ldr	r3, [pc, #288]	@ (8004158 <xTaskIncrementTick+0x138>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	3301      	adds	r3, #1
 800403a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800403c:	4b46      	ldr	r3, [pc, #280]	@ (8004158 <xTaskIncrementTick+0x138>)
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d118      	bne.n	800407a <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004048:	4b44      	ldr	r3, [pc, #272]	@ (800415c <xTaskIncrementTick+0x13c>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d002      	beq.n	8004058 <xTaskIncrementTick+0x38>
 8004052:	b672      	cpsid	i
 8004054:	46c0      	nop			@ (mov r8, r8)
 8004056:	e7fd      	b.n	8004054 <xTaskIncrementTick+0x34>
 8004058:	4b40      	ldr	r3, [pc, #256]	@ (800415c <xTaskIncrementTick+0x13c>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	4b40      	ldr	r3, [pc, #256]	@ (8004160 <xTaskIncrementTick+0x140>)
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	4b3e      	ldr	r3, [pc, #248]	@ (800415c <xTaskIncrementTick+0x13c>)
 8004064:	601a      	str	r2, [r3, #0]
 8004066:	4b3e      	ldr	r3, [pc, #248]	@ (8004160 <xTaskIncrementTick+0x140>)
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	4b3d      	ldr	r3, [pc, #244]	@ (8004164 <xTaskIncrementTick+0x144>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	1c5a      	adds	r2, r3, #1
 8004072:	4b3c      	ldr	r3, [pc, #240]	@ (8004164 <xTaskIncrementTick+0x144>)
 8004074:	601a      	str	r2, [r3, #0]
 8004076:	f000 fa97 	bl	80045a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800407a:	4b3b      	ldr	r3, [pc, #236]	@ (8004168 <xTaskIncrementTick+0x148>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	429a      	cmp	r2, r3
 8004082:	d349      	bcc.n	8004118 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004084:	4b35      	ldr	r3, [pc, #212]	@ (800415c <xTaskIncrementTick+0x13c>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d104      	bne.n	8004098 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800408e:	4b36      	ldr	r3, [pc, #216]	@ (8004168 <xTaskIncrementTick+0x148>)
 8004090:	2201      	movs	r2, #1
 8004092:	4252      	negs	r2, r2
 8004094:	601a      	str	r2, [r3, #0]
					break;
 8004096:	e03f      	b.n	8004118 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004098:	4b30      	ldr	r3, [pc, #192]	@ (800415c <xTaskIncrementTick+0x13c>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d203      	bcs.n	80040b8 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80040b0:	4b2d      	ldr	r3, [pc, #180]	@ (8004168 <xTaskIncrementTick+0x148>)
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80040b6:	e02f      	b.n	8004118 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	3304      	adds	r3, #4
 80040bc:	0018      	movs	r0, r3
 80040be:	f7ff f8a4 	bl	800320a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d004      	beq.n	80040d4 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	3318      	adds	r3, #24
 80040ce:	0018      	movs	r0, r3
 80040d0:	f7ff f89b 	bl	800320a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040d8:	4b24      	ldr	r3, [pc, #144]	@ (800416c <xTaskIncrementTick+0x14c>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	429a      	cmp	r2, r3
 80040de:	d903      	bls.n	80040e8 <xTaskIncrementTick+0xc8>
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040e4:	4b21      	ldr	r3, [pc, #132]	@ (800416c <xTaskIncrementTick+0x14c>)
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040ec:	0013      	movs	r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	189b      	adds	r3, r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	4a1e      	ldr	r2, [pc, #120]	@ (8004170 <xTaskIncrementTick+0x150>)
 80040f6:	189a      	adds	r2, r3, r2
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	3304      	adds	r3, #4
 80040fc:	0019      	movs	r1, r3
 80040fe:	0010      	movs	r0, r2
 8004100:	f7ff f82b 	bl	800315a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004108:	4b1a      	ldr	r3, [pc, #104]	@ (8004174 <xTaskIncrementTick+0x154>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800410e:	429a      	cmp	r2, r3
 8004110:	d3b8      	bcc.n	8004084 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 8004112:	2301      	movs	r3, #1
 8004114:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004116:	e7b5      	b.n	8004084 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004118:	4b16      	ldr	r3, [pc, #88]	@ (8004174 <xTaskIncrementTick+0x154>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800411e:	4914      	ldr	r1, [pc, #80]	@ (8004170 <xTaskIncrementTick+0x150>)
 8004120:	0013      	movs	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	189b      	adds	r3, r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	585b      	ldr	r3, [r3, r1]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d901      	bls.n	8004132 <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 800412e:	2301      	movs	r3, #1
 8004130:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004132:	4b11      	ldr	r3, [pc, #68]	@ (8004178 <xTaskIncrementTick+0x158>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d007      	beq.n	800414a <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 800413a:	2301      	movs	r3, #1
 800413c:	617b      	str	r3, [r7, #20]
 800413e:	e004      	b.n	800414a <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004140:	4b0e      	ldr	r3, [pc, #56]	@ (800417c <xTaskIncrementTick+0x15c>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	1c5a      	adds	r2, r3, #1
 8004146:	4b0d      	ldr	r3, [pc, #52]	@ (800417c <xTaskIncrementTick+0x15c>)
 8004148:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800414a:	697b      	ldr	r3, [r7, #20]
}
 800414c:	0018      	movs	r0, r3
 800414e:	46bd      	mov	sp, r7
 8004150:	b006      	add	sp, #24
 8004152:	bd80      	pop	{r7, pc}
 8004154:	20000d48 	.word	0x20000d48
 8004158:	20000d24 	.word	0x20000d24
 800415c:	20000cd8 	.word	0x20000cd8
 8004160:	20000cdc 	.word	0x20000cdc
 8004164:	20000d38 	.word	0x20000d38
 8004168:	20000d40 	.word	0x20000d40
 800416c:	20000d28 	.word	0x20000d28
 8004170:	20000850 	.word	0x20000850
 8004174:	2000084c 	.word	0x2000084c
 8004178:	20000d34 	.word	0x20000d34
 800417c:	20000d30 	.word	0x20000d30

08004180 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004186:	4b22      	ldr	r3, [pc, #136]	@ (8004210 <vTaskSwitchContext+0x90>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d003      	beq.n	8004196 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800418e:	4b21      	ldr	r3, [pc, #132]	@ (8004214 <vTaskSwitchContext+0x94>)
 8004190:	2201      	movs	r2, #1
 8004192:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004194:	e038      	b.n	8004208 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 8004196:	4b1f      	ldr	r3, [pc, #124]	@ (8004214 <vTaskSwitchContext+0x94>)
 8004198:	2200      	movs	r2, #0
 800419a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800419c:	4b1e      	ldr	r3, [pc, #120]	@ (8004218 <vTaskSwitchContext+0x98>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	607b      	str	r3, [r7, #4]
 80041a2:	e008      	b.n	80041b6 <vTaskSwitchContext+0x36>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d102      	bne.n	80041b0 <vTaskSwitchContext+0x30>
 80041aa:	b672      	cpsid	i
 80041ac:	46c0      	nop			@ (mov r8, r8)
 80041ae:	e7fd      	b.n	80041ac <vTaskSwitchContext+0x2c>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	3b01      	subs	r3, #1
 80041b4:	607b      	str	r3, [r7, #4]
 80041b6:	4919      	ldr	r1, [pc, #100]	@ (800421c <vTaskSwitchContext+0x9c>)
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	0013      	movs	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	189b      	adds	r3, r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	585b      	ldr	r3, [r3, r1]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d0ed      	beq.n	80041a4 <vTaskSwitchContext+0x24>
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	0013      	movs	r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	189b      	adds	r3, r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	4a12      	ldr	r2, [pc, #72]	@ (800421c <vTaskSwitchContext+0x9c>)
 80041d4:	189b      	adds	r3, r3, r2
 80041d6:	603b      	str	r3, [r7, #0]
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	685a      	ldr	r2, [r3, #4]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	605a      	str	r2, [r3, #4]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	685a      	ldr	r2, [r3, #4]
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	3308      	adds	r3, #8
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d104      	bne.n	80041f8 <vTaskSwitchContext+0x78>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	685a      	ldr	r2, [r3, #4]
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	605a      	str	r2, [r3, #4]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	68da      	ldr	r2, [r3, #12]
 80041fe:	4b08      	ldr	r3, [pc, #32]	@ (8004220 <vTaskSwitchContext+0xa0>)
 8004200:	601a      	str	r2, [r3, #0]
 8004202:	4b05      	ldr	r3, [pc, #20]	@ (8004218 <vTaskSwitchContext+0x98>)
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	601a      	str	r2, [r3, #0]
}
 8004208:	46c0      	nop			@ (mov r8, r8)
 800420a:	46bd      	mov	sp, r7
 800420c:	b002      	add	sp, #8
 800420e:	bd80      	pop	{r7, pc}
 8004210:	20000d48 	.word	0x20000d48
 8004214:	20000d34 	.word	0x20000d34
 8004218:	20000d28 	.word	0x20000d28
 800421c:	20000850 	.word	0x20000850
 8004220:	2000084c 	.word	0x2000084c

08004224 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d102      	bne.n	800423a <vTaskPlaceOnEventList+0x16>
 8004234:	b672      	cpsid	i
 8004236:	46c0      	nop			@ (mov r8, r8)
 8004238:	e7fd      	b.n	8004236 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800423a:	4b09      	ldr	r3, [pc, #36]	@ (8004260 <vTaskPlaceOnEventList+0x3c>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	3318      	adds	r3, #24
 8004240:	001a      	movs	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	0011      	movs	r1, r2
 8004246:	0018      	movs	r0, r3
 8004248:	f7fe ffa9 	bl	800319e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	2101      	movs	r1, #1
 8004250:	0018      	movs	r0, r3
 8004252:	f000 fa41 	bl	80046d8 <prvAddCurrentTaskToDelayedList>
}
 8004256:	46c0      	nop			@ (mov r8, r8)
 8004258:	46bd      	mov	sp, r7
 800425a:	b002      	add	sp, #8
 800425c:	bd80      	pop	{r7, pc}
 800425e:	46c0      	nop			@ (mov r8, r8)
 8004260:	2000084c 	.word	0x2000084c

08004264 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d102      	bne.n	800427c <vTaskPlaceOnEventListRestricted+0x18>
 8004276:	b672      	cpsid	i
 8004278:	46c0      	nop			@ (mov r8, r8)
 800427a:	e7fd      	b.n	8004278 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800427c:	4b0c      	ldr	r3, [pc, #48]	@ (80042b0 <vTaskPlaceOnEventListRestricted+0x4c>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	3318      	adds	r3, #24
 8004282:	001a      	movs	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	0011      	movs	r1, r2
 8004288:	0018      	movs	r0, r3
 800428a:	f7fe ff66 	bl	800315a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d002      	beq.n	800429a <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 8004294:	2301      	movs	r3, #1
 8004296:	425b      	negs	r3, r3
 8004298:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	0011      	movs	r1, r2
 80042a0:	0018      	movs	r0, r3
 80042a2:	f000 fa19 	bl	80046d8 <prvAddCurrentTaskToDelayedList>
	}
 80042a6:	46c0      	nop			@ (mov r8, r8)
 80042a8:	46bd      	mov	sp, r7
 80042aa:	b004      	add	sp, #16
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	46c0      	nop			@ (mov r8, r8)
 80042b0:	2000084c 	.word	0x2000084c

080042b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d102      	bne.n	80042d0 <xTaskRemoveFromEventList+0x1c>
 80042ca:	b672      	cpsid	i
 80042cc:	46c0      	nop			@ (mov r8, r8)
 80042ce:	e7fd      	b.n	80042cc <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	3318      	adds	r3, #24
 80042d4:	0018      	movs	r0, r3
 80042d6:	f7fe ff98 	bl	800320a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042da:	4b1f      	ldr	r3, [pc, #124]	@ (8004358 <xTaskRemoveFromEventList+0xa4>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d11d      	bne.n	800431e <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	3304      	adds	r3, #4
 80042e6:	0018      	movs	r0, r3
 80042e8:	f7fe ff8f 	bl	800320a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042f0:	4b1a      	ldr	r3, [pc, #104]	@ (800435c <xTaskRemoveFromEventList+0xa8>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d903      	bls.n	8004300 <xTaskRemoveFromEventList+0x4c>
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042fc:	4b17      	ldr	r3, [pc, #92]	@ (800435c <xTaskRemoveFromEventList+0xa8>)
 80042fe:	601a      	str	r2, [r3, #0]
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004304:	0013      	movs	r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	189b      	adds	r3, r3, r2
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	4a14      	ldr	r2, [pc, #80]	@ (8004360 <xTaskRemoveFromEventList+0xac>)
 800430e:	189a      	adds	r2, r3, r2
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	3304      	adds	r3, #4
 8004314:	0019      	movs	r1, r3
 8004316:	0010      	movs	r0, r2
 8004318:	f7fe ff1f 	bl	800315a <vListInsertEnd>
 800431c:	e007      	b.n	800432e <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	3318      	adds	r3, #24
 8004322:	001a      	movs	r2, r3
 8004324:	4b0f      	ldr	r3, [pc, #60]	@ (8004364 <xTaskRemoveFromEventList+0xb0>)
 8004326:	0011      	movs	r1, r2
 8004328:	0018      	movs	r0, r3
 800432a:	f7fe ff16 	bl	800315a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004332:	4b0d      	ldr	r3, [pc, #52]	@ (8004368 <xTaskRemoveFromEventList+0xb4>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004338:	429a      	cmp	r2, r3
 800433a:	d905      	bls.n	8004348 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800433c:	2301      	movs	r3, #1
 800433e:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004340:	4b0a      	ldr	r3, [pc, #40]	@ (800436c <xTaskRemoveFromEventList+0xb8>)
 8004342:	2201      	movs	r2, #1
 8004344:	601a      	str	r2, [r3, #0]
 8004346:	e001      	b.n	800434c <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 8004348:	2300      	movs	r3, #0
 800434a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800434c:	68fb      	ldr	r3, [r7, #12]
}
 800434e:	0018      	movs	r0, r3
 8004350:	46bd      	mov	sp, r7
 8004352:	b004      	add	sp, #16
 8004354:	bd80      	pop	{r7, pc}
 8004356:	46c0      	nop			@ (mov r8, r8)
 8004358:	20000d48 	.word	0x20000d48
 800435c:	20000d28 	.word	0x20000d28
 8004360:	20000850 	.word	0x20000850
 8004364:	20000ce0 	.word	0x20000ce0
 8004368:	2000084c 	.word	0x2000084c
 800436c:	20000d34 	.word	0x20000d34

08004370 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004378:	4b05      	ldr	r3, [pc, #20]	@ (8004390 <vTaskInternalSetTimeOutState+0x20>)
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004380:	4b04      	ldr	r3, [pc, #16]	@ (8004394 <vTaskInternalSetTimeOutState+0x24>)
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	605a      	str	r2, [r3, #4]
}
 8004388:	46c0      	nop			@ (mov r8, r8)
 800438a:	46bd      	mov	sp, r7
 800438c:	b002      	add	sp, #8
 800438e:	bd80      	pop	{r7, pc}
 8004390:	20000d38 	.word	0x20000d38
 8004394:	20000d24 	.word	0x20000d24

08004398 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d102      	bne.n	80043ae <xTaskCheckForTimeOut+0x16>
 80043a8:	b672      	cpsid	i
 80043aa:	46c0      	nop			@ (mov r8, r8)
 80043ac:	e7fd      	b.n	80043aa <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d102      	bne.n	80043ba <xTaskCheckForTimeOut+0x22>
 80043b4:	b672      	cpsid	i
 80043b6:	46c0      	nop			@ (mov r8, r8)
 80043b8:	e7fd      	b.n	80043b6 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 80043ba:	f000 fd99 	bl	8004ef0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80043be:	4b1d      	ldr	r3, [pc, #116]	@ (8004434 <xTaskCheckForTimeOut+0x9c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	3301      	adds	r3, #1
 80043d4:	d102      	bne.n	80043dc <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80043d6:	2300      	movs	r3, #0
 80043d8:	617b      	str	r3, [r7, #20]
 80043da:	e024      	b.n	8004426 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	4b15      	ldr	r3, [pc, #84]	@ (8004438 <xTaskCheckForTimeOut+0xa0>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d007      	beq.n	80043f8 <xTaskCheckForTimeOut+0x60>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d302      	bcc.n	80043f8 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80043f2:	2301      	movs	r3, #1
 80043f4:	617b      	str	r3, [r7, #20]
 80043f6:	e016      	b.n	8004426 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d20c      	bcs.n	800441c <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	1ad2      	subs	r2, r2, r3
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	0018      	movs	r0, r3
 8004412:	f7ff ffad 	bl	8004370 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004416:	2300      	movs	r3, #0
 8004418:	617b      	str	r3, [r7, #20]
 800441a:	e004      	b.n	8004426 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	2200      	movs	r2, #0
 8004420:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004422:	2301      	movs	r3, #1
 8004424:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004426:	f000 fd75 	bl	8004f14 <vPortExitCritical>

	return xReturn;
 800442a:	697b      	ldr	r3, [r7, #20]
}
 800442c:	0018      	movs	r0, r3
 800442e:	46bd      	mov	sp, r7
 8004430:	b006      	add	sp, #24
 8004432:	bd80      	pop	{r7, pc}
 8004434:	20000d24 	.word	0x20000d24
 8004438:	20000d38 	.word	0x20000d38

0800443c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004440:	4b02      	ldr	r3, [pc, #8]	@ (800444c <vTaskMissedYield+0x10>)
 8004442:	2201      	movs	r2, #1
 8004444:	601a      	str	r2, [r3, #0]
}
 8004446:	46c0      	nop			@ (mov r8, r8)
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	20000d34 	.word	0x20000d34

08004450 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004458:	f000 f84e 	bl	80044f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800445c:	4b03      	ldr	r3, [pc, #12]	@ (800446c <prvIdleTask+0x1c>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d9f9      	bls.n	8004458 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004464:	f000 fd34 	bl	8004ed0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004468:	e7f6      	b.n	8004458 <prvIdleTask+0x8>
 800446a:	46c0      	nop			@ (mov r8, r8)
 800446c:	20000850 	.word	0x20000850

08004470 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004476:	2300      	movs	r3, #0
 8004478:	607b      	str	r3, [r7, #4]
 800447a:	e00c      	b.n	8004496 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	0013      	movs	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	189b      	adds	r3, r3, r2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	4a14      	ldr	r2, [pc, #80]	@ (80044d8 <prvInitialiseTaskLists+0x68>)
 8004488:	189b      	adds	r3, r3, r2
 800448a:	0018      	movs	r0, r3
 800448c:	f7fe fe3c 	bl	8003108 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	3301      	adds	r3, #1
 8004494:	607b      	str	r3, [r7, #4]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2b37      	cmp	r3, #55	@ 0x37
 800449a:	d9ef      	bls.n	800447c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800449c:	4b0f      	ldr	r3, [pc, #60]	@ (80044dc <prvInitialiseTaskLists+0x6c>)
 800449e:	0018      	movs	r0, r3
 80044a0:	f7fe fe32 	bl	8003108 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80044a4:	4b0e      	ldr	r3, [pc, #56]	@ (80044e0 <prvInitialiseTaskLists+0x70>)
 80044a6:	0018      	movs	r0, r3
 80044a8:	f7fe fe2e 	bl	8003108 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80044ac:	4b0d      	ldr	r3, [pc, #52]	@ (80044e4 <prvInitialiseTaskLists+0x74>)
 80044ae:	0018      	movs	r0, r3
 80044b0:	f7fe fe2a 	bl	8003108 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80044b4:	4b0c      	ldr	r3, [pc, #48]	@ (80044e8 <prvInitialiseTaskLists+0x78>)
 80044b6:	0018      	movs	r0, r3
 80044b8:	f7fe fe26 	bl	8003108 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80044bc:	4b0b      	ldr	r3, [pc, #44]	@ (80044ec <prvInitialiseTaskLists+0x7c>)
 80044be:	0018      	movs	r0, r3
 80044c0:	f7fe fe22 	bl	8003108 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80044c4:	4b0a      	ldr	r3, [pc, #40]	@ (80044f0 <prvInitialiseTaskLists+0x80>)
 80044c6:	4a05      	ldr	r2, [pc, #20]	@ (80044dc <prvInitialiseTaskLists+0x6c>)
 80044c8:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80044ca:	4b0a      	ldr	r3, [pc, #40]	@ (80044f4 <prvInitialiseTaskLists+0x84>)
 80044cc:	4a04      	ldr	r2, [pc, #16]	@ (80044e0 <prvInitialiseTaskLists+0x70>)
 80044ce:	601a      	str	r2, [r3, #0]
}
 80044d0:	46c0      	nop			@ (mov r8, r8)
 80044d2:	46bd      	mov	sp, r7
 80044d4:	b002      	add	sp, #8
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	20000850 	.word	0x20000850
 80044dc:	20000cb0 	.word	0x20000cb0
 80044e0:	20000cc4 	.word	0x20000cc4
 80044e4:	20000ce0 	.word	0x20000ce0
 80044e8:	20000cf4 	.word	0x20000cf4
 80044ec:	20000d0c 	.word	0x20000d0c
 80044f0:	20000cd8 	.word	0x20000cd8
 80044f4:	20000cdc 	.word	0x20000cdc

080044f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80044fe:	e01a      	b.n	8004536 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8004500:	f000 fcf6 	bl	8004ef0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004504:	4b10      	ldr	r3, [pc, #64]	@ (8004548 <prvCheckTasksWaitingTermination+0x50>)
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	3304      	adds	r3, #4
 8004510:	0018      	movs	r0, r3
 8004512:	f7fe fe7a 	bl	800320a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004516:	4b0d      	ldr	r3, [pc, #52]	@ (800454c <prvCheckTasksWaitingTermination+0x54>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	1e5a      	subs	r2, r3, #1
 800451c:	4b0b      	ldr	r3, [pc, #44]	@ (800454c <prvCheckTasksWaitingTermination+0x54>)
 800451e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004520:	4b0b      	ldr	r3, [pc, #44]	@ (8004550 <prvCheckTasksWaitingTermination+0x58>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	1e5a      	subs	r2, r3, #1
 8004526:	4b0a      	ldr	r3, [pc, #40]	@ (8004550 <prvCheckTasksWaitingTermination+0x58>)
 8004528:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800452a:	f000 fcf3 	bl	8004f14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	0018      	movs	r0, r3
 8004532:	f000 f80f 	bl	8004554 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004536:	4b06      	ldr	r3, [pc, #24]	@ (8004550 <prvCheckTasksWaitingTermination+0x58>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1e0      	bne.n	8004500 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800453e:	46c0      	nop			@ (mov r8, r8)
 8004540:	46c0      	nop			@ (mov r8, r8)
 8004542:	46bd      	mov	sp, r7
 8004544:	b002      	add	sp, #8
 8004546:	bd80      	pop	{r7, pc}
 8004548:	20000cf4 	.word	0x20000cf4
 800454c:	20000d20 	.word	0x20000d20
 8004550:	20000d08 	.word	0x20000d08

08004554 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004554:	b580      	push	{r7, lr}
 8004556:	b082      	sub	sp, #8
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2259      	movs	r2, #89	@ 0x59
 8004560:	5c9b      	ldrb	r3, [r3, r2]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d109      	bne.n	800457a <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456a:	0018      	movs	r0, r3
 800456c:	f000 fe08 	bl	8005180 <vPortFree>
				vPortFree( pxTCB );
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	0018      	movs	r0, r3
 8004574:	f000 fe04 	bl	8005180 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004578:	e011      	b.n	800459e <prvDeleteTCB+0x4a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2259      	movs	r2, #89	@ 0x59
 800457e:	5c9b      	ldrb	r3, [r3, r2]
 8004580:	2b01      	cmp	r3, #1
 8004582:	d104      	bne.n	800458e <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	0018      	movs	r0, r3
 8004588:	f000 fdfa 	bl	8005180 <vPortFree>
	}
 800458c:	e007      	b.n	800459e <prvDeleteTCB+0x4a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2259      	movs	r2, #89	@ 0x59
 8004592:	5c9b      	ldrb	r3, [r3, r2]
 8004594:	2b02      	cmp	r3, #2
 8004596:	d002      	beq.n	800459e <prvDeleteTCB+0x4a>
 8004598:	b672      	cpsid	i
 800459a:	46c0      	nop			@ (mov r8, r8)
 800459c:	e7fd      	b.n	800459a <prvDeleteTCB+0x46>
	}
 800459e:	46c0      	nop			@ (mov r8, r8)
 80045a0:	46bd      	mov	sp, r7
 80045a2:	b002      	add	sp, #8
 80045a4:	bd80      	pop	{r7, pc}
	...

080045a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b082      	sub	sp, #8
 80045ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045ae:	4b0b      	ldr	r3, [pc, #44]	@ (80045dc <prvResetNextTaskUnblockTime+0x34>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d104      	bne.n	80045c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80045b8:	4b09      	ldr	r3, [pc, #36]	@ (80045e0 <prvResetNextTaskUnblockTime+0x38>)
 80045ba:	2201      	movs	r2, #1
 80045bc:	4252      	negs	r2, r2
 80045be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80045c0:	e008      	b.n	80045d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045c2:	4b06      	ldr	r3, [pc, #24]	@ (80045dc <prvResetNextTaskUnblockTime+0x34>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	4b03      	ldr	r3, [pc, #12]	@ (80045e0 <prvResetNextTaskUnblockTime+0x38>)
 80045d2:	601a      	str	r2, [r3, #0]
}
 80045d4:	46c0      	nop			@ (mov r8, r8)
 80045d6:	46bd      	mov	sp, r7
 80045d8:	b002      	add	sp, #8
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	20000cd8 	.word	0x20000cd8
 80045e0:	20000d40 	.word	0x20000d40

080045e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80045ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004614 <xTaskGetSchedulerState+0x30>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d102      	bne.n	80045f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80045f2:	2301      	movs	r3, #1
 80045f4:	607b      	str	r3, [r7, #4]
 80045f6:	e008      	b.n	800460a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045f8:	4b07      	ldr	r3, [pc, #28]	@ (8004618 <xTaskGetSchedulerState+0x34>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d102      	bne.n	8004606 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004600:	2302      	movs	r3, #2
 8004602:	607b      	str	r3, [r7, #4]
 8004604:	e001      	b.n	800460a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004606:	2300      	movs	r3, #0
 8004608:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800460a:	687b      	ldr	r3, [r7, #4]
	}
 800460c:	0018      	movs	r0, r3
 800460e:	46bd      	mov	sp, r7
 8004610:	b002      	add	sp, #8
 8004612:	bd80      	pop	{r7, pc}
 8004614:	20000d2c 	.word	0x20000d2c
 8004618:	20000d48 	.word	0x20000d48

0800461c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004628:	2300      	movs	r3, #0
 800462a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d046      	beq.n	80046c0 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004632:	4b26      	ldr	r3, [pc, #152]	@ (80046cc <xTaskPriorityDisinherit+0xb0>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68ba      	ldr	r2, [r7, #8]
 8004638:	429a      	cmp	r2, r3
 800463a:	d002      	beq.n	8004642 <xTaskPriorityDisinherit+0x26>
 800463c:	b672      	cpsid	i
 800463e:	46c0      	nop			@ (mov r8, r8)
 8004640:	e7fd      	b.n	800463e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004646:	2b00      	cmp	r3, #0
 8004648:	d102      	bne.n	8004650 <xTaskPriorityDisinherit+0x34>
 800464a:	b672      	cpsid	i
 800464c:	46c0      	nop			@ (mov r8, r8)
 800464e:	e7fd      	b.n	800464c <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004654:	1e5a      	subs	r2, r3, #1
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004662:	429a      	cmp	r2, r3
 8004664:	d02c      	beq.n	80046c0 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800466a:	2b00      	cmp	r3, #0
 800466c:	d128      	bne.n	80046c0 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	3304      	adds	r3, #4
 8004672:	0018      	movs	r0, r3
 8004674:	f7fe fdc9 	bl	800320a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004684:	2238      	movs	r2, #56	@ 0x38
 8004686:	1ad2      	subs	r2, r2, r3
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004690:	4b0f      	ldr	r3, [pc, #60]	@ (80046d0 <xTaskPriorityDisinherit+0xb4>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	429a      	cmp	r2, r3
 8004696:	d903      	bls.n	80046a0 <xTaskPriorityDisinherit+0x84>
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800469c:	4b0c      	ldr	r3, [pc, #48]	@ (80046d0 <xTaskPriorityDisinherit+0xb4>)
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046a4:	0013      	movs	r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	189b      	adds	r3, r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	4a09      	ldr	r2, [pc, #36]	@ (80046d4 <xTaskPriorityDisinherit+0xb8>)
 80046ae:	189a      	adds	r2, r3, r2
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	3304      	adds	r3, #4
 80046b4:	0019      	movs	r1, r3
 80046b6:	0010      	movs	r0, r2
 80046b8:	f7fe fd4f 	bl	800315a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80046bc:	2301      	movs	r3, #1
 80046be:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80046c0:	68fb      	ldr	r3, [r7, #12]
	}
 80046c2:	0018      	movs	r0, r3
 80046c4:	46bd      	mov	sp, r7
 80046c6:	b004      	add	sp, #16
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	46c0      	nop			@ (mov r8, r8)
 80046cc:	2000084c 	.word	0x2000084c
 80046d0:	20000d28 	.word	0x20000d28
 80046d4:	20000850 	.word	0x20000850

080046d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80046e2:	4b21      	ldr	r3, [pc, #132]	@ (8004768 <prvAddCurrentTaskToDelayedList+0x90>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80046e8:	4b20      	ldr	r3, [pc, #128]	@ (800476c <prvAddCurrentTaskToDelayedList+0x94>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	3304      	adds	r3, #4
 80046ee:	0018      	movs	r0, r3
 80046f0:	f7fe fd8b 	bl	800320a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3301      	adds	r3, #1
 80046f8:	d10b      	bne.n	8004712 <prvAddCurrentTaskToDelayedList+0x3a>
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d008      	beq.n	8004712 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004700:	4b1a      	ldr	r3, [pc, #104]	@ (800476c <prvAddCurrentTaskToDelayedList+0x94>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	1d1a      	adds	r2, r3, #4
 8004706:	4b1a      	ldr	r3, [pc, #104]	@ (8004770 <prvAddCurrentTaskToDelayedList+0x98>)
 8004708:	0011      	movs	r1, r2
 800470a:	0018      	movs	r0, r3
 800470c:	f7fe fd25 	bl	800315a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004710:	e026      	b.n	8004760 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	18d3      	adds	r3, r2, r3
 8004718:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800471a:	4b14      	ldr	r3, [pc, #80]	@ (800476c <prvAddCurrentTaskToDelayedList+0x94>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004722:	68ba      	ldr	r2, [r7, #8]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	429a      	cmp	r2, r3
 8004728:	d209      	bcs.n	800473e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800472a:	4b12      	ldr	r3, [pc, #72]	@ (8004774 <prvAddCurrentTaskToDelayedList+0x9c>)
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	4b0f      	ldr	r3, [pc, #60]	@ (800476c <prvAddCurrentTaskToDelayedList+0x94>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	3304      	adds	r3, #4
 8004734:	0019      	movs	r1, r3
 8004736:	0010      	movs	r0, r2
 8004738:	f7fe fd31 	bl	800319e <vListInsert>
}
 800473c:	e010      	b.n	8004760 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800473e:	4b0e      	ldr	r3, [pc, #56]	@ (8004778 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	4b0a      	ldr	r3, [pc, #40]	@ (800476c <prvAddCurrentTaskToDelayedList+0x94>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	3304      	adds	r3, #4
 8004748:	0019      	movs	r1, r3
 800474a:	0010      	movs	r0, r2
 800474c:	f7fe fd27 	bl	800319e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004750:	4b0a      	ldr	r3, [pc, #40]	@ (800477c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	429a      	cmp	r2, r3
 8004758:	d202      	bcs.n	8004760 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800475a:	4b08      	ldr	r3, [pc, #32]	@ (800477c <prvAddCurrentTaskToDelayedList+0xa4>)
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	601a      	str	r2, [r3, #0]
}
 8004760:	46c0      	nop			@ (mov r8, r8)
 8004762:	46bd      	mov	sp, r7
 8004764:	b004      	add	sp, #16
 8004766:	bd80      	pop	{r7, pc}
 8004768:	20000d24 	.word	0x20000d24
 800476c:	2000084c 	.word	0x2000084c
 8004770:	20000d0c 	.word	0x20000d0c
 8004774:	20000cdc 	.word	0x20000cdc
 8004778:	20000cd8 	.word	0x20000cd8
 800477c:	20000d40 	.word	0x20000d40

08004780 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004780:	b590      	push	{r4, r7, lr}
 8004782:	b089      	sub	sp, #36	@ 0x24
 8004784:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004786:	2300      	movs	r3, #0
 8004788:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800478a:	f000 fad5 	bl	8004d38 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800478e:	4b18      	ldr	r3, [pc, #96]	@ (80047f0 <xTimerCreateTimerTask+0x70>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d020      	beq.n	80047d8 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004796:	2300      	movs	r3, #0
 8004798:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800479a:	2300      	movs	r3, #0
 800479c:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800479e:	003a      	movs	r2, r7
 80047a0:	1d39      	adds	r1, r7, #4
 80047a2:	2308      	movs	r3, #8
 80047a4:	18fb      	adds	r3, r7, r3
 80047a6:	0018      	movs	r0, r3
 80047a8:	f7fe fc96 	bl	80030d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80047ac:	683c      	ldr	r4, [r7, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	68ba      	ldr	r2, [r7, #8]
 80047b2:	4910      	ldr	r1, [pc, #64]	@ (80047f4 <xTimerCreateTimerTask+0x74>)
 80047b4:	4810      	ldr	r0, [pc, #64]	@ (80047f8 <xTimerCreateTimerTask+0x78>)
 80047b6:	9202      	str	r2, [sp, #8]
 80047b8:	9301      	str	r3, [sp, #4]
 80047ba:	2302      	movs	r3, #2
 80047bc:	9300      	str	r3, [sp, #0]
 80047be:	2300      	movs	r3, #0
 80047c0:	0022      	movs	r2, r4
 80047c2:	f7ff f986 	bl	8003ad2 <xTaskCreateStatic>
 80047c6:	0002      	movs	r2, r0
 80047c8:	4b0c      	ldr	r3, [pc, #48]	@ (80047fc <xTimerCreateTimerTask+0x7c>)
 80047ca:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80047cc:	4b0b      	ldr	r3, [pc, #44]	@ (80047fc <xTimerCreateTimerTask+0x7c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d001      	beq.n	80047d8 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80047d4:	2301      	movs	r3, #1
 80047d6:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d102      	bne.n	80047e4 <xTimerCreateTimerTask+0x64>
 80047de:	b672      	cpsid	i
 80047e0:	46c0      	nop			@ (mov r8, r8)
 80047e2:	e7fd      	b.n	80047e0 <xTimerCreateTimerTask+0x60>
	return xReturn;
 80047e4:	68fb      	ldr	r3, [r7, #12]
}
 80047e6:	0018      	movs	r0, r3
 80047e8:	46bd      	mov	sp, r7
 80047ea:	b005      	add	sp, #20
 80047ec:	bd90      	pop	{r4, r7, pc}
 80047ee:	46c0      	nop			@ (mov r8, r8)
 80047f0:	20000d7c 	.word	0x20000d7c
 80047f4:	08005428 	.word	0x08005428
 80047f8:	08004925 	.word	0x08004925
 80047fc:	20000d80 	.word	0x20000d80

08004800 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004800:	b590      	push	{r4, r7, lr}
 8004802:	b08b      	sub	sp, #44	@ 0x2c
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
 800480c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800480e:	2300      	movs	r3, #0
 8004810:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d102      	bne.n	800481e <xTimerGenericCommand+0x1e>
 8004818:	b672      	cpsid	i
 800481a:	46c0      	nop			@ (mov r8, r8)
 800481c:	e7fd      	b.n	800481a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800481e:	4b1d      	ldr	r3, [pc, #116]	@ (8004894 <xTimerGenericCommand+0x94>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d030      	beq.n	8004888 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004826:	2414      	movs	r4, #20
 8004828:	193b      	adds	r3, r7, r4
 800482a:	68ba      	ldr	r2, [r7, #8]
 800482c:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800482e:	193b      	adds	r3, r7, r4
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004834:	193b      	adds	r3, r7, r4
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	2b05      	cmp	r3, #5
 800483e:	dc19      	bgt.n	8004874 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004840:	f7ff fed0 	bl	80045e4 <xTaskGetSchedulerState>
 8004844:	0003      	movs	r3, r0
 8004846:	2b02      	cmp	r3, #2
 8004848:	d109      	bne.n	800485e <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800484a:	4b12      	ldr	r3, [pc, #72]	@ (8004894 <xTimerGenericCommand+0x94>)
 800484c:	6818      	ldr	r0, [r3, #0]
 800484e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004850:	1939      	adds	r1, r7, r4
 8004852:	2300      	movs	r3, #0
 8004854:	f7fe fdce 	bl	80033f4 <xQueueGenericSend>
 8004858:	0003      	movs	r3, r0
 800485a:	627b      	str	r3, [r7, #36]	@ 0x24
 800485c:	e014      	b.n	8004888 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800485e:	4b0d      	ldr	r3, [pc, #52]	@ (8004894 <xTimerGenericCommand+0x94>)
 8004860:	6818      	ldr	r0, [r3, #0]
 8004862:	2314      	movs	r3, #20
 8004864:	18f9      	adds	r1, r7, r3
 8004866:	2300      	movs	r3, #0
 8004868:	2200      	movs	r2, #0
 800486a:	f7fe fdc3 	bl	80033f4 <xQueueGenericSend>
 800486e:	0003      	movs	r3, r0
 8004870:	627b      	str	r3, [r7, #36]	@ 0x24
 8004872:	e009      	b.n	8004888 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004874:	4b07      	ldr	r3, [pc, #28]	@ (8004894 <xTimerGenericCommand+0x94>)
 8004876:	6818      	ldr	r0, [r3, #0]
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	2314      	movs	r3, #20
 800487c:	18f9      	adds	r1, r7, r3
 800487e:	2300      	movs	r3, #0
 8004880:	f7fe fe80 	bl	8003584 <xQueueGenericSendFromISR>
 8004884:	0003      	movs	r3, r0
 8004886:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800488a:	0018      	movs	r0, r3
 800488c:	46bd      	mov	sp, r7
 800488e:	b00b      	add	sp, #44	@ 0x2c
 8004890:	bd90      	pop	{r4, r7, pc}
 8004892:	46c0      	nop			@ (mov r8, r8)
 8004894:	20000d7c 	.word	0x20000d7c

08004898 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b086      	sub	sp, #24
 800489c:	af02      	add	r7, sp, #8
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048a2:	4b1f      	ldr	r3, [pc, #124]	@ (8004920 <prvProcessExpiredTimer+0x88>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	3304      	adds	r3, #4
 80048b0:	0018      	movs	r0, r3
 80048b2:	f7fe fcaa 	bl	800320a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2228      	movs	r2, #40	@ 0x28
 80048ba:	5c9b      	ldrb	r3, [r3, r2]
 80048bc:	001a      	movs	r2, r3
 80048be:	2304      	movs	r3, #4
 80048c0:	4013      	ands	r3, r2
 80048c2:	d01a      	beq.n	80048fa <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	699a      	ldr	r2, [r3, #24]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	18d1      	adds	r1, r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	683a      	ldr	r2, [r7, #0]
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 f8c7 	bl	8004a64 <prvInsertTimerInActiveList>
 80048d6:	1e03      	subs	r3, r0, #0
 80048d8:	d018      	beq.n	800490c <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	68f8      	ldr	r0, [r7, #12]
 80048de:	2300      	movs	r3, #0
 80048e0:	9300      	str	r3, [sp, #0]
 80048e2:	2300      	movs	r3, #0
 80048e4:	2100      	movs	r1, #0
 80048e6:	f7ff ff8b 	bl	8004800 <xTimerGenericCommand>
 80048ea:	0003      	movs	r3, r0
 80048ec:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10b      	bne.n	800490c <prvProcessExpiredTimer+0x74>
 80048f4:	b672      	cpsid	i
 80048f6:	46c0      	nop			@ (mov r8, r8)
 80048f8:	e7fd      	b.n	80048f6 <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2228      	movs	r2, #40	@ 0x28
 80048fe:	5c9b      	ldrb	r3, [r3, r2]
 8004900:	2201      	movs	r2, #1
 8004902:	4393      	bics	r3, r2
 8004904:	b2d9      	uxtb	r1, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2228      	movs	r2, #40	@ 0x28
 800490a:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6a1b      	ldr	r3, [r3, #32]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	0010      	movs	r0, r2
 8004914:	4798      	blx	r3
}
 8004916:	46c0      	nop			@ (mov r8, r8)
 8004918:	46bd      	mov	sp, r7
 800491a:	b004      	add	sp, #16
 800491c:	bd80      	pop	{r7, pc}
 800491e:	46c0      	nop			@ (mov r8, r8)
 8004920:	20000d74 	.word	0x20000d74

08004924 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800492c:	2308      	movs	r3, #8
 800492e:	18fb      	adds	r3, r7, r3
 8004930:	0018      	movs	r0, r3
 8004932:	f000 f855 	bl	80049e0 <prvGetNextExpireTime>
 8004936:	0003      	movs	r3, r0
 8004938:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	0011      	movs	r1, r2
 8004940:	0018      	movs	r0, r3
 8004942:	f000 f805 	bl	8004950 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004946:	f000 f8cf 	bl	8004ae8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800494a:	46c0      	nop			@ (mov r8, r8)
 800494c:	e7ee      	b.n	800492c <prvTimerTask+0x8>
	...

08004950 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800495a:	f7ff fabb 	bl	8003ed4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800495e:	2308      	movs	r3, #8
 8004960:	18fb      	adds	r3, r7, r3
 8004962:	0018      	movs	r0, r3
 8004964:	f000 f85e 	bl	8004a24 <prvSampleTimeNow>
 8004968:	0003      	movs	r3, r0
 800496a:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d12b      	bne.n	80049ca <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10c      	bne.n	8004992 <prvProcessTimerOrBlockTask+0x42>
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	429a      	cmp	r2, r3
 800497e:	d808      	bhi.n	8004992 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8004980:	f7ff fab4 	bl	8003eec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004984:	68fa      	ldr	r2, [r7, #12]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	0011      	movs	r1, r2
 800498a:	0018      	movs	r0, r3
 800498c:	f7ff ff84 	bl	8004898 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004990:	e01d      	b.n	80049ce <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d008      	beq.n	80049aa <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004998:	4b0f      	ldr	r3, [pc, #60]	@ (80049d8 <prvProcessTimerOrBlockTask+0x88>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <prvProcessTimerOrBlockTask+0x56>
 80049a2:	2301      	movs	r3, #1
 80049a4:	e000      	b.n	80049a8 <prvProcessTimerOrBlockTask+0x58>
 80049a6:	2300      	movs	r3, #0
 80049a8:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80049aa:	4b0c      	ldr	r3, [pc, #48]	@ (80049dc <prvProcessTimerOrBlockTask+0x8c>)
 80049ac:	6818      	ldr	r0, [r3, #0]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	1ad3      	subs	r3, r2, r3
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	0019      	movs	r1, r3
 80049b8:	f7ff f858 	bl	8003a6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80049bc:	f7ff fa96 	bl	8003eec <xTaskResumeAll>
 80049c0:	1e03      	subs	r3, r0, #0
 80049c2:	d104      	bne.n	80049ce <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 80049c4:	f000 fa84 	bl	8004ed0 <vPortYield>
}
 80049c8:	e001      	b.n	80049ce <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 80049ca:	f7ff fa8f 	bl	8003eec <xTaskResumeAll>
}
 80049ce:	46c0      	nop			@ (mov r8, r8)
 80049d0:	46bd      	mov	sp, r7
 80049d2:	b004      	add	sp, #16
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	46c0      	nop			@ (mov r8, r8)
 80049d8:	20000d78 	.word	0x20000d78
 80049dc:	20000d7c 	.word	0x20000d7c

080049e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80049e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004a20 <prvGetNextExpireTime+0x40>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d101      	bne.n	80049f6 <prvGetNextExpireTime+0x16>
 80049f2:	2201      	movs	r2, #1
 80049f4:	e000      	b.n	80049f8 <prvGetNextExpireTime+0x18>
 80049f6:	2200      	movs	r2, #0
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d105      	bne.n	8004a10 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004a04:	4b06      	ldr	r3, [pc, #24]	@ (8004a20 <prvGetNextExpireTime+0x40>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	60fb      	str	r3, [r7, #12]
 8004a0e:	e001      	b.n	8004a14 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004a10:	2300      	movs	r3, #0
 8004a12:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004a14:	68fb      	ldr	r3, [r7, #12]
}
 8004a16:	0018      	movs	r0, r3
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	b004      	add	sp, #16
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	46c0      	nop			@ (mov r8, r8)
 8004a20:	20000d74 	.word	0x20000d74

08004a24 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004a2c:	f7ff faea 	bl	8004004 <xTaskGetTickCount>
 8004a30:	0003      	movs	r3, r0
 8004a32:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8004a34:	4b0a      	ldr	r3, [pc, #40]	@ (8004a60 <prvSampleTimeNow+0x3c>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d205      	bcs.n	8004a4a <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8004a3e:	f000 f91d 	bl	8004c7c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2201      	movs	r2, #1
 8004a46:	601a      	str	r2, [r3, #0]
 8004a48:	e002      	b.n	8004a50 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004a50:	4b03      	ldr	r3, [pc, #12]	@ (8004a60 <prvSampleTimeNow+0x3c>)
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8004a56:	68fb      	ldr	r3, [r7, #12]
}
 8004a58:	0018      	movs	r0, r3
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	b004      	add	sp, #16
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	20000d84 	.word	0x20000d84

08004a64 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
 8004a70:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004a72:	2300      	movs	r3, #0
 8004a74:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	68ba      	ldr	r2, [r7, #8]
 8004a7a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d812      	bhi.n	8004ab0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	1ad2      	subs	r2, r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d302      	bcc.n	8004a9e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	617b      	str	r3, [r7, #20]
 8004a9c:	e01b      	b.n	8004ad6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004a9e:	4b10      	ldr	r3, [pc, #64]	@ (8004ae0 <prvInsertTimerInActiveList+0x7c>)
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	0019      	movs	r1, r3
 8004aa8:	0010      	movs	r0, r2
 8004aaa:	f7fe fb78 	bl	800319e <vListInsert>
 8004aae:	e012      	b.n	8004ad6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d206      	bcs.n	8004ac6 <prvInsertTimerInActiveList+0x62>
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d302      	bcc.n	8004ac6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	617b      	str	r3, [r7, #20]
 8004ac4:	e007      	b.n	8004ad6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004ac6:	4b07      	ldr	r3, [pc, #28]	@ (8004ae4 <prvInsertTimerInActiveList+0x80>)
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	3304      	adds	r3, #4
 8004ace:	0019      	movs	r1, r3
 8004ad0:	0010      	movs	r0, r2
 8004ad2:	f7fe fb64 	bl	800319e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004ad6:	697b      	ldr	r3, [r7, #20]
}
 8004ad8:	0018      	movs	r0, r3
 8004ada:	46bd      	mov	sp, r7
 8004adc:	b006      	add	sp, #24
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	20000d78 	.word	0x20000d78
 8004ae4:	20000d74 	.word	0x20000d74

08004ae8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004ae8:	b590      	push	{r4, r7, lr}
 8004aea:	b08d      	sub	sp, #52	@ 0x34
 8004aec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004aee:	e0b1      	b.n	8004c54 <prvProcessReceivedCommands+0x16c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004af0:	2208      	movs	r2, #8
 8004af2:	18bb      	adds	r3, r7, r2
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	da10      	bge.n	8004b1c <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004afa:	18bb      	adds	r3, r7, r2
 8004afc:	3304      	adds	r3, #4
 8004afe:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d102      	bne.n	8004b0c <prvProcessReceivedCommands+0x24>
 8004b06:	b672      	cpsid	i
 8004b08:	46c0      	nop			@ (mov r8, r8)
 8004b0a:	e7fd      	b.n	8004b08 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b12:	6858      	ldr	r0, [r3, #4]
 8004b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	0019      	movs	r1, r3
 8004b1a:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004b1c:	2208      	movs	r2, #8
 8004b1e:	18bb      	adds	r3, r7, r2
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	da00      	bge.n	8004b28 <prvProcessReceivedCommands+0x40>
 8004b26:	e095      	b.n	8004c54 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004b28:	18bb      	adds	r3, r7, r2
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d004      	beq.n	8004b40 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b36:	6a3b      	ldr	r3, [r7, #32]
 8004b38:	3304      	adds	r3, #4
 8004b3a:	0018      	movs	r0, r3
 8004b3c:	f7fe fb65 	bl	800320a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004b40:	1d3b      	adds	r3, r7, #4
 8004b42:	0018      	movs	r0, r3
 8004b44:	f7ff ff6e 	bl	8004a24 <prvSampleTimeNow>
 8004b48:	0003      	movs	r3, r0
 8004b4a:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8004b4c:	2308      	movs	r3, #8
 8004b4e:	18fb      	adds	r3, r7, r3
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b09      	cmp	r3, #9
 8004b54:	d900      	bls.n	8004b58 <prvProcessReceivedCommands+0x70>
 8004b56:	e07a      	b.n	8004c4e <prvProcessReceivedCommands+0x166>
 8004b58:	009a      	lsls	r2, r3, #2
 8004b5a:	4b46      	ldr	r3, [pc, #280]	@ (8004c74 <prvProcessReceivedCommands+0x18c>)
 8004b5c:	18d3      	adds	r3, r2, r3
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004b62:	6a3b      	ldr	r3, [r7, #32]
 8004b64:	2228      	movs	r2, #40	@ 0x28
 8004b66:	5c9b      	ldrb	r3, [r3, r2]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	b2d9      	uxtb	r1, r3
 8004b6e:	6a3b      	ldr	r3, [r7, #32]
 8004b70:	2228      	movs	r2, #40	@ 0x28
 8004b72:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004b74:	2408      	movs	r4, #8
 8004b76:	193b      	adds	r3, r7, r4
 8004b78:	685a      	ldr	r2, [r3, #4]
 8004b7a:	6a3b      	ldr	r3, [r7, #32]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	18d1      	adds	r1, r2, r3
 8004b80:	193b      	adds	r3, r7, r4
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	69fa      	ldr	r2, [r7, #28]
 8004b86:	6a38      	ldr	r0, [r7, #32]
 8004b88:	f7ff ff6c 	bl	8004a64 <prvInsertTimerInActiveList>
 8004b8c:	1e03      	subs	r3, r0, #0
 8004b8e:	d060      	beq.n	8004c52 <prvProcessReceivedCommands+0x16a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	6a1b      	ldr	r3, [r3, #32]
 8004b94:	6a3a      	ldr	r2, [r7, #32]
 8004b96:	0010      	movs	r0, r2
 8004b98:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	2228      	movs	r2, #40	@ 0x28
 8004b9e:	5c9b      	ldrb	r3, [r3, r2]
 8004ba0:	001a      	movs	r2, r3
 8004ba2:	2304      	movs	r3, #4
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	d054      	beq.n	8004c52 <prvProcessReceivedCommands+0x16a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004ba8:	193b      	adds	r3, r7, r4
 8004baa:	685a      	ldr	r2, [r3, #4]
 8004bac:	6a3b      	ldr	r3, [r7, #32]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	18d2      	adds	r2, r2, r3
 8004bb2:	6a38      	ldr	r0, [r7, #32]
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	2300      	movs	r3, #0
 8004bba:	2100      	movs	r1, #0
 8004bbc:	f7ff fe20 	bl	8004800 <xTimerGenericCommand>
 8004bc0:	0003      	movs	r3, r0
 8004bc2:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d143      	bne.n	8004c52 <prvProcessReceivedCommands+0x16a>
 8004bca:	b672      	cpsid	i
 8004bcc:	46c0      	nop			@ (mov r8, r8)
 8004bce:	e7fd      	b.n	8004bcc <prvProcessReceivedCommands+0xe4>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004bd0:	6a3b      	ldr	r3, [r7, #32]
 8004bd2:	2228      	movs	r2, #40	@ 0x28
 8004bd4:	5c9b      	ldrb	r3, [r3, r2]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	4393      	bics	r3, r2
 8004bda:	b2d9      	uxtb	r1, r3
 8004bdc:	6a3b      	ldr	r3, [r7, #32]
 8004bde:	2228      	movs	r2, #40	@ 0x28
 8004be0:	5499      	strb	r1, [r3, r2]
					break;
 8004be2:	e037      	b.n	8004c54 <prvProcessReceivedCommands+0x16c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004be4:	6a3b      	ldr	r3, [r7, #32]
 8004be6:	2228      	movs	r2, #40	@ 0x28
 8004be8:	5c9b      	ldrb	r3, [r3, r2]
 8004bea:	2201      	movs	r2, #1
 8004bec:	4313      	orrs	r3, r2
 8004bee:	b2d9      	uxtb	r1, r3
 8004bf0:	6a3b      	ldr	r3, [r7, #32]
 8004bf2:	2228      	movs	r2, #40	@ 0x28
 8004bf4:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004bf6:	2308      	movs	r3, #8
 8004bf8:	18fb      	adds	r3, r7, r3
 8004bfa:	685a      	ldr	r2, [r3, #4]
 8004bfc:	6a3b      	ldr	r3, [r7, #32]
 8004bfe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004c00:	6a3b      	ldr	r3, [r7, #32]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d102      	bne.n	8004c0e <prvProcessReceivedCommands+0x126>
 8004c08:	b672      	cpsid	i
 8004c0a:	46c0      	nop			@ (mov r8, r8)
 8004c0c:	e7fd      	b.n	8004c0a <prvProcessReceivedCommands+0x122>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004c0e:	6a3b      	ldr	r3, [r7, #32]
 8004c10:	699a      	ldr	r2, [r3, #24]
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	18d1      	adds	r1, r2, r3
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	69fa      	ldr	r2, [r7, #28]
 8004c1a:	6a38      	ldr	r0, [r7, #32]
 8004c1c:	f7ff ff22 	bl	8004a64 <prvInsertTimerInActiveList>
					break;
 8004c20:	e018      	b.n	8004c54 <prvProcessReceivedCommands+0x16c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004c22:	6a3b      	ldr	r3, [r7, #32]
 8004c24:	2228      	movs	r2, #40	@ 0x28
 8004c26:	5c9b      	ldrb	r3, [r3, r2]
 8004c28:	001a      	movs	r2, r3
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	d104      	bne.n	8004c3a <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 8004c30:	6a3b      	ldr	r3, [r7, #32]
 8004c32:	0018      	movs	r0, r3
 8004c34:	f000 faa4 	bl	8005180 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004c38:	e00c      	b.n	8004c54 <prvProcessReceivedCommands+0x16c>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	2228      	movs	r2, #40	@ 0x28
 8004c3e:	5c9b      	ldrb	r3, [r3, r2]
 8004c40:	2201      	movs	r2, #1
 8004c42:	4393      	bics	r3, r2
 8004c44:	b2d9      	uxtb	r1, r3
 8004c46:	6a3b      	ldr	r3, [r7, #32]
 8004c48:	2228      	movs	r2, #40	@ 0x28
 8004c4a:	5499      	strb	r1, [r3, r2]
					break;
 8004c4c:	e002      	b.n	8004c54 <prvProcessReceivedCommands+0x16c>

				default	:
					/* Don't expect to get here. */
					break;
 8004c4e:	46c0      	nop			@ (mov r8, r8)
 8004c50:	e000      	b.n	8004c54 <prvProcessReceivedCommands+0x16c>
					break;
 8004c52:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004c54:	4b08      	ldr	r3, [pc, #32]	@ (8004c78 <prvProcessReceivedCommands+0x190>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2208      	movs	r2, #8
 8004c5a:	18b9      	adds	r1, r7, r2
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	0018      	movs	r0, r3
 8004c60:	f7fe fd07 	bl	8003672 <xQueueReceive>
 8004c64:	1e03      	subs	r3, r0, #0
 8004c66:	d000      	beq.n	8004c6a <prvProcessReceivedCommands+0x182>
 8004c68:	e742      	b.n	8004af0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004c6a:	46c0      	nop			@ (mov r8, r8)
 8004c6c:	46c0      	nop			@ (mov r8, r8)
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	b00b      	add	sp, #44	@ 0x2c
 8004c72:	bd90      	pop	{r4, r7, pc}
 8004c74:	0800549c 	.word	0x0800549c
 8004c78:	20000d7c 	.word	0x20000d7c

08004c7c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b088      	sub	sp, #32
 8004c80:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c82:	e042      	b.n	8004d0a <prvSwitchTimerLists+0x8e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c84:	4b2a      	ldr	r3, [pc, #168]	@ (8004d30 <prvSwitchTimerLists+0xb4>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c8e:	4b28      	ldr	r3, [pc, #160]	@ (8004d30 <prvSwitchTimerLists+0xb4>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	0018      	movs	r0, r3
 8004c9e:	f7fe fab4 	bl	800320a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	0010      	movs	r0, r2
 8004caa:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2228      	movs	r2, #40	@ 0x28
 8004cb0:	5c9b      	ldrb	r3, [r3, r2]
 8004cb2:	001a      	movs	r2, r3
 8004cb4:	2304      	movs	r3, #4
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	d027      	beq.n	8004d0a <prvSwitchTimerLists+0x8e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	18d3      	adds	r3, r2, r3
 8004cc2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004cc4:	68ba      	ldr	r2, [r7, #8]
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d90e      	bls.n	8004cea <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004cd8:	4b15      	ldr	r3, [pc, #84]	@ (8004d30 <prvSwitchTimerLists+0xb4>)
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	3304      	adds	r3, #4
 8004ce0:	0019      	movs	r1, r3
 8004ce2:	0010      	movs	r0, r2
 8004ce4:	f7fe fa5b 	bl	800319e <vListInsert>
 8004ce8:	e00f      	b.n	8004d0a <prvSwitchTimerLists+0x8e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	68f8      	ldr	r0, [r7, #12]
 8004cee:	2300      	movs	r3, #0
 8004cf0:	9300      	str	r3, [sp, #0]
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	2100      	movs	r1, #0
 8004cf6:	f7ff fd83 	bl	8004800 <xTimerGenericCommand>
 8004cfa:	0003      	movs	r3, r0
 8004cfc:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d102      	bne.n	8004d0a <prvSwitchTimerLists+0x8e>
 8004d04:	b672      	cpsid	i
 8004d06:	46c0      	nop			@ (mov r8, r8)
 8004d08:	e7fd      	b.n	8004d06 <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d0a:	4b09      	ldr	r3, [pc, #36]	@ (8004d30 <prvSwitchTimerLists+0xb4>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1b7      	bne.n	8004c84 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004d14:	4b06      	ldr	r3, [pc, #24]	@ (8004d30 <prvSwitchTimerLists+0xb4>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004d1a:	4b06      	ldr	r3, [pc, #24]	@ (8004d34 <prvSwitchTimerLists+0xb8>)
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	4b04      	ldr	r3, [pc, #16]	@ (8004d30 <prvSwitchTimerLists+0xb4>)
 8004d20:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8004d22:	4b04      	ldr	r3, [pc, #16]	@ (8004d34 <prvSwitchTimerLists+0xb8>)
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	601a      	str	r2, [r3, #0]
}
 8004d28:	46c0      	nop			@ (mov r8, r8)
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	b006      	add	sp, #24
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	20000d74 	.word	0x20000d74
 8004d34:	20000d78 	.word	0x20000d78

08004d38 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004d3e:	f000 f8d7 	bl	8004ef0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004d42:	4b16      	ldr	r3, [pc, #88]	@ (8004d9c <prvCheckForValidListAndQueue+0x64>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d123      	bne.n	8004d92 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8004d4a:	4b15      	ldr	r3, [pc, #84]	@ (8004da0 <prvCheckForValidListAndQueue+0x68>)
 8004d4c:	0018      	movs	r0, r3
 8004d4e:	f7fe f9db 	bl	8003108 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004d52:	4b14      	ldr	r3, [pc, #80]	@ (8004da4 <prvCheckForValidListAndQueue+0x6c>)
 8004d54:	0018      	movs	r0, r3
 8004d56:	f7fe f9d7 	bl	8003108 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004d5a:	4b13      	ldr	r3, [pc, #76]	@ (8004da8 <prvCheckForValidListAndQueue+0x70>)
 8004d5c:	4a10      	ldr	r2, [pc, #64]	@ (8004da0 <prvCheckForValidListAndQueue+0x68>)
 8004d5e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004d60:	4b12      	ldr	r3, [pc, #72]	@ (8004dac <prvCheckForValidListAndQueue+0x74>)
 8004d62:	4a10      	ldr	r2, [pc, #64]	@ (8004da4 <prvCheckForValidListAndQueue+0x6c>)
 8004d64:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004d66:	4b12      	ldr	r3, [pc, #72]	@ (8004db0 <prvCheckForValidListAndQueue+0x78>)
 8004d68:	4a12      	ldr	r2, [pc, #72]	@ (8004db4 <prvCheckForValidListAndQueue+0x7c>)
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	9100      	str	r1, [sp, #0]
 8004d6e:	2110      	movs	r1, #16
 8004d70:	200a      	movs	r0, #10
 8004d72:	f7fe fac7 	bl	8003304 <xQueueGenericCreateStatic>
 8004d76:	0002      	movs	r2, r0
 8004d78:	4b08      	ldr	r3, [pc, #32]	@ (8004d9c <prvCheckForValidListAndQueue+0x64>)
 8004d7a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004d7c:	4b07      	ldr	r3, [pc, #28]	@ (8004d9c <prvCheckForValidListAndQueue+0x64>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d006      	beq.n	8004d92 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004d84:	4b05      	ldr	r3, [pc, #20]	@ (8004d9c <prvCheckForValidListAndQueue+0x64>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a0b      	ldr	r2, [pc, #44]	@ (8004db8 <prvCheckForValidListAndQueue+0x80>)
 8004d8a:	0011      	movs	r1, r2
 8004d8c:	0018      	movs	r0, r3
 8004d8e:	f7fe fe45 	bl	8003a1c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d92:	f000 f8bf 	bl	8004f14 <vPortExitCritical>
}
 8004d96:	46c0      	nop			@ (mov r8, r8)
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	20000d7c 	.word	0x20000d7c
 8004da0:	20000d4c 	.word	0x20000d4c
 8004da4:	20000d60 	.word	0x20000d60
 8004da8:	20000d74 	.word	0x20000d74
 8004dac:	20000d78 	.word	0x20000d78
 8004db0:	20000e28 	.word	0x20000e28
 8004db4:	20000d88 	.word	0x20000d88
 8004db8:	08005430 	.word	0x08005430

08004dbc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	3b04      	subs	r3, #4
 8004dcc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2280      	movs	r2, #128	@ 0x80
 8004dd2:	0452      	lsls	r2, r2, #17
 8004dd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	3b04      	subs	r3, #4
 8004dda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8004ddc:	68ba      	ldr	r2, [r7, #8]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	3b04      	subs	r3, #4
 8004de6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004de8:	4a08      	ldr	r2, [pc, #32]	@ (8004e0c <pxPortInitialiseStack+0x50>)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	3b14      	subs	r3, #20
 8004df2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	3b20      	subs	r3, #32
 8004dfe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004e00:	68fb      	ldr	r3, [r7, #12]
}
 8004e02:	0018      	movs	r0, r3
 8004e04:	46bd      	mov	sp, r7
 8004e06:	b004      	add	sp, #16
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	46c0      	nop			@ (mov r8, r8)
 8004e0c:	08004e11 	.word	0x08004e11

08004e10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004e16:	2300      	movs	r3, #0
 8004e18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004e1a:	4b08      	ldr	r3, [pc, #32]	@ (8004e3c <prvTaskExitError+0x2c>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	d002      	beq.n	8004e28 <prvTaskExitError+0x18>
 8004e22:	b672      	cpsid	i
 8004e24:	46c0      	nop			@ (mov r8, r8)
 8004e26:	e7fd      	b.n	8004e24 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8004e28:	b672      	cpsid	i
	while( ulDummy == 0 )
 8004e2a:	46c0      	nop			@ (mov r8, r8)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d0fc      	beq.n	8004e2c <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004e32:	46c0      	nop			@ (mov r8, r8)
 8004e34:	46c0      	nop			@ (mov r8, r8)
 8004e36:	46bd      	mov	sp, r7
 8004e38:	b002      	add	sp, #8
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	2000000c 	.word	0x2000000c

08004e40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8004e44:	46c0      	nop			@ (mov r8, r8)
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	0000      	movs	r0, r0
 8004e4c:	0000      	movs	r0, r0
	...

08004e50 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8004e50:	4a0b      	ldr	r2, [pc, #44]	@ (8004e80 <pxCurrentTCBConst2>)
 8004e52:	6813      	ldr	r3, [r2, #0]
 8004e54:	6818      	ldr	r0, [r3, #0]
 8004e56:	3020      	adds	r0, #32
 8004e58:	f380 8809 	msr	PSP, r0
 8004e5c:	2002      	movs	r0, #2
 8004e5e:	f380 8814 	msr	CONTROL, r0
 8004e62:	f3bf 8f6f 	isb	sy
 8004e66:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8004e68:	46ae      	mov	lr, r5
 8004e6a:	bc08      	pop	{r3}
 8004e6c:	bc04      	pop	{r2}
 8004e6e:	b662      	cpsie	i
 8004e70:	4718      	bx	r3
 8004e72:	46c0      	nop			@ (mov r8, r8)
 8004e74:	46c0      	nop			@ (mov r8, r8)
 8004e76:	46c0      	nop			@ (mov r8, r8)
 8004e78:	46c0      	nop			@ (mov r8, r8)
 8004e7a:	46c0      	nop			@ (mov r8, r8)
 8004e7c:	46c0      	nop			@ (mov r8, r8)
 8004e7e:	46c0      	nop			@ (mov r8, r8)

08004e80 <pxCurrentTCBConst2>:
 8004e80:	2000084c 	.word	0x2000084c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8004e84:	46c0      	nop			@ (mov r8, r8)
 8004e86:	46c0      	nop			@ (mov r8, r8)

08004e88 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec8 <xPortStartScheduler+0x40>)
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	4b0d      	ldr	r3, [pc, #52]	@ (8004ec8 <xPortStartScheduler+0x40>)
 8004e92:	21ff      	movs	r1, #255	@ 0xff
 8004e94:	0409      	lsls	r1, r1, #16
 8004e96:	430a      	orrs	r2, r1
 8004e98:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ec8 <xPortStartScheduler+0x40>)
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec8 <xPortStartScheduler+0x40>)
 8004ea0:	21ff      	movs	r1, #255	@ 0xff
 8004ea2:	0609      	lsls	r1, r1, #24
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ea8:	f000 f898 	bl	8004fdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004eac:	4b07      	ldr	r3, [pc, #28]	@ (8004ecc <xPortStartScheduler+0x44>)
 8004eae:	2200      	movs	r2, #0
 8004eb0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8004eb2:	f7ff ffcd 	bl	8004e50 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004eb6:	f7ff f963 	bl	8004180 <vTaskSwitchContext>
	prvTaskExitError();
 8004eba:	f7ff ffa9 	bl	8004e10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	0018      	movs	r0, r3
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	46c0      	nop			@ (mov r8, r8)
 8004ec8:	e000ed20 	.word	0xe000ed20
 8004ecc:	2000000c 	.word	0x2000000c

08004ed0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004ed4:	4b05      	ldr	r3, [pc, #20]	@ (8004eec <vPortYield+0x1c>)
 8004ed6:	2280      	movs	r2, #128	@ 0x80
 8004ed8:	0552      	lsls	r2, r2, #21
 8004eda:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8004edc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8004ee0:	f3bf 8f6f 	isb	sy
}
 8004ee4:	46c0      	nop			@ (mov r8, r8)
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	46c0      	nop			@ (mov r8, r8)
 8004eec:	e000ed04 	.word	0xe000ed04

08004ef0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8004ef4:	b672      	cpsid	i
	uxCriticalNesting++;
 8004ef6:	4b06      	ldr	r3, [pc, #24]	@ (8004f10 <vPortEnterCritical+0x20>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	1c5a      	adds	r2, r3, #1
 8004efc:	4b04      	ldr	r3, [pc, #16]	@ (8004f10 <vPortEnterCritical+0x20>)
 8004efe:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8004f00:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8004f04:	f3bf 8f6f 	isb	sy
}
 8004f08:	46c0      	nop			@ (mov r8, r8)
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	46c0      	nop			@ (mov r8, r8)
 8004f10:	2000000c 	.word	0x2000000c

08004f14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004f18:	4b09      	ldr	r3, [pc, #36]	@ (8004f40 <vPortExitCritical+0x2c>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d102      	bne.n	8004f26 <vPortExitCritical+0x12>
 8004f20:	b672      	cpsid	i
 8004f22:	46c0      	nop			@ (mov r8, r8)
 8004f24:	e7fd      	b.n	8004f22 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8004f26:	4b06      	ldr	r3, [pc, #24]	@ (8004f40 <vPortExitCritical+0x2c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	1e5a      	subs	r2, r3, #1
 8004f2c:	4b04      	ldr	r3, [pc, #16]	@ (8004f40 <vPortExitCritical+0x2c>)
 8004f2e:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8004f30:	4b03      	ldr	r3, [pc, #12]	@ (8004f40 <vPortExitCritical+0x2c>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d100      	bne.n	8004f3a <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 8004f38:	b662      	cpsie	i
	}
}
 8004f3a:	46c0      	nop			@ (mov r8, r8)
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	2000000c 	.word	0x2000000c

08004f44 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8004f44:	f3ef 8010 	mrs	r0, PRIMASK
 8004f48:	b672      	cpsid	i
 8004f4a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8004f4c:	46c0      	nop			@ (mov r8, r8)
 8004f4e:	0018      	movs	r0, r3

08004f50 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8004f50:	f380 8810 	msr	PRIMASK, r0
 8004f54:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8004f56:	46c0      	nop			@ (mov r8, r8)
	...

08004f60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004f60:	f3ef 8009 	mrs	r0, PSP
 8004f64:	4b0e      	ldr	r3, [pc, #56]	@ (8004fa0 <pxCurrentTCBConst>)
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	3820      	subs	r0, #32
 8004f6a:	6010      	str	r0, [r2, #0]
 8004f6c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004f6e:	4644      	mov	r4, r8
 8004f70:	464d      	mov	r5, r9
 8004f72:	4656      	mov	r6, sl
 8004f74:	465f      	mov	r7, fp
 8004f76:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004f78:	b508      	push	{r3, lr}
 8004f7a:	b672      	cpsid	i
 8004f7c:	f7ff f900 	bl	8004180 <vTaskSwitchContext>
 8004f80:	b662      	cpsie	i
 8004f82:	bc0c      	pop	{r2, r3}
 8004f84:	6811      	ldr	r1, [r2, #0]
 8004f86:	6808      	ldr	r0, [r1, #0]
 8004f88:	3010      	adds	r0, #16
 8004f8a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8004f8c:	46a0      	mov	r8, r4
 8004f8e:	46a9      	mov	r9, r5
 8004f90:	46b2      	mov	sl, r6
 8004f92:	46bb      	mov	fp, r7
 8004f94:	f380 8809 	msr	PSP, r0
 8004f98:	3820      	subs	r0, #32
 8004f9a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8004f9c:	4718      	bx	r3
 8004f9e:	46c0      	nop			@ (mov r8, r8)

08004fa0 <pxCurrentTCBConst>:
 8004fa0:	2000084c 	.word	0x2000084c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8004fa4:	46c0      	nop			@ (mov r8, r8)
 8004fa6:	46c0      	nop			@ (mov r8, r8)

08004fa8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8004fae:	f7ff ffc9 	bl	8004f44 <ulSetInterruptMaskFromISR>
 8004fb2:	0003      	movs	r3, r0
 8004fb4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004fb6:	f7ff f833 	bl	8004020 <xTaskIncrementTick>
 8004fba:	1e03      	subs	r3, r0, #0
 8004fbc:	d003      	beq.n	8004fc6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004fbe:	4b06      	ldr	r3, [pc, #24]	@ (8004fd8 <xPortSysTickHandler+0x30>)
 8004fc0:	2280      	movs	r2, #128	@ 0x80
 8004fc2:	0552      	lsls	r2, r2, #21
 8004fc4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	0018      	movs	r0, r3
 8004fca:	f7ff ffc1 	bl	8004f50 <vClearInterruptMaskFromISR>
}
 8004fce:	46c0      	nop			@ (mov r8, r8)
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	b002      	add	sp, #8
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	46c0      	nop			@ (mov r8, r8)
 8004fd8:	e000ed04 	.word	0xe000ed04

08004fdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8005010 <vPortSetupTimerInterrupt+0x34>)
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8005014 <vPortSetupTimerInterrupt+0x38>)
 8004fe8:	2200      	movs	r2, #0
 8004fea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004fec:	4b0a      	ldr	r3, [pc, #40]	@ (8005018 <vPortSetupTimerInterrupt+0x3c>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	22fa      	movs	r2, #250	@ 0xfa
 8004ff2:	0091      	lsls	r1, r2, #2
 8004ff4:	0018      	movs	r0, r3
 8004ff6:	f7fb f887 	bl	8000108 <__udivsi3>
 8004ffa:	0003      	movs	r3, r0
 8004ffc:	001a      	movs	r2, r3
 8004ffe:	4b07      	ldr	r3, [pc, #28]	@ (800501c <vPortSetupTimerInterrupt+0x40>)
 8005000:	3a01      	subs	r2, #1
 8005002:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8005004:	4b02      	ldr	r3, [pc, #8]	@ (8005010 <vPortSetupTimerInterrupt+0x34>)
 8005006:	2207      	movs	r2, #7
 8005008:	601a      	str	r2, [r3, #0]
}
 800500a:	46c0      	nop			@ (mov r8, r8)
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	e000e010 	.word	0xe000e010
 8005014:	e000e018 	.word	0xe000e018
 8005018:	20000000 	.word	0x20000000
 800501c:	e000e014 	.word	0xe000e014

08005020 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005028:	2300      	movs	r3, #0
 800502a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800502c:	f7fe ff52 	bl	8003ed4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005030:	4b4d      	ldr	r3, [pc, #308]	@ (8005168 <pvPortMalloc+0x148>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d101      	bne.n	800503c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005038:	f000 f8f2 	bl	8005220 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800503c:	4b4b      	ldr	r3, [pc, #300]	@ (800516c <pvPortMalloc+0x14c>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	4013      	ands	r3, r2
 8005044:	d000      	beq.n	8005048 <pvPortMalloc+0x28>
 8005046:	e080      	b.n	800514a <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d013      	beq.n	8005076 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800504e:	2208      	movs	r2, #8
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	189b      	adds	r3, r3, r2
 8005054:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2207      	movs	r2, #7
 800505a:	4013      	ands	r3, r2
 800505c:	d00b      	beq.n	8005076 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2207      	movs	r2, #7
 8005062:	4393      	bics	r3, r2
 8005064:	3308      	adds	r3, #8
 8005066:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2207      	movs	r2, #7
 800506c:	4013      	ands	r3, r2
 800506e:	d002      	beq.n	8005076 <pvPortMalloc+0x56>
 8005070:	b672      	cpsid	i
 8005072:	46c0      	nop			@ (mov r8, r8)
 8005074:	e7fd      	b.n	8005072 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d066      	beq.n	800514a <pvPortMalloc+0x12a>
 800507c:	4b3c      	ldr	r3, [pc, #240]	@ (8005170 <pvPortMalloc+0x150>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	429a      	cmp	r2, r3
 8005084:	d861      	bhi.n	800514a <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005086:	4b3b      	ldr	r3, [pc, #236]	@ (8005174 <pvPortMalloc+0x154>)
 8005088:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800508a:	4b3a      	ldr	r3, [pc, #232]	@ (8005174 <pvPortMalloc+0x154>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005090:	e004      	b.n	800509c <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d903      	bls.n	80050ae <pvPortMalloc+0x8e>
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1f1      	bne.n	8005092 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80050ae:	4b2e      	ldr	r3, [pc, #184]	@ (8005168 <pvPortMalloc+0x148>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d048      	beq.n	800514a <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2208      	movs	r2, #8
 80050be:	189b      	adds	r3, r3, r2
 80050c0:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	685a      	ldr	r2, [r3, #4]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	1ad2      	subs	r2, r2, r3
 80050d2:	2308      	movs	r3, #8
 80050d4:	005b      	lsls	r3, r3, #1
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d917      	bls.n	800510a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80050da:	697a      	ldr	r2, [r7, #20]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	18d3      	adds	r3, r2, r3
 80050e0:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	2207      	movs	r2, #7
 80050e6:	4013      	ands	r3, r2
 80050e8:	d002      	beq.n	80050f0 <pvPortMalloc+0xd0>
 80050ea:	b672      	cpsid	i
 80050ec:	46c0      	nop			@ (mov r8, r8)
 80050ee:	e7fd      	b.n	80050ec <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	685a      	ldr	r2, [r3, #4]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	1ad2      	subs	r2, r2, r3
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	0018      	movs	r0, r3
 8005106:	f000 f8eb 	bl	80052e0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800510a:	4b19      	ldr	r3, [pc, #100]	@ (8005170 <pvPortMalloc+0x150>)
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	1ad2      	subs	r2, r2, r3
 8005114:	4b16      	ldr	r3, [pc, #88]	@ (8005170 <pvPortMalloc+0x150>)
 8005116:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005118:	4b15      	ldr	r3, [pc, #84]	@ (8005170 <pvPortMalloc+0x150>)
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	4b16      	ldr	r3, [pc, #88]	@ (8005178 <pvPortMalloc+0x158>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	429a      	cmp	r2, r3
 8005122:	d203      	bcs.n	800512c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005124:	4b12      	ldr	r3, [pc, #72]	@ (8005170 <pvPortMalloc+0x150>)
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	4b13      	ldr	r3, [pc, #76]	@ (8005178 <pvPortMalloc+0x158>)
 800512a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	4b0e      	ldr	r3, [pc, #56]	@ (800516c <pvPortMalloc+0x14c>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	431a      	orrs	r2, r3
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	2200      	movs	r2, #0
 800513e:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005140:	4b0e      	ldr	r3, [pc, #56]	@ (800517c <pvPortMalloc+0x15c>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	1c5a      	adds	r2, r3, #1
 8005146:	4b0d      	ldr	r3, [pc, #52]	@ (800517c <pvPortMalloc+0x15c>)
 8005148:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800514a:	f7fe fecf 	bl	8003eec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2207      	movs	r2, #7
 8005152:	4013      	ands	r3, r2
 8005154:	d002      	beq.n	800515c <pvPortMalloc+0x13c>
 8005156:	b672      	cpsid	i
 8005158:	46c0      	nop			@ (mov r8, r8)
 800515a:	e7fd      	b.n	8005158 <pvPortMalloc+0x138>
	return pvReturn;
 800515c:	68fb      	ldr	r3, [r7, #12]
}
 800515e:	0018      	movs	r0, r3
 8005160:	46bd      	mov	sp, r7
 8005162:	b006      	add	sp, #24
 8005164:	bd80      	pop	{r7, pc}
 8005166:	46c0      	nop			@ (mov r8, r8)
 8005168:	20001a80 	.word	0x20001a80
 800516c:	20001a94 	.word	0x20001a94
 8005170:	20001a84 	.word	0x20001a84
 8005174:	20001a78 	.word	0x20001a78
 8005178:	20001a88 	.word	0x20001a88
 800517c:	20001a8c 	.word	0x20001a8c

08005180 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d03c      	beq.n	800520c <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005192:	2308      	movs	r3, #8
 8005194:	425b      	negs	r3, r3
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	18d3      	adds	r3, r2, r3
 800519a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	685a      	ldr	r2, [r3, #4]
 80051a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005214 <vPortFree+0x94>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4013      	ands	r3, r2
 80051aa:	d102      	bne.n	80051b2 <vPortFree+0x32>
 80051ac:	b672      	cpsid	i
 80051ae:	46c0      	nop			@ (mov r8, r8)
 80051b0:	e7fd      	b.n	80051ae <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <vPortFree+0x40>
 80051ba:	b672      	cpsid	i
 80051bc:	46c0      	nop			@ (mov r8, r8)
 80051be:	e7fd      	b.n	80051bc <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	4b13      	ldr	r3, [pc, #76]	@ (8005214 <vPortFree+0x94>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4013      	ands	r3, r2
 80051ca:	d01f      	beq.n	800520c <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d11b      	bne.n	800520c <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	685a      	ldr	r2, [r3, #4]
 80051d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005214 <vPortFree+0x94>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	43db      	mvns	r3, r3
 80051de:	401a      	ands	r2, r3
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80051e4:	f7fe fe76 	bl	8003ed4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	685a      	ldr	r2, [r3, #4]
 80051ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005218 <vPortFree+0x98>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	18d2      	adds	r2, r2, r3
 80051f2:	4b09      	ldr	r3, [pc, #36]	@ (8005218 <vPortFree+0x98>)
 80051f4:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	0018      	movs	r0, r3
 80051fa:	f000 f871 	bl	80052e0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80051fe:	4b07      	ldr	r3, [pc, #28]	@ (800521c <vPortFree+0x9c>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	1c5a      	adds	r2, r3, #1
 8005204:	4b05      	ldr	r3, [pc, #20]	@ (800521c <vPortFree+0x9c>)
 8005206:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 8005208:	f7fe fe70 	bl	8003eec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800520c:	46c0      	nop			@ (mov r8, r8)
 800520e:	46bd      	mov	sp, r7
 8005210:	b004      	add	sp, #16
 8005212:	bd80      	pop	{r7, pc}
 8005214:	20001a94 	.word	0x20001a94
 8005218:	20001a84 	.word	0x20001a84
 800521c:	20001a90 	.word	0x20001a90

08005220 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005226:	23c0      	movs	r3, #192	@ 0xc0
 8005228:	011b      	lsls	r3, r3, #4
 800522a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800522c:	4b26      	ldr	r3, [pc, #152]	@ (80052c8 <prvHeapInit+0xa8>)
 800522e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2207      	movs	r2, #7
 8005234:	4013      	ands	r3, r2
 8005236:	d00c      	beq.n	8005252 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	3307      	adds	r3, #7
 800523c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2207      	movs	r2, #7
 8005242:	4393      	bics	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005246:	68ba      	ldr	r2, [r7, #8]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	1ad2      	subs	r2, r2, r3
 800524c:	4b1e      	ldr	r3, [pc, #120]	@ (80052c8 <prvHeapInit+0xa8>)
 800524e:	18d3      	adds	r3, r2, r3
 8005250:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005256:	4b1d      	ldr	r3, [pc, #116]	@ (80052cc <prvHeapInit+0xac>)
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800525c:	4b1b      	ldr	r3, [pc, #108]	@ (80052cc <prvHeapInit+0xac>)
 800525e:	2200      	movs	r2, #0
 8005260:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	68ba      	ldr	r2, [r7, #8]
 8005266:	18d3      	adds	r3, r2, r3
 8005268:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800526a:	2208      	movs	r2, #8
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	1a9b      	subs	r3, r3, r2
 8005270:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2207      	movs	r2, #7
 8005276:	4393      	bics	r3, r2
 8005278:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	4b14      	ldr	r3, [pc, #80]	@ (80052d0 <prvHeapInit+0xb0>)
 800527e:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8005280:	4b13      	ldr	r3, [pc, #76]	@ (80052d0 <prvHeapInit+0xb0>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2200      	movs	r2, #0
 8005286:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005288:	4b11      	ldr	r3, [pc, #68]	@ (80052d0 <prvHeapInit+0xb0>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2200      	movs	r2, #0
 800528e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	1ad2      	subs	r2, r2, r3
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800529e:	4b0c      	ldr	r3, [pc, #48]	@ (80052d0 <prvHeapInit+0xb0>)
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685a      	ldr	r2, [r3, #4]
 80052aa:	4b0a      	ldr	r3, [pc, #40]	@ (80052d4 <prvHeapInit+0xb4>)
 80052ac:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	685a      	ldr	r2, [r3, #4]
 80052b2:	4b09      	ldr	r3, [pc, #36]	@ (80052d8 <prvHeapInit+0xb8>)
 80052b4:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80052b6:	4b09      	ldr	r3, [pc, #36]	@ (80052dc <prvHeapInit+0xbc>)
 80052b8:	2280      	movs	r2, #128	@ 0x80
 80052ba:	0612      	lsls	r2, r2, #24
 80052bc:	601a      	str	r2, [r3, #0]
}
 80052be:	46c0      	nop			@ (mov r8, r8)
 80052c0:	46bd      	mov	sp, r7
 80052c2:	b004      	add	sp, #16
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	46c0      	nop			@ (mov r8, r8)
 80052c8:	20000e78 	.word	0x20000e78
 80052cc:	20001a78 	.word	0x20001a78
 80052d0:	20001a80 	.word	0x20001a80
 80052d4:	20001a88 	.word	0x20001a88
 80052d8:	20001a84 	.word	0x20001a84
 80052dc:	20001a94 	.word	0x20001a94

080052e0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80052e8:	4b27      	ldr	r3, [pc, #156]	@ (8005388 <prvInsertBlockIntoFreeList+0xa8>)
 80052ea:	60fb      	str	r3, [r7, #12]
 80052ec:	e002      	b.n	80052f4 <prvInsertBlockIntoFreeList+0x14>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	60fb      	str	r3, [r7, #12]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d8f7      	bhi.n	80052ee <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	68ba      	ldr	r2, [r7, #8]
 8005308:	18d3      	adds	r3, r2, r3
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	429a      	cmp	r2, r3
 800530e:	d108      	bne.n	8005322 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	685a      	ldr	r2, [r3, #4]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	18d2      	adds	r2, r2, r3
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	68ba      	ldr	r2, [r7, #8]
 800532c:	18d2      	adds	r2, r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	429a      	cmp	r2, r3
 8005334:	d118      	bne.n	8005368 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	4b14      	ldr	r3, [pc, #80]	@ (800538c <prvInsertBlockIntoFreeList+0xac>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	429a      	cmp	r2, r3
 8005340:	d00d      	beq.n	800535e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	18d2      	adds	r2, r2, r3
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	601a      	str	r2, [r3, #0]
 800535c:	e008      	b.n	8005370 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800535e:	4b0b      	ldr	r3, [pc, #44]	@ (800538c <prvInsertBlockIntoFreeList+0xac>)
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	601a      	str	r2, [r3, #0]
 8005366:	e003      	b.n	8005370 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	429a      	cmp	r2, r3
 8005376:	d002      	beq.n	800537e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800537e:	46c0      	nop			@ (mov r8, r8)
 8005380:	46bd      	mov	sp, r7
 8005382:	b004      	add	sp, #16
 8005384:	bd80      	pop	{r7, pc}
 8005386:	46c0      	nop			@ (mov r8, r8)
 8005388:	20001a78 	.word	0x20001a78
 800538c:	20001a80 	.word	0x20001a80

08005390 <memset>:
 8005390:	0003      	movs	r3, r0
 8005392:	1882      	adds	r2, r0, r2
 8005394:	4293      	cmp	r3, r2
 8005396:	d100      	bne.n	800539a <memset+0xa>
 8005398:	4770      	bx	lr
 800539a:	7019      	strb	r1, [r3, #0]
 800539c:	3301      	adds	r3, #1
 800539e:	e7f9      	b.n	8005394 <memset+0x4>

080053a0 <__libc_init_array>:
 80053a0:	b570      	push	{r4, r5, r6, lr}
 80053a2:	2600      	movs	r6, #0
 80053a4:	4c0c      	ldr	r4, [pc, #48]	@ (80053d8 <__libc_init_array+0x38>)
 80053a6:	4d0d      	ldr	r5, [pc, #52]	@ (80053dc <__libc_init_array+0x3c>)
 80053a8:	1b64      	subs	r4, r4, r5
 80053aa:	10a4      	asrs	r4, r4, #2
 80053ac:	42a6      	cmp	r6, r4
 80053ae:	d109      	bne.n	80053c4 <__libc_init_array+0x24>
 80053b0:	2600      	movs	r6, #0
 80053b2:	f000 f823 	bl	80053fc <_init>
 80053b6:	4c0a      	ldr	r4, [pc, #40]	@ (80053e0 <__libc_init_array+0x40>)
 80053b8:	4d0a      	ldr	r5, [pc, #40]	@ (80053e4 <__libc_init_array+0x44>)
 80053ba:	1b64      	subs	r4, r4, r5
 80053bc:	10a4      	asrs	r4, r4, #2
 80053be:	42a6      	cmp	r6, r4
 80053c0:	d105      	bne.n	80053ce <__libc_init_array+0x2e>
 80053c2:	bd70      	pop	{r4, r5, r6, pc}
 80053c4:	00b3      	lsls	r3, r6, #2
 80053c6:	58eb      	ldr	r3, [r5, r3]
 80053c8:	4798      	blx	r3
 80053ca:	3601      	adds	r6, #1
 80053cc:	e7ee      	b.n	80053ac <__libc_init_array+0xc>
 80053ce:	00b3      	lsls	r3, r6, #2
 80053d0:	58eb      	ldr	r3, [r5, r3]
 80053d2:	4798      	blx	r3
 80053d4:	3601      	adds	r6, #1
 80053d6:	e7f2      	b.n	80053be <__libc_init_array+0x1e>
 80053d8:	080054c4 	.word	0x080054c4
 80053dc:	080054c4 	.word	0x080054c4
 80053e0:	080054c8 	.word	0x080054c8
 80053e4:	080054c4 	.word	0x080054c4

080053e8 <memcpy>:
 80053e8:	2300      	movs	r3, #0
 80053ea:	b510      	push	{r4, lr}
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d100      	bne.n	80053f2 <memcpy+0xa>
 80053f0:	bd10      	pop	{r4, pc}
 80053f2:	5ccc      	ldrb	r4, [r1, r3]
 80053f4:	54c4      	strb	r4, [r0, r3]
 80053f6:	3301      	adds	r3, #1
 80053f8:	e7f8      	b.n	80053ec <memcpy+0x4>
	...

080053fc <_init>:
 80053fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053fe:	46c0      	nop			@ (mov r8, r8)
 8005400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005402:	bc08      	pop	{r3}
 8005404:	469e      	mov	lr, r3
 8005406:	4770      	bx	lr

08005408 <_fini>:
 8005408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800540a:	46c0      	nop			@ (mov r8, r8)
 800540c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800540e:	bc08      	pop	{r3}
 8005410:	469e      	mov	lr, r3
 8005412:	4770      	bx	lr
