{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/shaw/GW/IDE/bin/fpga_project/src/spi_flash_interface/spi_flash_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/shaw/GW/IDE/bin/fpga_project/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/shaw/GW/IDE/bin/fpga_project/impl/temp/rtl_parser.result",
 "Top" : "toplevel",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}