// Seed: 3541174981
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2
);
  assign id_0 = 1;
endmodule
module module_1 (
    input wor id_0#(
        .id_6(1),
        .id_7(-1'b0),
        .id_8(1),
        .id_9(1)
    ),
    input wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input wire id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wand id_0,
    input tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    input uwire id_5,
    output wor id_6
);
  wire id_8;
  assign id_4 = id_8;
  logic [1 : -1] id_9;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_0 = 1;
  assign id_0 = id_1;
  wire id_10;
endmodule
