<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › cx25821 › cx25821-sram.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cx25821-sram.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Driver for the Conexant CX25821 PCIe bridge</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2009 Conexant Systems Inc.</span>
<span class="cm"> *  Authors  &lt;shu.lin@conexant.com&gt;, &lt;hiep.huynh@conexant.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ATHENA_SRAM_H__</span>
<span class="cp">#define __ATHENA_SRAM_H__</span>

<span class="cm">/* #define RX_SRAM_START_SIZE        = 0;  //  Start of reserved SRAM */</span>
<span class="cp">#define VID_CMDS_SIZE             80	</span><span class="cm">/* Video CMDS size in bytes */</span><span class="cp"></span>
<span class="cp">#define AUDIO_CMDS_SIZE           80	</span><span class="cm">/* AUDIO CMDS size in bytes */</span><span class="cp"></span>
<span class="cp">#define MBIF_CMDS_SIZE            80	</span><span class="cm">/* MBIF  CMDS size in bytes */</span><span class="cp"></span>

<span class="cm">/* #define RX_SRAM_POOL_START_SIZE   = 0;  //  Start of useable RX SRAM for buffers */</span>
<span class="cp">#define VID_IQ_SIZE               64	</span><span class="cm">/* VID instruction queue size in bytes */</span><span class="cp"></span>
<span class="cp">#define MBIF_IQ_SIZE              64</span>
<span class="cp">#define AUDIO_IQ_SIZE             64	</span><span class="cm">/* AUD instruction queue size in bytes */</span><span class="cp"></span>

<span class="cp">#define VID_CDT_SIZE              64	</span><span class="cm">/* VID cluster descriptor table size in bytes */</span><span class="cp"></span>
<span class="cp">#define MBIF_CDT_SIZE             64	</span><span class="cm">/* MBIF/HBI cluster descriptor table size in bytes */</span><span class="cp"></span>
<span class="cp">#define AUDIO_CDT_SIZE            48	</span><span class="cm">/* AUD cluster descriptor table size in bytes */</span><span class="cp"></span>

<span class="cm">/* #define RX_SRAM_POOL_FREE_SIZE    = 16; //  Start of available RX SRAM */</span>
<span class="cm">/* #define RX_SRAM_END_SIZE          = 0;  //  End of RX SRAM */</span>

<span class="cm">/* #define TX_SRAM_POOL_START_SIZE   = 0;  //  Start of transmit pool SRAM */</span>
<span class="cm">/* #define MSI_DATA_SIZE             = 64; //  Reserved (MSI Data, RISC working stora */</span>

<span class="cp">#define VID_CLUSTER_SIZE          1440	</span><span class="cm">/* VID cluster data line */</span><span class="cp"></span>
<span class="cp">#define AUDIO_CLUSTER_SIZE        128	</span><span class="cm">/* AUDIO cluster data line */</span><span class="cp"></span>
<span class="cp">#define MBIF_CLUSTER_SIZE         1440	</span><span class="cm">/* MBIF/HBI cluster data line */</span><span class="cp"></span>

<span class="cm">/* #define TX_SRAM_POOL_FREE_SIZE    = 704;    //  Start of available TX SRAM */</span>
<span class="cm">/* #define TX_SRAM_END_SIZE          = 0;      //  End of TX SRAM */</span>

<span class="cm">/* Receive SRAM */</span>
<span class="cp">#define RX_SRAM_START             0x10000</span>
<span class="cp">#define VID_A_DOWN_CMDS           0x10000</span>
<span class="cp">#define VID_B_DOWN_CMDS           0x10050</span>
<span class="cp">#define VID_C_DOWN_CMDS           0x100A0</span>
<span class="cp">#define VID_D_DOWN_CMDS           0x100F0</span>
<span class="cp">#define VID_E_DOWN_CMDS           0x10140</span>
<span class="cp">#define VID_F_DOWN_CMDS           0x10190</span>
<span class="cp">#define VID_G_DOWN_CMDS           0x101E0</span>
<span class="cp">#define VID_H_DOWN_CMDS           0x10230</span>
<span class="cp">#define VID_A_UP_CMDS             0x10280</span>
<span class="cp">#define VID_B_UP_CMDS             0x102D0</span>
<span class="cp">#define VID_C_UP_CMDS             0x10320</span>
<span class="cp">#define VID_D_UP_CMDS             0x10370</span>
<span class="cp">#define VID_E_UP_CMDS             0x103C0</span>
<span class="cp">#define VID_F_UP_CMDS             0x10410</span>
<span class="cp">#define VID_I_UP_CMDS             0x10460</span>
<span class="cp">#define VID_J_UP_CMDS             0x104B0</span>
<span class="cp">#define AUD_A_DOWN_CMDS           0x10500</span>
<span class="cp">#define AUD_B_DOWN_CMDS           0x10550</span>
<span class="cp">#define AUD_C_DOWN_CMDS           0x105A0</span>
<span class="cp">#define AUD_D_DOWN_CMDS           0x105F0</span>
<span class="cp">#define AUD_A_UP_CMDS             0x10640</span>
<span class="cp">#define AUD_B_UP_CMDS             0x10690</span>
<span class="cp">#define AUD_C_UP_CMDS             0x106E0</span>
<span class="cp">#define AUD_E_UP_CMDS             0x10730</span>
<span class="cp">#define MBIF_A_DOWN_CMDS          0x10780</span>
<span class="cp">#define MBIF_B_DOWN_CMDS          0x107D0</span>
<span class="cp">#define DMA_SCRATCH_PAD           0x10820	</span><span class="cm">/* Scratch pad area from 0x10820 to 0x10B40 */</span><span class="cp"></span>

<span class="cm">/* #define RX_SRAM_POOL_START        = 0x105B0; */</span>

<span class="cp">#define VID_A_IQ                  0x11000</span>
<span class="cp">#define VID_B_IQ                  0x11040</span>
<span class="cp">#define VID_C_IQ                  0x11080</span>
<span class="cp">#define VID_D_IQ                  0x110C0</span>
<span class="cp">#define VID_E_IQ                  0x11100</span>
<span class="cp">#define VID_F_IQ                  0x11140</span>
<span class="cp">#define VID_G_IQ                  0x11180</span>
<span class="cp">#define VID_H_IQ                  0x111C0</span>
<span class="cp">#define VID_I_IQ                  0x11200</span>
<span class="cp">#define VID_J_IQ                  0x11240</span>
<span class="cp">#define AUD_A_IQ                  0x11280</span>
<span class="cp">#define AUD_B_IQ                  0x112C0</span>
<span class="cp">#define AUD_C_IQ                  0x11300</span>
<span class="cp">#define AUD_D_IQ                  0x11340</span>
<span class="cp">#define AUD_E_IQ                  0x11380</span>
<span class="cp">#define MBIF_A_IQ                 0x11000</span>
<span class="cp">#define MBIF_B_IQ                 0x110C0</span>

<span class="cp">#define VID_A_CDT                 0x10C00</span>
<span class="cp">#define VID_B_CDT                 0x10C40</span>
<span class="cp">#define VID_C_CDT                 0x10C80</span>
<span class="cp">#define VID_D_CDT                 0x10CC0</span>
<span class="cp">#define VID_E_CDT                 0x10D00</span>
<span class="cp">#define VID_F_CDT                 0x10D40</span>
<span class="cp">#define VID_G_CDT                 0x10D80</span>
<span class="cp">#define VID_H_CDT                 0x10DC0</span>
<span class="cp">#define VID_I_CDT                 0x10E00</span>
<span class="cp">#define VID_J_CDT                 0x10E40</span>
<span class="cp">#define AUD_A_CDT                 0x10E80</span>
<span class="cp">#define AUD_B_CDT                 0x10EB0</span>
<span class="cp">#define AUD_C_CDT                 0x10EE0</span>
<span class="cp">#define AUD_D_CDT                 0x10F10</span>
<span class="cp">#define AUD_E_CDT                 0x10F40</span>
<span class="cp">#define MBIF_A_CDT                0x10C00</span>
<span class="cp">#define MBIF_B_CDT                0x10CC0</span>

<span class="cm">/* Cluster Buffer for RX */</span>
<span class="cp">#define VID_A_UP_CLUSTER_1        0x11400</span>
<span class="cp">#define VID_A_UP_CLUSTER_2        0x119A0</span>
<span class="cp">#define VID_A_UP_CLUSTER_3        0x11F40</span>
<span class="cp">#define VID_A_UP_CLUSTER_4        0x124E0</span>

<span class="cp">#define VID_B_UP_CLUSTER_1        0x12A80</span>
<span class="cp">#define VID_B_UP_CLUSTER_2        0x13020</span>
<span class="cp">#define VID_B_UP_CLUSTER_3        0x135C0</span>
<span class="cp">#define VID_B_UP_CLUSTER_4        0x13B60</span>

<span class="cp">#define VID_C_UP_CLUSTER_1        0x14100</span>
<span class="cp">#define VID_C_UP_CLUSTER_2        0x146A0</span>
<span class="cp">#define VID_C_UP_CLUSTER_3        0x14C40</span>
<span class="cp">#define VID_C_UP_CLUSTER_4        0x151E0</span>

<span class="cp">#define VID_D_UP_CLUSTER_1        0x15780</span>
<span class="cp">#define VID_D_UP_CLUSTER_2        0x15D20</span>
<span class="cp">#define VID_D_UP_CLUSTER_3        0x162C0</span>
<span class="cp">#define VID_D_UP_CLUSTER_4        0x16860</span>

<span class="cp">#define VID_E_UP_CLUSTER_1        0x16E00</span>
<span class="cp">#define VID_E_UP_CLUSTER_2        0x173A0</span>
<span class="cp">#define VID_E_UP_CLUSTER_3        0x17940</span>
<span class="cp">#define VID_E_UP_CLUSTER_4        0x17EE0</span>

<span class="cp">#define VID_F_UP_CLUSTER_1        0x18480</span>
<span class="cp">#define VID_F_UP_CLUSTER_2        0x18A20</span>
<span class="cp">#define VID_F_UP_CLUSTER_3        0x18FC0</span>
<span class="cp">#define VID_F_UP_CLUSTER_4        0x19560</span>

<span class="cp">#define VID_I_UP_CLUSTER_1        0x19B00</span>
<span class="cp">#define VID_I_UP_CLUSTER_2        0x1A0A0</span>
<span class="cp">#define VID_I_UP_CLUSTER_3        0x1A640</span>
<span class="cp">#define VID_I_UP_CLUSTER_4        0x1ABE0</span>

<span class="cp">#define VID_J_UP_CLUSTER_1        0x1B180</span>
<span class="cp">#define VID_J_UP_CLUSTER_2        0x1B720</span>
<span class="cp">#define VID_J_UP_CLUSTER_3        0x1BCC0</span>
<span class="cp">#define VID_J_UP_CLUSTER_4        0x1C260</span>

<span class="cp">#define AUD_A_UP_CLUSTER_1        0x1C800</span>
<span class="cp">#define AUD_A_UP_CLUSTER_2        0x1C880</span>
<span class="cp">#define AUD_A_UP_CLUSTER_3        0x1C900</span>

<span class="cp">#define AUD_B_UP_CLUSTER_1        0x1C980</span>
<span class="cp">#define AUD_B_UP_CLUSTER_2        0x1CA00</span>
<span class="cp">#define AUD_B_UP_CLUSTER_3        0x1CA80</span>

<span class="cp">#define AUD_C_UP_CLUSTER_1        0x1CB00</span>
<span class="cp">#define AUD_C_UP_CLUSTER_2        0x1CB80</span>
<span class="cp">#define AUD_C_UP_CLUSTER_3        0x1CC00</span>

<span class="cp">#define AUD_E_UP_CLUSTER_1        0x1CC80</span>
<span class="cp">#define AUD_E_UP_CLUSTER_2        0x1CD00</span>
<span class="cp">#define AUD_E_UP_CLUSTER_3        0x1CD80</span>

<span class="cp">#define RX_SRAM_POOL_FREE         0x1CE00</span>
<span class="cp">#define RX_SRAM_END               0x1D000</span>

<span class="cm">/* Free Receive SRAM    144 Bytes */</span>

<span class="cm">/* Transmit SRAM */</span>
<span class="cp">#define TX_SRAM_POOL_START        0x00000</span>

<span class="cp">#define VID_A_DOWN_CLUSTER_1      0x00040</span>
<span class="cp">#define VID_A_DOWN_CLUSTER_2      0x005E0</span>
<span class="cp">#define VID_A_DOWN_CLUSTER_3      0x00B80</span>
<span class="cp">#define VID_A_DOWN_CLUSTER_4      0x01120</span>

<span class="cp">#define VID_B_DOWN_CLUSTER_1      0x016C0</span>
<span class="cp">#define VID_B_DOWN_CLUSTER_2      0x01C60</span>
<span class="cp">#define VID_B_DOWN_CLUSTER_3      0x02200</span>
<span class="cp">#define VID_B_DOWN_CLUSTER_4      0x027A0</span>

<span class="cp">#define VID_C_DOWN_CLUSTER_1      0x02D40</span>
<span class="cp">#define VID_C_DOWN_CLUSTER_2      0x032E0</span>
<span class="cp">#define VID_C_DOWN_CLUSTER_3      0x03880</span>
<span class="cp">#define VID_C_DOWN_CLUSTER_4      0x03E20</span>

<span class="cp">#define VID_D_DOWN_CLUSTER_1      0x043C0</span>
<span class="cp">#define VID_D_DOWN_CLUSTER_2      0x04960</span>
<span class="cp">#define VID_D_DOWN_CLUSTER_3      0x04F00</span>
<span class="cp">#define VID_D_DOWN_CLUSTER_4      0x054A0</span>

<span class="cp">#define VID_E_DOWN_CLUSTER_1      0x05a40</span>
<span class="cp">#define VID_E_DOWN_CLUSTER_2      0x05FE0</span>
<span class="cp">#define VID_E_DOWN_CLUSTER_3      0x06580</span>
<span class="cp">#define VID_E_DOWN_CLUSTER_4      0x06B20</span>

<span class="cp">#define VID_F_DOWN_CLUSTER_1      0x070C0</span>
<span class="cp">#define VID_F_DOWN_CLUSTER_2      0x07660</span>
<span class="cp">#define VID_F_DOWN_CLUSTER_3      0x07C00</span>
<span class="cp">#define VID_F_DOWN_CLUSTER_4      0x081A0</span>

<span class="cp">#define VID_G_DOWN_CLUSTER_1      0x08740</span>
<span class="cp">#define VID_G_DOWN_CLUSTER_2      0x08CE0</span>
<span class="cp">#define VID_G_DOWN_CLUSTER_3      0x09280</span>
<span class="cp">#define VID_G_DOWN_CLUSTER_4      0x09820</span>

<span class="cp">#define VID_H_DOWN_CLUSTER_1      0x09DC0</span>
<span class="cp">#define VID_H_DOWN_CLUSTER_2      0x0A360</span>
<span class="cp">#define VID_H_DOWN_CLUSTER_3      0x0A900</span>
<span class="cp">#define VID_H_DOWN_CLUSTER_4      0x0AEA0</span>

<span class="cp">#define AUD_A_DOWN_CLUSTER_1      0x0B500</span>
<span class="cp">#define AUD_A_DOWN_CLUSTER_2      0x0B580</span>
<span class="cp">#define AUD_A_DOWN_CLUSTER_3      0x0B600</span>

<span class="cp">#define AUD_B_DOWN_CLUSTER_1      0x0B680</span>
<span class="cp">#define AUD_B_DOWN_CLUSTER_2      0x0B700</span>
<span class="cp">#define AUD_B_DOWN_CLUSTER_3      0x0B780</span>

<span class="cp">#define AUD_C_DOWN_CLUSTER_1      0x0B800</span>
<span class="cp">#define AUD_C_DOWN_CLUSTER_2      0x0B880</span>
<span class="cp">#define AUD_C_DOWN_CLUSTER_3      0x0B900</span>

<span class="cp">#define AUD_D_DOWN_CLUSTER_1      0x0B980</span>
<span class="cp">#define AUD_D_DOWN_CLUSTER_2      0x0BA00</span>
<span class="cp">#define AUD_D_DOWN_CLUSTER_3      0x0BA80</span>

<span class="cp">#define TX_SRAM_POOL_FREE         0x0BB00</span>
<span class="cp">#define TX_SRAM_END               0x0C000</span>

<span class="cp">#define BYTES_TO_DWORDS(bcount) ((bcount) &gt;&gt; 2)</span>
<span class="cp">#define BYTES_TO_QWORDS(bcount) ((bcount) &gt;&gt; 3)</span>
<span class="cp">#define BYTES_TO_OWORDS(bcount) ((bcount) &gt;&gt; 4)</span>

<span class="cp">#define VID_IQ_SIZE_DW             BYTES_TO_DWORDS(VID_IQ_SIZE)</span>
<span class="cp">#define VID_CDT_SIZE_QW            BYTES_TO_QWORDS(VID_CDT_SIZE)</span>
<span class="cp">#define VID_CLUSTER_SIZE_OW        BYTES_TO_OWORDS(VID_CLUSTER_SIZE)</span>

<span class="cp">#define AUDIO_IQ_SIZE_DW           BYTES_TO_DWORDS(AUDIO_IQ_SIZE)</span>
<span class="cp">#define AUDIO_CDT_SIZE_QW          BYTES_TO_QWORDS(AUDIO_CDT_SIZE)</span>
<span class="cp">#define AUDIO_CLUSTER_SIZE_QW      BYTES_TO_QWORDS(AUDIO_CLUSTER_SIZE)</span>

<span class="cp">#define MBIF_IQ_SIZE_DW            BYTES_TO_DWORDS(MBIF_IQ_SIZE)</span>
<span class="cp">#define MBIF_CDT_SIZE_QW           BYTES_TO_QWORDS(MBIF_CDT_SIZE)</span>
<span class="cp">#define MBIF_CLUSTER_SIZE_OW       BYTES_TO_OWORDS(MBIF_CLUSTER_SIZE)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
