
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v
# synth_design -part xc7z020clg484-3 -top normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 191260 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 26.895 ; free physical = 251898 ; free virtual = 314816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:2]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_9ns_25_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1746]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_9ns_25_2_0_MulnS_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1776]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_9ns_25_2_0_MulnS_3' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1776]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_9ns_25_2_0' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1746]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_10ns_26_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1699]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_10ns_26_2_0_MulnS_4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1729]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_10ns_26_2_0_MulnS_4' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1729]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_10ns_26_2_0' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1699]
INFO: [Synth 8-6155] done synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:2]
WARNING: [Synth 8-3331] design myproject_mul_16s_9ns_25_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_16s_10ns_26_2_0 has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 71.660 ; free physical = 251792 ; free virtual = 314715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 71.660 ; free physical = 251781 ; free virtual = 314704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 79.656 ; free physical = 251781 ; free virtual = 314705
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.301 ; gain = 87.660 ; free physical = 251693 ; free virtual = 314623
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 31    
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 71    
	               15 Bit    Registers := 26    
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 31    
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 71    
	               15 Bit    Registers := 26    
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xc7))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xde))'.
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xe7))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xf1))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xef))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0x91))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x164))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xe4))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xb9))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x136))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xe1))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x152))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0x8e))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xce))'.
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xb7))'.
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xf1))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x189))'.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x134))'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xbd))'.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x17c))'.
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0x8c))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xa1))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0x86))'.
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xd1))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xef))'.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xe9))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xa9))'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xd7))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x18a))'.
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
WARNING: [Synth 8-3331] design normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s has unconnected port ap_rst
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_31_reg_5679_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_30_reg_5674_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_29_reg_5669_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_28_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_26_reg_5664_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_25_reg_5659_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_24_reg_5654_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_23_reg_5649_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_21_reg_5644_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_20_reg_5639_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_19_reg_5634_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_18_reg_5629_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_17_reg_5624_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_16_reg_5619_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_15_reg_5614_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_14_reg_5609_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_13_reg_5604_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_12_reg_5599_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_11_reg_5594_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_10_reg_5589_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_9_reg_5584_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_8_reg_5579_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_7_reg_5574_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_6_reg_5569_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_5_reg_5564_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_4_reg_5559_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_3_reg_5554_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_2_reg_5549_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_1_reg_5544_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln_reg_5539_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_30_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_29_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_26_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_25_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_24_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_23_int_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'ap_return_21_int_reg_reg[14]' (FDE) to 'ap_return_21_int_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_20_int_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'ap_return_18_int_reg_reg[14]' (FDE) to 'ap_return_18_int_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_15_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_14_int_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'ap_return_13_int_reg_reg[14]' (FDE) to 'ap_return_13_int_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_12_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_10_int_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'ap_return_8_int_reg_reg[14]' (FDE) to 'ap_return_8_int_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_7_int_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'ap_return_5_int_reg_reg[14]' (FDE) to 'ap_return_5_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ap_return_4_int_reg_reg[14]' (FDE) to 'ap_return_4_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ap_return_3_int_reg_reg[14]' (FDE) to 'ap_return_3_int_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_2_int_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'ap_return_1_int_reg_reg[14]' (FDE) to 'ap_return_1_int_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_0_int_reg_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1698.039 ; gain = 223.398 ; free physical = 251195 ; free virtual = 314121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                   | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xc7))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xde))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xe7))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xf1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xef))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x91))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x164))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xe4))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xb9))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x136))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xe1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x152))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x8e))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xce))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xb7))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xf1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x189))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x134))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xbd))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x17c))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x8c))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xa1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x86))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xd1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xef))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xe9))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xa9))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xd7))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x18a))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'trunc_ln708_26_reg_5664_reg[0]' (FDE) to 'ap_return_26_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_23_reg_5649_reg[0]' (FDE) to 'ap_return_23_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_23_reg_5649_reg[1]' (FDE) to 'ap_return_23_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_17_reg_5624_reg[0]' (FDE) to 'ap_return_17_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_4_reg_5559_reg[0]' (FDE) to 'ap_return_4_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_2_reg_5549_reg[0]' (FDE) to 'ap_return_2_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_2_reg_5549_reg[1]' (FDE) to 'ap_return_2_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_2_reg_5549_reg[2]' (FDE) to 'ap_return_2_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_1_reg_5544_reg[0]' (FDE) to 'ap_return_1_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln_reg_5539_reg[0]' (FDE) to 'ap_return_0_int_reg_reg[0]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1698.043 ; gain = 223.402 ; free physical = 251144 ; free virtual = 314070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1706.047 ; gain = 231.406 ; free physical = 251140 ; free virtual = 314066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1706.051 ; gain = 231.410 ; free physical = 251082 ; free virtual = 314008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1706.051 ; gain = 231.410 ; free physical = 251082 ; free virtual = 314008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1706.051 ; gain = 231.410 ; free physical = 251072 ; free virtual = 313998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1706.051 ; gain = 231.410 ; free physical = 251072 ; free virtual = 313998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1706.051 ; gain = 231.410 ; free physical = 251069 ; free virtual = 313995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1706.051 ; gain = 231.410 ; free physical = 251066 ; free virtual = 313992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   142|
|2     |DSP48E1 |    29|
|3     |LUT1    |   234|
|4     |LUT2    |    36|
|5     |LUT3    |   489|
|6     |FDRE    |   626|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------------+------+
|      |Instance                                    |Module                                   |Cells |
+------+--------------------------------------------+-----------------------------------------+------+
|1     |top                                         |                                         |  1556|
|2     |  myproject_mul_16s_10ns_26_2_0_U265        |myproject_mul_16s_10ns_26_2_0            |    28|
|3     |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_53 |    28|
|4     |  myproject_mul_16s_10ns_26_2_0_U266        |myproject_mul_16s_10ns_26_2_0_0          |    33|
|5     |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_52 |    33|
|6     |  myproject_mul_16s_10ns_26_2_0_U267        |myproject_mul_16s_10ns_26_2_0_1          |    31|
|7     |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_51 |    31|
|8     |  myproject_mul_16s_10ns_26_2_0_U268        |myproject_mul_16s_10ns_26_2_0_2          |    30|
|9     |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_50 |    30|
|10    |  myproject_mul_16s_10ns_26_2_0_U273        |myproject_mul_16s_10ns_26_2_0_3          |    30|
|11    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_49 |    30|
|12    |  myproject_mul_16s_10ns_26_2_0_U280        |myproject_mul_16s_10ns_26_2_0_4          |    27|
|13    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_48 |    27|
|14    |  myproject_mul_16s_10ns_26_2_0_U282        |myproject_mul_16s_10ns_26_2_0_5          |    27|
|15    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4    |    27|
|16    |  myproject_mul_16s_9ns_25_2_0_U258         |myproject_mul_16s_9ns_25_2_0             |    23|
|17    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_47  |    23|
|18    |  myproject_mul_16s_9ns_25_2_0_U259         |myproject_mul_16s_9ns_25_2_0_6           |    31|
|19    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_46  |    31|
|20    |  myproject_mul_16s_9ns_25_2_0_U260         |myproject_mul_16s_9ns_25_2_0_7           |    31|
|21    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_45  |    31|
|22    |  myproject_mul_16s_9ns_25_2_0_U261         |myproject_mul_16s_9ns_25_2_0_8           |    26|
|23    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_44  |    26|
|24    |  myproject_mul_16s_9ns_25_2_0_U262         |myproject_mul_16s_9ns_25_2_0_9           |    30|
|25    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_43  |    30|
|26    |  myproject_mul_16s_9ns_25_2_0_U263         |myproject_mul_16s_9ns_25_2_0_10          |    25|
|27    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_42  |    25|
|28    |  myproject_mul_16s_9ns_25_2_0_U264         |myproject_mul_16s_9ns_25_2_0_11          |    30|
|29    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_41  |    30|
|30    |  myproject_mul_16s_9ns_25_2_0_U269         |myproject_mul_16s_9ns_25_2_0_12          |    24|
|31    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_40  |    24|
|32    |  myproject_mul_16s_9ns_25_2_0_U270         |myproject_mul_16s_9ns_25_2_0_13          |    29|
|33    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_39  |    29|
|34    |  myproject_mul_16s_9ns_25_2_0_U271         |myproject_mul_16s_9ns_25_2_0_14          |    25|
|35    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_38  |    25|
|36    |  myproject_mul_16s_9ns_25_2_0_U272         |myproject_mul_16s_9ns_25_2_0_15          |    27|
|37    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_37  |    27|
|38    |  myproject_mul_16s_9ns_25_2_0_U274         |myproject_mul_16s_9ns_25_2_0_16          |    22|
|39    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_36  |    22|
|40    |  myproject_mul_16s_9ns_25_2_0_U275         |myproject_mul_16s_9ns_25_2_0_17          |    24|
|41    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_35  |    24|
|42    |  myproject_mul_16s_9ns_25_2_0_U276         |myproject_mul_16s_9ns_25_2_0_18          |    26|
|43    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_34  |    26|
|44    |  myproject_mul_16s_9ns_25_2_0_U277         |myproject_mul_16s_9ns_25_2_0_19          |    22|
|45    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_33  |    22|
|46    |  myproject_mul_16s_9ns_25_2_0_U278         |myproject_mul_16s_9ns_25_2_0_20          |    29|
|47    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_32  |    29|
|48    |  myproject_mul_16s_9ns_25_2_0_U279         |myproject_mul_16s_9ns_25_2_0_21          |    25|
|49    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_31  |    25|
|50    |  myproject_mul_16s_9ns_25_2_0_U281         |myproject_mul_16s_9ns_25_2_0_22          |    28|
|51    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_30  |    28|
|52    |  myproject_mul_16s_9ns_25_2_0_U283         |myproject_mul_16s_9ns_25_2_0_23          |    25|
|53    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_29  |    25|
|54    |  myproject_mul_16s_9ns_25_2_0_U284         |myproject_mul_16s_9ns_25_2_0_24          |    26|
|55    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_28  |    26|
|56    |  myproject_mul_16s_9ns_25_2_0_U285         |myproject_mul_16s_9ns_25_2_0_25          |    28|
|57    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_27  |    28|
|58    |  myproject_mul_16s_9ns_25_2_0_U286         |myproject_mul_16s_9ns_25_2_0_26          |    24|
|59    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3     |    24|
+------+--------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1706.051 ; gain = 231.410 ; free physical = 251073 ; free virtual = 314000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1706.051 ; gain = 231.410 ; free physical = 251078 ; free virtual = 314004
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1706.055 ; gain = 231.410 ; free physical = 251088 ; free virtual = 314014
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.223 ; gain = 0.000 ; free physical = 250794 ; free virtual = 313723
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1850.223 ; gain = 375.680 ; free physical = 250842 ; free virtual = 313771
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.875 ; gain = 562.652 ; free physical = 249895 ; free virtual = 312827
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.875 ; gain = 0.000 ; free physical = 249895 ; free virtual = 312826
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.887 ; gain = 0.000 ; free physical = 249872 ; free virtual = 312806
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2539.148 ; gain = 0.004 ; free physical = 249452 ; free virtual = 312387

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: aa98f0ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249449 ; free virtual = 312385

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aa98f0ba

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249345 ; free virtual = 312296
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11b114baa

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249345 ; free virtual = 312296
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12ad38bab

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249344 ; free virtual = 312294
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12ad38bab

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249344 ; free virtual = 312294
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fd9b0497

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249337 ; free virtual = 312288
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fd9b0497

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249335 ; free virtual = 312286
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249335 ; free virtual = 312286
Ending Logic Optimization Task | Checksum: fd9b0497

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249335 ; free virtual = 312286

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fd9b0497

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249337 ; free virtual = 312287

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fd9b0497

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249337 ; free virtual = 312287

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249337 ; free virtual = 312287
Ending Netlist Obfuscation Task | Checksum: fd9b0497

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.148 ; gain = 0.000 ; free physical = 249337 ; free virtual = 312288
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2539.148 ; gain = 0.004 ; free physical = 249337 ; free virtual = 312287
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: fd9b0497
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2581.133 ; gain = 9.988 ; free physical = 249264 ; free virtual = 312214
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2581.133 ; gain = 0.000 ; free physical = 249259 ; free virtual = 312210
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.004 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2583.133 ; gain = 11.988 ; free physical = 249238 ; free virtual = 312189
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2770.309 ; gain = 189.176 ; free physical = 249226 ; free virtual = 312177
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2770.309 ; gain = 199.164 ; free physical = 249226 ; free virtual = 312176

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 249239 ; free virtual = 312189


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 626
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: fd9b0497

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 249234 ; free virtual = 312185
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: fd9b0497
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2770.309 ; gain = 231.160 ; free physical = 249234 ; free virtual = 312184
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27901984 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fd9b0497

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 249270 ; free virtual = 312221
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: fd9b0497

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 249268 ; free virtual = 312219
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: fd9b0497

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 249262 ; free virtual = 312213
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: fd9b0497

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 249260 ; free virtual = 312211
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fd9b0497

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 249258 ; free virtual = 312208

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 249257 ; free virtual = 312208
Ending Netlist Obfuscation Task | Checksum: fd9b0497

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 249255 ; free virtual = 312206
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248888 ; free virtual = 311825
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 24632f33

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248888 ; free virtual = 311825
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248888 ; free virtual = 311824

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d67c051a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248865 ; free virtual = 311804

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e9f2b093

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248864 ; free virtual = 311806

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e9f2b093

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248864 ; free virtual = 311805
Phase 1 Placer Initialization | Checksum: e9f2b093

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248863 ; free virtual = 311805

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 194614978

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248866 ; free virtual = 311807

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248827 ; free virtual = 311792

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e4042370

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248830 ; free virtual = 311794
Phase 2 Global Placement | Checksum: 1717b1cc3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248832 ; free virtual = 311799

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1717b1cc3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248833 ; free virtual = 311800

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c03fd6a1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248839 ; free virtual = 311803

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b9e77b91

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248837 ; free virtual = 311801

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1674d3ac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248836 ; free virtual = 311800

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dd1a5b0a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248815 ; free virtual = 311779

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2008b4faa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248815 ; free virtual = 311779

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16ee42b37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248815 ; free virtual = 311779
Phase 3 Detail Placement | Checksum: 16ee42b37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248814 ; free virtual = 311778

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1317da458

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1317da458

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248811 ; free virtual = 311775
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.719. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f4662760

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248809 ; free virtual = 311773
Phase 4.1 Post Commit Optimization | Checksum: 1f4662760

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248812 ; free virtual = 311775

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f4662760

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248812 ; free virtual = 311775

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f4662760

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248809 ; free virtual = 311773

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248809 ; free virtual = 311773
Phase 4.4 Final Placement Cleanup | Checksum: 1c8b722c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248807 ; free virtual = 311771
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c8b722c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248806 ; free virtual = 311770
Ending Placer Task | Checksum: d4e29df6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248824 ; free virtual = 311788
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248824 ; free virtual = 311788
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248793 ; free virtual = 311758
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248796 ; free virtual = 311760
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 248790 ; free virtual = 311758
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 82a5c856 ConstDB: 0 ShapeSum: 523cd5a0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "data_0_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ce" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ce". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "data_17_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_17_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_17_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_11_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_11_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_19_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_19_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_25_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_25_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_25_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_25_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_25_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_25_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 8034a8d0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251456 ; free virtual = 314400
Post Restoration Checksum: NetGraph: 10e028e1 NumContArr: 6f547fef Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8034a8d0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251443 ; free virtual = 314387

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8034a8d0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251401 ; free virtual = 314345

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8034a8d0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251402 ; free virtual = 314345
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12ba38dfb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251369 ; free virtual = 314313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.859  | TNS=0.000  | WHS=0.123  | THS=0.000  |

Phase 2 Router Initialization | Checksum: debdc45b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251291 ; free virtual = 314235

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2941d2127

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251250 ; free virtual = 314194

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.488  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13ba30ed3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251257 ; free virtual = 314203
Phase 4 Rip-up And Reroute | Checksum: 13ba30ed3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251256 ; free virtual = 314202

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13ba30ed3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251255 ; free virtual = 314201

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13ba30ed3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251253 ; free virtual = 314199
Phase 5 Delay and Skew Optimization | Checksum: 13ba30ed3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251253 ; free virtual = 314199

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 180e87e45

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251238 ; free virtual = 314184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.488  | TNS=0.000  | WHS=0.132  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 180e87e45

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251235 ; free virtual = 314181
Phase 6 Post Hold Fix | Checksum: 180e87e45

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251235 ; free virtual = 314181

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0920058 %
  Global Horizontal Routing Utilization  = 0.0998986 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 180e87e45

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251227 ; free virtual = 314173

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 180e87e45

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251224 ; free virtual = 314170

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b99c2318

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251200 ; free virtual = 314146

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.488  | TNS=0.000  | WHS=0.132  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b99c2318

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251196 ; free virtual = 314142
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251230 ; free virtual = 314176

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251229 ; free virtual = 314175
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251227 ; free virtual = 314173
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251213 ; free virtual = 314160
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2770.309 ; gain = 0.000 ; free physical = 251179 ; free virtual = 314128
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2790.441 ; gain = 0.000 ; free physical = 251295 ; free virtual = 314227
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 23:26:43 2022...
