digraph "CFG for '_Z4scanPfS_S_i' function" {
	label="CFG for '_Z4scanPfS_S_i' function";

	Node0x62ecf20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = shl nsw i32 %5, 1\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = add i32 %13, %6\l  %15 = icmp slt i32 %14, %3\l  br i1 %15, label %16, label %21\l|{<s0>T|<s1>F}}"];
	Node0x62ecf20:s0 -> Node0x62ecfb0;
	Node0x62ecf20:s1 -> Node0x62eef80;
	Node0x62ecfb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%16:\l16:                                               \l  %17 = sext i32 %14 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %0, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %20 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %6\l  store float %19, float addrspace(3)* %20, align 4, !tbaa !7\l  br label %21\l}"];
	Node0x62ecfb0 -> Node0x62eef80;
	Node0x62eef80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%21:\l21:                                               \l  %22 = add i32 %14, %12\l  %23 = icmp ult i32 %22, %3\l  br i1 %23, label %24, label %30\l|{<s0>T|<s1>F}}"];
	Node0x62eef80:s0 -> Node0x62f03a0;
	Node0x62eef80:s1 -> Node0x62f03f0;
	Node0x62f03a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%24:\l24:                                               \l  %25 = zext i32 %22 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %28 = add nuw nsw i32 %6, %12\l  %29 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %28\l  store float %27, float addrspace(3)* %29, align 4, !tbaa !7\l  br label %30\l}"];
	Node0x62f03a0 -> Node0x62f03f0;
	Node0x62f03f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %31 = shl nuw nsw i32 %6, 1\l  %32 = add nuw nsw i32 %31, 2\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %33 = add nuw nsw i32 %31, 1\l  %34 = icmp ult i32 %6, 512\l  br i1 %34, label %35, label %41\l|{<s0>T|<s1>F}}"];
	Node0x62f03f0:s0 -> Node0x62f10e0;
	Node0x62f03f0:s1 -> Node0x62f1130;
	Node0x62f10e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%35:\l35:                                               \l  %36 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %31\l  %37 = load float, float addrspace(3)* %36, align 8, !tbaa !7\l  %38 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %33\l  %39 = load float, float addrspace(3)* %38, align 4, !tbaa !7\l  %40 = fadd contract float %37, %39\l  store float %40, float addrspace(3)* %38, align 4, !tbaa !7\l  br label %41\l}"];
	Node0x62f10e0 -> Node0x62f1130;
	Node0x62f1130 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %42 = shl nuw nsw i32 %32, 1\l  %43 = add nsw i32 %42, -1\l  %44 = icmp ult i32 %6, 256\l  br i1 %44, label %45, label %52\l|{<s0>T|<s1>F}}"];
	Node0x62f1130:s0 -> Node0x62f19b0;
	Node0x62f1130:s1 -> Node0x62f1a00;
	Node0x62f19b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%45:\l45:                                               \l  %46 = add nsw i32 %42, -3\l  %47 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %46\l  %48 = load float, float addrspace(3)* %47, align 4, !tbaa !7\l  %49 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %43\l  %50 = load float, float addrspace(3)* %49, align 4, !tbaa !7\l  %51 = fadd contract float %48, %50\l  store float %51, float addrspace(3)* %49, align 4, !tbaa !7\l  br label %52\l}"];
	Node0x62f19b0 -> Node0x62f1a00;
	Node0x62f1a00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %53 = shl nuw nsw i32 %32, 2\l  %54 = add nsw i32 %53, -1\l  %55 = icmp ult i32 %6, 128\l  br i1 %55, label %56, label %63\l|{<s0>T|<s1>F}}"];
	Node0x62f1a00:s0 -> Node0x62f2300;
	Node0x62f1a00:s1 -> Node0x62f2350;
	Node0x62f2300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%56:\l56:                                               \l  %57 = add nsw i32 %53, -5\l  %58 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %57\l  %59 = load float, float addrspace(3)* %58, align 4, !tbaa !7\l  %60 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %54\l  %61 = load float, float addrspace(3)* %60, align 4, !tbaa !7\l  %62 = fadd contract float %59, %61\l  store float %62, float addrspace(3)* %60, align 4, !tbaa !7\l  br label %63\l}"];
	Node0x62f2300 -> Node0x62f2350;
	Node0x62f2350 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %64 = shl nuw nsw i32 %32, 3\l  %65 = add nsw i32 %64, -1\l  %66 = icmp ult i32 %6, 64\l  br i1 %66, label %67, label %74\l|{<s0>T|<s1>F}}"];
	Node0x62f2350:s0 -> Node0x62f0e30;
	Node0x62f2350:s1 -> Node0x62f0e80;
	Node0x62f0e30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%67:\l67:                                               \l  %68 = add nsw i32 %64, -9\l  %69 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %68\l  %70 = load float, float addrspace(3)* %69, align 4, !tbaa !7\l  %71 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %65\l  %72 = load float, float addrspace(3)* %71, align 4, !tbaa !7\l  %73 = fadd contract float %70, %72\l  store float %73, float addrspace(3)* %71, align 4, !tbaa !7\l  br label %74\l}"];
	Node0x62f0e30 -> Node0x62f0e80;
	Node0x62f0e80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%74:\l74:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %75 = shl nuw nsw i32 %32, 4\l  %76 = add nsw i32 %75, -1\l  %77 = icmp ult i32 %6, 32\l  br i1 %77, label %78, label %85\l|{<s0>T|<s1>F}}"];
	Node0x62f0e80:s0 -> Node0x62f3820;
	Node0x62f0e80:s1 -> Node0x62f3870;
	Node0x62f3820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%78:\l78:                                               \l  %79 = add nsw i32 %75, -17\l  %80 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %79\l  %81 = load float, float addrspace(3)* %80, align 4, !tbaa !7\l  %82 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %76\l  %83 = load float, float addrspace(3)* %82, align 4, !tbaa !7\l  %84 = fadd contract float %81, %83\l  store float %84, float addrspace(3)* %82, align 4, !tbaa !7\l  br label %85\l}"];
	Node0x62f3820 -> Node0x62f3870;
	Node0x62f3870 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%85:\l85:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %86 = shl nuw nsw i32 %32, 5\l  %87 = add nsw i32 %86, -1\l  %88 = icmp ult i32 %6, 16\l  br i1 %88, label %89, label %96\l|{<s0>T|<s1>F}}"];
	Node0x62f3870:s0 -> Node0x62f41a0;
	Node0x62f3870:s1 -> Node0x62f41f0;
	Node0x62f41a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%89:\l89:                                               \l  %90 = add nsw i32 %86, -33\l  %91 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %90\l  %92 = load float, float addrspace(3)* %91, align 4, !tbaa !7\l  %93 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %87\l  %94 = load float, float addrspace(3)* %93, align 4, !tbaa !7\l  %95 = fadd contract float %92, %94\l  store float %95, float addrspace(3)* %93, align 4, !tbaa !7\l  br label %96\l}"];
	Node0x62f41a0 -> Node0x62f41f0;
	Node0x62f41f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%96:\l96:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %97 = shl nuw nsw i32 %32, 6\l  %98 = add nsw i32 %97, -1\l  %99 = icmp ult i32 %6, 8\l  br i1 %99, label %100, label %107\l|{<s0>T|<s1>F}}"];
	Node0x62f41f0:s0 -> Node0x62f4b20;
	Node0x62f41f0:s1 -> Node0x62f4b70;
	Node0x62f4b20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%100:\l100:                                              \l  %101 = add nsw i32 %97, -65\l  %102 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %101\l  %103 = load float, float addrspace(3)* %102, align 4, !tbaa !7\l  %104 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %98\l  %105 = load float, float addrspace(3)* %104, align 4, !tbaa !7\l  %106 = fadd contract float %103, %105\l  store float %106, float addrspace(3)* %104, align 4, !tbaa !7\l  br label %107\l}"];
	Node0x62f4b20 -> Node0x62f4b70;
	Node0x62f4b70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%107:\l107:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %108 = shl nuw nsw i32 %32, 7\l  %109 = add nsw i32 %108, -1\l  %110 = icmp ult i32 %6, 4\l  br i1 %110, label %111, label %118\l|{<s0>T|<s1>F}}"];
	Node0x62f4b70:s0 -> Node0x62f5470;
	Node0x62f4b70:s1 -> Node0x62f54c0;
	Node0x62f5470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%111:\l111:                                              \l  %112 = add nsw i32 %108, -129\l  %113 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %112\l  %114 = load float, float addrspace(3)* %113, align 4, !tbaa !7\l  %115 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %109\l  %116 = load float, float addrspace(3)* %115, align 4, !tbaa !7\l  %117 = fadd contract float %114, %116\l  store float %117, float addrspace(3)* %115, align 4, !tbaa !7\l  br label %118\l}"];
	Node0x62f5470 -> Node0x62f54c0;
	Node0x62f54c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%118:\l118:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %119 = shl nuw nsw i32 %32, 8\l  %120 = add nsw i32 %119, -1\l  %121 = icmp ult i32 %6, 2\l  br i1 %121, label %122, label %129\l|{<s0>T|<s1>F}}"];
	Node0x62f54c0:s0 -> Node0x62f5dc0;
	Node0x62f54c0:s1 -> Node0x62f5e10;
	Node0x62f5dc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%122:\l122:                                              \l  %123 = add nsw i32 %119, -257\l  %124 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %123\l  %125 = load float, float addrspace(3)* %124, align 4, !tbaa !7\l  %126 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %120\l  %127 = load float, float addrspace(3)* %126, align 4, !tbaa !7\l  %128 = fadd contract float %125, %127\l  store float %128, float addrspace(3)* %126, align 4, !tbaa !7\l  br label %129\l}"];
	Node0x62f5dc0 -> Node0x62f5e10;
	Node0x62f5e10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%129:\l129:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %130 = shl nuw nsw i32 %32, 9\l  %131 = icmp eq i32 %6, 0\l  br i1 %131, label %132, label %140\l|{<s0>T|<s1>F}}"];
	Node0x62f5e10:s0 -> Node0x62f2ec0;
	Node0x62f5e10:s1 -> Node0x62f6ad0;
	Node0x62f2ec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%132:\l132:                                              \l  %133 = add nsw i32 %130, -1\l  %134 = add nsw i32 %130, -513\l  %135 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %134\l  %136 = load float, float addrspace(3)* %135, align 4, !tbaa !7\l  %137 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %133\l  %138 = load float, float addrspace(3)* %137, align 4, !tbaa !7\l  %139 = fadd contract float %136, %138\l  store float %139, float addrspace(3)* %137, align 4, !tbaa !7\l  br label %140\l}"];
	Node0x62f2ec0 -> Node0x62f6ad0;
	Node0x62f6ad0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%140:\l140:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %141 = icmp eq i32 %6, 0\l  br i1 %141, label %142, label %149\l|{<s0>T|<s1>F}}"];
	Node0x62f6ad0:s0 -> Node0x62f7310;
	Node0x62f6ad0:s1 -> Node0x62f7360;
	Node0x62f7310 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%142:\l142:                                              \l  %143 = add nuw nsw i32 %119, 255\l  %144 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %120\l  %145 = load float, float addrspace(3)* %144, align 4, !tbaa !7\l  %146 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %143\l  %147 = load float, float addrspace(3)* %146, align 4, !tbaa !7\l  %148 = fadd contract float %145, %147\l  store float %148, float addrspace(3)* %146, align 4, !tbaa !7\l  br label %149\l}"];
	Node0x62f7310 -> Node0x62f7360;
	Node0x62f7360 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%149:\l149:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %150 = icmp ult i32 %6, 3\l  br i1 %150, label %151, label %158\l|{<s0>T|<s1>F}}"];
	Node0x62f7360:s0 -> Node0x62f7b10;
	Node0x62f7360:s1 -> Node0x62f7b60;
	Node0x62f7b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%151:\l151:                                              \l  %152 = add nuw nsw i32 %108, 127\l  %153 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %109\l  %154 = load float, float addrspace(3)* %153, align 4, !tbaa !7\l  %155 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %152\l  %156 = load float, float addrspace(3)* %155, align 4, !tbaa !7\l  %157 = fadd contract float %154, %156\l  store float %157, float addrspace(3)* %155, align 4, !tbaa !7\l  br label %158\l}"];
	Node0x62f7b10 -> Node0x62f7b60;
	Node0x62f7b60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%158:\l158:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %159 = icmp ult i32 %6, 7\l  br i1 %159, label %160, label %167\l|{<s0>T|<s1>F}}"];
	Node0x62f7b60:s0 -> Node0x62f8310;
	Node0x62f7b60:s1 -> Node0x62f8360;
	Node0x62f8310 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%160:\l160:                                              \l  %161 = add nuw nsw i32 %97, 63\l  %162 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %98\l  %163 = load float, float addrspace(3)* %162, align 4, !tbaa !7\l  %164 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %161\l  %165 = load float, float addrspace(3)* %164, align 4, !tbaa !7\l  %166 = fadd contract float %163, %165\l  store float %166, float addrspace(3)* %164, align 4, !tbaa !7\l  br label %167\l}"];
	Node0x62f8310 -> Node0x62f8360;
	Node0x62f8360 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%167:\l167:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %168 = icmp ult i32 %6, 15\l  br i1 %168, label %169, label %176\l|{<s0>T|<s1>F}}"];
	Node0x62f8360:s0 -> Node0x62f8b10;
	Node0x62f8360:s1 -> Node0x62f8b60;
	Node0x62f8b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%169:\l169:                                              \l  %170 = add nuw nsw i32 %86, 31\l  %171 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %87\l  %172 = load float, float addrspace(3)* %171, align 4, !tbaa !7\l  %173 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %170\l  %174 = load float, float addrspace(3)* %173, align 4, !tbaa !7\l  %175 = fadd contract float %172, %174\l  store float %175, float addrspace(3)* %173, align 4, !tbaa !7\l  br label %176\l}"];
	Node0x62f8b10 -> Node0x62f8b60;
	Node0x62f8b60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%176:\l176:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %177 = icmp ult i32 %6, 31\l  br i1 %177, label %178, label %185\l|{<s0>T|<s1>F}}"];
	Node0x62f8b60:s0 -> Node0x62efe70;
	Node0x62f8b60:s1 -> Node0x62efec0;
	Node0x62efe70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%178:\l178:                                              \l  %179 = add nuw nsw i32 %75, 15\l  %180 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %76\l  %181 = load float, float addrspace(3)* %180, align 4, !tbaa !7\l  %182 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %179\l  %183 = load float, float addrspace(3)* %182, align 4, !tbaa !7\l  %184 = fadd contract float %181, %183\l  store float %184, float addrspace(3)* %182, align 4, !tbaa !7\l  br label %185\l}"];
	Node0x62efe70 -> Node0x62efec0;
	Node0x62efec0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%185:\l185:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %186 = icmp ult i32 %6, 63\l  br i1 %186, label %187, label %194\l|{<s0>T|<s1>F}}"];
	Node0x62efec0:s0 -> Node0x62fa910;
	Node0x62efec0:s1 -> Node0x62fa960;
	Node0x62fa910 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%187:\l187:                                              \l  %188 = add nuw nsw i32 %64, 7\l  %189 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %65\l  %190 = load float, float addrspace(3)* %189, align 4, !tbaa !7\l  %191 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %188\l  %192 = load float, float addrspace(3)* %191, align 4, !tbaa !7\l  %193 = fadd contract float %190, %192\l  store float %193, float addrspace(3)* %191, align 4, !tbaa !7\l  br label %194\l}"];
	Node0x62fa910 -> Node0x62fa960;
	Node0x62fa960 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%194:\l194:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %195 = icmp ult i32 %6, 127\l  br i1 %195, label %196, label %203\l|{<s0>T|<s1>F}}"];
	Node0x62fa960:s0 -> Node0x62edad0;
	Node0x62fa960:s1 -> Node0x62edb20;
	Node0x62edad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%196:\l196:                                              \l  %197 = add nuw nsw i32 %53, 3\l  %198 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %54\l  %199 = load float, float addrspace(3)* %198, align 4, !tbaa !7\l  %200 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %197\l  %201 = load float, float addrspace(3)* %200, align 4, !tbaa !7\l  %202 = fadd contract float %199, %201\l  store float %202, float addrspace(3)* %200, align 4, !tbaa !7\l  br label %203\l}"];
	Node0x62edad0 -> Node0x62edb20;
	Node0x62edb20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%203:\l203:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %204 = icmp ult i32 %6, 255\l  br i1 %204, label %205, label %212\l|{<s0>T|<s1>F}}"];
	Node0x62edb20:s0 -> Node0x62fbab0;
	Node0x62edb20:s1 -> Node0x62fbb00;
	Node0x62fbab0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%205:\l205:                                              \l  %206 = add nuw nsw i32 %42, 1\l  %207 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %43\l  %208 = load float, float addrspace(3)* %207, align 4, !tbaa !7\l  %209 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %206\l  %210 = load float, float addrspace(3)* %209, align 4, !tbaa !7\l  %211 = fadd contract float %208, %210\l  store float %211, float addrspace(3)* %209, align 4, !tbaa !7\l  br label %212\l}"];
	Node0x62fbab0 -> Node0x62fbb00;
	Node0x62fbb00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%212:\l212:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %213 = icmp ult i32 %6, 511\l  br i1 %213, label %214, label %220\l|{<s0>T|<s1>F}}"];
	Node0x62fbb00:s0 -> Node0x62fc280;
	Node0x62fbb00:s1 -> Node0x62fc2d0;
	Node0x62fc280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%214:\l214:                                              \l  %215 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %33\l  %216 = load float, float addrspace(3)* %215, align 4, !tbaa !7\l  %217 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %32\l  %218 = load float, float addrspace(3)* %217, align 8, !tbaa !7\l  %219 = fadd contract float %216, %218\l  store float %219, float addrspace(3)* %217, align 8, !tbaa !7\l  br label %220\l}"];
	Node0x62fc280 -> Node0x62fc2d0;
	Node0x62fc2d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%220:\l220:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %15, label %221, label %226\l|{<s0>T|<s1>F}}"];
	Node0x62fc2d0:s0 -> Node0x62fc960;
	Node0x62fc2d0:s1 -> Node0x62fc9b0;
	Node0x62fc960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%221:\l221:                                              \l  %222 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %6\l  %223 = load float, float addrspace(3)* %222, align 4, !tbaa !7\l  %224 = sext i32 %14 to i64\l  %225 = getelementptr inbounds float, float addrspace(1)* %1, i64 %224\l  store float %223, float addrspace(1)* %225, align 4, !tbaa !7\l  br label %226\l}"];
	Node0x62fc960 -> Node0x62fc9b0;
	Node0x62fc9b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%226:\l226:                                              \l  br i1 %23, label %227, label %233\l|{<s0>T|<s1>F}}"];
	Node0x62fc9b0:s0 -> Node0x62fcdf0;
	Node0x62fc9b0:s1 -> Node0x62fce40;
	Node0x62fcdf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%227:\l227:                                              \l  %228 = add nuw nsw i32 %6, %12\l  %229 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %228\l  %230 = load float, float addrspace(3)* %229, align 4, !tbaa !7\l  %231 = zext i32 %22 to i64\l  %232 = getelementptr inbounds float, float addrspace(1)* %1, i64 %231\l  store float %230, float addrspace(1)* %232, align 4, !tbaa !7\l  br label %233\l}"];
	Node0x62fcdf0 -> Node0x62fce40;
	Node0x62fce40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%233:\l233:                                              \l  %234 = icmp ne float addrspace(1)* %2, addrspacecast (float* null to float\l... addrspace(1)*)\l  %235 = icmp eq i32 %6, 0\l  %236 = select i1 %234, i1 %235, i1 false\l  br i1 %236, label %237, label %244\l|{<s0>T|<s1>F}}"];
	Node0x62fce40:s0 -> Node0x62fdf10;
	Node0x62fce40:s1 -> Node0x62fdf60;
	Node0x62fdf10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%237:\l237:                                              \l  %238 = shl nuw nsw i32 %12, 1\l  %239 = add nsw i32 %238, -1\l  %240 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ4scanPfS_S_iE2XY, i32 0, i32 %239\l  %241 = load float, float addrspace(3)* %240, align 4, !tbaa !7\l  %242 = sext i32 %5 to i64\l  %243 = getelementptr inbounds float, float addrspace(1)* %2, i64 %242\l  store float %241, float addrspace(1)* %243, align 4, !tbaa !7\l  br label %244\l}"];
	Node0x62fdf10 -> Node0x62fdf60;
	Node0x62fdf60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%244:\l244:                                              \l  ret void\l}"];
}
